
001Tasks.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007060  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b0  080071f0  080071f0  000171f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073a0  080073a0  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080073a0  080073a0  000173a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073a8  080073a8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073a8  080073a8  000173a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080073ac  080073ac  000173ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080073b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          0001449c  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20014514  20014514  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015099  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000030fa  00000000  00000000  00035141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013b0  00000000  00000000  00038240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001218  00000000  00000000  000395f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024412  00000000  00000000  0003a808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001605f  00000000  00000000  0005ec1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d902d  00000000  00000000  00074c79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014dca6  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005878  00000000  00000000  0014dcf8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080071d8 	.word	0x080071d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080071d8 	.word	0x080071d8

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	20012f2c 	.word	0x20012f2c

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000274:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000278:	f000 b974 	b.w	8000564 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	468e      	mov	lr, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d14d      	bne.n	800033e <__udivmoddi4+0xaa>
 80002a2:	428a      	cmp	r2, r1
 80002a4:	4694      	mov	ip, r2
 80002a6:	d969      	bls.n	800037c <__udivmoddi4+0xe8>
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	b152      	cbz	r2, 80002c4 <__udivmoddi4+0x30>
 80002ae:	fa01 f302 	lsl.w	r3, r1, r2
 80002b2:	f1c2 0120 	rsb	r1, r2, #32
 80002b6:	fa20 f101 	lsr.w	r1, r0, r1
 80002ba:	fa0c fc02 	lsl.w	ip, ip, r2
 80002be:	ea41 0e03 	orr.w	lr, r1, r3
 80002c2:	4094      	lsls	r4, r2
 80002c4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002c8:	0c21      	lsrs	r1, r4, #16
 80002ca:	fbbe f6f8 	udiv	r6, lr, r8
 80002ce:	fa1f f78c 	uxth.w	r7, ip
 80002d2:	fb08 e316 	mls	r3, r8, r6, lr
 80002d6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002da:	fb06 f107 	mul.w	r1, r6, r7
 80002de:	4299      	cmp	r1, r3
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x64>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 80002ea:	f080 811f 	bcs.w	800052c <__udivmoddi4+0x298>
 80002ee:	4299      	cmp	r1, r3
 80002f0:	f240 811c 	bls.w	800052c <__udivmoddi4+0x298>
 80002f4:	3e02      	subs	r6, #2
 80002f6:	4463      	add	r3, ip
 80002f8:	1a5b      	subs	r3, r3, r1
 80002fa:	b2a4      	uxth	r4, r4
 80002fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000300:	fb08 3310 	mls	r3, r8, r0, r3
 8000304:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000308:	fb00 f707 	mul.w	r7, r0, r7
 800030c:	42a7      	cmp	r7, r4
 800030e:	d90a      	bls.n	8000326 <__udivmoddi4+0x92>
 8000310:	eb1c 0404 	adds.w	r4, ip, r4
 8000314:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000318:	f080 810a 	bcs.w	8000530 <__udivmoddi4+0x29c>
 800031c:	42a7      	cmp	r7, r4
 800031e:	f240 8107 	bls.w	8000530 <__udivmoddi4+0x29c>
 8000322:	4464      	add	r4, ip
 8000324:	3802      	subs	r0, #2
 8000326:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800032a:	1be4      	subs	r4, r4, r7
 800032c:	2600      	movs	r6, #0
 800032e:	b11d      	cbz	r5, 8000338 <__udivmoddi4+0xa4>
 8000330:	40d4      	lsrs	r4, r2
 8000332:	2300      	movs	r3, #0
 8000334:	e9c5 4300 	strd	r4, r3, [r5]
 8000338:	4631      	mov	r1, r6
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	428b      	cmp	r3, r1
 8000340:	d909      	bls.n	8000356 <__udivmoddi4+0xc2>
 8000342:	2d00      	cmp	r5, #0
 8000344:	f000 80ef 	beq.w	8000526 <__udivmoddi4+0x292>
 8000348:	2600      	movs	r6, #0
 800034a:	e9c5 0100 	strd	r0, r1, [r5]
 800034e:	4630      	mov	r0, r6
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	fab3 f683 	clz	r6, r3
 800035a:	2e00      	cmp	r6, #0
 800035c:	d14a      	bne.n	80003f4 <__udivmoddi4+0x160>
 800035e:	428b      	cmp	r3, r1
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xd4>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 80f9 	bhi.w	800055a <__udivmoddi4+0x2c6>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb61 0303 	sbc.w	r3, r1, r3
 800036e:	2001      	movs	r0, #1
 8000370:	469e      	mov	lr, r3
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e0      	beq.n	8000338 <__udivmoddi4+0xa4>
 8000376:	e9c5 4e00 	strd	r4, lr, [r5]
 800037a:	e7dd      	b.n	8000338 <__udivmoddi4+0xa4>
 800037c:	b902      	cbnz	r2, 8000380 <__udivmoddi4+0xec>
 800037e:	deff      	udf	#255	; 0xff
 8000380:	fab2 f282 	clz	r2, r2
 8000384:	2a00      	cmp	r2, #0
 8000386:	f040 8092 	bne.w	80004ae <__udivmoddi4+0x21a>
 800038a:	eba1 010c 	sub.w	r1, r1, ip
 800038e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000392:	fa1f fe8c 	uxth.w	lr, ip
 8000396:	2601      	movs	r6, #1
 8000398:	0c20      	lsrs	r0, r4, #16
 800039a:	fbb1 f3f7 	udiv	r3, r1, r7
 800039e:	fb07 1113 	mls	r1, r7, r3, r1
 80003a2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003a6:	fb0e f003 	mul.w	r0, lr, r3
 80003aa:	4288      	cmp	r0, r1
 80003ac:	d908      	bls.n	80003c0 <__udivmoddi4+0x12c>
 80003ae:	eb1c 0101 	adds.w	r1, ip, r1
 80003b2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 80003b6:	d202      	bcs.n	80003be <__udivmoddi4+0x12a>
 80003b8:	4288      	cmp	r0, r1
 80003ba:	f200 80cb 	bhi.w	8000554 <__udivmoddi4+0x2c0>
 80003be:	4643      	mov	r3, r8
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f7 	udiv	r0, r1, r7
 80003c8:	fb07 1110 	mls	r1, r7, r0, r1
 80003cc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003d0:	fb0e fe00 	mul.w	lr, lr, r0
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x156>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 80003e0:	d202      	bcs.n	80003e8 <__udivmoddi4+0x154>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	f200 80bb 	bhi.w	800055e <__udivmoddi4+0x2ca>
 80003e8:	4608      	mov	r0, r1
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003f2:	e79c      	b.n	800032e <__udivmoddi4+0x9a>
 80003f4:	f1c6 0720 	rsb	r7, r6, #32
 80003f8:	40b3      	lsls	r3, r6
 80003fa:	fa22 fc07 	lsr.w	ip, r2, r7
 80003fe:	ea4c 0c03 	orr.w	ip, ip, r3
 8000402:	fa20 f407 	lsr.w	r4, r0, r7
 8000406:	fa01 f306 	lsl.w	r3, r1, r6
 800040a:	431c      	orrs	r4, r3
 800040c:	40f9      	lsrs	r1, r7
 800040e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000412:	fa00 f306 	lsl.w	r3, r0, r6
 8000416:	fbb1 f8f9 	udiv	r8, r1, r9
 800041a:	0c20      	lsrs	r0, r4, #16
 800041c:	fa1f fe8c 	uxth.w	lr, ip
 8000420:	fb09 1118 	mls	r1, r9, r8, r1
 8000424:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000428:	fb08 f00e 	mul.w	r0, r8, lr
 800042c:	4288      	cmp	r0, r1
 800042e:	fa02 f206 	lsl.w	r2, r2, r6
 8000432:	d90b      	bls.n	800044c <__udivmoddi4+0x1b8>
 8000434:	eb1c 0101 	adds.w	r1, ip, r1
 8000438:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 800043c:	f080 8088 	bcs.w	8000550 <__udivmoddi4+0x2bc>
 8000440:	4288      	cmp	r0, r1
 8000442:	f240 8085 	bls.w	8000550 <__udivmoddi4+0x2bc>
 8000446:	f1a8 0802 	sub.w	r8, r8, #2
 800044a:	4461      	add	r1, ip
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f9 	udiv	r0, r1, r9
 8000454:	fb09 1110 	mls	r1, r9, r0, r1
 8000458:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 800045c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000460:	458e      	cmp	lr, r1
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x1e2>
 8000464:	eb1c 0101 	adds.w	r1, ip, r1
 8000468:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 800046c:	d26c      	bcs.n	8000548 <__udivmoddi4+0x2b4>
 800046e:	458e      	cmp	lr, r1
 8000470:	d96a      	bls.n	8000548 <__udivmoddi4+0x2b4>
 8000472:	3802      	subs	r0, #2
 8000474:	4461      	add	r1, ip
 8000476:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800047a:	fba0 9402 	umull	r9, r4, r0, r2
 800047e:	eba1 010e 	sub.w	r1, r1, lr
 8000482:	42a1      	cmp	r1, r4
 8000484:	46c8      	mov	r8, r9
 8000486:	46a6      	mov	lr, r4
 8000488:	d356      	bcc.n	8000538 <__udivmoddi4+0x2a4>
 800048a:	d053      	beq.n	8000534 <__udivmoddi4+0x2a0>
 800048c:	b15d      	cbz	r5, 80004a6 <__udivmoddi4+0x212>
 800048e:	ebb3 0208 	subs.w	r2, r3, r8
 8000492:	eb61 010e 	sbc.w	r1, r1, lr
 8000496:	fa01 f707 	lsl.w	r7, r1, r7
 800049a:	fa22 f306 	lsr.w	r3, r2, r6
 800049e:	40f1      	lsrs	r1, r6
 80004a0:	431f      	orrs	r7, r3
 80004a2:	e9c5 7100 	strd	r7, r1, [r5]
 80004a6:	2600      	movs	r6, #0
 80004a8:	4631      	mov	r1, r6
 80004aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ae:	f1c2 0320 	rsb	r3, r2, #32
 80004b2:	40d8      	lsrs	r0, r3
 80004b4:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b8:	fa21 f303 	lsr.w	r3, r1, r3
 80004bc:	4091      	lsls	r1, r2
 80004be:	4301      	orrs	r1, r0
 80004c0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c4:	fa1f fe8c 	uxth.w	lr, ip
 80004c8:	fbb3 f0f7 	udiv	r0, r3, r7
 80004cc:	fb07 3610 	mls	r6, r7, r0, r3
 80004d0:	0c0b      	lsrs	r3, r1, #16
 80004d2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004d6:	fb00 f60e 	mul.w	r6, r0, lr
 80004da:	429e      	cmp	r6, r3
 80004dc:	fa04 f402 	lsl.w	r4, r4, r2
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x260>
 80004e2:	eb1c 0303 	adds.w	r3, ip, r3
 80004e6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004ea:	d22f      	bcs.n	800054c <__udivmoddi4+0x2b8>
 80004ec:	429e      	cmp	r6, r3
 80004ee:	d92d      	bls.n	800054c <__udivmoddi4+0x2b8>
 80004f0:	3802      	subs	r0, #2
 80004f2:	4463      	add	r3, ip
 80004f4:	1b9b      	subs	r3, r3, r6
 80004f6:	b289      	uxth	r1, r1
 80004f8:	fbb3 f6f7 	udiv	r6, r3, r7
 80004fc:	fb07 3316 	mls	r3, r7, r6, r3
 8000500:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000504:	fb06 f30e 	mul.w	r3, r6, lr
 8000508:	428b      	cmp	r3, r1
 800050a:	d908      	bls.n	800051e <__udivmoddi4+0x28a>
 800050c:	eb1c 0101 	adds.w	r1, ip, r1
 8000510:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000514:	d216      	bcs.n	8000544 <__udivmoddi4+0x2b0>
 8000516:	428b      	cmp	r3, r1
 8000518:	d914      	bls.n	8000544 <__udivmoddi4+0x2b0>
 800051a:	3e02      	subs	r6, #2
 800051c:	4461      	add	r1, ip
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000524:	e738      	b.n	8000398 <__udivmoddi4+0x104>
 8000526:	462e      	mov	r6, r5
 8000528:	4628      	mov	r0, r5
 800052a:	e705      	b.n	8000338 <__udivmoddi4+0xa4>
 800052c:	4606      	mov	r6, r0
 800052e:	e6e3      	b.n	80002f8 <__udivmoddi4+0x64>
 8000530:	4618      	mov	r0, r3
 8000532:	e6f8      	b.n	8000326 <__udivmoddi4+0x92>
 8000534:	454b      	cmp	r3, r9
 8000536:	d2a9      	bcs.n	800048c <__udivmoddi4+0x1f8>
 8000538:	ebb9 0802 	subs.w	r8, r9, r2
 800053c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000540:	3801      	subs	r0, #1
 8000542:	e7a3      	b.n	800048c <__udivmoddi4+0x1f8>
 8000544:	4646      	mov	r6, r8
 8000546:	e7ea      	b.n	800051e <__udivmoddi4+0x28a>
 8000548:	4620      	mov	r0, r4
 800054a:	e794      	b.n	8000476 <__udivmoddi4+0x1e2>
 800054c:	4640      	mov	r0, r8
 800054e:	e7d1      	b.n	80004f4 <__udivmoddi4+0x260>
 8000550:	46d0      	mov	r8, sl
 8000552:	e77b      	b.n	800044c <__udivmoddi4+0x1b8>
 8000554:	3b02      	subs	r3, #2
 8000556:	4461      	add	r1, ip
 8000558:	e732      	b.n	80003c0 <__udivmoddi4+0x12c>
 800055a:	4630      	mov	r0, r6
 800055c:	e709      	b.n	8000372 <__udivmoddi4+0xde>
 800055e:	4464      	add	r4, ip
 8000560:	3802      	subs	r0, #2
 8000562:	e742      	b.n	80003ea <__udivmoddi4+0x156>

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b088      	sub	sp, #32
 800056c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056e:	f000 fb97 	bl	8000ca0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000572:	f000 f851 	bl	8000618 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000576:	f000 f8b9 	bl	80006ec <MX_GPIO_Init>

  //Configure the Interrupt Priority Grouping
  //HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);

  //Enable the DWT (Data Watch Point) Cycle Count Feature
  DWT_CTRL |= (1 << 0);
 800057a:	4b20      	ldr	r3, [pc, #128]	; (80005fc <main+0x94>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a1f      	ldr	r2, [pc, #124]	; (80005fc <main+0x94>)
 8000580:	f043 0301 	orr.w	r3, r3, #1
 8000584:	6013      	str	r3, [r2, #0]

  //Enabling SEGGER SYSVIEW event tracing
  SEGGER_SYSVIEW_Conf();
 8000586:	f004 fa95 	bl	8004ab4 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 800058a:	f005 fb03 	bl	8005b94 <SEGGER_SYSVIEW_Start>

  status = xTaskCreate(task1_handler,"Task-1",200,"Hello from Task-1",0,&task1_handle);
 800058e:	f107 0308 	add.w	r3, r7, #8
 8000592:	9301      	str	r3, [sp, #4]
 8000594:	2300      	movs	r3, #0
 8000596:	9300      	str	r3, [sp, #0]
 8000598:	4b19      	ldr	r3, [pc, #100]	; (8000600 <main+0x98>)
 800059a:	22c8      	movs	r2, #200	; 0xc8
 800059c:	4919      	ldr	r1, [pc, #100]	; (8000604 <main+0x9c>)
 800059e:	481a      	ldr	r0, [pc, #104]	; (8000608 <main+0xa0>)
 80005a0:	f002 fbca 	bl	8002d38 <xTaskCreate>
 80005a4:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	2b01      	cmp	r3, #1
 80005aa:	d00a      	beq.n	80005c2 <main+0x5a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005b0:	f383 8811 	msr	BASEPRI, r3
 80005b4:	f3bf 8f6f 	isb	sy
 80005b8:	f3bf 8f4f 	dsb	sy
 80005bc:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005be:	bf00      	nop
 80005c0:	e7fe      	b.n	80005c0 <main+0x58>

  status = xTaskCreate(task2_handler,"Task-2",200,"Hello from Task-2",0,&task2_handle);
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2300      	movs	r3, #0
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	4b10      	ldr	r3, [pc, #64]	; (800060c <main+0xa4>)
 80005cc:	22c8      	movs	r2, #200	; 0xc8
 80005ce:	4910      	ldr	r1, [pc, #64]	; (8000610 <main+0xa8>)
 80005d0:	4810      	ldr	r0, [pc, #64]	; (8000614 <main+0xac>)
 80005d2:	f002 fbb1 	bl	8002d38 <xTaskCreate>
 80005d6:	6178      	str	r0, [r7, #20]

  configASSERT(status == pdPASS);
 80005d8:	697b      	ldr	r3, [r7, #20]
 80005da:	2b01      	cmp	r3, #1
 80005dc:	d00a      	beq.n	80005f4 <main+0x8c>
        __asm volatile
 80005de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005e2:	f383 8811 	msr	BASEPRI, r3
 80005e6:	f3bf 8f6f 	isb	sy
 80005ea:	f3bf 8f4f 	dsb	sy
 80005ee:	60fb      	str	r3, [r7, #12]
    }
 80005f0:	bf00      	nop
 80005f2:	e7fe      	b.n	80005f2 <main+0x8a>

  vTaskStartScheduler();
 80005f4:	f002 fd04 	bl	8003000 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005f8:	e7fe      	b.n	80005f8 <main+0x90>
 80005fa:	bf00      	nop
 80005fc:	e0001000 	.word	0xe0001000
 8000600:	080071f0 	.word	0x080071f0
 8000604:	08007204 	.word	0x08007204
 8000608:	080009a9 	.word	0x080009a9
 800060c:	0800720c 	.word	0x0800720c
 8000610:	08007220 	.word	0x08007220
 8000614:	080009b9 	.word	0x080009b9

08000618 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	b094      	sub	sp, #80	; 0x50
 800061c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061e:	f107 0320 	add.w	r3, r7, #32
 8000622:	2230      	movs	r2, #48	; 0x30
 8000624:	2100      	movs	r1, #0
 8000626:	4618      	mov	r0, r3
 8000628:	f006 f8d4 	bl	80067d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800062c:	f107 030c 	add.w	r3, r7, #12
 8000630:	2200      	movs	r2, #0
 8000632:	601a      	str	r2, [r3, #0]
 8000634:	605a      	str	r2, [r3, #4]
 8000636:	609a      	str	r2, [r3, #8]
 8000638:	60da      	str	r2, [r3, #12]
 800063a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800063c:	2300      	movs	r3, #0
 800063e:	60bb      	str	r3, [r7, #8]
 8000640:	4b28      	ldr	r3, [pc, #160]	; (80006e4 <SystemClock_Config+0xcc>)
 8000642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000644:	4a27      	ldr	r2, [pc, #156]	; (80006e4 <SystemClock_Config+0xcc>)
 8000646:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800064a:	6413      	str	r3, [r2, #64]	; 0x40
 800064c:	4b25      	ldr	r3, [pc, #148]	; (80006e4 <SystemClock_Config+0xcc>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000654:	60bb      	str	r3, [r7, #8]
 8000656:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000658:	2300      	movs	r3, #0
 800065a:	607b      	str	r3, [r7, #4]
 800065c:	4b22      	ldr	r3, [pc, #136]	; (80006e8 <SystemClock_Config+0xd0>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a21      	ldr	r2, [pc, #132]	; (80006e8 <SystemClock_Config+0xd0>)
 8000662:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000666:	6013      	str	r3, [r2, #0]
 8000668:	4b1f      	ldr	r3, [pc, #124]	; (80006e8 <SystemClock_Config+0xd0>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000670:	607b      	str	r3, [r7, #4]
 8000672:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000674:	2302      	movs	r3, #2
 8000676:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000678:	2301      	movs	r3, #1
 800067a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800067c:	2310      	movs	r3, #16
 800067e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000680:	2302      	movs	r3, #2
 8000682:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000684:	2300      	movs	r3, #0
 8000686:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000688:	2308      	movs	r3, #8
 800068a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800068c:	2332      	movs	r3, #50	; 0x32
 800068e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000690:	2304      	movs	r3, #4
 8000692:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000694:	2307      	movs	r3, #7
 8000696:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000698:	f107 0320 	add.w	r3, r7, #32
 800069c:	4618      	mov	r0, r3
 800069e:	f000 fdd9 	bl	8001254 <HAL_RCC_OscConfig>
 80006a2:	4603      	mov	r3, r0
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d001      	beq.n	80006ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006a8:	f000 f9a0 	bl	80009ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ac:	230f      	movs	r3, #15
 80006ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b0:	2302      	movs	r3, #2
 80006b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b4:	2300      	movs	r3, #0
 80006b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006c4:	f107 030c 	add.w	r3, r7, #12
 80006c8:	2100      	movs	r1, #0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f001 f83a 	bl	8001744 <HAL_RCC_ClockConfig>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80006d6:	f000 f989 	bl	80009ec <Error_Handler>
  }
}
 80006da:	bf00      	nop
 80006dc:	3750      	adds	r7, #80	; 0x50
 80006de:	46bd      	mov	sp, r7
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	40023800 	.word	0x40023800
 80006e8:	40007000 	.word	0x40007000

080006ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b08c      	sub	sp, #48	; 0x30
 80006f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f2:	f107 031c 	add.w	r3, r7, #28
 80006f6:	2200      	movs	r2, #0
 80006f8:	601a      	str	r2, [r3, #0]
 80006fa:	605a      	str	r2, [r3, #4]
 80006fc:	609a      	str	r2, [r3, #8]
 80006fe:	60da      	str	r2, [r3, #12]
 8000700:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	61bb      	str	r3, [r7, #24]
 8000706:	4ba2      	ldr	r3, [pc, #648]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070a:	4aa1      	ldr	r2, [pc, #644]	; (8000990 <MX_GPIO_Init+0x2a4>)
 800070c:	f043 0310 	orr.w	r3, r3, #16
 8000710:	6313      	str	r3, [r2, #48]	; 0x30
 8000712:	4b9f      	ldr	r3, [pc, #636]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	f003 0310 	and.w	r3, r3, #16
 800071a:	61bb      	str	r3, [r7, #24]
 800071c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	617b      	str	r3, [r7, #20]
 8000722:	4b9b      	ldr	r3, [pc, #620]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a9a      	ldr	r2, [pc, #616]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000728:	f043 0304 	orr.w	r3, r3, #4
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b98      	ldr	r3, [pc, #608]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0304 	and.w	r3, r3, #4
 8000736:	617b      	str	r3, [r7, #20]
 8000738:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	613b      	str	r3, [r7, #16]
 800073e:	4b94      	ldr	r3, [pc, #592]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a93      	ldr	r2, [pc, #588]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b91      	ldr	r3, [pc, #580]	; (8000990 <MX_GPIO_Init+0x2a4>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000752:	613b      	str	r3, [r7, #16]
 8000754:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	60fb      	str	r3, [r7, #12]
 800075a:	4b8d      	ldr	r3, [pc, #564]	; (8000990 <MX_GPIO_Init+0x2a4>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	4a8c      	ldr	r2, [pc, #560]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000760:	f043 0301 	orr.w	r3, r3, #1
 8000764:	6313      	str	r3, [r2, #48]	; 0x30
 8000766:	4b8a      	ldr	r3, [pc, #552]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	f003 0301 	and.w	r3, r3, #1
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	60bb      	str	r3, [r7, #8]
 8000776:	4b86      	ldr	r3, [pc, #536]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	4a85      	ldr	r2, [pc, #532]	; (8000990 <MX_GPIO_Init+0x2a4>)
 800077c:	f043 0302 	orr.w	r3, r3, #2
 8000780:	6313      	str	r3, [r2, #48]	; 0x30
 8000782:	4b83      	ldr	r3, [pc, #524]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	f003 0302 	and.w	r3, r3, #2
 800078a:	60bb      	str	r3, [r7, #8]
 800078c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	607b      	str	r3, [r7, #4]
 8000792:	4b7f      	ldr	r3, [pc, #508]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	4a7e      	ldr	r2, [pc, #504]	; (8000990 <MX_GPIO_Init+0x2a4>)
 8000798:	f043 0308 	orr.w	r3, r3, #8
 800079c:	6313      	str	r3, [r2, #48]	; 0x30
 800079e:	4b7c      	ldr	r3, [pc, #496]	; (8000990 <MX_GPIO_Init+0x2a4>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	f003 0308 	and.w	r3, r3, #8
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2108      	movs	r1, #8
 80007ae:	4879      	ldr	r0, [pc, #484]	; (8000994 <MX_GPIO_Init+0x2a8>)
 80007b0:	f000 fd36 	bl	8001220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007b4:	2201      	movs	r2, #1
 80007b6:	2101      	movs	r1, #1
 80007b8:	4877      	ldr	r0, [pc, #476]	; (8000998 <MX_GPIO_Init+0x2ac>)
 80007ba:	f000 fd31 	bl	8001220 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007be:	2200      	movs	r2, #0
 80007c0:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007c4:	4875      	ldr	r0, [pc, #468]	; (800099c <MX_GPIO_Init+0x2b0>)
 80007c6:	f000 fd2b 	bl	8001220 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007ca:	2308      	movs	r3, #8
 80007cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ce:	2301      	movs	r3, #1
 80007d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d6:	2300      	movs	r3, #0
 80007d8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80007da:	f107 031c 	add.w	r3, r7, #28
 80007de:	4619      	mov	r1, r3
 80007e0:	486c      	ldr	r0, [pc, #432]	; (8000994 <MX_GPIO_Init+0x2a8>)
 80007e2:	f000 fb81 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80007e6:	2301      	movs	r3, #1
 80007e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ea:	2301      	movs	r3, #1
 80007ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f2:	2300      	movs	r3, #0
 80007f4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80007f6:	f107 031c 	add.w	r3, r7, #28
 80007fa:	4619      	mov	r1, r3
 80007fc:	4866      	ldr	r0, [pc, #408]	; (8000998 <MX_GPIO_Init+0x2ac>)
 80007fe:	f000 fb73 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000802:	2308      	movs	r3, #8
 8000804:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000806:	2302      	movs	r3, #2
 8000808:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	2300      	movs	r3, #0
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080e:	2300      	movs	r3, #0
 8000810:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000812:	2305      	movs	r3, #5
 8000814:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000816:	f107 031c 	add.w	r3, r7, #28
 800081a:	4619      	mov	r1, r3
 800081c:	485e      	ldr	r0, [pc, #376]	; (8000998 <MX_GPIO_Init+0x2ac>)
 800081e:	f000 fb63 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000822:	2301      	movs	r3, #1
 8000824:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000826:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800082a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082c:	2300      	movs	r3, #0
 800082e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000830:	f107 031c 	add.w	r3, r7, #28
 8000834:	4619      	mov	r1, r3
 8000836:	485a      	ldr	r0, [pc, #360]	; (80009a0 <MX_GPIO_Init+0x2b4>)
 8000838:	f000 fb56 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800083c:	2310      	movs	r3, #16
 800083e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000840:	2302      	movs	r3, #2
 8000842:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000844:	2300      	movs	r3, #0
 8000846:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000848:	2300      	movs	r3, #0
 800084a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800084c:	2306      	movs	r3, #6
 800084e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000850:	f107 031c 	add.w	r3, r7, #28
 8000854:	4619      	mov	r1, r3
 8000856:	4852      	ldr	r0, [pc, #328]	; (80009a0 <MX_GPIO_Init+0x2b4>)
 8000858:	f000 fb46 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800085c:	23e0      	movs	r3, #224	; 0xe0
 800085e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000860:	2302      	movs	r3, #2
 8000862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000868:	2300      	movs	r3, #0
 800086a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800086c:	2305      	movs	r3, #5
 800086e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000870:	f107 031c 	add.w	r3, r7, #28
 8000874:	4619      	mov	r1, r3
 8000876:	484a      	ldr	r0, [pc, #296]	; (80009a0 <MX_GPIO_Init+0x2b4>)
 8000878:	f000 fb36 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800087c:	2304      	movs	r3, #4
 800087e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000880:	2300      	movs	r3, #0
 8000882:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	2300      	movs	r3, #0
 8000886:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000888:	f107 031c 	add.w	r3, r7, #28
 800088c:	4619      	mov	r1, r3
 800088e:	4845      	ldr	r0, [pc, #276]	; (80009a4 <MX_GPIO_Init+0x2b8>)
 8000890:	f000 fb2a 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000898:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800089a:	2302      	movs	r3, #2
 800089c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089e:	2300      	movs	r3, #0
 80008a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a2:	2300      	movs	r3, #0
 80008a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008a6:	2305      	movs	r3, #5
 80008a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008aa:	f107 031c 	add.w	r3, r7, #28
 80008ae:	4619      	mov	r1, r3
 80008b0:	483c      	ldr	r0, [pc, #240]	; (80009a4 <MX_GPIO_Init+0x2b8>)
 80008b2:	f000 fb19 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80008b6:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008ba:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008bc:	2301      	movs	r3, #1
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008c8:	f107 031c 	add.w	r3, r7, #28
 80008cc:	4619      	mov	r1, r3
 80008ce:	4833      	ldr	r0, [pc, #204]	; (800099c <MX_GPIO_Init+0x2b0>)
 80008d0:	f000 fb0a 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80008d4:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80008d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008da:	2302      	movs	r3, #2
 80008dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e2:	2300      	movs	r3, #0
 80008e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80008e6:	2306      	movs	r3, #6
 80008e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ea:	f107 031c 	add.w	r3, r7, #28
 80008ee:	4619      	mov	r1, r3
 80008f0:	4829      	ldr	r0, [pc, #164]	; (8000998 <MX_GPIO_Init+0x2ac>)
 80008f2:	f000 faf9 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80008f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008fc:	2300      	movs	r3, #0
 80008fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000904:	f107 031c 	add.w	r3, r7, #28
 8000908:	4619      	mov	r1, r3
 800090a:	4825      	ldr	r0, [pc, #148]	; (80009a0 <MX_GPIO_Init+0x2b4>)
 800090c:	f000 faec 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000910:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000914:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000916:	2302      	movs	r3, #2
 8000918:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091e:	2300      	movs	r3, #0
 8000920:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000922:	230a      	movs	r3, #10
 8000924:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000926:	f107 031c 	add.w	r3, r7, #28
 800092a:	4619      	mov	r1, r3
 800092c:	481c      	ldr	r0, [pc, #112]	; (80009a0 <MX_GPIO_Init+0x2b4>)
 800092e:	f000 fadb 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000932:	2320      	movs	r3, #32
 8000934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000936:	2300      	movs	r3, #0
 8000938:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093a:	2300      	movs	r3, #0
 800093c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800093e:	f107 031c 	add.w	r3, r7, #28
 8000942:	4619      	mov	r1, r3
 8000944:	4815      	ldr	r0, [pc, #84]	; (800099c <MX_GPIO_Init+0x2b0>)
 8000946:	f000 facf 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800094a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800094e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000950:	2312      	movs	r3, #18
 8000952:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000954:	2300      	movs	r3, #0
 8000956:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000958:	2300      	movs	r3, #0
 800095a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800095c:	2304      	movs	r3, #4
 800095e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000960:	f107 031c 	add.w	r3, r7, #28
 8000964:	4619      	mov	r1, r3
 8000966:	480f      	ldr	r0, [pc, #60]	; (80009a4 <MX_GPIO_Init+0x2b8>)
 8000968:	f000 fabe 	bl	8000ee8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800096c:	2302      	movs	r3, #2
 800096e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000970:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000974:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	2300      	movs	r3, #0
 8000978:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800097a:	f107 031c 	add.w	r3, r7, #28
 800097e:	4619      	mov	r1, r3
 8000980:	4804      	ldr	r0, [pc, #16]	; (8000994 <MX_GPIO_Init+0x2a8>)
 8000982:	f000 fab1 	bl	8000ee8 <HAL_GPIO_Init>

}
 8000986:	bf00      	nop
 8000988:	3730      	adds	r7, #48	; 0x30
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40023800 	.word	0x40023800
 8000994:	40021000 	.word	0x40021000
 8000998:	40020800 	.word	0x40020800
 800099c:	40020c00 	.word	0x40020c00
 80009a0:	40020000 	.word	0x40020000
 80009a4:	40020400 	.word	0x40020400

080009a8 <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void *params)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
	while(1)
	{
		printf("%s\n",(char *)params);
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f005 ff85 	bl	80068c0 <puts>
 80009b6:	e7fb      	b.n	80009b0 <task1_handler+0x8>

080009b8 <task2_handler>:
	vTaskDelete(NULL);

}

static void task2_handler(void *params)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
	while(1)
	{
		printf("%s\n",(char *)params);
 80009c0:	6878      	ldr	r0, [r7, #4]
 80009c2:	f005 ff7d 	bl	80068c0 <puts>
 80009c6:	e7fb      	b.n	80009c0 <task2_handler+0x8>

080009c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a04      	ldr	r2, [pc, #16]	; (80009e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d101      	bne.n	80009de <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80009da:	f000 f983 	bl	8000ce4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80009de:	bf00      	nop
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40001000 	.word	0x40001000

080009ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f0:	b672      	cpsid	i
}
 80009f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009f4:	e7fe      	b.n	80009f4 <Error_Handler+0x8>
	...

080009f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	607b      	str	r3, [r7, #4]
 8000a02:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <HAL_MspInit+0x50>)
 8000a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a06:	4a10      	ldr	r2, [pc, #64]	; (8000a48 <HAL_MspInit+0x50>)
 8000a08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <HAL_MspInit+0x50>)
 8000a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a16:	607b      	str	r3, [r7, #4]
 8000a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	603b      	str	r3, [r7, #0]
 8000a1e:	4b0a      	ldr	r3, [pc, #40]	; (8000a48 <HAL_MspInit+0x50>)
 8000a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a22:	4a09      	ldr	r2, [pc, #36]	; (8000a48 <HAL_MspInit+0x50>)
 8000a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a28:	6413      	str	r3, [r2, #64]	; 0x40
 8000a2a:	4b07      	ldr	r3, [pc, #28]	; (8000a48 <HAL_MspInit+0x50>)
 8000a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a32:	603b      	str	r3, [r7, #0]
 8000a34:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a36:	2003      	movs	r0, #3
 8000a38:	f000 fa21 	bl	8000e7e <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000a3c:	f003 fc84 	bl	8004348 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 8000a40:	bf00      	nop
 8000a42:	3708      	adds	r7, #8
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	40023800 	.word	0x40023800

08000a4c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08e      	sub	sp, #56	; 0x38
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000a54:	2300      	movs	r3, #0
 8000a56:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	4b33      	ldr	r3, [pc, #204]	; (8000b30 <HAL_InitTick+0xe4>)
 8000a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a64:	4a32      	ldr	r2, [pc, #200]	; (8000b30 <HAL_InitTick+0xe4>)
 8000a66:	f043 0310 	orr.w	r3, r3, #16
 8000a6a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a6c:	4b30      	ldr	r3, [pc, #192]	; (8000b30 <HAL_InitTick+0xe4>)
 8000a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a70:	f003 0310 	and.w	r3, r3, #16
 8000a74:	60fb      	str	r3, [r7, #12]
 8000a76:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a78:	f107 0210 	add.w	r2, r7, #16
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4611      	mov	r1, r2
 8000a82:	4618      	mov	r0, r3
 8000a84:	f001 f86a 	bl	8001b5c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000a88:	6a3b      	ldr	r3, [r7, #32]
 8000a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000a8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d103      	bne.n	8000a9a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a92:	f001 f84f 	bl	8001b34 <HAL_RCC_GetPCLK1Freq>
 8000a96:	6378      	str	r0, [r7, #52]	; 0x34
 8000a98:	e004      	b.n	8000aa4 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a9a:	f001 f84b 	bl	8001b34 <HAL_RCC_GetPCLK1Freq>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	005b      	lsls	r3, r3, #1
 8000aa2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000aa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000aa6:	4a23      	ldr	r2, [pc, #140]	; (8000b34 <HAL_InitTick+0xe8>)
 8000aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8000aac:	0c9b      	lsrs	r3, r3, #18
 8000aae:	3b01      	subs	r3, #1
 8000ab0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000ab2:	4b21      	ldr	r3, [pc, #132]	; (8000b38 <HAL_InitTick+0xec>)
 8000ab4:	4a21      	ldr	r2, [pc, #132]	; (8000b3c <HAL_InitTick+0xf0>)
 8000ab6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000ab8:	4b1f      	ldr	r3, [pc, #124]	; (8000b38 <HAL_InitTick+0xec>)
 8000aba:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000abe:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000ac0:	4a1d      	ldr	r2, [pc, #116]	; (8000b38 <HAL_InitTick+0xec>)
 8000ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ac4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000ac6:	4b1c      	ldr	r3, [pc, #112]	; (8000b38 <HAL_InitTick+0xec>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000acc:	4b1a      	ldr	r3, [pc, #104]	; (8000b38 <HAL_InitTick+0xec>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ad2:	4b19      	ldr	r3, [pc, #100]	; (8000b38 <HAL_InitTick+0xec>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000ad8:	4817      	ldr	r0, [pc, #92]	; (8000b38 <HAL_InitTick+0xec>)
 8000ada:	f001 f871 	bl	8001bc0 <HAL_TIM_Base_Init>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000ae4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d11b      	bne.n	8000b24 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000aec:	4812      	ldr	r0, [pc, #72]	; (8000b38 <HAL_InitTick+0xec>)
 8000aee:	f001 f8c1 	bl	8001c74 <HAL_TIM_Base_Start_IT>
 8000af2:	4603      	mov	r3, r0
 8000af4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000af8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d111      	bne.n	8000b24 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b00:	2036      	movs	r0, #54	; 0x36
 8000b02:	f000 f9e3 	bl	8000ecc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2b0f      	cmp	r3, #15
 8000b0a:	d808      	bhi.n	8000b1e <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	6879      	ldr	r1, [r7, #4]
 8000b10:	2036      	movs	r0, #54	; 0x36
 8000b12:	f000 f9bf 	bl	8000e94 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b16:	4a0a      	ldr	r2, [pc, #40]	; (8000b40 <HAL_InitTick+0xf4>)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	6013      	str	r3, [r2, #0]
 8000b1c:	e002      	b.n	8000b24 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000b24:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3738      	adds	r7, #56	; 0x38
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	40023800 	.word	0x40023800
 8000b34:	431bde83 	.word	0x431bde83
 8000b38:	20000094 	.word	0x20000094
 8000b3c:	40001000 	.word	0x40001000
 8000b40:	20000004 	.word	0x20000004

08000b44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b48:	e7fe      	b.n	8000b48 <NMI_Handler+0x4>

08000b4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b4e:	e7fe      	b.n	8000b4e <HardFault_Handler+0x4>

08000b50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b54:	e7fe      	b.n	8000b54 <MemManage_Handler+0x4>

08000b56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b5a:	e7fe      	b.n	8000b5a <BusFault_Handler+0x4>

08000b5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b60:	e7fe      	b.n	8000b60 <UsageFault_Handler+0x4>

08000b62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b66:	bf00      	nop
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000b74:	4802      	ldr	r0, [pc, #8]	; (8000b80 <TIM6_DAC_IRQHandler+0x10>)
 8000b76:	f001 f8ed 	bl	8001d54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	20000094 	.word	0x20000094

08000b84 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b90:	2300      	movs	r3, #0
 8000b92:	617b      	str	r3, [r7, #20]
 8000b94:	e00a      	b.n	8000bac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b96:	f3af 8000 	nop.w
 8000b9a:	4601      	mov	r1, r0
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	1c5a      	adds	r2, r3, #1
 8000ba0:	60ba      	str	r2, [r7, #8]
 8000ba2:	b2ca      	uxtb	r2, r1
 8000ba4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ba6:	697b      	ldr	r3, [r7, #20]
 8000ba8:	3301      	adds	r3, #1
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	697a      	ldr	r2, [r7, #20]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	429a      	cmp	r2, r3
 8000bb2:	dbf0      	blt.n	8000b96 <_read+0x12>
  }

  return len;
 8000bb4:	687b      	ldr	r3, [r7, #4]
}
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	3718      	adds	r7, #24
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <_close>:
  }
  return len;
}

int _close(int file)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	b083      	sub	sp, #12
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000bc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd4:	4770      	bx	lr

08000bd6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bd6:	b480      	push	{r7}
 8000bd8:	b083      	sub	sp, #12
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	6078      	str	r0, [r7, #4]
 8000bde:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000be6:	605a      	str	r2, [r3, #4]
  return 0;
 8000be8:	2300      	movs	r3, #0
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr

08000bf6 <_isatty>:

int _isatty(int file)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	b083      	sub	sp, #12
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bfe:	2301      	movs	r3, #1
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr

08000c0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b085      	sub	sp, #20
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	60f8      	str	r0, [r7, #12]
 8000c14:	60b9      	str	r1, [r7, #8]
 8000c16:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c18:	2300      	movs	r3, #0
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3714      	adds	r7, #20
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
	...

08000c28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c2c:	4b06      	ldr	r3, [pc, #24]	; (8000c48 <SystemInit+0x20>)
 8000c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c32:	4a05      	ldr	r2, [pc, #20]	; (8000c48 <SystemInit+0x20>)
 8000c34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	e000ed00 	.word	0xe000ed00

08000c4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c84 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c50:	480d      	ldr	r0, [pc, #52]	; (8000c88 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c52:	490e      	ldr	r1, [pc, #56]	; (8000c8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c54:	4a0e      	ldr	r2, [pc, #56]	; (8000c90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c58:	e002      	b.n	8000c60 <LoopCopyDataInit>

08000c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c5e:	3304      	adds	r3, #4

08000c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c64:	d3f9      	bcc.n	8000c5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c66:	4a0b      	ldr	r2, [pc, #44]	; (8000c94 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c68:	4c0b      	ldr	r4, [pc, #44]	; (8000c98 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c6c:	e001      	b.n	8000c72 <LoopFillZerobss>

08000c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c70:	3204      	adds	r2, #4

08000c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c74:	d3fb      	bcc.n	8000c6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c76:	f7ff ffd7 	bl	8000c28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c7a:	f005 fd69 	bl	8006750 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c7e:	f7ff fc73 	bl	8000568 <main>
  bx  lr    
 8000c82:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c8c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000c90:	080073b0 	.word	0x080073b0
  ldr r2, =_sbss
 8000c94:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000c98:	20014514 	.word	0x20014514

08000c9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c9c:	e7fe      	b.n	8000c9c <ADC_IRQHandler>
	...

08000ca0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ca4:	4b0e      	ldr	r3, [pc, #56]	; (8000ce0 <HAL_Init+0x40>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a0d      	ldr	r2, [pc, #52]	; (8000ce0 <HAL_Init+0x40>)
 8000caa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cb0:	4b0b      	ldr	r3, [pc, #44]	; (8000ce0 <HAL_Init+0x40>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a0a      	ldr	r2, [pc, #40]	; (8000ce0 <HAL_Init+0x40>)
 8000cb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cbc:	4b08      	ldr	r3, [pc, #32]	; (8000ce0 <HAL_Init+0x40>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a07      	ldr	r2, [pc, #28]	; (8000ce0 <HAL_Init+0x40>)
 8000cc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cc8:	2003      	movs	r0, #3
 8000cca:	f000 f8d8 	bl	8000e7e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cce:	2000      	movs	r0, #0
 8000cd0:	f7ff febc 	bl	8000a4c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cd4:	f7ff fe90 	bl	80009f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cd8:	2300      	movs	r3, #0
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40023c00 	.word	0x40023c00

08000ce4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <HAL_IncTick+0x20>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	461a      	mov	r2, r3
 8000cee:	4b06      	ldr	r3, [pc, #24]	; (8000d08 <HAL_IncTick+0x24>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4413      	add	r3, r2
 8000cf4:	4a04      	ldr	r2, [pc, #16]	; (8000d08 <HAL_IncTick+0x24>)
 8000cf6:	6013      	str	r3, [r2, #0]
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	20000008 	.word	0x20000008
 8000d08:	200000dc 	.word	0x200000dc

08000d0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d10:	4b03      	ldr	r3, [pc, #12]	; (8000d20 <HAL_GetTick+0x14>)
 8000d12:	681b      	ldr	r3, [r3, #0]
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr
 8000d1e:	bf00      	nop
 8000d20:	200000dc 	.word	0x200000dc

08000d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b085      	sub	sp, #20
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d34:	4b0c      	ldr	r3, [pc, #48]	; (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d3a:	68ba      	ldr	r2, [r7, #8]
 8000d3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d40:	4013      	ands	r3, r2
 8000d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d56:	4a04      	ldr	r2, [pc, #16]	; (8000d68 <__NVIC_SetPriorityGrouping+0x44>)
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	60d3      	str	r3, [r2, #12]
}
 8000d5c:	bf00      	nop
 8000d5e:	3714      	adds	r7, #20
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	e000ed00 	.word	0xe000ed00

08000d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d70:	4b04      	ldr	r3, [pc, #16]	; (8000d84 <__NVIC_GetPriorityGrouping+0x18>)
 8000d72:	68db      	ldr	r3, [r3, #12]
 8000d74:	0a1b      	lsrs	r3, r3, #8
 8000d76:	f003 0307 	and.w	r3, r3, #7
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b083      	sub	sp, #12
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	4603      	mov	r3, r0
 8000d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	db0b      	blt.n	8000db2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	f003 021f 	and.w	r2, r3, #31
 8000da0:	4907      	ldr	r1, [pc, #28]	; (8000dc0 <__NVIC_EnableIRQ+0x38>)
 8000da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da6:	095b      	lsrs	r3, r3, #5
 8000da8:	2001      	movs	r0, #1
 8000daa:	fa00 f202 	lsl.w	r2, r0, r2
 8000dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000db2:	bf00      	nop
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	e000e100 	.word	0xe000e100

08000dc4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	6039      	str	r1, [r7, #0]
 8000dce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	db0a      	blt.n	8000dee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	b2da      	uxtb	r2, r3
 8000ddc:	490c      	ldr	r1, [pc, #48]	; (8000e10 <__NVIC_SetPriority+0x4c>)
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	0112      	lsls	r2, r2, #4
 8000de4:	b2d2      	uxtb	r2, r2
 8000de6:	440b      	add	r3, r1
 8000de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dec:	e00a      	b.n	8000e04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	4908      	ldr	r1, [pc, #32]	; (8000e14 <__NVIC_SetPriority+0x50>)
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	f003 030f 	and.w	r3, r3, #15
 8000dfa:	3b04      	subs	r3, #4
 8000dfc:	0112      	lsls	r2, r2, #4
 8000dfe:	b2d2      	uxtb	r2, r2
 8000e00:	440b      	add	r3, r1
 8000e02:	761a      	strb	r2, [r3, #24]
}
 8000e04:	bf00      	nop
 8000e06:	370c      	adds	r7, #12
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr
 8000e10:	e000e100 	.word	0xe000e100
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b089      	sub	sp, #36	; 0x24
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	f003 0307 	and.w	r3, r3, #7
 8000e2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	f1c3 0307 	rsb	r3, r3, #7
 8000e32:	2b04      	cmp	r3, #4
 8000e34:	bf28      	it	cs
 8000e36:	2304      	movcs	r3, #4
 8000e38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3304      	adds	r3, #4
 8000e3e:	2b06      	cmp	r3, #6
 8000e40:	d902      	bls.n	8000e48 <NVIC_EncodePriority+0x30>
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	3b03      	subs	r3, #3
 8000e46:	e000      	b.n	8000e4a <NVIC_EncodePriority+0x32>
 8000e48:	2300      	movs	r3, #0
 8000e4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e50:	69bb      	ldr	r3, [r7, #24]
 8000e52:	fa02 f303 	lsl.w	r3, r2, r3
 8000e56:	43da      	mvns	r2, r3
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	401a      	ands	r2, r3
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e60:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	fa01 f303 	lsl.w	r3, r1, r3
 8000e6a:	43d9      	mvns	r1, r3
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e70:	4313      	orrs	r3, r2
         );
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3724      	adds	r7, #36	; 0x24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b082      	sub	sp, #8
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e86:	6878      	ldr	r0, [r7, #4]
 8000e88:	f7ff ff4c 	bl	8000d24 <__NVIC_SetPriorityGrouping>
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
 8000ea0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ea6:	f7ff ff61 	bl	8000d6c <__NVIC_GetPriorityGrouping>
 8000eaa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eac:	687a      	ldr	r2, [r7, #4]
 8000eae:	68b9      	ldr	r1, [r7, #8]
 8000eb0:	6978      	ldr	r0, [r7, #20]
 8000eb2:	f7ff ffb1 	bl	8000e18 <NVIC_EncodePriority>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ebc:	4611      	mov	r1, r2
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff ff80 	bl	8000dc4 <__NVIC_SetPriority>
}
 8000ec4:	bf00      	nop
 8000ec6:	3718      	adds	r7, #24
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}

08000ecc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ed6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eda:	4618      	mov	r0, r3
 8000edc:	f7ff ff54 	bl	8000d88 <__NVIC_EnableIRQ>
}
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}

08000ee8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b089      	sub	sp, #36	; 0x24
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
 8000ef0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000efe:	2300      	movs	r3, #0
 8000f00:	61fb      	str	r3, [r7, #28]
 8000f02:	e16b      	b.n	80011dc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f04:	2201      	movs	r2, #1
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f0e:	683b      	ldr	r3, [r7, #0]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	697a      	ldr	r2, [r7, #20]
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	f040 815a 	bne.w	80011d6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	f003 0303 	and.w	r3, r3, #3
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d005      	beq.n	8000f3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f36:	2b02      	cmp	r3, #2
 8000f38:	d130      	bne.n	8000f9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	689b      	ldr	r3, [r3, #8]
 8000f3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	005b      	lsls	r3, r3, #1
 8000f44:	2203      	movs	r2, #3
 8000f46:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4a:	43db      	mvns	r3, r3
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	4013      	ands	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	68da      	ldr	r2, [r3, #12]
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	005b      	lsls	r3, r3, #1
 8000f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5e:	69ba      	ldr	r2, [r7, #24]
 8000f60:	4313      	orrs	r3, r2
 8000f62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	685b      	ldr	r3, [r3, #4]
 8000f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f70:	2201      	movs	r2, #1
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	69ba      	ldr	r2, [r7, #24]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	091b      	lsrs	r3, r3, #4
 8000f86:	f003 0201 	and.w	r2, r3, #1
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f90:	69ba      	ldr	r2, [r7, #24]
 8000f92:	4313      	orrs	r3, r2
 8000f94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	69ba      	ldr	r2, [r7, #24]
 8000f9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	685b      	ldr	r3, [r3, #4]
 8000fa0:	f003 0303 	and.w	r3, r3, #3
 8000fa4:	2b03      	cmp	r3, #3
 8000fa6:	d017      	beq.n	8000fd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	2203      	movs	r2, #3
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	43db      	mvns	r3, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	689a      	ldr	r2, [r3, #8]
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	69ba      	ldr	r2, [r7, #24]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	69ba      	ldr	r2, [r7, #24]
 8000fd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	f003 0303 	and.w	r3, r3, #3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d123      	bne.n	800102c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	08da      	lsrs	r2, r3, #3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	3208      	adds	r2, #8
 8000fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	f003 0307 	and.w	r3, r3, #7
 8000ff8:	009b      	lsls	r3, r3, #2
 8000ffa:	220f      	movs	r2, #15
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	43db      	mvns	r3, r3
 8001002:	69ba      	ldr	r2, [r7, #24]
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	691a      	ldr	r2, [r3, #16]
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	f003 0307 	and.w	r3, r3, #7
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	fa02 f303 	lsl.w	r3, r2, r3
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	4313      	orrs	r3, r2
 800101c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	08da      	lsrs	r2, r3, #3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	3208      	adds	r2, #8
 8001026:	69b9      	ldr	r1, [r7, #24]
 8001028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	005b      	lsls	r3, r3, #1
 8001036:	2203      	movs	r2, #3
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	43db      	mvns	r3, r3
 800103e:	69ba      	ldr	r2, [r7, #24]
 8001040:	4013      	ands	r3, r2
 8001042:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f003 0203 	and.w	r2, r3, #3
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	005b      	lsls	r3, r3, #1
 8001050:	fa02 f303 	lsl.w	r3, r2, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4313      	orrs	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001068:	2b00      	cmp	r3, #0
 800106a:	f000 80b4 	beq.w	80011d6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	4b60      	ldr	r3, [pc, #384]	; (80011f4 <HAL_GPIO_Init+0x30c>)
 8001074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001076:	4a5f      	ldr	r2, [pc, #380]	; (80011f4 <HAL_GPIO_Init+0x30c>)
 8001078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800107c:	6453      	str	r3, [r2, #68]	; 0x44
 800107e:	4b5d      	ldr	r3, [pc, #372]	; (80011f4 <HAL_GPIO_Init+0x30c>)
 8001080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800108a:	4a5b      	ldr	r2, [pc, #364]	; (80011f8 <HAL_GPIO_Init+0x310>)
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	089b      	lsrs	r3, r3, #2
 8001090:	3302      	adds	r3, #2
 8001092:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001096:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	f003 0303 	and.w	r3, r3, #3
 800109e:	009b      	lsls	r3, r3, #2
 80010a0:	220f      	movs	r2, #15
 80010a2:	fa02 f303 	lsl.w	r3, r2, r3
 80010a6:	43db      	mvns	r3, r3
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	4013      	ands	r3, r2
 80010ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a52      	ldr	r2, [pc, #328]	; (80011fc <HAL_GPIO_Init+0x314>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d02b      	beq.n	800110e <HAL_GPIO_Init+0x226>
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a51      	ldr	r2, [pc, #324]	; (8001200 <HAL_GPIO_Init+0x318>)
 80010ba:	4293      	cmp	r3, r2
 80010bc:	d025      	beq.n	800110a <HAL_GPIO_Init+0x222>
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	4a50      	ldr	r2, [pc, #320]	; (8001204 <HAL_GPIO_Init+0x31c>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d01f      	beq.n	8001106 <HAL_GPIO_Init+0x21e>
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4a4f      	ldr	r2, [pc, #316]	; (8001208 <HAL_GPIO_Init+0x320>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d019      	beq.n	8001102 <HAL_GPIO_Init+0x21a>
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	4a4e      	ldr	r2, [pc, #312]	; (800120c <HAL_GPIO_Init+0x324>)
 80010d2:	4293      	cmp	r3, r2
 80010d4:	d013      	beq.n	80010fe <HAL_GPIO_Init+0x216>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a4d      	ldr	r2, [pc, #308]	; (8001210 <HAL_GPIO_Init+0x328>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d00d      	beq.n	80010fa <HAL_GPIO_Init+0x212>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a4c      	ldr	r2, [pc, #304]	; (8001214 <HAL_GPIO_Init+0x32c>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d007      	beq.n	80010f6 <HAL_GPIO_Init+0x20e>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a4b      	ldr	r2, [pc, #300]	; (8001218 <HAL_GPIO_Init+0x330>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d101      	bne.n	80010f2 <HAL_GPIO_Init+0x20a>
 80010ee:	2307      	movs	r3, #7
 80010f0:	e00e      	b.n	8001110 <HAL_GPIO_Init+0x228>
 80010f2:	2308      	movs	r3, #8
 80010f4:	e00c      	b.n	8001110 <HAL_GPIO_Init+0x228>
 80010f6:	2306      	movs	r3, #6
 80010f8:	e00a      	b.n	8001110 <HAL_GPIO_Init+0x228>
 80010fa:	2305      	movs	r3, #5
 80010fc:	e008      	b.n	8001110 <HAL_GPIO_Init+0x228>
 80010fe:	2304      	movs	r3, #4
 8001100:	e006      	b.n	8001110 <HAL_GPIO_Init+0x228>
 8001102:	2303      	movs	r3, #3
 8001104:	e004      	b.n	8001110 <HAL_GPIO_Init+0x228>
 8001106:	2302      	movs	r3, #2
 8001108:	e002      	b.n	8001110 <HAL_GPIO_Init+0x228>
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <HAL_GPIO_Init+0x228>
 800110e:	2300      	movs	r3, #0
 8001110:	69fa      	ldr	r2, [r7, #28]
 8001112:	f002 0203 	and.w	r2, r2, #3
 8001116:	0092      	lsls	r2, r2, #2
 8001118:	4093      	lsls	r3, r2
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	4313      	orrs	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001120:	4935      	ldr	r1, [pc, #212]	; (80011f8 <HAL_GPIO_Init+0x310>)
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	089b      	lsrs	r3, r3, #2
 8001126:	3302      	adds	r3, #2
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800112e:	4b3b      	ldr	r3, [pc, #236]	; (800121c <HAL_GPIO_Init+0x334>)
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	43db      	mvns	r3, r3
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	4013      	ands	r3, r2
 800113c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d003      	beq.n	8001152 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	4313      	orrs	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001152:	4a32      	ldr	r2, [pc, #200]	; (800121c <HAL_GPIO_Init+0x334>)
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001158:	4b30      	ldr	r3, [pc, #192]	; (800121c <HAL_GPIO_Init+0x334>)
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	43db      	mvns	r3, r3
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	4013      	ands	r3, r2
 8001166:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d003      	beq.n	800117c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	4313      	orrs	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800117c:	4a27      	ldr	r2, [pc, #156]	; (800121c <HAL_GPIO_Init+0x334>)
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001182:	4b26      	ldr	r3, [pc, #152]	; (800121c <HAL_GPIO_Init+0x334>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	43db      	mvns	r3, r3
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4013      	ands	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011a6:	4a1d      	ldr	r2, [pc, #116]	; (800121c <HAL_GPIO_Init+0x334>)
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011ac:	4b1b      	ldr	r3, [pc, #108]	; (800121c <HAL_GPIO_Init+0x334>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	43db      	mvns	r3, r3
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4013      	ands	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d003      	beq.n	80011d0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011d0:	4a12      	ldr	r2, [pc, #72]	; (800121c <HAL_GPIO_Init+0x334>)
 80011d2:	69bb      	ldr	r3, [r7, #24]
 80011d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	3301      	adds	r3, #1
 80011da:	61fb      	str	r3, [r7, #28]
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	2b0f      	cmp	r3, #15
 80011e0:	f67f ae90 	bls.w	8000f04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011e4:	bf00      	nop
 80011e6:	bf00      	nop
 80011e8:	3724      	adds	r7, #36	; 0x24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	40023800 	.word	0x40023800
 80011f8:	40013800 	.word	0x40013800
 80011fc:	40020000 	.word	0x40020000
 8001200:	40020400 	.word	0x40020400
 8001204:	40020800 	.word	0x40020800
 8001208:	40020c00 	.word	0x40020c00
 800120c:	40021000 	.word	0x40021000
 8001210:	40021400 	.word	0x40021400
 8001214:	40021800 	.word	0x40021800
 8001218:	40021c00 	.word	0x40021c00
 800121c:	40013c00 	.word	0x40013c00

08001220 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	460b      	mov	r3, r1
 800122a:	807b      	strh	r3, [r7, #2]
 800122c:	4613      	mov	r3, r2
 800122e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001230:	787b      	ldrb	r3, [r7, #1]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d003      	beq.n	800123e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001236:	887a      	ldrh	r2, [r7, #2]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800123c:	e003      	b.n	8001246 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800123e:	887b      	ldrh	r3, [r7, #2]
 8001240:	041a      	lsls	r2, r3, #16
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	619a      	str	r2, [r3, #24]
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
	...

08001254 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b086      	sub	sp, #24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d101      	bne.n	8001266 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e267      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f003 0301 	and.w	r3, r3, #1
 800126e:	2b00      	cmp	r3, #0
 8001270:	d075      	beq.n	800135e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001272:	4b88      	ldr	r3, [pc, #544]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001274:	689b      	ldr	r3, [r3, #8]
 8001276:	f003 030c 	and.w	r3, r3, #12
 800127a:	2b04      	cmp	r3, #4
 800127c:	d00c      	beq.n	8001298 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800127e:	4b85      	ldr	r3, [pc, #532]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001286:	2b08      	cmp	r3, #8
 8001288:	d112      	bne.n	80012b0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800128a:	4b82      	ldr	r3, [pc, #520]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001292:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001296:	d10b      	bne.n	80012b0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001298:	4b7e      	ldr	r3, [pc, #504]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d05b      	beq.n	800135c <HAL_RCC_OscConfig+0x108>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d157      	bne.n	800135c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e242      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012b8:	d106      	bne.n	80012c8 <HAL_RCC_OscConfig+0x74>
 80012ba:	4b76      	ldr	r3, [pc, #472]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a75      	ldr	r2, [pc, #468]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012c4:	6013      	str	r3, [r2, #0]
 80012c6:	e01d      	b.n	8001304 <HAL_RCC_OscConfig+0xb0>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80012d0:	d10c      	bne.n	80012ec <HAL_RCC_OscConfig+0x98>
 80012d2:	4b70      	ldr	r3, [pc, #448]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a6f      	ldr	r2, [pc, #444]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012dc:	6013      	str	r3, [r2, #0]
 80012de:	4b6d      	ldr	r3, [pc, #436]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a6c      	ldr	r2, [pc, #432]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012e8:	6013      	str	r3, [r2, #0]
 80012ea:	e00b      	b.n	8001304 <HAL_RCC_OscConfig+0xb0>
 80012ec:	4b69      	ldr	r3, [pc, #420]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4a68      	ldr	r2, [pc, #416]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80012f6:	6013      	str	r3, [r2, #0]
 80012f8:	4b66      	ldr	r3, [pc, #408]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a65      	ldr	r2, [pc, #404]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80012fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001302:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d013      	beq.n	8001334 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800130c:	f7ff fcfe 	bl	8000d0c <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001312:	e008      	b.n	8001326 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001314:	f7ff fcfa 	bl	8000d0c <HAL_GetTick>
 8001318:	4602      	mov	r2, r0
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	1ad3      	subs	r3, r2, r3
 800131e:	2b64      	cmp	r3, #100	; 0x64
 8001320:	d901      	bls.n	8001326 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001322:	2303      	movs	r3, #3
 8001324:	e207      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001326:	4b5b      	ldr	r3, [pc, #364]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d0f0      	beq.n	8001314 <HAL_RCC_OscConfig+0xc0>
 8001332:	e014      	b.n	800135e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001334:	f7ff fcea 	bl	8000d0c <HAL_GetTick>
 8001338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800133c:	f7ff fce6 	bl	8000d0c <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b64      	cmp	r3, #100	; 0x64
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e1f3      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800134e:	4b51      	ldr	r3, [pc, #324]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1f0      	bne.n	800133c <HAL_RCC_OscConfig+0xe8>
 800135a:	e000      	b.n	800135e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d063      	beq.n	8001432 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800136a:	4b4a      	ldr	r3, [pc, #296]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	f003 030c 	and.w	r3, r3, #12
 8001372:	2b00      	cmp	r3, #0
 8001374:	d00b      	beq.n	800138e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001376:	4b47      	ldr	r3, [pc, #284]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001378:	689b      	ldr	r3, [r3, #8]
 800137a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800137e:	2b08      	cmp	r3, #8
 8001380:	d11c      	bne.n	80013bc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001382:	4b44      	ldr	r3, [pc, #272]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d116      	bne.n	80013bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800138e:	4b41      	ldr	r3, [pc, #260]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0302 	and.w	r3, r3, #2
 8001396:	2b00      	cmp	r3, #0
 8001398:	d005      	beq.n	80013a6 <HAL_RCC_OscConfig+0x152>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	68db      	ldr	r3, [r3, #12]
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d001      	beq.n	80013a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e1c7      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013a6:	4b3b      	ldr	r3, [pc, #236]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	691b      	ldr	r3, [r3, #16]
 80013b2:	00db      	lsls	r3, r3, #3
 80013b4:	4937      	ldr	r1, [pc, #220]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80013b6:	4313      	orrs	r3, r2
 80013b8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013ba:	e03a      	b.n	8001432 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	68db      	ldr	r3, [r3, #12]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d020      	beq.n	8001406 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013c4:	4b34      	ldr	r3, [pc, #208]	; (8001498 <HAL_RCC_OscConfig+0x244>)
 80013c6:	2201      	movs	r2, #1
 80013c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ca:	f7ff fc9f 	bl	8000d0c <HAL_GetTick>
 80013ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013d0:	e008      	b.n	80013e4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013d2:	f7ff fc9b 	bl	8000d0c <HAL_GetTick>
 80013d6:	4602      	mov	r2, r0
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d901      	bls.n	80013e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e1a8      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013e4:	4b2b      	ldr	r3, [pc, #172]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 0302 	and.w	r3, r3, #2
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d0f0      	beq.n	80013d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013f0:	4b28      	ldr	r3, [pc, #160]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	691b      	ldr	r3, [r3, #16]
 80013fc:	00db      	lsls	r3, r3, #3
 80013fe:	4925      	ldr	r1, [pc, #148]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001400:	4313      	orrs	r3, r2
 8001402:	600b      	str	r3, [r1, #0]
 8001404:	e015      	b.n	8001432 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001406:	4b24      	ldr	r3, [pc, #144]	; (8001498 <HAL_RCC_OscConfig+0x244>)
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800140c:	f7ff fc7e 	bl	8000d0c <HAL_GetTick>
 8001410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001412:	e008      	b.n	8001426 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001414:	f7ff fc7a 	bl	8000d0c <HAL_GetTick>
 8001418:	4602      	mov	r2, r0
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	2b02      	cmp	r3, #2
 8001420:	d901      	bls.n	8001426 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001422:	2303      	movs	r3, #3
 8001424:	e187      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001426:	4b1b      	ldr	r3, [pc, #108]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0302 	and.w	r3, r3, #2
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f0      	bne.n	8001414 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0308 	and.w	r3, r3, #8
 800143a:	2b00      	cmp	r3, #0
 800143c:	d036      	beq.n	80014ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	695b      	ldr	r3, [r3, #20]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d016      	beq.n	8001474 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001446:	4b15      	ldr	r3, [pc, #84]	; (800149c <HAL_RCC_OscConfig+0x248>)
 8001448:	2201      	movs	r2, #1
 800144a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800144c:	f7ff fc5e 	bl	8000d0c <HAL_GetTick>
 8001450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001452:	e008      	b.n	8001466 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001454:	f7ff fc5a 	bl	8000d0c <HAL_GetTick>
 8001458:	4602      	mov	r2, r0
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	2b02      	cmp	r3, #2
 8001460:	d901      	bls.n	8001466 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e167      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001466:	4b0b      	ldr	r3, [pc, #44]	; (8001494 <HAL_RCC_OscConfig+0x240>)
 8001468:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	2b00      	cmp	r3, #0
 8001470:	d0f0      	beq.n	8001454 <HAL_RCC_OscConfig+0x200>
 8001472:	e01b      	b.n	80014ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <HAL_RCC_OscConfig+0x248>)
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800147a:	f7ff fc47 	bl	8000d0c <HAL_GetTick>
 800147e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001480:	e00e      	b.n	80014a0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001482:	f7ff fc43 	bl	8000d0c <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d907      	bls.n	80014a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e150      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
 8001494:	40023800 	.word	0x40023800
 8001498:	42470000 	.word	0x42470000
 800149c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a0:	4b88      	ldr	r3, [pc, #544]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80014a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014a4:	f003 0302 	and.w	r3, r3, #2
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d1ea      	bne.n	8001482 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 0304 	and.w	r3, r3, #4
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f000 8097 	beq.w	80015e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014ba:	2300      	movs	r3, #0
 80014bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014be:	4b81      	ldr	r3, [pc, #516]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80014c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d10f      	bne.n	80014ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014ca:	2300      	movs	r3, #0
 80014cc:	60bb      	str	r3, [r7, #8]
 80014ce:	4b7d      	ldr	r3, [pc, #500]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80014d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d2:	4a7c      	ldr	r2, [pc, #496]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80014d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014d8:	6413      	str	r3, [r2, #64]	; 0x40
 80014da:	4b7a      	ldr	r3, [pc, #488]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014e2:	60bb      	str	r3, [r7, #8]
 80014e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014e6:	2301      	movs	r3, #1
 80014e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014ea:	4b77      	ldr	r3, [pc, #476]	; (80016c8 <HAL_RCC_OscConfig+0x474>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d118      	bne.n	8001528 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014f6:	4b74      	ldr	r3, [pc, #464]	; (80016c8 <HAL_RCC_OscConfig+0x474>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a73      	ldr	r2, [pc, #460]	; (80016c8 <HAL_RCC_OscConfig+0x474>)
 80014fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001500:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001502:	f7ff fc03 	bl	8000d0c <HAL_GetTick>
 8001506:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001508:	e008      	b.n	800151c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800150a:	f7ff fbff 	bl	8000d0c <HAL_GetTick>
 800150e:	4602      	mov	r2, r0
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	1ad3      	subs	r3, r2, r3
 8001514:	2b02      	cmp	r3, #2
 8001516:	d901      	bls.n	800151c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001518:	2303      	movs	r3, #3
 800151a:	e10c      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800151c:	4b6a      	ldr	r3, [pc, #424]	; (80016c8 <HAL_RCC_OscConfig+0x474>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001524:	2b00      	cmp	r3, #0
 8001526:	d0f0      	beq.n	800150a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	2b01      	cmp	r3, #1
 800152e:	d106      	bne.n	800153e <HAL_RCC_OscConfig+0x2ea>
 8001530:	4b64      	ldr	r3, [pc, #400]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001532:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001534:	4a63      	ldr	r2, [pc, #396]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001536:	f043 0301 	orr.w	r3, r3, #1
 800153a:	6713      	str	r3, [r2, #112]	; 0x70
 800153c:	e01c      	b.n	8001578 <HAL_RCC_OscConfig+0x324>
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	2b05      	cmp	r3, #5
 8001544:	d10c      	bne.n	8001560 <HAL_RCC_OscConfig+0x30c>
 8001546:	4b5f      	ldr	r3, [pc, #380]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800154a:	4a5e      	ldr	r2, [pc, #376]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 800154c:	f043 0304 	orr.w	r3, r3, #4
 8001550:	6713      	str	r3, [r2, #112]	; 0x70
 8001552:	4b5c      	ldr	r3, [pc, #368]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001554:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001556:	4a5b      	ldr	r2, [pc, #364]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	6713      	str	r3, [r2, #112]	; 0x70
 800155e:	e00b      	b.n	8001578 <HAL_RCC_OscConfig+0x324>
 8001560:	4b58      	ldr	r3, [pc, #352]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001564:	4a57      	ldr	r2, [pc, #348]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001566:	f023 0301 	bic.w	r3, r3, #1
 800156a:	6713      	str	r3, [r2, #112]	; 0x70
 800156c:	4b55      	ldr	r3, [pc, #340]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 800156e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001570:	4a54      	ldr	r2, [pc, #336]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001572:	f023 0304 	bic.w	r3, r3, #4
 8001576:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d015      	beq.n	80015ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001580:	f7ff fbc4 	bl	8000d0c <HAL_GetTick>
 8001584:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001586:	e00a      	b.n	800159e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001588:	f7ff fbc0 	bl	8000d0c <HAL_GetTick>
 800158c:	4602      	mov	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	f241 3288 	movw	r2, #5000	; 0x1388
 8001596:	4293      	cmp	r3, r2
 8001598:	d901      	bls.n	800159e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800159a:	2303      	movs	r3, #3
 800159c:	e0cb      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800159e:	4b49      	ldr	r3, [pc, #292]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80015a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d0ee      	beq.n	8001588 <HAL_RCC_OscConfig+0x334>
 80015aa:	e014      	b.n	80015d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ac:	f7ff fbae 	bl	8000d0c <HAL_GetTick>
 80015b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015b2:	e00a      	b.n	80015ca <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015b4:	f7ff fbaa 	bl	8000d0c <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	f241 3288 	movw	r2, #5000	; 0x1388
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d901      	bls.n	80015ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015c6:	2303      	movs	r3, #3
 80015c8:	e0b5      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015ca:	4b3e      	ldr	r3, [pc, #248]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80015cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ce:	f003 0302 	and.w	r3, r3, #2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d1ee      	bne.n	80015b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015d6:	7dfb      	ldrb	r3, [r7, #23]
 80015d8:	2b01      	cmp	r3, #1
 80015da:	d105      	bne.n	80015e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015dc:	4b39      	ldr	r3, [pc, #228]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80015de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e0:	4a38      	ldr	r2, [pc, #224]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80015e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80015e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	f000 80a1 	beq.w	8001734 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015f2:	4b34      	ldr	r3, [pc, #208]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80015f4:	689b      	ldr	r3, [r3, #8]
 80015f6:	f003 030c 	and.w	r3, r3, #12
 80015fa:	2b08      	cmp	r3, #8
 80015fc:	d05c      	beq.n	80016b8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	2b02      	cmp	r3, #2
 8001604:	d141      	bne.n	800168a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001606:	4b31      	ldr	r3, [pc, #196]	; (80016cc <HAL_RCC_OscConfig+0x478>)
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160c:	f7ff fb7e 	bl	8000d0c <HAL_GetTick>
 8001610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001612:	e008      	b.n	8001626 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001614:	f7ff fb7a 	bl	8000d0c <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	2b02      	cmp	r3, #2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e087      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001626:	4b27      	ldr	r3, [pc, #156]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d1f0      	bne.n	8001614 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	69da      	ldr	r2, [r3, #28]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6a1b      	ldr	r3, [r3, #32]
 800163a:	431a      	orrs	r2, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001640:	019b      	lsls	r3, r3, #6
 8001642:	431a      	orrs	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001648:	085b      	lsrs	r3, r3, #1
 800164a:	3b01      	subs	r3, #1
 800164c:	041b      	lsls	r3, r3, #16
 800164e:	431a      	orrs	r2, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001654:	061b      	lsls	r3, r3, #24
 8001656:	491b      	ldr	r1, [pc, #108]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 8001658:	4313      	orrs	r3, r2
 800165a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800165c:	4b1b      	ldr	r3, [pc, #108]	; (80016cc <HAL_RCC_OscConfig+0x478>)
 800165e:	2201      	movs	r2, #1
 8001660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001662:	f7ff fb53 	bl	8000d0c <HAL_GetTick>
 8001666:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001668:	e008      	b.n	800167c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800166a:	f7ff fb4f 	bl	8000d0c <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	2b02      	cmp	r3, #2
 8001676:	d901      	bls.n	800167c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001678:	2303      	movs	r3, #3
 800167a:	e05c      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800167c:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d0f0      	beq.n	800166a <HAL_RCC_OscConfig+0x416>
 8001688:	e054      	b.n	8001734 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800168a:	4b10      	ldr	r3, [pc, #64]	; (80016cc <HAL_RCC_OscConfig+0x478>)
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001690:	f7ff fb3c 	bl	8000d0c <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001698:	f7ff fb38 	bl	8000d0c <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e045      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016aa:	4b06      	ldr	r3, [pc, #24]	; (80016c4 <HAL_RCC_OscConfig+0x470>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d1f0      	bne.n	8001698 <HAL_RCC_OscConfig+0x444>
 80016b6:	e03d      	b.n	8001734 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d107      	bne.n	80016d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e038      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
 80016c4:	40023800 	.word	0x40023800
 80016c8:	40007000 	.word	0x40007000
 80016cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016d0:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <HAL_RCC_OscConfig+0x4ec>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	699b      	ldr	r3, [r3, #24]
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d028      	beq.n	8001730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d121      	bne.n	8001730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016f6:	429a      	cmp	r2, r3
 80016f8:	d11a      	bne.n	8001730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016fa:	68fa      	ldr	r2, [r7, #12]
 80016fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001700:	4013      	ands	r3, r2
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001706:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001708:	4293      	cmp	r3, r2
 800170a:	d111      	bne.n	8001730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001716:	085b      	lsrs	r3, r3, #1
 8001718:	3b01      	subs	r3, #1
 800171a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800171c:	429a      	cmp	r2, r3
 800171e:	d107      	bne.n	8001730 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800172c:	429a      	cmp	r2, r3
 800172e:	d001      	beq.n	8001734 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e000      	b.n	8001736 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	3718      	adds	r7, #24
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40023800 	.word	0x40023800

08001744 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
 800174c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d101      	bne.n	8001758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e0cc      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001758:	4b68      	ldr	r3, [pc, #416]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f003 0307 	and.w	r3, r3, #7
 8001760:	683a      	ldr	r2, [r7, #0]
 8001762:	429a      	cmp	r2, r3
 8001764:	d90c      	bls.n	8001780 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001766:	4b65      	ldr	r3, [pc, #404]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 8001768:	683a      	ldr	r2, [r7, #0]
 800176a:	b2d2      	uxtb	r2, r2
 800176c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800176e:	4b63      	ldr	r3, [pc, #396]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0307 	and.w	r3, r3, #7
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	429a      	cmp	r2, r3
 800177a:	d001      	beq.n	8001780 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e0b8      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0302 	and.w	r3, r3, #2
 8001788:	2b00      	cmp	r3, #0
 800178a:	d020      	beq.n	80017ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f003 0304 	and.w	r3, r3, #4
 8001794:	2b00      	cmp	r3, #0
 8001796:	d005      	beq.n	80017a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001798:	4b59      	ldr	r3, [pc, #356]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	4a58      	ldr	r2, [pc, #352]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 800179e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0308 	and.w	r3, r3, #8
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d005      	beq.n	80017bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017b0:	4b53      	ldr	r3, [pc, #332]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80017b2:	689b      	ldr	r3, [r3, #8]
 80017b4:	4a52      	ldr	r2, [pc, #328]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80017b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017bc:	4b50      	ldr	r3, [pc, #320]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	494d      	ldr	r1, [pc, #308]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80017ca:	4313      	orrs	r3, r2
 80017cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d044      	beq.n	8001864 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d107      	bne.n	80017f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e2:	4b47      	ldr	r3, [pc, #284]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d119      	bne.n	8001822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e07f      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	685b      	ldr	r3, [r3, #4]
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d003      	beq.n	8001802 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017fe:	2b03      	cmp	r3, #3
 8001800:	d107      	bne.n	8001812 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001802:	4b3f      	ldr	r3, [pc, #252]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d109      	bne.n	8001822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e06f      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001812:	4b3b      	ldr	r3, [pc, #236]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d101      	bne.n	8001822 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e067      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001822:	4b37      	ldr	r3, [pc, #220]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f023 0203 	bic.w	r2, r3, #3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	4934      	ldr	r1, [pc, #208]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 8001830:	4313      	orrs	r3, r2
 8001832:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001834:	f7ff fa6a 	bl	8000d0c <HAL_GetTick>
 8001838:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800183a:	e00a      	b.n	8001852 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800183c:	f7ff fa66 	bl	8000d0c <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	f241 3288 	movw	r2, #5000	; 0x1388
 800184a:	4293      	cmp	r3, r2
 800184c:	d901      	bls.n	8001852 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e04f      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001852:	4b2b      	ldr	r3, [pc, #172]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f003 020c 	and.w	r2, r3, #12
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	429a      	cmp	r2, r3
 8001862:	d1eb      	bne.n	800183c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001864:	4b25      	ldr	r3, [pc, #148]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0307 	and.w	r3, r3, #7
 800186c:	683a      	ldr	r2, [r7, #0]
 800186e:	429a      	cmp	r2, r3
 8001870:	d20c      	bcs.n	800188c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001872:	4b22      	ldr	r3, [pc, #136]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 8001874:	683a      	ldr	r2, [r7, #0]
 8001876:	b2d2      	uxtb	r2, r2
 8001878:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800187a:	4b20      	ldr	r3, [pc, #128]	; (80018fc <HAL_RCC_ClockConfig+0x1b8>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f003 0307 	and.w	r3, r3, #7
 8001882:	683a      	ldr	r2, [r7, #0]
 8001884:	429a      	cmp	r2, r3
 8001886:	d001      	beq.n	800188c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e032      	b.n	80018f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0304 	and.w	r3, r3, #4
 8001894:	2b00      	cmp	r3, #0
 8001896:	d008      	beq.n	80018aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001898:	4b19      	ldr	r3, [pc, #100]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	68db      	ldr	r3, [r3, #12]
 80018a4:	4916      	ldr	r1, [pc, #88]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0308 	and.w	r3, r3, #8
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d009      	beq.n	80018ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018b6:	4b12      	ldr	r3, [pc, #72]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	691b      	ldr	r3, [r3, #16]
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	490e      	ldr	r1, [pc, #56]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80018c6:	4313      	orrs	r3, r2
 80018c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018ca:	f000 f821 	bl	8001910 <HAL_RCC_GetSysClockFreq>
 80018ce:	4602      	mov	r2, r0
 80018d0:	4b0b      	ldr	r3, [pc, #44]	; (8001900 <HAL_RCC_ClockConfig+0x1bc>)
 80018d2:	689b      	ldr	r3, [r3, #8]
 80018d4:	091b      	lsrs	r3, r3, #4
 80018d6:	f003 030f 	and.w	r3, r3, #15
 80018da:	490a      	ldr	r1, [pc, #40]	; (8001904 <HAL_RCC_ClockConfig+0x1c0>)
 80018dc:	5ccb      	ldrb	r3, [r1, r3]
 80018de:	fa22 f303 	lsr.w	r3, r2, r3
 80018e2:	4a09      	ldr	r2, [pc, #36]	; (8001908 <HAL_RCC_ClockConfig+0x1c4>)
 80018e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018e6:	4b09      	ldr	r3, [pc, #36]	; (800190c <HAL_RCC_ClockConfig+0x1c8>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7ff f8ae 	bl	8000a4c <HAL_InitTick>

  return HAL_OK;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	40023c00 	.word	0x40023c00
 8001900:	40023800 	.word	0x40023800
 8001904:	08007310 	.word	0x08007310
 8001908:	20000000 	.word	0x20000000
 800190c:	20000004 	.word	0x20000004

08001910 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001910:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001914:	b094      	sub	sp, #80	; 0x50
 8001916:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001918:	2300      	movs	r3, #0
 800191a:	647b      	str	r3, [r7, #68]	; 0x44
 800191c:	2300      	movs	r3, #0
 800191e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001920:	2300      	movs	r3, #0
 8001922:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001924:	2300      	movs	r3, #0
 8001926:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001928:	4b79      	ldr	r3, [pc, #484]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	f003 030c 	and.w	r3, r3, #12
 8001930:	2b08      	cmp	r3, #8
 8001932:	d00d      	beq.n	8001950 <HAL_RCC_GetSysClockFreq+0x40>
 8001934:	2b08      	cmp	r3, #8
 8001936:	f200 80e1 	bhi.w	8001afc <HAL_RCC_GetSysClockFreq+0x1ec>
 800193a:	2b00      	cmp	r3, #0
 800193c:	d002      	beq.n	8001944 <HAL_RCC_GetSysClockFreq+0x34>
 800193e:	2b04      	cmp	r3, #4
 8001940:	d003      	beq.n	800194a <HAL_RCC_GetSysClockFreq+0x3a>
 8001942:	e0db      	b.n	8001afc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001944:	4b73      	ldr	r3, [pc, #460]	; (8001b14 <HAL_RCC_GetSysClockFreq+0x204>)
 8001946:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001948:	e0db      	b.n	8001b02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800194a:	4b73      	ldr	r3, [pc, #460]	; (8001b18 <HAL_RCC_GetSysClockFreq+0x208>)
 800194c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800194e:	e0d8      	b.n	8001b02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001950:	4b6f      	ldr	r3, [pc, #444]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001958:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800195a:	4b6d      	ldr	r3, [pc, #436]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001962:	2b00      	cmp	r3, #0
 8001964:	d063      	beq.n	8001a2e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001966:	4b6a      	ldr	r3, [pc, #424]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	099b      	lsrs	r3, r3, #6
 800196c:	2200      	movs	r2, #0
 800196e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001970:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001972:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001978:	633b      	str	r3, [r7, #48]	; 0x30
 800197a:	2300      	movs	r3, #0
 800197c:	637b      	str	r3, [r7, #52]	; 0x34
 800197e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001982:	4622      	mov	r2, r4
 8001984:	462b      	mov	r3, r5
 8001986:	f04f 0000 	mov.w	r0, #0
 800198a:	f04f 0100 	mov.w	r1, #0
 800198e:	0159      	lsls	r1, r3, #5
 8001990:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001994:	0150      	lsls	r0, r2, #5
 8001996:	4602      	mov	r2, r0
 8001998:	460b      	mov	r3, r1
 800199a:	4621      	mov	r1, r4
 800199c:	1a51      	subs	r1, r2, r1
 800199e:	6139      	str	r1, [r7, #16]
 80019a0:	4629      	mov	r1, r5
 80019a2:	eb63 0301 	sbc.w	r3, r3, r1
 80019a6:	617b      	str	r3, [r7, #20]
 80019a8:	f04f 0200 	mov.w	r2, #0
 80019ac:	f04f 0300 	mov.w	r3, #0
 80019b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019b4:	4659      	mov	r1, fp
 80019b6:	018b      	lsls	r3, r1, #6
 80019b8:	4651      	mov	r1, sl
 80019ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019be:	4651      	mov	r1, sl
 80019c0:	018a      	lsls	r2, r1, #6
 80019c2:	4651      	mov	r1, sl
 80019c4:	ebb2 0801 	subs.w	r8, r2, r1
 80019c8:	4659      	mov	r1, fp
 80019ca:	eb63 0901 	sbc.w	r9, r3, r1
 80019ce:	f04f 0200 	mov.w	r2, #0
 80019d2:	f04f 0300 	mov.w	r3, #0
 80019d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019e2:	4690      	mov	r8, r2
 80019e4:	4699      	mov	r9, r3
 80019e6:	4623      	mov	r3, r4
 80019e8:	eb18 0303 	adds.w	r3, r8, r3
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	462b      	mov	r3, r5
 80019f0:	eb49 0303 	adc.w	r3, r9, r3
 80019f4:	60fb      	str	r3, [r7, #12]
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	f04f 0300 	mov.w	r3, #0
 80019fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a02:	4629      	mov	r1, r5
 8001a04:	024b      	lsls	r3, r1, #9
 8001a06:	4621      	mov	r1, r4
 8001a08:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a0c:	4621      	mov	r1, r4
 8001a0e:	024a      	lsls	r2, r1, #9
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a16:	2200      	movs	r2, #0
 8001a18:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a1a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001a1c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001a20:	f7fe fc20 	bl	8000264 <__aeabi_uldivmod>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4613      	mov	r3, r2
 8001a2a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a2c:	e058      	b.n	8001ae0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a2e:	4b38      	ldr	r3, [pc, #224]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a30:	685b      	ldr	r3, [r3, #4]
 8001a32:	099b      	lsrs	r3, r3, #6
 8001a34:	2200      	movs	r2, #0
 8001a36:	4618      	mov	r0, r3
 8001a38:	4611      	mov	r1, r2
 8001a3a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a3e:	623b      	str	r3, [r7, #32]
 8001a40:	2300      	movs	r3, #0
 8001a42:	627b      	str	r3, [r7, #36]	; 0x24
 8001a44:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a48:	4642      	mov	r2, r8
 8001a4a:	464b      	mov	r3, r9
 8001a4c:	f04f 0000 	mov.w	r0, #0
 8001a50:	f04f 0100 	mov.w	r1, #0
 8001a54:	0159      	lsls	r1, r3, #5
 8001a56:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a5a:	0150      	lsls	r0, r2, #5
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	460b      	mov	r3, r1
 8001a60:	4641      	mov	r1, r8
 8001a62:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a66:	4649      	mov	r1, r9
 8001a68:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a6c:	f04f 0200 	mov.w	r2, #0
 8001a70:	f04f 0300 	mov.w	r3, #0
 8001a74:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001a78:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001a7c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001a80:	ebb2 040a 	subs.w	r4, r2, sl
 8001a84:	eb63 050b 	sbc.w	r5, r3, fp
 8001a88:	f04f 0200 	mov.w	r2, #0
 8001a8c:	f04f 0300 	mov.w	r3, #0
 8001a90:	00eb      	lsls	r3, r5, #3
 8001a92:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001a96:	00e2      	lsls	r2, r4, #3
 8001a98:	4614      	mov	r4, r2
 8001a9a:	461d      	mov	r5, r3
 8001a9c:	4643      	mov	r3, r8
 8001a9e:	18e3      	adds	r3, r4, r3
 8001aa0:	603b      	str	r3, [r7, #0]
 8001aa2:	464b      	mov	r3, r9
 8001aa4:	eb45 0303 	adc.w	r3, r5, r3
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	f04f 0300 	mov.w	r3, #0
 8001ab2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ab6:	4629      	mov	r1, r5
 8001ab8:	028b      	lsls	r3, r1, #10
 8001aba:	4621      	mov	r1, r4
 8001abc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ac0:	4621      	mov	r1, r4
 8001ac2:	028a      	lsls	r2, r1, #10
 8001ac4:	4610      	mov	r0, r2
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001aca:	2200      	movs	r2, #0
 8001acc:	61bb      	str	r3, [r7, #24]
 8001ace:	61fa      	str	r2, [r7, #28]
 8001ad0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ad4:	f7fe fbc6 	bl	8000264 <__aeabi_uldivmod>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4613      	mov	r3, r2
 8001ade:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ae0:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ae2:	685b      	ldr	r3, [r3, #4]
 8001ae4:	0c1b      	lsrs	r3, r3, #16
 8001ae6:	f003 0303 	and.w	r3, r3, #3
 8001aea:	3301      	adds	r3, #1
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001af0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001af2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001af4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001af8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001afa:	e002      	b.n	8001b02 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001afc:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_RCC_GetSysClockFreq+0x204>)
 8001afe:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001b00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3750      	adds	r7, #80	; 0x50
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b0e:	bf00      	nop
 8001b10:	40023800 	.word	0x40023800
 8001b14:	00f42400 	.word	0x00f42400
 8001b18:	007a1200 	.word	0x007a1200

08001b1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b20:	4b03      	ldr	r3, [pc, #12]	; (8001b30 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b22:	681b      	ldr	r3, [r3, #0]
}
 8001b24:	4618      	mov	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	20000000 	.word	0x20000000

08001b34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b38:	f7ff fff0 	bl	8001b1c <HAL_RCC_GetHCLKFreq>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	0a9b      	lsrs	r3, r3, #10
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	4903      	ldr	r1, [pc, #12]	; (8001b58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b4a:	5ccb      	ldrb	r3, [r1, r3]
 8001b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40023800 	.word	0x40023800
 8001b58:	08007320 	.word	0x08007320

08001b5c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	220f      	movs	r2, #15
 8001b6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b6c:	4b12      	ldr	r3, [pc, #72]	; (8001bb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f003 0203 	and.w	r2, r3, #3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b78:	4b0f      	ldr	r3, [pc, #60]	; (8001bb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b84:	4b0c      	ldr	r3, [pc, #48]	; (8001bb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b90:	4b09      	ldr	r3, [pc, #36]	; (8001bb8 <HAL_RCC_GetClockConfig+0x5c>)
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	08db      	lsrs	r3, r3, #3
 8001b96:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b9e:	4b07      	ldr	r3, [pc, #28]	; (8001bbc <HAL_RCC_GetClockConfig+0x60>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0207 	and.w	r2, r3, #7
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	601a      	str	r2, [r3, #0]
}
 8001baa:	bf00      	nop
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	40023800 	.word	0x40023800
 8001bbc:	40023c00 	.word	0x40023c00

08001bc0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d101      	bne.n	8001bd2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e041      	b.n	8001c56 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d106      	bne.n	8001bec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 f839 	bl	8001c5e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2202      	movs	r2, #2
 8001bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3304      	adds	r3, #4
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	4610      	mov	r0, r2
 8001c00:	f000 f9d8 	bl	8001fb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2201      	movs	r2, #1
 8001c18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2201      	movs	r2, #1
 8001c30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2201      	movs	r2, #1
 8001c38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2201      	movs	r2, #1
 8001c40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2201      	movs	r2, #1
 8001c48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c5e:	b480      	push	{r7}
 8001c60:	b083      	sub	sp, #12
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c66:	bf00      	nop
 8001c68:	370c      	adds	r7, #12
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr
	...

08001c74 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	d001      	beq.n	8001c8c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e04e      	b.n	8001d2a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2202      	movs	r2, #2
 8001c90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	68da      	ldr	r2, [r3, #12]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f042 0201 	orr.w	r2, r2, #1
 8001ca2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a23      	ldr	r2, [pc, #140]	; (8001d38 <HAL_TIM_Base_Start_IT+0xc4>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d022      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cb6:	d01d      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a1f      	ldr	r2, [pc, #124]	; (8001d3c <HAL_TIM_Base_Start_IT+0xc8>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d018      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a1e      	ldr	r2, [pc, #120]	; (8001d40 <HAL_TIM_Base_Start_IT+0xcc>)
 8001cc8:	4293      	cmp	r3, r2
 8001cca:	d013      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a1c      	ldr	r2, [pc, #112]	; (8001d44 <HAL_TIM_Base_Start_IT+0xd0>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d00e      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a1b      	ldr	r2, [pc, #108]	; (8001d48 <HAL_TIM_Base_Start_IT+0xd4>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d009      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a19      	ldr	r2, [pc, #100]	; (8001d4c <HAL_TIM_Base_Start_IT+0xd8>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d004      	beq.n	8001cf4 <HAL_TIM_Base_Start_IT+0x80>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a18      	ldr	r2, [pc, #96]	; (8001d50 <HAL_TIM_Base_Start_IT+0xdc>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d111      	bne.n	8001d18 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2b06      	cmp	r3, #6
 8001d04:	d010      	beq.n	8001d28 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f042 0201 	orr.w	r2, r2, #1
 8001d14:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d16:	e007      	b.n	8001d28 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f042 0201 	orr.w	r2, r2, #1
 8001d26:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3714      	adds	r7, #20
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	40010000 	.word	0x40010000
 8001d3c:	40000400 	.word	0x40000400
 8001d40:	40000800 	.word	0x40000800
 8001d44:	40000c00 	.word	0x40000c00
 8001d48:	40010400 	.word	0x40010400
 8001d4c:	40014000 	.word	0x40014000
 8001d50:	40001800 	.word	0x40001800

08001d54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	691b      	ldr	r3, [r3, #16]
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d122      	bne.n	8001db0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	f003 0302 	and.w	r3, r3, #2
 8001d74:	2b02      	cmp	r3, #2
 8001d76:	d11b      	bne.n	8001db0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f06f 0202 	mvn.w	r2, #2
 8001d80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2201      	movs	r2, #1
 8001d86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	699b      	ldr	r3, [r3, #24]
 8001d8e:	f003 0303 	and.w	r3, r3, #3
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d003      	beq.n	8001d9e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 f8ee 	bl	8001f78 <HAL_TIM_IC_CaptureCallback>
 8001d9c:	e005      	b.n	8001daa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 f8e0 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001da4:	6878      	ldr	r0, [r7, #4]
 8001da6:	f000 f8f1 	bl	8001f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	691b      	ldr	r3, [r3, #16]
 8001db6:	f003 0304 	and.w	r3, r3, #4
 8001dba:	2b04      	cmp	r3, #4
 8001dbc:	d122      	bne.n	8001e04 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	f003 0304 	and.w	r3, r3, #4
 8001dc8:	2b04      	cmp	r3, #4
 8001dca:	d11b      	bne.n	8001e04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f06f 0204 	mvn.w	r2, #4
 8001dd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	2202      	movs	r2, #2
 8001dda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	699b      	ldr	r3, [r3, #24]
 8001de2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d003      	beq.n	8001df2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f8c4 	bl	8001f78 <HAL_TIM_IC_CaptureCallback>
 8001df0:	e005      	b.n	8001dfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f000 f8b6 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 f8c7 	bl	8001f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2200      	movs	r2, #0
 8001e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	691b      	ldr	r3, [r3, #16]
 8001e0a:	f003 0308 	and.w	r3, r3, #8
 8001e0e:	2b08      	cmp	r3, #8
 8001e10:	d122      	bne.n	8001e58 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	f003 0308 	and.w	r3, r3, #8
 8001e1c:	2b08      	cmp	r3, #8
 8001e1e:	d11b      	bne.n	8001e58 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f06f 0208 	mvn.w	r2, #8
 8001e28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	2204      	movs	r2, #4
 8001e2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	69db      	ldr	r3, [r3, #28]
 8001e36:	f003 0303 	and.w	r3, r3, #3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d003      	beq.n	8001e46 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f000 f89a 	bl	8001f78 <HAL_TIM_IC_CaptureCallback>
 8001e44:	e005      	b.n	8001e52 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f000 f88c 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f000 f89d 	bl	8001f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	f003 0310 	and.w	r3, r3, #16
 8001e62:	2b10      	cmp	r3, #16
 8001e64:	d122      	bne.n	8001eac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	f003 0310 	and.w	r3, r3, #16
 8001e70:	2b10      	cmp	r3, #16
 8001e72:	d11b      	bne.n	8001eac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f06f 0210 	mvn.w	r2, #16
 8001e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2208      	movs	r2, #8
 8001e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d003      	beq.n	8001e9a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	f000 f870 	bl	8001f78 <HAL_TIM_IC_CaptureCallback>
 8001e98:	e005      	b.n	8001ea6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f000 f862 	bl	8001f64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ea0:	6878      	ldr	r0, [r7, #4]
 8001ea2:	f000 f873 	bl	8001f8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d10e      	bne.n	8001ed8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	f003 0301 	and.w	r3, r3, #1
 8001ec4:	2b01      	cmp	r3, #1
 8001ec6:	d107      	bne.n	8001ed8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f06f 0201 	mvn.w	r2, #1
 8001ed0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f7fe fd78 	bl	80009c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ee2:	2b80      	cmp	r3, #128	; 0x80
 8001ee4:	d10e      	bne.n	8001f04 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ef0:	2b80      	cmp	r3, #128	; 0x80
 8001ef2:	d107      	bne.n	8001f04 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001efc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f000 f902 	bl	8002108 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f0e:	2b40      	cmp	r3, #64	; 0x40
 8001f10:	d10e      	bne.n	8001f30 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f1c:	2b40      	cmp	r3, #64	; 0x40
 8001f1e:	d107      	bne.n	8001f30 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 f838 	bl	8001fa0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	f003 0320 	and.w	r3, r3, #32
 8001f3a:	2b20      	cmp	r3, #32
 8001f3c:	d10e      	bne.n	8001f5c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	f003 0320 	and.w	r3, r3, #32
 8001f48:	2b20      	cmp	r3, #32
 8001f4a:	d107      	bne.n	8001f5c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f06f 0220 	mvn.w	r2, #32
 8001f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f000 f8cc 	bl	80020f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f5c:	bf00      	nop
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}

08001f64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b085      	sub	sp, #20
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4a40      	ldr	r2, [pc, #256]	; (80020c8 <TIM_Base_SetConfig+0x114>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d013      	beq.n	8001ff4 <TIM_Base_SetConfig+0x40>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd2:	d00f      	beq.n	8001ff4 <TIM_Base_SetConfig+0x40>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a3d      	ldr	r2, [pc, #244]	; (80020cc <TIM_Base_SetConfig+0x118>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d00b      	beq.n	8001ff4 <TIM_Base_SetConfig+0x40>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a3c      	ldr	r2, [pc, #240]	; (80020d0 <TIM_Base_SetConfig+0x11c>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d007      	beq.n	8001ff4 <TIM_Base_SetConfig+0x40>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a3b      	ldr	r2, [pc, #236]	; (80020d4 <TIM_Base_SetConfig+0x120>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d003      	beq.n	8001ff4 <TIM_Base_SetConfig+0x40>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a3a      	ldr	r2, [pc, #232]	; (80020d8 <TIM_Base_SetConfig+0x124>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d108      	bne.n	8002006 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ffa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	68fa      	ldr	r2, [r7, #12]
 8002002:	4313      	orrs	r3, r2
 8002004:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	4a2f      	ldr	r2, [pc, #188]	; (80020c8 <TIM_Base_SetConfig+0x114>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d02b      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002014:	d027      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	4a2c      	ldr	r2, [pc, #176]	; (80020cc <TIM_Base_SetConfig+0x118>)
 800201a:	4293      	cmp	r3, r2
 800201c:	d023      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	4a2b      	ldr	r2, [pc, #172]	; (80020d0 <TIM_Base_SetConfig+0x11c>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d01f      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a2a      	ldr	r2, [pc, #168]	; (80020d4 <TIM_Base_SetConfig+0x120>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d01b      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a29      	ldr	r2, [pc, #164]	; (80020d8 <TIM_Base_SetConfig+0x124>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d017      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a28      	ldr	r2, [pc, #160]	; (80020dc <TIM_Base_SetConfig+0x128>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d013      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a27      	ldr	r2, [pc, #156]	; (80020e0 <TIM_Base_SetConfig+0x12c>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d00f      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	4a26      	ldr	r2, [pc, #152]	; (80020e4 <TIM_Base_SetConfig+0x130>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d00b      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a25      	ldr	r2, [pc, #148]	; (80020e8 <TIM_Base_SetConfig+0x134>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d007      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	4a24      	ldr	r2, [pc, #144]	; (80020ec <TIM_Base_SetConfig+0x138>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d003      	beq.n	8002066 <TIM_Base_SetConfig+0xb2>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a23      	ldr	r2, [pc, #140]	; (80020f0 <TIM_Base_SetConfig+0x13c>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d108      	bne.n	8002078 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800206c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	4313      	orrs	r3, r2
 8002076:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	4313      	orrs	r3, r2
 8002084:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	4a0a      	ldr	r2, [pc, #40]	; (80020c8 <TIM_Base_SetConfig+0x114>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d003      	beq.n	80020ac <TIM_Base_SetConfig+0xf8>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a0c      	ldr	r2, [pc, #48]	; (80020d8 <TIM_Base_SetConfig+0x124>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d103      	bne.n	80020b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	691a      	ldr	r2, [r3, #16]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	615a      	str	r2, [r3, #20]
}
 80020ba:	bf00      	nop
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c4:	4770      	bx	lr
 80020c6:	bf00      	nop
 80020c8:	40010000 	.word	0x40010000
 80020cc:	40000400 	.word	0x40000400
 80020d0:	40000800 	.word	0x40000800
 80020d4:	40000c00 	.word	0x40000c00
 80020d8:	40010400 	.word	0x40010400
 80020dc:	40014000 	.word	0x40014000
 80020e0:	40014400 	.word	0x40014400
 80020e4:	40014800 	.word	0x40014800
 80020e8:	40001800 	.word	0x40001800
 80020ec:	40001c00 	.word	0x40001c00
 80020f0:	40002000 	.word	0x40002000

080020f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020fc:	bf00      	nop
 80020fe:	370c      	adds	r7, #12
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr

08002108 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f103 0208 	add.w	r2, r3, #8
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002134:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	f103 0208 	add.w	r2, r3, #8
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f103 0208 	add.w	r2, r3, #8
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002150:	bf00      	nop
 8002152:	370c      	adds	r7, #12
 8002154:	46bd      	mov	sp, r7
 8002156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215a:	4770      	bx	lr

0800215c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002176:	b480      	push	{r7}
 8002178:	b085      	sub	sp, #20
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	68fa      	ldr	r2, [r7, #12]
 800218a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	689a      	ldr	r2, [r3, #8]
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	683a      	ldr	r2, [r7, #0]
 800219a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	601a      	str	r2, [r3, #0]
}
 80021b2:	bf00      	nop
 80021b4:	3714      	adds	r7, #20
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr

080021be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80021be:	b480      	push	{r7}
 80021c0:	b085      	sub	sp, #20
 80021c2:	af00      	add	r7, sp, #0
 80021c4:	6078      	str	r0, [r7, #4]
 80021c6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80021d4:	d103      	bne.n	80021de <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	60fb      	str	r3, [r7, #12]
 80021dc:	e00c      	b.n	80021f8 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3308      	adds	r3, #8
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	e002      	b.n	80021ec <vListInsert+0x2e>
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	60fb      	str	r3, [r7, #12]
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	68ba      	ldr	r2, [r7, #8]
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d2f6      	bcs.n	80021e6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	685a      	ldr	r2, [r3, #4]
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	683a      	ldr	r2, [r7, #0]
 8002206:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	1c5a      	adds	r2, r3, #1
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	601a      	str	r2, [r3, #0]
}
 8002224:	bf00      	nop
 8002226:	3714      	adds	r7, #20
 8002228:	46bd      	mov	sp, r7
 800222a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222e:	4770      	bx	lr

08002230 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691b      	ldr	r3, [r3, #16]
 800223c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	6892      	ldr	r2, [r2, #8]
 8002246:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	6852      	ldr	r2, [r2, #4]
 8002250:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	429a      	cmp	r2, r3
 800225a:	d103      	bne.n	8002264 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	1e5a      	subs	r2, r3, #1
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
}
 8002278:	4618      	mov	r0, r3
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr

08002284 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d10a      	bne.n	80022ae <xQueueGenericReset+0x2a>
        __asm volatile
 8002298:	f04f 0350 	mov.w	r3, #80	; 0x50
 800229c:	f383 8811 	msr	BASEPRI, r3
 80022a0:	f3bf 8f6f 	isb	sy
 80022a4:	f3bf 8f4f 	dsb	sy
 80022a8:	60bb      	str	r3, [r7, #8]
    }
 80022aa:	bf00      	nop
 80022ac:	e7fe      	b.n	80022ac <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80022ae:	f002 f8c9 	bl	8004444 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022ba:	68f9      	ldr	r1, [r7, #12]
 80022bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80022be:	fb01 f303 	mul.w	r3, r1, r3
 80022c2:	441a      	add	r2, r3
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	2200      	movs	r2, #0
 80022cc:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022de:	3b01      	subs	r3, #1
 80022e0:	68f9      	ldr	r1, [r7, #12]
 80022e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80022e4:	fb01 f303 	mul.w	r3, r1, r3
 80022e8:	441a      	add	r2, r3
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	22ff      	movs	r2, #255	; 0xff
 80022f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	22ff      	movs	r2, #255	; 0xff
 80022fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d114      	bne.n	800232e <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d01a      	beq.n	8002342 <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	3310      	adds	r3, #16
 8002310:	4618      	mov	r0, r3
 8002312:	f001 f91f 	bl	8003554 <xTaskRemoveFromEventList>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d012      	beq.n	8002342 <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 800231c:	4b0c      	ldr	r3, [pc, #48]	; (8002350 <xQueueGenericReset+0xcc>)
 800231e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002322:	601a      	str	r2, [r3, #0]
 8002324:	f3bf 8f4f 	dsb	sy
 8002328:	f3bf 8f6f 	isb	sy
 800232c:	e009      	b.n	8002342 <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	3310      	adds	r3, #16
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff fef2 	bl	800211c <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	3324      	adds	r3, #36	; 0x24
 800233c:	4618      	mov	r0, r3
 800233e:	f7ff feed 	bl	800211c <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8002342:	f002 f8af 	bl	80044a4 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002346:	2301      	movs	r3, #1
}
 8002348:	4618      	mov	r0, r3
 800234a:	3710      	adds	r7, #16
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}
 8002350:	e000ed04 	.word	0xe000ed04

08002354 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002354:	b580      	push	{r7, lr}
 8002356:	b08c      	sub	sp, #48	; 0x30
 8002358:	af02      	add	r7, sp, #8
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	4613      	mov	r3, r2
 8002360:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d10a      	bne.n	800237e <xQueueGenericCreate+0x2a>
        __asm volatile
 8002368:	f04f 0350 	mov.w	r3, #80	; 0x50
 800236c:	f383 8811 	msr	BASEPRI, r3
 8002370:	f3bf 8f6f 	isb	sy
 8002374:	f3bf 8f4f 	dsb	sy
 8002378:	61bb      	str	r3, [r7, #24]
    }
 800237a:	bf00      	nop
 800237c:	e7fe      	b.n	800237c <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	68ba      	ldr	r2, [r7, #8]
 8002382:	fb02 f303 	mul.w	r3, r2, r3
 8002386:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d006      	beq.n	800239c <xQueueGenericCreate+0x48>
 800238e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	fbb2 f3f3 	udiv	r3, r2, r3
 8002396:	68fa      	ldr	r2, [r7, #12]
 8002398:	429a      	cmp	r2, r3
 800239a:	d101      	bne.n	80023a0 <xQueueGenericCreate+0x4c>
 800239c:	2301      	movs	r3, #1
 800239e:	e000      	b.n	80023a2 <xQueueGenericCreate+0x4e>
 80023a0:	2300      	movs	r3, #0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d10a      	bne.n	80023bc <xQueueGenericCreate+0x68>
        __asm volatile
 80023a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023aa:	f383 8811 	msr	BASEPRI, r3
 80023ae:	f3bf 8f6f 	isb	sy
 80023b2:	f3bf 8f4f 	dsb	sy
 80023b6:	617b      	str	r3, [r7, #20]
    }
 80023b8:	bf00      	nop
 80023ba:	e7fe      	b.n	80023ba <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80023bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023be:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80023c2:	d90a      	bls.n	80023da <xQueueGenericCreate+0x86>
        __asm volatile
 80023c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023c8:	f383 8811 	msr	BASEPRI, r3
 80023cc:	f3bf 8f6f 	isb	sy
 80023d0:	f3bf 8f4f 	dsb	sy
 80023d4:	613b      	str	r3, [r7, #16]
    }
 80023d6:	bf00      	nop
 80023d8:	e7fe      	b.n	80023d8 <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80023da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023dc:	3350      	adds	r3, #80	; 0x50
 80023de:	4618      	mov	r0, r3
 80023e0:	f002 f95c 	bl	800469c <pvPortMalloc>
 80023e4:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 80023e6:	6a3b      	ldr	r3, [r7, #32]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d00d      	beq.n	8002408 <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80023ec:	6a3b      	ldr	r3, [r7, #32]
 80023ee:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	3350      	adds	r3, #80	; 0x50
 80023f4:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80023f6:	79fa      	ldrb	r2, [r7, #7]
 80023f8:	6a3b      	ldr	r3, [r7, #32]
 80023fa:	9300      	str	r3, [sp, #0]
 80023fc:	4613      	mov	r3, r2
 80023fe:	69fa      	ldr	r2, [r7, #28]
 8002400:	68b9      	ldr	r1, [r7, #8]
 8002402:	68f8      	ldr	r0, [r7, #12]
 8002404:	f000 f805 	bl	8002412 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002408:	6a3b      	ldr	r3, [r7, #32]
    }
 800240a:	4618      	mov	r0, r3
 800240c:	3728      	adds	r7, #40	; 0x28
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b084      	sub	sp, #16
 8002416:	af00      	add	r7, sp, #0
 8002418:	60f8      	str	r0, [r7, #12]
 800241a:	60b9      	str	r1, [r7, #8]
 800241c:	607a      	str	r2, [r7, #4]
 800241e:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d103      	bne.n	800242e <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	e002      	b.n	8002434 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	687a      	ldr	r2, [r7, #4]
 8002432:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	68fa      	ldr	r2, [r7, #12]
 8002438:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800243a:	69bb      	ldr	r3, [r7, #24]
 800243c:	68ba      	ldr	r2, [r7, #8]
 800243e:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002440:	2101      	movs	r1, #1
 8002442:	69b8      	ldr	r0, [r7, #24]
 8002444:	f7ff ff1e 	bl	8002284 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	78fa      	ldrb	r2, [r7, #3]
 800244c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 8002450:	78fb      	ldrb	r3, [r7, #3]
 8002452:	68ba      	ldr	r2, [r7, #8]
 8002454:	68f9      	ldr	r1, [r7, #12]
 8002456:	2073      	movs	r0, #115	; 0x73
 8002458:	f003 fa94 	bl	8005984 <SEGGER_SYSVIEW_RecordU32x3>
}
 800245c:	bf00      	nop
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b090      	sub	sp, #64	; 0x40
 8002468:	af02      	add	r7, sp, #8
 800246a:	60f8      	str	r0, [r7, #12]
 800246c:	60b9      	str	r1, [r7, #8]
 800246e:	607a      	str	r2, [r7, #4]
 8002470:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002472:	2300      	movs	r3, #0
 8002474:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 800247a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800247c:	2b00      	cmp	r3, #0
 800247e:	d10a      	bne.n	8002496 <xQueueGenericSend+0x32>
        __asm volatile
 8002480:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002484:	f383 8811 	msr	BASEPRI, r3
 8002488:	f3bf 8f6f 	isb	sy
 800248c:	f3bf 8f4f 	dsb	sy
 8002490:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8002492:	bf00      	nop
 8002494:	e7fe      	b.n	8002494 <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d103      	bne.n	80024a4 <xQueueGenericSend+0x40>
 800249c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800249e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d101      	bne.n	80024a8 <xQueueGenericSend+0x44>
 80024a4:	2301      	movs	r3, #1
 80024a6:	e000      	b.n	80024aa <xQueueGenericSend+0x46>
 80024a8:	2300      	movs	r3, #0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d10a      	bne.n	80024c4 <xQueueGenericSend+0x60>
        __asm volatile
 80024ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024b2:	f383 8811 	msr	BASEPRI, r3
 80024b6:	f3bf 8f6f 	isb	sy
 80024ba:	f3bf 8f4f 	dsb	sy
 80024be:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80024c0:	bf00      	nop
 80024c2:	e7fe      	b.n	80024c2 <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d103      	bne.n	80024d2 <xQueueGenericSend+0x6e>
 80024ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d101      	bne.n	80024d6 <xQueueGenericSend+0x72>
 80024d2:	2301      	movs	r3, #1
 80024d4:	e000      	b.n	80024d8 <xQueueGenericSend+0x74>
 80024d6:	2300      	movs	r3, #0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d10a      	bne.n	80024f2 <xQueueGenericSend+0x8e>
        __asm volatile
 80024dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024e0:	f383 8811 	msr	BASEPRI, r3
 80024e4:	f3bf 8f6f 	isb	sy
 80024e8:	f3bf 8f4f 	dsb	sy
 80024ec:	623b      	str	r3, [r7, #32]
    }
 80024ee:	bf00      	nop
 80024f0:	e7fe      	b.n	80024f0 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80024f2:	f001 f9cf 	bl	8003894 <xTaskGetSchedulerState>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d102      	bne.n	8002502 <xQueueGenericSend+0x9e>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d101      	bne.n	8002506 <xQueueGenericSend+0xa2>
 8002502:	2301      	movs	r3, #1
 8002504:	e000      	b.n	8002508 <xQueueGenericSend+0xa4>
 8002506:	2300      	movs	r3, #0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d10a      	bne.n	8002522 <xQueueGenericSend+0xbe>
        __asm volatile
 800250c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002510:	f383 8811 	msr	BASEPRI, r3
 8002514:	f3bf 8f6f 	isb	sy
 8002518:	f3bf 8f4f 	dsb	sy
 800251c:	61fb      	str	r3, [r7, #28]
    }
 800251e:	bf00      	nop
 8002520:	e7fe      	b.n	8002520 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002522:	f001 ff8f 	bl	8004444 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002528:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800252a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800252c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800252e:	429a      	cmp	r2, r3
 8002530:	d302      	bcc.n	8002538 <xQueueGenericSend+0xd4>
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	2b02      	cmp	r3, #2
 8002536:	d136      	bne.n	80025a6 <xQueueGenericSend+0x142>
            {
                traceQUEUE_SEND( pxQueue );
 8002538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800253a:	4618      	mov	r0, r3
 800253c:	f003 ffae 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 8002540:	68ba      	ldr	r2, [r7, #8]
 8002542:	6879      	ldr	r1, [r7, #4]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	460b      	mov	r3, r1
 800254a:	4601      	mov	r1, r0
 800254c:	205a      	movs	r0, #90	; 0x5a
 800254e:	f003 fa8f 	bl	8005a70 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	68b9      	ldr	r1, [r7, #8]
 8002556:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002558:	f000 fa78 	bl	8002a4c <prvCopyDataToQueue>
 800255c:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800255e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002562:	2b00      	cmp	r3, #0
 8002564:	d010      	beq.n	8002588 <xQueueGenericSend+0x124>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002568:	3324      	adds	r3, #36	; 0x24
 800256a:	4618      	mov	r0, r3
 800256c:	f000 fff2 	bl	8003554 <xTaskRemoveFromEventList>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d013      	beq.n	800259e <xQueueGenericSend+0x13a>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8002576:	4b4d      	ldr	r3, [pc, #308]	; (80026ac <xQueueGenericSend+0x248>)
 8002578:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	f3bf 8f4f 	dsb	sy
 8002582:	f3bf 8f6f 	isb	sy
 8002586:	e00a      	b.n	800259e <xQueueGenericSend+0x13a>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8002588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800258a:	2b00      	cmp	r3, #0
 800258c:	d007      	beq.n	800259e <xQueueGenericSend+0x13a>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 800258e:	4b47      	ldr	r3, [pc, #284]	; (80026ac <xQueueGenericSend+0x248>)
 8002590:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	f3bf 8f4f 	dsb	sy
 800259a:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800259e:	f001 ff81 	bl	80044a4 <vPortExitCritical>
                return pdPASS;
 80025a2:	2301      	movs	r3, #1
 80025a4:	e07d      	b.n	80026a2 <xQueueGenericSend+0x23e>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d110      	bne.n	80025ce <xQueueGenericSend+0x16a>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80025ac:	f001 ff7a 	bl	80044a4 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 80025b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025b2:	4618      	mov	r0, r3
 80025b4:	f003 ff72 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 80025b8:	68ba      	ldr	r2, [r7, #8]
 80025ba:	6879      	ldr	r1, [r7, #4]
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	9300      	str	r3, [sp, #0]
 80025c0:	460b      	mov	r3, r1
 80025c2:	4601      	mov	r1, r0
 80025c4:	205a      	movs	r0, #90	; 0x5a
 80025c6:	f003 fa53 	bl	8005a70 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 80025ca:	2300      	movs	r3, #0
 80025cc:	e069      	b.n	80026a2 <xQueueGenericSend+0x23e>
                }
                else if( xEntryTimeSet == pdFALSE )
 80025ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d106      	bne.n	80025e2 <xQueueGenericSend+0x17e>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80025d4:	f107 0314 	add.w	r3, r7, #20
 80025d8:	4618      	mov	r0, r3
 80025da:	f001 f821 	bl	8003620 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80025de:	2301      	movs	r3, #1
 80025e0:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80025e2:	f001 ff5f 	bl	80044a4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80025e6:	f000 fd6d 	bl	80030c4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80025ea:	f001 ff2b 	bl	8004444 <vPortEnterCritical>
 80025ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025f0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025f4:	b25b      	sxtb	r3, r3
 80025f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025fa:	d103      	bne.n	8002604 <xQueueGenericSend+0x1a0>
 80025fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025fe:	2200      	movs	r2, #0
 8002600:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002606:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800260a:	b25b      	sxtb	r3, r3
 800260c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002610:	d103      	bne.n	800261a <xQueueGenericSend+0x1b6>
 8002612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800261a:	f001 ff43 	bl	80044a4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800261e:	1d3a      	adds	r2, r7, #4
 8002620:	f107 0314 	add.w	r3, r7, #20
 8002624:	4611      	mov	r1, r2
 8002626:	4618      	mov	r0, r3
 8002628:	f001 f810 	bl	800364c <xTaskCheckForTimeOut>
 800262c:	4603      	mov	r3, r0
 800262e:	2b00      	cmp	r3, #0
 8002630:	d124      	bne.n	800267c <xQueueGenericSend+0x218>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002632:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002634:	f000 fb02 	bl	8002c3c <prvIsQueueFull>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d018      	beq.n	8002670 <xQueueGenericSend+0x20c>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800263e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002640:	3310      	adds	r3, #16
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	4611      	mov	r1, r2
 8002646:	4618      	mov	r0, r3
 8002648:	f000 ff32 	bl	80034b0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 800264c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800264e:	f000 fa8d 	bl	8002b6c <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8002652:	f000 fd45 	bl	80030e0 <xTaskResumeAll>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	f47f af62 	bne.w	8002522 <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 800265e:	4b13      	ldr	r3, [pc, #76]	; (80026ac <xQueueGenericSend+0x248>)
 8002660:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002664:	601a      	str	r2, [r3, #0]
 8002666:	f3bf 8f4f 	dsb	sy
 800266a:	f3bf 8f6f 	isb	sy
 800266e:	e758      	b.n	8002522 <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8002670:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002672:	f000 fa7b 	bl	8002b6c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002676:	f000 fd33 	bl	80030e0 <xTaskResumeAll>
 800267a:	e752      	b.n	8002522 <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 800267c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800267e:	f000 fa75 	bl	8002b6c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002682:	f000 fd2d 	bl	80030e0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 8002686:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002688:	4618      	mov	r0, r3
 800268a:	f003 ff07 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	6879      	ldr	r1, [r7, #4]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	460b      	mov	r3, r1
 8002698:	4601      	mov	r1, r0
 800269a:	205a      	movs	r0, #90	; 0x5a
 800269c:	f003 f9e8 	bl	8005a70 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 80026a0:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3738      	adds	r7, #56	; 0x38
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	e000ed04 	.word	0xe000ed04

080026b0 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b090      	sub	sp, #64	; 0x40
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
 80026bc:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 80026c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d10a      	bne.n	80026de <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 80026c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026cc:	f383 8811 	msr	BASEPRI, r3
 80026d0:	f3bf 8f6f 	isb	sy
 80026d4:	f3bf 8f4f 	dsb	sy
 80026d8:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80026da:	bf00      	nop
 80026dc:	e7fe      	b.n	80026dc <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d103      	bne.n	80026ec <xQueueGenericSendFromISR+0x3c>
 80026e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d101      	bne.n	80026f0 <xQueueGenericSendFromISR+0x40>
 80026ec:	2301      	movs	r3, #1
 80026ee:	e000      	b.n	80026f2 <xQueueGenericSendFromISR+0x42>
 80026f0:	2300      	movs	r3, #0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d10a      	bne.n	800270c <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 80026f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026fa:	f383 8811 	msr	BASEPRI, r3
 80026fe:	f3bf 8f6f 	isb	sy
 8002702:	f3bf 8f4f 	dsb	sy
 8002706:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8002708:	bf00      	nop
 800270a:	e7fe      	b.n	800270a <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	2b02      	cmp	r3, #2
 8002710:	d103      	bne.n	800271a <xQueueGenericSendFromISR+0x6a>
 8002712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002716:	2b01      	cmp	r3, #1
 8002718:	d101      	bne.n	800271e <xQueueGenericSendFromISR+0x6e>
 800271a:	2301      	movs	r3, #1
 800271c:	e000      	b.n	8002720 <xQueueGenericSendFromISR+0x70>
 800271e:	2300      	movs	r3, #0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d10a      	bne.n	800273a <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8002724:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002728:	f383 8811 	msr	BASEPRI, r3
 800272c:	f3bf 8f6f 	isb	sy
 8002730:	f3bf 8f4f 	dsb	sy
 8002734:	623b      	str	r3, [r7, #32]
    }
 8002736:	bf00      	nop
 8002738:	e7fe      	b.n	8002738 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800273a:	f001 ff6f 	bl	800461c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 800273e:	f3ef 8211 	mrs	r2, BASEPRI
 8002742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002746:	f383 8811 	msr	BASEPRI, r3
 800274a:	f3bf 8f6f 	isb	sy
 800274e:	f3bf 8f4f 	dsb	sy
 8002752:	61fa      	str	r2, [r7, #28]
 8002754:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8002756:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002758:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800275a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800275c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800275e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002762:	429a      	cmp	r2, r3
 8002764:	d302      	bcc.n	800276c <xQueueGenericSendFromISR+0xbc>
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	2b02      	cmp	r3, #2
 800276a:	d148      	bne.n	80027fe <xQueueGenericSendFromISR+0x14e>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800276c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800276e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002772:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800277a:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 800277c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800277e:	4618      	mov	r0, r3
 8002780:	f003 fe8c 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 8002784:	4601      	mov	r1, r0
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	461a      	mov	r2, r3
 800278a:	2060      	movs	r0, #96	; 0x60
 800278c:	f003 f8a0 	bl	80058d0 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	68b9      	ldr	r1, [r7, #8]
 8002794:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002796:	f000 f959 	bl	8002a4c <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800279a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800279e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027a2:	d112      	bne.n	80027ca <xQueueGenericSendFromISR+0x11a>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80027a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d025      	beq.n	80027f8 <xQueueGenericSendFromISR+0x148>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80027ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027ae:	3324      	adds	r3, #36	; 0x24
 80027b0:	4618      	mov	r0, r3
 80027b2:	f000 fecf 	bl	8003554 <xTaskRemoveFromEventList>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d01d      	beq.n	80027f8 <xQueueGenericSendFromISR+0x148>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d01a      	beq.n	80027f8 <xQueueGenericSendFromISR+0x148>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2201      	movs	r2, #1
 80027c6:	601a      	str	r2, [r3, #0]
 80027c8:	e016      	b.n	80027f8 <xQueueGenericSendFromISR+0x148>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 80027ca:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80027ce:	2b7f      	cmp	r3, #127	; 0x7f
 80027d0:	d10a      	bne.n	80027e8 <xQueueGenericSendFromISR+0x138>
        __asm volatile
 80027d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027d6:	f383 8811 	msr	BASEPRI, r3
 80027da:	f3bf 8f6f 	isb	sy
 80027de:	f3bf 8f4f 	dsb	sy
 80027e2:	617b      	str	r3, [r7, #20]
    }
 80027e4:	bf00      	nop
 80027e6:	e7fe      	b.n	80027e6 <xQueueGenericSendFromISR+0x136>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80027e8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80027ec:	3301      	adds	r3, #1
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	b25a      	sxtb	r2, r3
 80027f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80027f8:	2301      	movs	r3, #1
 80027fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 80027fc:	e00b      	b.n	8002816 <xQueueGenericSendFromISR+0x166>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 80027fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002800:	4618      	mov	r0, r3
 8002802:	f003 fe4b 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 8002806:	4601      	mov	r1, r0
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	461a      	mov	r2, r3
 800280c:	2060      	movs	r0, #96	; 0x60
 800280e:	f003 f85f 	bl	80058d0 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 8002812:	2300      	movs	r3, #0
 8002814:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002818:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 800281a:	693b      	ldr	r3, [r7, #16]
 800281c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002820:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8002822:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8002824:	4618      	mov	r0, r3
 8002826:	3740      	adds	r7, #64	; 0x40
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}

0800282c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b08f      	sub	sp, #60	; 0x3c
 8002830:	af02      	add	r7, sp, #8
 8002832:	60f8      	str	r0, [r7, #12]
 8002834:	60b9      	str	r1, [r7, #8]
 8002836:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002838:	2300      	movs	r3, #0
 800283a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8002840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002842:	2b00      	cmp	r3, #0
 8002844:	d10a      	bne.n	800285c <xQueueReceive+0x30>
        __asm volatile
 8002846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800284a:	f383 8811 	msr	BASEPRI, r3
 800284e:	f3bf 8f6f 	isb	sy
 8002852:	f3bf 8f4f 	dsb	sy
 8002856:	623b      	str	r3, [r7, #32]
    }
 8002858:	bf00      	nop
 800285a:	e7fe      	b.n	800285a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d103      	bne.n	800286a <xQueueReceive+0x3e>
 8002862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	2b00      	cmp	r3, #0
 8002868:	d101      	bne.n	800286e <xQueueReceive+0x42>
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <xQueueReceive+0x44>
 800286e:	2300      	movs	r3, #0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d10a      	bne.n	800288a <xQueueReceive+0x5e>
        __asm volatile
 8002874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002878:	f383 8811 	msr	BASEPRI, r3
 800287c:	f3bf 8f6f 	isb	sy
 8002880:	f3bf 8f4f 	dsb	sy
 8002884:	61fb      	str	r3, [r7, #28]
    }
 8002886:	bf00      	nop
 8002888:	e7fe      	b.n	8002888 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800288a:	f001 f803 	bl	8003894 <xTaskGetSchedulerState>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d102      	bne.n	800289a <xQueueReceive+0x6e>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <xQueueReceive+0x72>
 800289a:	2301      	movs	r3, #1
 800289c:	e000      	b.n	80028a0 <xQueueReceive+0x74>
 800289e:	2300      	movs	r3, #0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d10a      	bne.n	80028ba <xQueueReceive+0x8e>
        __asm volatile
 80028a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028a8:	f383 8811 	msr	BASEPRI, r3
 80028ac:	f3bf 8f6f 	isb	sy
 80028b0:	f3bf 8f4f 	dsb	sy
 80028b4:	61bb      	str	r3, [r7, #24]
    }
 80028b6:	bf00      	nop
 80028b8:	e7fe      	b.n	80028b8 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80028ba:	f001 fdc3 	bl	8004444 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80028be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028c2:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80028c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d02f      	beq.n	800292a <xQueueReceive+0xfe>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80028ca:	68b9      	ldr	r1, [r7, #8]
 80028cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028ce:	f000 f927 	bl	8002b20 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 80028d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028d4:	4618      	mov	r0, r3
 80028d6:	f003 fde1 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 80028da:	4604      	mov	r4, r0
 80028dc:	2000      	movs	r0, #0
 80028de:	f003 fddd 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 80028e2:	4602      	mov	r2, r0
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2101      	movs	r1, #1
 80028e8:	9100      	str	r1, [sp, #0]
 80028ea:	4621      	mov	r1, r4
 80028ec:	205c      	movs	r0, #92	; 0x5c
 80028ee:	f003 f8bf 	bl	8005a70 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80028f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f4:	1e5a      	subs	r2, r3, #1
 80028f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028f8:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00f      	beq.n	8002922 <xQueueReceive+0xf6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002904:	3310      	adds	r3, #16
 8002906:	4618      	mov	r0, r3
 8002908:	f000 fe24 	bl	8003554 <xTaskRemoveFromEventList>
 800290c:	4603      	mov	r3, r0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d007      	beq.n	8002922 <xQueueReceive+0xf6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002912:	4b4d      	ldr	r3, [pc, #308]	; (8002a48 <xQueueReceive+0x21c>)
 8002914:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002918:	601a      	str	r2, [r3, #0]
 800291a:	f3bf 8f4f 	dsb	sy
 800291e:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002922:	f001 fdbf 	bl	80044a4 <vPortExitCritical>
                return pdPASS;
 8002926:	2301      	movs	r3, #1
 8002928:	e08a      	b.n	8002a40 <xQueueReceive+0x214>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d113      	bne.n	8002958 <xQueueReceive+0x12c>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002930:	f001 fdb8 	bl	80044a4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002936:	4618      	mov	r0, r3
 8002938:	f003 fdb0 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 800293c:	4604      	mov	r4, r0
 800293e:	2000      	movs	r0, #0
 8002940:	f003 fdac 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 8002944:	4602      	mov	r2, r0
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2101      	movs	r1, #1
 800294a:	9100      	str	r1, [sp, #0]
 800294c:	4621      	mov	r1, r4
 800294e:	205c      	movs	r0, #92	; 0x5c
 8002950:	f003 f88e 	bl	8005a70 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 8002954:	2300      	movs	r3, #0
 8002956:	e073      	b.n	8002a40 <xQueueReceive+0x214>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800295a:	2b00      	cmp	r3, #0
 800295c:	d106      	bne.n	800296c <xQueueReceive+0x140>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800295e:	f107 0310 	add.w	r3, r7, #16
 8002962:	4618      	mov	r0, r3
 8002964:	f000 fe5c 	bl	8003620 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002968:	2301      	movs	r3, #1
 800296a:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800296c:	f001 fd9a 	bl	80044a4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002970:	f000 fba8 	bl	80030c4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002974:	f001 fd66 	bl	8004444 <vPortEnterCritical>
 8002978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800297a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800297e:	b25b      	sxtb	r3, r3
 8002980:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002984:	d103      	bne.n	800298e <xQueueReceive+0x162>
 8002986:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002988:	2200      	movs	r2, #0
 800298a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800298e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002990:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002994:	b25b      	sxtb	r3, r3
 8002996:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800299a:	d103      	bne.n	80029a4 <xQueueReceive+0x178>
 800299c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80029a4:	f001 fd7e 	bl	80044a4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80029a8:	1d3a      	adds	r2, r7, #4
 80029aa:	f107 0310 	add.w	r3, r7, #16
 80029ae:	4611      	mov	r1, r2
 80029b0:	4618      	mov	r0, r3
 80029b2:	f000 fe4b 	bl	800364c <xTaskCheckForTimeOut>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d124      	bne.n	8002a06 <xQueueReceive+0x1da>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80029bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029be:	f000 f927 	bl	8002c10 <prvIsQueueEmpty>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d018      	beq.n	80029fa <xQueueReceive+0x1ce>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80029c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029ca:	3324      	adds	r3, #36	; 0x24
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	4611      	mov	r1, r2
 80029d0:	4618      	mov	r0, r3
 80029d2:	f000 fd6d 	bl	80034b0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80029d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029d8:	f000 f8c8 	bl	8002b6c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80029dc:	f000 fb80 	bl	80030e0 <xTaskResumeAll>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	f47f af69 	bne.w	80028ba <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80029e8:	4b17      	ldr	r3, [pc, #92]	; (8002a48 <xQueueReceive+0x21c>)
 80029ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029ee:	601a      	str	r2, [r3, #0]
 80029f0:	f3bf 8f4f 	dsb	sy
 80029f4:	f3bf 8f6f 	isb	sy
 80029f8:	e75f      	b.n	80028ba <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80029fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029fc:	f000 f8b6 	bl	8002b6c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002a00:	f000 fb6e 	bl	80030e0 <xTaskResumeAll>
 8002a04:	e759      	b.n	80028ba <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002a06:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a08:	f000 f8b0 	bl	8002b6c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002a0c:	f000 fb68 	bl	80030e0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002a10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002a12:	f000 f8fd 	bl	8002c10 <prvIsQueueEmpty>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	f43f af4e 	beq.w	80028ba <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 8002a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a20:	4618      	mov	r0, r3
 8002a22:	f003 fd3b 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 8002a26:	4604      	mov	r4, r0
 8002a28:	2000      	movs	r0, #0
 8002a2a:	f003 fd37 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2101      	movs	r1, #1
 8002a34:	9100      	str	r1, [sp, #0]
 8002a36:	4621      	mov	r1, r4
 8002a38:	205c      	movs	r0, #92	; 0x5c
 8002a3a:	f003 f819 	bl	8005a70 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 8002a3e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3734      	adds	r7, #52	; 0x34
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd90      	pop	{r4, r7, pc}
 8002a48:	e000ed04 	.word	0xe000ed04

08002a4c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b086      	sub	sp, #24
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a60:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10d      	bne.n	8002a86 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d14d      	bne.n	8002b0e <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f000 ff2a 	bl	80038d0 <xTaskPriorityDisinherit>
 8002a7c:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	609a      	str	r2, [r3, #8]
 8002a84:	e043      	b.n	8002b0e <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d119      	bne.n	8002ac0 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6858      	ldr	r0, [r3, #4]
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a94:	461a      	mov	r2, r3
 8002a96:	68b9      	ldr	r1, [r7, #8]
 8002a98:	f003 fe8e 	bl	80067b8 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa4:	441a      	add	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	685a      	ldr	r2, [r3, #4]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d32b      	bcc.n	8002b0e <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	605a      	str	r2, [r3, #4]
 8002abe:	e026      	b.n	8002b0e <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	68d8      	ldr	r0, [r3, #12]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac8:	461a      	mov	r2, r3
 8002aca:	68b9      	ldr	r1, [r7, #8]
 8002acc:	f003 fe74 	bl	80067b8 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	68da      	ldr	r2, [r3, #12]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad8:	425b      	negs	r3, r3
 8002ada:	441a      	add	r2, r3
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	68da      	ldr	r2, [r3, #12]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d207      	bcs.n	8002afc <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af4:	425b      	negs	r3, r3
 8002af6:	441a      	add	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d105      	bne.n	8002b0e <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d002      	beq.n	8002b0e <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8002b08:	693b      	ldr	r3, [r7, #16]
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1c5a      	adds	r2, r3, #1
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8002b16:	697b      	ldr	r3, [r7, #20]
}
 8002b18:	4618      	mov	r0, r3
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d018      	beq.n	8002b64 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	68da      	ldr	r2, [r3, #12]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3a:	441a      	add	r2, r3
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68da      	ldr	r2, [r3, #12]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d303      	bcc.n	8002b54 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68d9      	ldr	r1, [r3, #12]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	6838      	ldr	r0, [r7, #0]
 8002b60:	f003 fe2a 	bl	80067b8 <memcpy>
    }
}
 8002b64:	bf00      	nop
 8002b66:	3708      	adds	r7, #8
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002b74:	f001 fc66 	bl	8004444 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002b7e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002b80:	e011      	b.n	8002ba6 <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d012      	beq.n	8002bb0 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	3324      	adds	r3, #36	; 0x24
 8002b8e:	4618      	mov	r0, r3
 8002b90:	f000 fce0 	bl	8003554 <xTaskRemoveFromEventList>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8002b9a:	f000 fdbd 	bl	8003718 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002b9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ba0:	3b01      	subs	r3, #1
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	dce9      	bgt.n	8002b82 <prvUnlockQueue+0x16>
 8002bae:	e000      	b.n	8002bb2 <prvUnlockQueue+0x46>
                        break;
 8002bb0:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	22ff      	movs	r2, #255	; 0xff
 8002bb6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8002bba:	f001 fc73 	bl	80044a4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002bbe:	f001 fc41 	bl	8004444 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002bc8:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002bca:	e011      	b.n	8002bf0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	691b      	ldr	r3, [r3, #16]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d012      	beq.n	8002bfa <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	3310      	adds	r3, #16
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f000 fcbb 	bl	8003554 <xTaskRemoveFromEventList>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d001      	beq.n	8002be8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002be4:	f000 fd98 	bl	8003718 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002be8:	7bbb      	ldrb	r3, [r7, #14]
 8002bea:	3b01      	subs	r3, #1
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002bf0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	dce9      	bgt.n	8002bcc <prvUnlockQueue+0x60>
 8002bf8:	e000      	b.n	8002bfc <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002bfa:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	22ff      	movs	r2, #255	; 0xff
 8002c00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8002c04:	f001 fc4e 	bl	80044a4 <vPortExitCritical>
}
 8002c08:	bf00      	nop
 8002c0a:	3710      	adds	r7, #16
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002c18:	f001 fc14 	bl	8004444 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d102      	bne.n	8002c2a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002c24:	2301      	movs	r3, #1
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	e001      	b.n	8002c2e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002c2e:	f001 fc39 	bl	80044a4 <vPortExitCritical>

    return xReturn;
 8002c32:	68fb      	ldr	r3, [r7, #12]
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b084      	sub	sp, #16
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002c44:	f001 fbfe 	bl	8004444 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d102      	bne.n	8002c5a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8002c54:	2301      	movs	r3, #1
 8002c56:	60fb      	str	r3, [r7, #12]
 8002c58:	e001      	b.n	8002c5e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002c5e:	f001 fc21 	bl	80044a4 <vPortExitCritical>

    return xReturn;
 8002c62:	68fb      	ldr	r3, [r7, #12]
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3710      	adds	r7, #16
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}

08002c6c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002c76:	2300      	movs	r3, #0
 8002c78:	60fb      	str	r3, [r7, #12]
 8002c7a:	e01e      	b.n	8002cba <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002c7c:	4a13      	ldr	r2, [pc, #76]	; (8002ccc <vQueueAddToRegistry+0x60>)
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d115      	bne.n	8002cb4 <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002c88:	4910      	ldr	r1, [pc, #64]	; (8002ccc <vQueueAddToRegistry+0x60>)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8002c92:	4a0e      	ldr	r2, [pc, #56]	; (8002ccc <vQueueAddToRegistry+0x60>)
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	00db      	lsls	r3, r3, #3
 8002c98:	4413      	add	r3, r2
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f003 fbfb 	bl	800649c <SEGGER_SYSVIEW_ShrinkId>
 8002ca6:	4601      	mov	r1, r0
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	461a      	mov	r2, r3
 8002cac:	2071      	movs	r0, #113	; 0x71
 8002cae:	f002 fe0f 	bl	80058d0 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 8002cb2:	e006      	b.n	8002cc2 <vQueueAddToRegistry+0x56>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	60fb      	str	r3, [r7, #12]
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2b07      	cmp	r3, #7
 8002cbe:	d9dd      	bls.n	8002c7c <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8002cc0:	bf00      	nop
 8002cc2:	bf00      	nop
 8002cc4:	3710      	adds	r7, #16
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	200000e0 	.word	0x200000e0

08002cd0 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002ce0:	f001 fbb0 	bl	8004444 <vPortEnterCritical>
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002cea:	b25b      	sxtb	r3, r3
 8002cec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cf0:	d103      	bne.n	8002cfa <vQueueWaitForMessageRestricted+0x2a>
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002cfa:	697b      	ldr	r3, [r7, #20]
 8002cfc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002d00:	b25b      	sxtb	r3, r3
 8002d02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d06:	d103      	bne.n	8002d10 <vQueueWaitForMessageRestricted+0x40>
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d10:	f001 fbc8 	bl	80044a4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d106      	bne.n	8002d2a <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	3324      	adds	r3, #36	; 0x24
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	68b9      	ldr	r1, [r7, #8]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f000 fbe7 	bl	80034f8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002d2a:	6978      	ldr	r0, [r7, #20]
 8002d2c:	f7ff ff1e 	bl	8002b6c <prvUnlockQueue>
    }
 8002d30:	bf00      	nop
 8002d32:	3718      	adds	r7, #24
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b08c      	sub	sp, #48	; 0x30
 8002d3c:	af04      	add	r7, sp, #16
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	603b      	str	r3, [r7, #0]
 8002d44:	4613      	mov	r3, r2
 8002d46:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002d48:	88fb      	ldrh	r3, [r7, #6]
 8002d4a:	009b      	lsls	r3, r3, #2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f001 fca5 	bl	800469c <pvPortMalloc>
 8002d52:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00e      	beq.n	8002d78 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002d5a:	2058      	movs	r0, #88	; 0x58
 8002d5c:	f001 fc9e 	bl	800469c <pvPortMalloc>
 8002d60:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d003      	beq.n	8002d70 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8002d68:	69fb      	ldr	r3, [r7, #28]
 8002d6a:	697a      	ldr	r2, [r7, #20]
 8002d6c:	631a      	str	r2, [r3, #48]	; 0x30
 8002d6e:	e005      	b.n	8002d7c <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8002d70:	6978      	ldr	r0, [r7, #20]
 8002d72:	f001 fd73 	bl	800485c <vPortFree>
 8002d76:	e001      	b.n	8002d7c <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d013      	beq.n	8002daa <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002d82:	88fa      	ldrh	r2, [r7, #6]
 8002d84:	2300      	movs	r3, #0
 8002d86:	9303      	str	r3, [sp, #12]
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	9302      	str	r3, [sp, #8]
 8002d8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d8e:	9301      	str	r3, [sp, #4]
 8002d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d92:	9300      	str	r3, [sp, #0]
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	68b9      	ldr	r1, [r7, #8]
 8002d98:	68f8      	ldr	r0, [r7, #12]
 8002d9a:	f000 f80e 	bl	8002dba <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002d9e:	69f8      	ldr	r0, [r7, #28]
 8002da0:	f000 f8a2 	bl	8002ee8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002da4:	2301      	movs	r3, #1
 8002da6:	61bb      	str	r3, [r7, #24]
 8002da8:	e002      	b.n	8002db0 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002daa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002dae:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002db0:	69bb      	ldr	r3, [r7, #24]
    }
 8002db2:	4618      	mov	r0, r3
 8002db4:	3720      	adds	r7, #32
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}

08002dba <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002dba:	b580      	push	{r7, lr}
 8002dbc:	b088      	sub	sp, #32
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	60f8      	str	r0, [r7, #12]
 8002dc2:	60b9      	str	r1, [r7, #8]
 8002dc4:	607a      	str	r2, [r7, #4]
 8002dc6:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dca:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	21a5      	movs	r1, #165	; 0xa5
 8002dd4:	f003 fcfe 	bl	80067d4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002dd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002de2:	3b01      	subs	r3, #1
 8002de4:	009b      	lsls	r3, r3, #2
 8002de6:	4413      	add	r3, r2
 8002de8:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	f023 0307 	bic.w	r3, r3, #7
 8002df0:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002df2:	69bb      	ldr	r3, [r7, #24]
 8002df4:	f003 0307 	and.w	r3, r3, #7
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d00a      	beq.n	8002e12 <prvInitialiseNewTask+0x58>
        __asm volatile
 8002dfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e00:	f383 8811 	msr	BASEPRI, r3
 8002e04:	f3bf 8f6f 	isb	sy
 8002e08:	f3bf 8f4f 	dsb	sy
 8002e0c:	617b      	str	r3, [r7, #20]
    }
 8002e0e:	bf00      	nop
 8002e10:	e7fe      	b.n	8002e10 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d01f      	beq.n	8002e58 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e18:	2300      	movs	r3, #0
 8002e1a:	61fb      	str	r3, [r7, #28]
 8002e1c:	e012      	b.n	8002e44 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002e1e:	68ba      	ldr	r2, [r7, #8]
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	4413      	add	r3, r2
 8002e24:	7819      	ldrb	r1, [r3, #0]
 8002e26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	4413      	add	r3, r2
 8002e2c:	3334      	adds	r3, #52	; 0x34
 8002e2e:	460a      	mov	r2, r1
 8002e30:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002e32:	68ba      	ldr	r2, [r7, #8]
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	4413      	add	r3, r2
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d006      	beq.n	8002e4c <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	3301      	adds	r3, #1
 8002e42:	61fb      	str	r3, [r7, #28]
 8002e44:	69fb      	ldr	r3, [r7, #28]
 8002e46:	2b09      	cmp	r3, #9
 8002e48:	d9e9      	bls.n	8002e1e <prvInitialiseNewTask+0x64>
 8002e4a:	e000      	b.n	8002e4e <prvInitialiseNewTask+0x94>
            {
                break;
 8002e4c:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002e4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8002e56:	e003      	b.n	8002e60 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002e58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e62:	2b04      	cmp	r3, #4
 8002e64:	d901      	bls.n	8002e6a <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002e66:	2304      	movs	r3, #4
 8002e68:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e6e:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8002e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e74:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8002e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e78:	2200      	movs	r2, #0
 8002e7a:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e7e:	3304      	adds	r3, #4
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7ff f96b 	bl	800215c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002e86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e88:	3318      	adds	r3, #24
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f7ff f966 	bl	800215c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e94:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e98:	f1c3 0205 	rsb	r2, r3, #5
 8002e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e9e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002ea4:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8002ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ea8:	3350      	adds	r3, #80	; 0x50
 8002eaa:	2204      	movs	r2, #4
 8002eac:	2100      	movs	r1, #0
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f003 fc90 	bl	80067d4 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb6:	3354      	adds	r3, #84	; 0x54
 8002eb8:	2201      	movs	r2, #1
 8002eba:	2100      	movs	r1, #0
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f003 fc89 	bl	80067d4 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	68f9      	ldr	r1, [r7, #12]
 8002ec6:	69b8      	ldr	r0, [r7, #24]
 8002ec8:	f001 f90c 	bl	80040e4 <pxPortInitialiseStack>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ed0:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d002      	beq.n	8002ede <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002eda:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002edc:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002ede:	bf00      	nop
 8002ee0:	3720      	adds	r7, #32
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
	...

08002ee8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002ee8:	b5b0      	push	{r4, r5, r7, lr}
 8002eea:	b084      	sub	sp, #16
 8002eec:	af02      	add	r7, sp, #8
 8002eee:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002ef0:	f001 faa8 	bl	8004444 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002ef4:	4b3b      	ldr	r3, [pc, #236]	; (8002fe4 <prvAddNewTaskToReadyList+0xfc>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	3301      	adds	r3, #1
 8002efa:	4a3a      	ldr	r2, [pc, #232]	; (8002fe4 <prvAddNewTaskToReadyList+0xfc>)
 8002efc:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002efe:	4b3a      	ldr	r3, [pc, #232]	; (8002fe8 <prvAddNewTaskToReadyList+0x100>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d109      	bne.n	8002f1a <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002f06:	4a38      	ldr	r2, [pc, #224]	; (8002fe8 <prvAddNewTaskToReadyList+0x100>)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002f0c:	4b35      	ldr	r3, [pc, #212]	; (8002fe4 <prvAddNewTaskToReadyList+0xfc>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d110      	bne.n	8002f36 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002f14:	f000 fc24 	bl	8003760 <prvInitialiseTaskLists>
 8002f18:	e00d      	b.n	8002f36 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002f1a:	4b34      	ldr	r3, [pc, #208]	; (8002fec <prvAddNewTaskToReadyList+0x104>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d109      	bne.n	8002f36 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002f22:	4b31      	ldr	r3, [pc, #196]	; (8002fe8 <prvAddNewTaskToReadyList+0x100>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	d802      	bhi.n	8002f36 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002f30:	4a2d      	ldr	r2, [pc, #180]	; (8002fe8 <prvAddNewTaskToReadyList+0x100>)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002f36:	4b2e      	ldr	r3, [pc, #184]	; (8002ff0 <prvAddNewTaskToReadyList+0x108>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	4a2c      	ldr	r2, [pc, #176]	; (8002ff0 <prvAddNewTaskToReadyList+0x108>)
 8002f3e:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002f40:	4b2b      	ldr	r3, [pc, #172]	; (8002ff0 <prvAddNewTaskToReadyList+0x108>)
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d016      	beq.n	8002f7c <prvAddNewTaskToReadyList+0x94>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4618      	mov	r0, r3
 8002f52:	f003 f97d 	bl	8006250 <SEGGER_SYSVIEW_OnTaskCreate>
 8002f56:	6878      	ldr	r0, [r7, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f66:	461d      	mov	r5, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	461c      	mov	r4, r3
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f72:	1ae3      	subs	r3, r4, r3
 8002f74:	9300      	str	r3, [sp, #0]
 8002f76:	462b      	mov	r3, r5
 8002f78:	f001 fe3e 	bl	8004bf8 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f003 f9ea 	bl	8006358 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f88:	2201      	movs	r2, #1
 8002f8a:	409a      	lsls	r2, r3
 8002f8c:	4b19      	ldr	r3, [pc, #100]	; (8002ff4 <prvAddNewTaskToReadyList+0x10c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	4a18      	ldr	r2, [pc, #96]	; (8002ff4 <prvAddNewTaskToReadyList+0x10c>)
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	4413      	add	r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	4a15      	ldr	r2, [pc, #84]	; (8002ff8 <prvAddNewTaskToReadyList+0x110>)
 8002fa4:	441a      	add	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	3304      	adds	r3, #4
 8002faa:	4619      	mov	r1, r3
 8002fac:	4610      	mov	r0, r2
 8002fae:	f7ff f8e2 	bl	8002176 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8002fb2:	f001 fa77 	bl	80044a4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002fb6:	4b0d      	ldr	r3, [pc, #52]	; (8002fec <prvAddNewTaskToReadyList+0x104>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d00e      	beq.n	8002fdc <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002fbe:	4b0a      	ldr	r3, [pc, #40]	; (8002fe8 <prvAddNewTaskToReadyList+0x100>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d207      	bcs.n	8002fdc <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002fcc:	4b0b      	ldr	r3, [pc, #44]	; (8002ffc <prvAddNewTaskToReadyList+0x114>)
 8002fce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	f3bf 8f4f 	dsb	sy
 8002fd8:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002fdc:	bf00      	nop
 8002fde:	3708      	adds	r7, #8
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bdb0      	pop	{r4, r5, r7, pc}
 8002fe4:	200001f8 	.word	0x200001f8
 8002fe8:	20000120 	.word	0x20000120
 8002fec:	20000204 	.word	0x20000204
 8002ff0:	20000214 	.word	0x20000214
 8002ff4:	20000200 	.word	0x20000200
 8002ff8:	20000124 	.word	0x20000124
 8002ffc:	e000ed04 	.word	0xe000ed04

08003000 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8003006:	4b27      	ldr	r3, [pc, #156]	; (80030a4 <vTaskStartScheduler+0xa4>)
 8003008:	9301      	str	r3, [sp, #4]
 800300a:	2300      	movs	r3, #0
 800300c:	9300      	str	r3, [sp, #0]
 800300e:	2300      	movs	r3, #0
 8003010:	2282      	movs	r2, #130	; 0x82
 8003012:	4925      	ldr	r1, [pc, #148]	; (80030a8 <vTaskStartScheduler+0xa8>)
 8003014:	4825      	ldr	r0, [pc, #148]	; (80030ac <vTaskStartScheduler+0xac>)
 8003016:	f7ff fe8f 	bl	8002d38 <xTaskCreate>
 800301a:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2b01      	cmp	r3, #1
 8003020:	d102      	bne.n	8003028 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8003022:	f000 fd4d 	bl	8003ac0 <xTimerCreateTimerTask>
 8003026:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2b01      	cmp	r3, #1
 800302c:	d124      	bne.n	8003078 <vTaskStartScheduler+0x78>
        __asm volatile
 800302e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003032:	f383 8811 	msr	BASEPRI, r3
 8003036:	f3bf 8f6f 	isb	sy
 800303a:	f3bf 8f4f 	dsb	sy
 800303e:	60bb      	str	r3, [r7, #8]
    }
 8003040:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003042:	4b1b      	ldr	r3, [pc, #108]	; (80030b0 <vTaskStartScheduler+0xb0>)
 8003044:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003048:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800304a:	4b1a      	ldr	r3, [pc, #104]	; (80030b4 <vTaskStartScheduler+0xb4>)
 800304c:	2201      	movs	r2, #1
 800304e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003050:	4b19      	ldr	r3, [pc, #100]	; (80030b8 <vTaskStartScheduler+0xb8>)
 8003052:	2200      	movs	r2, #0
 8003054:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8003056:	4b19      	ldr	r3, [pc, #100]	; (80030bc <vTaskStartScheduler+0xbc>)
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	4b12      	ldr	r3, [pc, #72]	; (80030a4 <vTaskStartScheduler+0xa4>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	429a      	cmp	r2, r3
 8003060:	d102      	bne.n	8003068 <vTaskStartScheduler+0x68>
 8003062:	f003 f8d9 	bl	8006218 <SEGGER_SYSVIEW_OnIdle>
 8003066:	e004      	b.n	8003072 <vTaskStartScheduler+0x72>
 8003068:	4b14      	ldr	r3, [pc, #80]	; (80030bc <vTaskStartScheduler+0xbc>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4618      	mov	r0, r3
 800306e:	f003 f931 	bl	80062d4 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8003072:	f001 f8c7 	bl	8004204 <xPortStartScheduler>
 8003076:	e00e      	b.n	8003096 <vTaskStartScheduler+0x96>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800307e:	d10a      	bne.n	8003096 <vTaskStartScheduler+0x96>
        __asm volatile
 8003080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003084:	f383 8811 	msr	BASEPRI, r3
 8003088:	f3bf 8f6f 	isb	sy
 800308c:	f3bf 8f4f 	dsb	sy
 8003090:	607b      	str	r3, [r7, #4]
    }
 8003092:	bf00      	nop
 8003094:	e7fe      	b.n	8003094 <vTaskStartScheduler+0x94>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003096:	4b0a      	ldr	r3, [pc, #40]	; (80030c0 <vTaskStartScheduler+0xc0>)
 8003098:	681b      	ldr	r3, [r3, #0]
}
 800309a:	bf00      	nop
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	2000021c 	.word	0x2000021c
 80030a8:	08007228 	.word	0x08007228
 80030ac:	08003731 	.word	0x08003731
 80030b0:	20000218 	.word	0x20000218
 80030b4:	20000204 	.word	0x20000204
 80030b8:	200001fc 	.word	0x200001fc
 80030bc:	20000120 	.word	0x20000120
 80030c0:	2000000c 	.word	0x2000000c

080030c4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80030c8:	4b04      	ldr	r3, [pc, #16]	; (80030dc <vTaskSuspendAll+0x18>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	3301      	adds	r3, #1
 80030ce:	4a03      	ldr	r2, [pc, #12]	; (80030dc <vTaskSuspendAll+0x18>)
 80030d0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80030d2:	bf00      	nop
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	20000220 	.word	0x20000220

080030e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b084      	sub	sp, #16
 80030e4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80030e6:	2300      	movs	r3, #0
 80030e8:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 80030ea:	2300      	movs	r3, #0
 80030ec:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80030ee:	4b43      	ldr	r3, [pc, #268]	; (80031fc <xTaskResumeAll+0x11c>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d10a      	bne.n	800310c <xTaskResumeAll+0x2c>
        __asm volatile
 80030f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030fa:	f383 8811 	msr	BASEPRI, r3
 80030fe:	f3bf 8f6f 	isb	sy
 8003102:	f3bf 8f4f 	dsb	sy
 8003106:	603b      	str	r3, [r7, #0]
    }
 8003108:	bf00      	nop
 800310a:	e7fe      	b.n	800310a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800310c:	f001 f99a 	bl	8004444 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003110:	4b3a      	ldr	r3, [pc, #232]	; (80031fc <xTaskResumeAll+0x11c>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	3b01      	subs	r3, #1
 8003116:	4a39      	ldr	r2, [pc, #228]	; (80031fc <xTaskResumeAll+0x11c>)
 8003118:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800311a:	4b38      	ldr	r3, [pc, #224]	; (80031fc <xTaskResumeAll+0x11c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d165      	bne.n	80031ee <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003122:	4b37      	ldr	r3, [pc, #220]	; (8003200 <xTaskResumeAll+0x120>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d061      	beq.n	80031ee <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800312a:	e032      	b.n	8003192 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800312c:	4b35      	ldr	r3, [pc, #212]	; (8003204 <xTaskResumeAll+0x124>)
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	3318      	adds	r3, #24
 8003138:	4618      	mov	r0, r3
 800313a:	f7ff f879 	bl	8002230 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	3304      	adds	r3, #4
 8003142:	4618      	mov	r0, r3
 8003144:	f7ff f874 	bl	8002230 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	4618      	mov	r0, r3
 800314c:	f003 f904 	bl	8006358 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003154:	2201      	movs	r2, #1
 8003156:	409a      	lsls	r2, r3
 8003158:	4b2b      	ldr	r3, [pc, #172]	; (8003208 <xTaskResumeAll+0x128>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4313      	orrs	r3, r2
 800315e:	4a2a      	ldr	r2, [pc, #168]	; (8003208 <xTaskResumeAll+0x128>)
 8003160:	6013      	str	r3, [r2, #0]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003166:	4613      	mov	r3, r2
 8003168:	009b      	lsls	r3, r3, #2
 800316a:	4413      	add	r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	4a27      	ldr	r2, [pc, #156]	; (800320c <xTaskResumeAll+0x12c>)
 8003170:	441a      	add	r2, r3
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	3304      	adds	r3, #4
 8003176:	4619      	mov	r1, r3
 8003178:	4610      	mov	r0, r2
 800317a:	f7fe fffc 	bl	8002176 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003182:	4b23      	ldr	r3, [pc, #140]	; (8003210 <xTaskResumeAll+0x130>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003188:	429a      	cmp	r2, r3
 800318a:	d302      	bcc.n	8003192 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 800318c:	4b21      	ldr	r3, [pc, #132]	; (8003214 <xTaskResumeAll+0x134>)
 800318e:	2201      	movs	r2, #1
 8003190:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003192:	4b1c      	ldr	r3, [pc, #112]	; (8003204 <xTaskResumeAll+0x124>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1c8      	bne.n	800312c <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d001      	beq.n	80031a4 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80031a0:	f000 fb5c 	bl	800385c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80031a4:	4b1c      	ldr	r3, [pc, #112]	; (8003218 <xTaskResumeAll+0x138>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d010      	beq.n	80031d2 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80031b0:	f000 f858 	bl	8003264 <xTaskIncrementTick>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d002      	beq.n	80031c0 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 80031ba:	4b16      	ldr	r3, [pc, #88]	; (8003214 <xTaskResumeAll+0x134>)
 80031bc:	2201      	movs	r2, #1
 80031be:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	3b01      	subs	r3, #1
 80031c4:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d1f1      	bne.n	80031b0 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 80031cc:	4b12      	ldr	r3, [pc, #72]	; (8003218 <xTaskResumeAll+0x138>)
 80031ce:	2200      	movs	r2, #0
 80031d0:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80031d2:	4b10      	ldr	r3, [pc, #64]	; (8003214 <xTaskResumeAll+0x134>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d009      	beq.n	80031ee <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80031da:	2301      	movs	r3, #1
 80031dc:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80031de:	4b0f      	ldr	r3, [pc, #60]	; (800321c <xTaskResumeAll+0x13c>)
 80031e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031e4:	601a      	str	r2, [r3, #0]
 80031e6:	f3bf 8f4f 	dsb	sy
 80031ea:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 80031ee:	f001 f959 	bl	80044a4 <vPortExitCritical>

    return xAlreadyYielded;
 80031f2:	68bb      	ldr	r3, [r7, #8]
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3710      	adds	r7, #16
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}
 80031fc:	20000220 	.word	0x20000220
 8003200:	200001f8 	.word	0x200001f8
 8003204:	200001b8 	.word	0x200001b8
 8003208:	20000200 	.word	0x20000200
 800320c:	20000124 	.word	0x20000124
 8003210:	20000120 	.word	0x20000120
 8003214:	2000020c 	.word	0x2000020c
 8003218:	20000208 	.word	0x20000208
 800321c:	e000ed04 	.word	0xe000ed04

08003220 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003220:	b480      	push	{r7}
 8003222:	b083      	sub	sp, #12
 8003224:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003226:	4b05      	ldr	r3, [pc, #20]	; (800323c <xTaskGetTickCount+0x1c>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800322c:	687b      	ldr	r3, [r7, #4]
}
 800322e:	4618      	mov	r0, r3
 8003230:	370c      	adds	r7, #12
 8003232:	46bd      	mov	sp, r7
 8003234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop
 800323c:	200001fc 	.word	0x200001fc

08003240 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003246:	f001 f9e9 	bl	800461c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800324a:	2300      	movs	r3, #0
 800324c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800324e:	4b04      	ldr	r3, [pc, #16]	; (8003260 <xTaskGetTickCountFromISR+0x20>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003254:	683b      	ldr	r3, [r7, #0]
}
 8003256:	4618      	mov	r0, r3
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	200001fc 	.word	0x200001fc

08003264 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800326a:	2300      	movs	r3, #0
 800326c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800326e:	4b50      	ldr	r3, [pc, #320]	; (80033b0 <xTaskIncrementTick+0x14c>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	2b00      	cmp	r3, #0
 8003274:	f040 8092 	bne.w	800339c <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003278:	4b4e      	ldr	r3, [pc, #312]	; (80033b4 <xTaskIncrementTick+0x150>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	3301      	adds	r3, #1
 800327e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003280:	4a4c      	ldr	r2, [pc, #304]	; (80033b4 <xTaskIncrementTick+0x150>)
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d120      	bne.n	80032ce <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 800328c:	4b4a      	ldr	r3, [pc, #296]	; (80033b8 <xTaskIncrementTick+0x154>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00a      	beq.n	80032ac <xTaskIncrementTick+0x48>
        __asm volatile
 8003296:	f04f 0350 	mov.w	r3, #80	; 0x50
 800329a:	f383 8811 	msr	BASEPRI, r3
 800329e:	f3bf 8f6f 	isb	sy
 80032a2:	f3bf 8f4f 	dsb	sy
 80032a6:	603b      	str	r3, [r7, #0]
    }
 80032a8:	bf00      	nop
 80032aa:	e7fe      	b.n	80032aa <xTaskIncrementTick+0x46>
 80032ac:	4b42      	ldr	r3, [pc, #264]	; (80033b8 <xTaskIncrementTick+0x154>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	60fb      	str	r3, [r7, #12]
 80032b2:	4b42      	ldr	r3, [pc, #264]	; (80033bc <xTaskIncrementTick+0x158>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a40      	ldr	r2, [pc, #256]	; (80033b8 <xTaskIncrementTick+0x154>)
 80032b8:	6013      	str	r3, [r2, #0]
 80032ba:	4a40      	ldr	r2, [pc, #256]	; (80033bc <xTaskIncrementTick+0x158>)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6013      	str	r3, [r2, #0]
 80032c0:	4b3f      	ldr	r3, [pc, #252]	; (80033c0 <xTaskIncrementTick+0x15c>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	3301      	adds	r3, #1
 80032c6:	4a3e      	ldr	r2, [pc, #248]	; (80033c0 <xTaskIncrementTick+0x15c>)
 80032c8:	6013      	str	r3, [r2, #0]
 80032ca:	f000 fac7 	bl	800385c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80032ce:	4b3d      	ldr	r3, [pc, #244]	; (80033c4 <xTaskIncrementTick+0x160>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	693a      	ldr	r2, [r7, #16]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d34c      	bcc.n	8003372 <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80032d8:	4b37      	ldr	r3, [pc, #220]	; (80033b8 <xTaskIncrementTick+0x154>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d104      	bne.n	80032ec <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80032e2:	4b38      	ldr	r3, [pc, #224]	; (80033c4 <xTaskIncrementTick+0x160>)
 80032e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80032e8:	601a      	str	r2, [r3, #0]
                    break;
 80032ea:	e042      	b.n	8003372 <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032ec:	4b32      	ldr	r3, [pc, #200]	; (80033b8 <xTaskIncrementTick+0x154>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68db      	ldr	r3, [r3, #12]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	429a      	cmp	r2, r3
 8003302:	d203      	bcs.n	800330c <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003304:	4a2f      	ldr	r2, [pc, #188]	; (80033c4 <xTaskIncrementTick+0x160>)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800330a:	e032      	b.n	8003372 <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	3304      	adds	r3, #4
 8003310:	4618      	mov	r0, r3
 8003312:	f7fe ff8d 	bl	8002230 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800331a:	2b00      	cmp	r3, #0
 800331c:	d004      	beq.n	8003328 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	3318      	adds	r3, #24
 8003322:	4618      	mov	r0, r3
 8003324:	f7fe ff84 	bl	8002230 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	4618      	mov	r0, r3
 800332c:	f003 f814 	bl	8006358 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003330:	68bb      	ldr	r3, [r7, #8]
 8003332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003334:	2201      	movs	r2, #1
 8003336:	409a      	lsls	r2, r3
 8003338:	4b23      	ldr	r3, [pc, #140]	; (80033c8 <xTaskIncrementTick+0x164>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4313      	orrs	r3, r2
 800333e:	4a22      	ldr	r2, [pc, #136]	; (80033c8 <xTaskIncrementTick+0x164>)
 8003340:	6013      	str	r3, [r2, #0]
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003346:	4613      	mov	r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	4413      	add	r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	4a1f      	ldr	r2, [pc, #124]	; (80033cc <xTaskIncrementTick+0x168>)
 8003350:	441a      	add	r2, r3
 8003352:	68bb      	ldr	r3, [r7, #8]
 8003354:	3304      	adds	r3, #4
 8003356:	4619      	mov	r1, r3
 8003358:	4610      	mov	r0, r2
 800335a:	f7fe ff0c 	bl	8002176 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003362:	4b1b      	ldr	r3, [pc, #108]	; (80033d0 <xTaskIncrementTick+0x16c>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003368:	429a      	cmp	r2, r3
 800336a:	d3b5      	bcc.n	80032d8 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 800336c:	2301      	movs	r3, #1
 800336e:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003370:	e7b2      	b.n	80032d8 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003372:	4b17      	ldr	r3, [pc, #92]	; (80033d0 <xTaskIncrementTick+0x16c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003378:	4914      	ldr	r1, [pc, #80]	; (80033cc <xTaskIncrementTick+0x168>)
 800337a:	4613      	mov	r3, r2
 800337c:	009b      	lsls	r3, r3, #2
 800337e:	4413      	add	r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	440b      	add	r3, r1
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2b01      	cmp	r3, #1
 8003388:	d901      	bls.n	800338e <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 800338a:	2301      	movs	r3, #1
 800338c:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800338e:	4b11      	ldr	r3, [pc, #68]	; (80033d4 <xTaskIncrementTick+0x170>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d007      	beq.n	80033a6 <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 8003396:	2301      	movs	r3, #1
 8003398:	617b      	str	r3, [r7, #20]
 800339a:	e004      	b.n	80033a6 <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800339c:	4b0e      	ldr	r3, [pc, #56]	; (80033d8 <xTaskIncrementTick+0x174>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	3301      	adds	r3, #1
 80033a2:	4a0d      	ldr	r2, [pc, #52]	; (80033d8 <xTaskIncrementTick+0x174>)
 80033a4:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 80033a6:	697b      	ldr	r3, [r7, #20]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3718      	adds	r7, #24
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	20000220 	.word	0x20000220
 80033b4:	200001fc 	.word	0x200001fc
 80033b8:	200001b0 	.word	0x200001b0
 80033bc:	200001b4 	.word	0x200001b4
 80033c0:	20000210 	.word	0x20000210
 80033c4:	20000218 	.word	0x20000218
 80033c8:	20000200 	.word	0x20000200
 80033cc:	20000124 	.word	0x20000124
 80033d0:	20000120 	.word	0x20000120
 80033d4:	2000020c 	.word	0x2000020c
 80033d8:	20000208 	.word	0x20000208

080033dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80033e2:	4b2d      	ldr	r3, [pc, #180]	; (8003498 <vTaskSwitchContext+0xbc>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d003      	beq.n	80033f2 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80033ea:	4b2c      	ldr	r3, [pc, #176]	; (800349c <vTaskSwitchContext+0xc0>)
 80033ec:	2201      	movs	r2, #1
 80033ee:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80033f0:	e04d      	b.n	800348e <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 80033f2:	4b2a      	ldr	r3, [pc, #168]	; (800349c <vTaskSwitchContext+0xc0>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80033f8:	4b29      	ldr	r3, [pc, #164]	; (80034a0 <vTaskSwitchContext+0xc4>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	fab3 f383 	clz	r3, r3
 8003404:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003406:	7afb      	ldrb	r3, [r7, #11]
 8003408:	f1c3 031f 	rsb	r3, r3, #31
 800340c:	617b      	str	r3, [r7, #20]
 800340e:	4925      	ldr	r1, [pc, #148]	; (80034a4 <vTaskSwitchContext+0xc8>)
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	4613      	mov	r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	4413      	add	r3, r2
 8003418:	009b      	lsls	r3, r3, #2
 800341a:	440b      	add	r3, r1
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d10a      	bne.n	8003438 <vTaskSwitchContext+0x5c>
        __asm volatile
 8003422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003426:	f383 8811 	msr	BASEPRI, r3
 800342a:	f3bf 8f6f 	isb	sy
 800342e:	f3bf 8f4f 	dsb	sy
 8003432:	607b      	str	r3, [r7, #4]
    }
 8003434:	bf00      	nop
 8003436:	e7fe      	b.n	8003436 <vTaskSwitchContext+0x5a>
 8003438:	697a      	ldr	r2, [r7, #20]
 800343a:	4613      	mov	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4413      	add	r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4a18      	ldr	r2, [pc, #96]	; (80034a4 <vTaskSwitchContext+0xc8>)
 8003444:	4413      	add	r3, r2
 8003446:	613b      	str	r3, [r7, #16]
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	605a      	str	r2, [r3, #4]
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	3308      	adds	r3, #8
 800345a:	429a      	cmp	r2, r3
 800345c:	d104      	bne.n	8003468 <vTaskSwitchContext+0x8c>
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	685a      	ldr	r2, [r3, #4]
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	605a      	str	r2, [r3, #4]
 8003468:	693b      	ldr	r3, [r7, #16]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	4a0e      	ldr	r2, [pc, #56]	; (80034a8 <vTaskSwitchContext+0xcc>)
 8003470:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8003472:	4b0d      	ldr	r3, [pc, #52]	; (80034a8 <vTaskSwitchContext+0xcc>)
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	4b0d      	ldr	r3, [pc, #52]	; (80034ac <vTaskSwitchContext+0xd0>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	429a      	cmp	r2, r3
 800347c:	d102      	bne.n	8003484 <vTaskSwitchContext+0xa8>
 800347e:	f002 fecb 	bl	8006218 <SEGGER_SYSVIEW_OnIdle>
}
 8003482:	e004      	b.n	800348e <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8003484:	4b08      	ldr	r3, [pc, #32]	; (80034a8 <vTaskSwitchContext+0xcc>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4618      	mov	r0, r3
 800348a:	f002 ff23 	bl	80062d4 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800348e:	bf00      	nop
 8003490:	3718      	adds	r7, #24
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	20000220 	.word	0x20000220
 800349c:	2000020c 	.word	0x2000020c
 80034a0:	20000200 	.word	0x20000200
 80034a4:	20000124 	.word	0x20000124
 80034a8:	20000120 	.word	0x20000120
 80034ac:	2000021c 	.word	0x2000021c

080034b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d10a      	bne.n	80034d6 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80034c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034c4:	f383 8811 	msr	BASEPRI, r3
 80034c8:	f3bf 8f6f 	isb	sy
 80034cc:	f3bf 8f4f 	dsb	sy
 80034d0:	60fb      	str	r3, [r7, #12]
    }
 80034d2:	bf00      	nop
 80034d4:	e7fe      	b.n	80034d4 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80034d6:	4b07      	ldr	r3, [pc, #28]	; (80034f4 <vTaskPlaceOnEventList+0x44>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	3318      	adds	r3, #24
 80034dc:	4619      	mov	r1, r3
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f7fe fe6d 	bl	80021be <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80034e4:	2101      	movs	r1, #1
 80034e6:	6838      	ldr	r0, [r7, #0]
 80034e8:	f000 fa72 	bl	80039d0 <prvAddCurrentTaskToDelayedList>
}
 80034ec:	bf00      	nop
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	20000120 	.word	0x20000120

080034f8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b086      	sub	sp, #24
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10a      	bne.n	8003520 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 800350a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800350e:	f383 8811 	msr	BASEPRI, r3
 8003512:	f3bf 8f6f 	isb	sy
 8003516:	f3bf 8f4f 	dsb	sy
 800351a:	617b      	str	r3, [r7, #20]
    }
 800351c:	bf00      	nop
 800351e:	e7fe      	b.n	800351e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003520:	4b0b      	ldr	r3, [pc, #44]	; (8003550 <vTaskPlaceOnEventListRestricted+0x58>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	3318      	adds	r3, #24
 8003526:	4619      	mov	r1, r3
 8003528:	68f8      	ldr	r0, [r7, #12]
 800352a:	f7fe fe24 	bl	8002176 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d002      	beq.n	800353a <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8003534:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003538:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800353a:	2024      	movs	r0, #36	; 0x24
 800353c:	f002 f96e 	bl	800581c <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003540:	6879      	ldr	r1, [r7, #4]
 8003542:	68b8      	ldr	r0, [r7, #8]
 8003544:	f000 fa44 	bl	80039d0 <prvAddCurrentTaskToDelayedList>
    }
 8003548:	bf00      	nop
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	20000120 	.word	0x20000120

08003554 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b086      	sub	sp, #24
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	68db      	ldr	r3, [r3, #12]
 8003560:	68db      	ldr	r3, [r3, #12]
 8003562:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10a      	bne.n	8003580 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 800356a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800356e:	f383 8811 	msr	BASEPRI, r3
 8003572:	f3bf 8f6f 	isb	sy
 8003576:	f3bf 8f4f 	dsb	sy
 800357a:	60fb      	str	r3, [r7, #12]
    }
 800357c:	bf00      	nop
 800357e:	e7fe      	b.n	800357e <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	3318      	adds	r3, #24
 8003584:	4618      	mov	r0, r3
 8003586:	f7fe fe53 	bl	8002230 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800358a:	4b1f      	ldr	r3, [pc, #124]	; (8003608 <xTaskRemoveFromEventList+0xb4>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d120      	bne.n	80035d4 <xTaskRemoveFromEventList+0x80>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	3304      	adds	r3, #4
 8003596:	4618      	mov	r0, r3
 8003598:	f7fe fe4a 	bl	8002230 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	4618      	mov	r0, r3
 80035a0:	f002 feda 	bl	8006358 <SEGGER_SYSVIEW_OnTaskStartReady>
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035a8:	2201      	movs	r2, #1
 80035aa:	409a      	lsls	r2, r3
 80035ac:	4b17      	ldr	r3, [pc, #92]	; (800360c <xTaskRemoveFromEventList+0xb8>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	4a16      	ldr	r2, [pc, #88]	; (800360c <xTaskRemoveFromEventList+0xb8>)
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ba:	4613      	mov	r3, r2
 80035bc:	009b      	lsls	r3, r3, #2
 80035be:	4413      	add	r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	4a13      	ldr	r2, [pc, #76]	; (8003610 <xTaskRemoveFromEventList+0xbc>)
 80035c4:	441a      	add	r2, r3
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	3304      	adds	r3, #4
 80035ca:	4619      	mov	r1, r3
 80035cc:	4610      	mov	r0, r2
 80035ce:	f7fe fdd2 	bl	8002176 <vListInsertEnd>
 80035d2:	e005      	b.n	80035e0 <xTaskRemoveFromEventList+0x8c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80035d4:	693b      	ldr	r3, [r7, #16]
 80035d6:	3318      	adds	r3, #24
 80035d8:	4619      	mov	r1, r3
 80035da:	480e      	ldr	r0, [pc, #56]	; (8003614 <xTaskRemoveFromEventList+0xc0>)
 80035dc:	f7fe fdcb 	bl	8002176 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035e4:	4b0c      	ldr	r3, [pc, #48]	; (8003618 <xTaskRemoveFromEventList+0xc4>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d905      	bls.n	80035fa <xTaskRemoveFromEventList+0xa6>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80035ee:	2301      	movs	r3, #1
 80035f0:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80035f2:	4b0a      	ldr	r3, [pc, #40]	; (800361c <xTaskRemoveFromEventList+0xc8>)
 80035f4:	2201      	movs	r2, #1
 80035f6:	601a      	str	r2, [r3, #0]
 80035f8:	e001      	b.n	80035fe <xTaskRemoveFromEventList+0xaa>
    }
    else
    {
        xReturn = pdFALSE;
 80035fa:	2300      	movs	r3, #0
 80035fc:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80035fe:	697b      	ldr	r3, [r7, #20]
}
 8003600:	4618      	mov	r0, r3
 8003602:	3718      	adds	r7, #24
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	20000220 	.word	0x20000220
 800360c:	20000200 	.word	0x20000200
 8003610:	20000124 	.word	0x20000124
 8003614:	200001b8 	.word	0x200001b8
 8003618:	20000120 	.word	0x20000120
 800361c:	2000020c 	.word	0x2000020c

08003620 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003628:	4b06      	ldr	r3, [pc, #24]	; (8003644 <vTaskInternalSetTimeOutState+0x24>)
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003630:	4b05      	ldr	r3, [pc, #20]	; (8003648 <vTaskInternalSetTimeOutState+0x28>)
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	605a      	str	r2, [r3, #4]
}
 8003638:	bf00      	nop
 800363a:	370c      	adds	r7, #12
 800363c:	46bd      	mov	sp, r7
 800363e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003642:	4770      	bx	lr
 8003644:	20000210 	.word	0x20000210
 8003648:	200001fc 	.word	0x200001fc

0800364c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b088      	sub	sp, #32
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10a      	bne.n	8003672 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 800365c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003660:	f383 8811 	msr	BASEPRI, r3
 8003664:	f3bf 8f6f 	isb	sy
 8003668:	f3bf 8f4f 	dsb	sy
 800366c:	613b      	str	r3, [r7, #16]
    }
 800366e:	bf00      	nop
 8003670:	e7fe      	b.n	8003670 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10a      	bne.n	800368e <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8003678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800367c:	f383 8811 	msr	BASEPRI, r3
 8003680:	f3bf 8f6f 	isb	sy
 8003684:	f3bf 8f4f 	dsb	sy
 8003688:	60fb      	str	r3, [r7, #12]
    }
 800368a:	bf00      	nop
 800368c:	e7fe      	b.n	800368c <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 800368e:	f000 fed9 	bl	8004444 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003692:	4b1f      	ldr	r3, [pc, #124]	; (8003710 <xTaskCheckForTimeOut+0xc4>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036aa:	d102      	bne.n	80036b2 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80036ac:	2300      	movs	r3, #0
 80036ae:	61fb      	str	r3, [r7, #28]
 80036b0:	e026      	b.n	8003700 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	4b17      	ldr	r3, [pc, #92]	; (8003714 <xTaskCheckForTimeOut+0xc8>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d00a      	beq.n	80036d4 <xTaskCheckForTimeOut+0x88>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	69ba      	ldr	r2, [r7, #24]
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d305      	bcc.n	80036d4 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80036c8:	2301      	movs	r3, #1
 80036ca:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	2200      	movs	r2, #0
 80036d0:	601a      	str	r2, [r3, #0]
 80036d2:	e015      	b.n	8003700 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d20b      	bcs.n	80036f6 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	1ad2      	subs	r2, r2, r3
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80036ea:	6878      	ldr	r0, [r7, #4]
 80036ec:	f7ff ff98 	bl	8003620 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80036f0:	2300      	movs	r3, #0
 80036f2:	61fb      	str	r3, [r7, #28]
 80036f4:	e004      	b.n	8003700 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	2200      	movs	r2, #0
 80036fa:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80036fc:	2301      	movs	r3, #1
 80036fe:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8003700:	f000 fed0 	bl	80044a4 <vPortExitCritical>

    return xReturn;
 8003704:	69fb      	ldr	r3, [r7, #28]
}
 8003706:	4618      	mov	r0, r3
 8003708:	3720      	adds	r7, #32
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	200001fc 	.word	0x200001fc
 8003714:	20000210 	.word	0x20000210

08003718 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800371c:	4b03      	ldr	r3, [pc, #12]	; (800372c <vTaskMissedYield+0x14>)
 800371e:	2201      	movs	r2, #1
 8003720:	601a      	str	r2, [r3, #0]
}
 8003722:	bf00      	nop
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr
 800372c:	2000020c 	.word	0x2000020c

08003730 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8003738:	f000 f852 	bl	80037e0 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800373c:	4b06      	ldr	r3, [pc, #24]	; (8003758 <prvIdleTask+0x28>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2b01      	cmp	r3, #1
 8003742:	d9f9      	bls.n	8003738 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8003744:	4b05      	ldr	r3, [pc, #20]	; (800375c <prvIdleTask+0x2c>)
 8003746:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800374a:	601a      	str	r2, [r3, #0]
 800374c:	f3bf 8f4f 	dsb	sy
 8003750:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8003754:	e7f0      	b.n	8003738 <prvIdleTask+0x8>
 8003756:	bf00      	nop
 8003758:	20000124 	.word	0x20000124
 800375c:	e000ed04 	.word	0xe000ed04

08003760 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003766:	2300      	movs	r3, #0
 8003768:	607b      	str	r3, [r7, #4]
 800376a:	e00c      	b.n	8003786 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800376c:	687a      	ldr	r2, [r7, #4]
 800376e:	4613      	mov	r3, r2
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	4413      	add	r3, r2
 8003774:	009b      	lsls	r3, r3, #2
 8003776:	4a12      	ldr	r2, [pc, #72]	; (80037c0 <prvInitialiseTaskLists+0x60>)
 8003778:	4413      	add	r3, r2
 800377a:	4618      	mov	r0, r3
 800377c:	f7fe fcce 	bl	800211c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3301      	adds	r3, #1
 8003784:	607b      	str	r3, [r7, #4]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b04      	cmp	r3, #4
 800378a:	d9ef      	bls.n	800376c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800378c:	480d      	ldr	r0, [pc, #52]	; (80037c4 <prvInitialiseTaskLists+0x64>)
 800378e:	f7fe fcc5 	bl	800211c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003792:	480d      	ldr	r0, [pc, #52]	; (80037c8 <prvInitialiseTaskLists+0x68>)
 8003794:	f7fe fcc2 	bl	800211c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003798:	480c      	ldr	r0, [pc, #48]	; (80037cc <prvInitialiseTaskLists+0x6c>)
 800379a:	f7fe fcbf 	bl	800211c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800379e:	480c      	ldr	r0, [pc, #48]	; (80037d0 <prvInitialiseTaskLists+0x70>)
 80037a0:	f7fe fcbc 	bl	800211c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80037a4:	480b      	ldr	r0, [pc, #44]	; (80037d4 <prvInitialiseTaskLists+0x74>)
 80037a6:	f7fe fcb9 	bl	800211c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80037aa:	4b0b      	ldr	r3, [pc, #44]	; (80037d8 <prvInitialiseTaskLists+0x78>)
 80037ac:	4a05      	ldr	r2, [pc, #20]	; (80037c4 <prvInitialiseTaskLists+0x64>)
 80037ae:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80037b0:	4b0a      	ldr	r3, [pc, #40]	; (80037dc <prvInitialiseTaskLists+0x7c>)
 80037b2:	4a05      	ldr	r2, [pc, #20]	; (80037c8 <prvInitialiseTaskLists+0x68>)
 80037b4:	601a      	str	r2, [r3, #0]
}
 80037b6:	bf00      	nop
 80037b8:	3708      	adds	r7, #8
 80037ba:	46bd      	mov	sp, r7
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	bf00      	nop
 80037c0:	20000124 	.word	0x20000124
 80037c4:	20000188 	.word	0x20000188
 80037c8:	2000019c 	.word	0x2000019c
 80037cc:	200001b8 	.word	0x200001b8
 80037d0:	200001cc 	.word	0x200001cc
 80037d4:	200001e4 	.word	0x200001e4
 80037d8:	200001b0 	.word	0x200001b0
 80037dc:	200001b4 	.word	0x200001b4

080037e0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80037e6:	e019      	b.n	800381c <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80037e8:	f000 fe2c 	bl	8004444 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037ec:	4b10      	ldr	r3, [pc, #64]	; (8003830 <prvCheckTasksWaitingTermination+0x50>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3304      	adds	r3, #4
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7fe fd19 	bl	8002230 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80037fe:	4b0d      	ldr	r3, [pc, #52]	; (8003834 <prvCheckTasksWaitingTermination+0x54>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	3b01      	subs	r3, #1
 8003804:	4a0b      	ldr	r2, [pc, #44]	; (8003834 <prvCheckTasksWaitingTermination+0x54>)
 8003806:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8003808:	4b0b      	ldr	r3, [pc, #44]	; (8003838 <prvCheckTasksWaitingTermination+0x58>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	3b01      	subs	r3, #1
 800380e:	4a0a      	ldr	r2, [pc, #40]	; (8003838 <prvCheckTasksWaitingTermination+0x58>)
 8003810:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8003812:	f000 fe47 	bl	80044a4 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 f810 	bl	800383c <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800381c:	4b06      	ldr	r3, [pc, #24]	; (8003838 <prvCheckTasksWaitingTermination+0x58>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d1e1      	bne.n	80037e8 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8003824:	bf00      	nop
 8003826:	bf00      	nop
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	200001cc 	.word	0x200001cc
 8003834:	200001f8 	.word	0x200001f8
 8003838:	200001e0 	.word	0x200001e0

0800383c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003848:	4618      	mov	r0, r3
 800384a:	f001 f807 	bl	800485c <vPortFree>
                vPortFree( pxTCB );
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f001 f804 	bl	800485c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003854:	bf00      	nop
 8003856:	3708      	adds	r7, #8
 8003858:	46bd      	mov	sp, r7
 800385a:	bd80      	pop	{r7, pc}

0800385c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003860:	4b0a      	ldr	r3, [pc, #40]	; (800388c <prvResetNextTaskUnblockTime+0x30>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d104      	bne.n	8003874 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800386a:	4b09      	ldr	r3, [pc, #36]	; (8003890 <prvResetNextTaskUnblockTime+0x34>)
 800386c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003870:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003872:	e005      	b.n	8003880 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003874:	4b05      	ldr	r3, [pc, #20]	; (800388c <prvResetNextTaskUnblockTime+0x30>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a04      	ldr	r2, [pc, #16]	; (8003890 <prvResetNextTaskUnblockTime+0x34>)
 800387e:	6013      	str	r3, [r2, #0]
}
 8003880:	bf00      	nop
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	200001b0 	.word	0x200001b0
 8003890:	20000218 	.word	0x20000218

08003894 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800389a:	4b0b      	ldr	r3, [pc, #44]	; (80038c8 <xTaskGetSchedulerState+0x34>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d102      	bne.n	80038a8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80038a2:	2301      	movs	r3, #1
 80038a4:	607b      	str	r3, [r7, #4]
 80038a6:	e008      	b.n	80038ba <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80038a8:	4b08      	ldr	r3, [pc, #32]	; (80038cc <xTaskGetSchedulerState+0x38>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d102      	bne.n	80038b6 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80038b0:	2302      	movs	r3, #2
 80038b2:	607b      	str	r3, [r7, #4]
 80038b4:	e001      	b.n	80038ba <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80038b6:	2300      	movs	r3, #0
 80038b8:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80038ba:	687b      	ldr	r3, [r7, #4]
    }
 80038bc:	4618      	mov	r0, r3
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr
 80038c8:	20000204 	.word	0x20000204
 80038cc:	20000220 	.word	0x20000220

080038d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b086      	sub	sp, #24
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80038dc:	2300      	movs	r3, #0
 80038de:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d068      	beq.n	80039b8 <xTaskPriorityDisinherit+0xe8>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80038e6:	4b37      	ldr	r3, [pc, #220]	; (80039c4 <xTaskPriorityDisinherit+0xf4>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	693a      	ldr	r2, [r7, #16]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d00a      	beq.n	8003906 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 80038f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038f4:	f383 8811 	msr	BASEPRI, r3
 80038f8:	f3bf 8f6f 	isb	sy
 80038fc:	f3bf 8f4f 	dsb	sy
 8003900:	60fb      	str	r3, [r7, #12]
    }
 8003902:	bf00      	nop
 8003904:	e7fe      	b.n	8003904 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10a      	bne.n	8003924 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 800390e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003912:	f383 8811 	msr	BASEPRI, r3
 8003916:	f3bf 8f6f 	isb	sy
 800391a:	f3bf 8f4f 	dsb	sy
 800391e:	60bb      	str	r3, [r7, #8]
    }
 8003920:	bf00      	nop
 8003922:	e7fe      	b.n	8003922 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8003924:	693b      	ldr	r3, [r7, #16]
 8003926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003928:	1e5a      	subs	r2, r3, #1
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800392e:	693b      	ldr	r3, [r7, #16]
 8003930:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003936:	429a      	cmp	r2, r3
 8003938:	d03e      	beq.n	80039b8 <xTaskPriorityDisinherit+0xe8>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800393e:	2b00      	cmp	r3, #0
 8003940:	d13a      	bne.n	80039b8 <xTaskPriorityDisinherit+0xe8>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	3304      	adds	r3, #4
 8003946:	4618      	mov	r0, r3
 8003948:	f7fe fc72 	bl	8002230 <uxListRemove>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d10a      	bne.n	8003968 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003956:	2201      	movs	r2, #1
 8003958:	fa02 f303 	lsl.w	r3, r2, r3
 800395c:	43da      	mvns	r2, r3
 800395e:	4b1a      	ldr	r3, [pc, #104]	; (80039c8 <xTaskPriorityDisinherit+0xf8>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4013      	ands	r3, r2
 8003964:	4a18      	ldr	r2, [pc, #96]	; (80039c8 <xTaskPriorityDisinherit+0xf8>)
 8003966:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4619      	mov	r1, r3
 800396c:	204a      	movs	r0, #74	; 0x4a
 800396e:	f001 ff73 	bl	8005858 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800397e:	f1c3 0205 	rsb	r2, r3, #5
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800398a:	2201      	movs	r2, #1
 800398c:	409a      	lsls	r2, r3
 800398e:	4b0e      	ldr	r3, [pc, #56]	; (80039c8 <xTaskPriorityDisinherit+0xf8>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4313      	orrs	r3, r2
 8003994:	4a0c      	ldr	r2, [pc, #48]	; (80039c8 <xTaskPriorityDisinherit+0xf8>)
 8003996:	6013      	str	r3, [r2, #0]
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800399c:	4613      	mov	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	4a09      	ldr	r2, [pc, #36]	; (80039cc <xTaskPriorityDisinherit+0xfc>)
 80039a6:	441a      	add	r2, r3
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	3304      	adds	r3, #4
 80039ac:	4619      	mov	r1, r3
 80039ae:	4610      	mov	r0, r2
 80039b0:	f7fe fbe1 	bl	8002176 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 80039b4:	2301      	movs	r3, #1
 80039b6:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80039b8:	697b      	ldr	r3, [r7, #20]
    }
 80039ba:	4618      	mov	r0, r3
 80039bc:	3718      	adds	r7, #24
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	20000120 	.word	0x20000120
 80039c8:	20000200 	.word	0x20000200
 80039cc:	20000124 	.word	0x20000124

080039d0 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b084      	sub	sp, #16
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80039da:	4b32      	ldr	r3, [pc, #200]	; (8003aa4 <prvAddCurrentTaskToDelayedList+0xd4>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80039e0:	4b31      	ldr	r3, [pc, #196]	; (8003aa8 <prvAddCurrentTaskToDelayedList+0xd8>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	3304      	adds	r3, #4
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7fe fc22 	bl	8002230 <uxListRemove>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d10b      	bne.n	8003a0a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80039f2:	4b2d      	ldr	r3, [pc, #180]	; (8003aa8 <prvAddCurrentTaskToDelayedList+0xd8>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039f8:	2201      	movs	r2, #1
 80039fa:	fa02 f303 	lsl.w	r3, r2, r3
 80039fe:	43da      	mvns	r2, r3
 8003a00:	4b2a      	ldr	r3, [pc, #168]	; (8003aac <prvAddCurrentTaskToDelayedList+0xdc>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4013      	ands	r3, r2
 8003a06:	4a29      	ldr	r2, [pc, #164]	; (8003aac <prvAddCurrentTaskToDelayedList+0xdc>)
 8003a08:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a10:	d110      	bne.n	8003a34 <prvAddCurrentTaskToDelayedList+0x64>
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d00d      	beq.n	8003a34 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8003a18:	4b23      	ldr	r3, [pc, #140]	; (8003aa8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	211b      	movs	r1, #27
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f002 fcdc 	bl	80063dc <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a24:	4b20      	ldr	r3, [pc, #128]	; (8003aa8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	3304      	adds	r3, #4
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	4820      	ldr	r0, [pc, #128]	; (8003ab0 <prvAddCurrentTaskToDelayedList+0xe0>)
 8003a2e:	f7fe fba2 	bl	8002176 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003a32:	e032      	b.n	8003a9a <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4413      	add	r3, r2
 8003a3a:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003a3c:	4b1a      	ldr	r3, [pc, #104]	; (8003aa8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68ba      	ldr	r2, [r7, #8]
 8003a42:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8003a44:	68ba      	ldr	r2, [r7, #8]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d20f      	bcs.n	8003a6c <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8003a4c:	4b16      	ldr	r3, [pc, #88]	; (8003aa8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2104      	movs	r1, #4
 8003a52:	4618      	mov	r0, r3
 8003a54:	f002 fcc2 	bl	80063dc <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a58:	4b16      	ldr	r3, [pc, #88]	; (8003ab4 <prvAddCurrentTaskToDelayedList+0xe4>)
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	4b12      	ldr	r3, [pc, #72]	; (8003aa8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	3304      	adds	r3, #4
 8003a62:	4619      	mov	r1, r3
 8003a64:	4610      	mov	r0, r2
 8003a66:	f7fe fbaa 	bl	80021be <vListInsert>
}
 8003a6a:	e016      	b.n	8003a9a <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8003a6c:	4b0e      	ldr	r3, [pc, #56]	; (8003aa8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2104      	movs	r1, #4
 8003a72:	4618      	mov	r0, r3
 8003a74:	f002 fcb2 	bl	80063dc <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003a78:	4b0f      	ldr	r3, [pc, #60]	; (8003ab8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	4b0a      	ldr	r3, [pc, #40]	; (8003aa8 <prvAddCurrentTaskToDelayedList+0xd8>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	3304      	adds	r3, #4
 8003a82:	4619      	mov	r1, r3
 8003a84:	4610      	mov	r0, r2
 8003a86:	f7fe fb9a 	bl	80021be <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8003a8a:	4b0c      	ldr	r3, [pc, #48]	; (8003abc <prvAddCurrentTaskToDelayedList+0xec>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	429a      	cmp	r2, r3
 8003a92:	d202      	bcs.n	8003a9a <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8003a94:	4a09      	ldr	r2, [pc, #36]	; (8003abc <prvAddCurrentTaskToDelayedList+0xec>)
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	6013      	str	r3, [r2, #0]
}
 8003a9a:	bf00      	nop
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	200001fc 	.word	0x200001fc
 8003aa8:	20000120 	.word	0x20000120
 8003aac:	20000200 	.word	0x20000200
 8003ab0:	200001e4 	.word	0x200001e4
 8003ab4:	200001b4 	.word	0x200001b4
 8003ab8:	200001b0 	.word	0x200001b0
 8003abc:	20000218 	.word	0x20000218

08003ac0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003aca:	f000 fad5 	bl	8004078 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003ace:	4b11      	ldr	r3, [pc, #68]	; (8003b14 <xTimerCreateTimerTask+0x54>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00b      	beq.n	8003aee <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8003ad6:	4b10      	ldr	r3, [pc, #64]	; (8003b18 <xTimerCreateTimerTask+0x58>)
 8003ad8:	9301      	str	r3, [sp, #4]
 8003ada:	2302      	movs	r3, #2
 8003adc:	9300      	str	r3, [sp, #0]
 8003ade:	2300      	movs	r3, #0
 8003ae0:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003ae4:	490d      	ldr	r1, [pc, #52]	; (8003b1c <xTimerCreateTimerTask+0x5c>)
 8003ae6:	480e      	ldr	r0, [pc, #56]	; (8003b20 <xTimerCreateTimerTask+0x60>)
 8003ae8:	f7ff f926 	bl	8002d38 <xTaskCreate>
 8003aec:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d10a      	bne.n	8003b0a <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8003af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003af8:	f383 8811 	msr	BASEPRI, r3
 8003afc:	f3bf 8f6f 	isb	sy
 8003b00:	f3bf 8f4f 	dsb	sy
 8003b04:	603b      	str	r3, [r7, #0]
    }
 8003b06:	bf00      	nop
 8003b08:	e7fe      	b.n	8003b08 <xTimerCreateTimerTask+0x48>
        return xReturn;
 8003b0a:	687b      	ldr	r3, [r7, #4]
    }
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3708      	adds	r7, #8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	20000254 	.word	0x20000254
 8003b18:	20000258 	.word	0x20000258
 8003b1c:	08007230 	.word	0x08007230
 8003b20:	08003c59 	.word	0x08003c59

08003b24 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b08a      	sub	sp, #40	; 0x28
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	60b9      	str	r1, [r7, #8]
 8003b2e:	607a      	str	r2, [r7, #4]
 8003b30:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8003b32:	2300      	movs	r3, #0
 8003b34:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10a      	bne.n	8003b52 <xTimerGenericCommand+0x2e>
        __asm volatile
 8003b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b40:	f383 8811 	msr	BASEPRI, r3
 8003b44:	f3bf 8f6f 	isb	sy
 8003b48:	f3bf 8f4f 	dsb	sy
 8003b4c:	623b      	str	r3, [r7, #32]
    }
 8003b4e:	bf00      	nop
 8003b50:	e7fe      	b.n	8003b50 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8003b52:	4b1a      	ldr	r3, [pc, #104]	; (8003bbc <xTimerGenericCommand+0x98>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d02a      	beq.n	8003bb0 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	2b05      	cmp	r3, #5
 8003b6a:	dc18      	bgt.n	8003b9e <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003b6c:	f7ff fe92 	bl	8003894 <xTaskGetSchedulerState>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d109      	bne.n	8003b8a <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003b76:	4b11      	ldr	r3, [pc, #68]	; (8003bbc <xTimerGenericCommand+0x98>)
 8003b78:	6818      	ldr	r0, [r3, #0]
 8003b7a:	f107 0114 	add.w	r1, r7, #20
 8003b7e:	2300      	movs	r3, #0
 8003b80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b82:	f7fe fc6f 	bl	8002464 <xQueueGenericSend>
 8003b86:	6278      	str	r0, [r7, #36]	; 0x24
 8003b88:	e012      	b.n	8003bb0 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003b8a:	4b0c      	ldr	r3, [pc, #48]	; (8003bbc <xTimerGenericCommand+0x98>)
 8003b8c:	6818      	ldr	r0, [r3, #0]
 8003b8e:	f107 0114 	add.w	r1, r7, #20
 8003b92:	2300      	movs	r3, #0
 8003b94:	2200      	movs	r2, #0
 8003b96:	f7fe fc65 	bl	8002464 <xQueueGenericSend>
 8003b9a:	6278      	str	r0, [r7, #36]	; 0x24
 8003b9c:	e008      	b.n	8003bb0 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003b9e:	4b07      	ldr	r3, [pc, #28]	; (8003bbc <xTimerGenericCommand+0x98>)
 8003ba0:	6818      	ldr	r0, [r3, #0]
 8003ba2:	f107 0114 	add.w	r1, r7, #20
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	683a      	ldr	r2, [r7, #0]
 8003baa:	f7fe fd81 	bl	80026b0 <xQueueGenericSendFromISR>
 8003bae:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8003bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3728      	adds	r7, #40	; 0x28
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	20000254 	.word	0x20000254

08003bc0 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b088      	sub	sp, #32
 8003bc4:	af02      	add	r7, sp, #8
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003bca:	4b22      	ldr	r3, [pc, #136]	; (8003c54 <prvProcessExpiredTimer+0x94>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68db      	ldr	r3, [r3, #12]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	3304      	adds	r3, #4
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f7fe fb29 	bl	8002230 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003be4:	f003 0304 	and.w	r3, r3, #4
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d022      	beq.n	8003c32 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	699a      	ldr	r2, [r3, #24]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	18d1      	adds	r1, r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	683a      	ldr	r2, [r7, #0]
 8003bf8:	6978      	ldr	r0, [r7, #20]
 8003bfa:	f000 f8d1 	bl	8003da0 <prvInsertTimerInActiveList>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d01f      	beq.n	8003c44 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003c04:	2300      	movs	r3, #0
 8003c06:	9300      	str	r3, [sp, #0]
 8003c08:	2300      	movs	r3, #0
 8003c0a:	687a      	ldr	r2, [r7, #4]
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	6978      	ldr	r0, [r7, #20]
 8003c10:	f7ff ff88 	bl	8003b24 <xTimerGenericCommand>
 8003c14:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d113      	bne.n	8003c44 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8003c1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c20:	f383 8811 	msr	BASEPRI, r3
 8003c24:	f3bf 8f6f 	isb	sy
 8003c28:	f3bf 8f4f 	dsb	sy
 8003c2c:	60fb      	str	r3, [r7, #12]
    }
 8003c2e:	bf00      	nop
 8003c30:	e7fe      	b.n	8003c30 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003c38:	f023 0301 	bic.w	r3, r3, #1
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	697b      	ldr	r3, [r7, #20]
 8003c40:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003c44:	697b      	ldr	r3, [r7, #20]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	6978      	ldr	r0, [r7, #20]
 8003c4a:	4798      	blx	r3
    }
 8003c4c:	bf00      	nop
 8003c4e:	3718      	adds	r7, #24
 8003c50:	46bd      	mov	sp, r7
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	2000024c 	.word	0x2000024c

08003c58 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003c60:	f107 0308 	add.w	r3, r7, #8
 8003c64:	4618      	mov	r0, r3
 8003c66:	f000 f857 	bl	8003d18 <prvGetNextExpireTime>
 8003c6a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	4619      	mov	r1, r3
 8003c70:	68f8      	ldr	r0, [r7, #12]
 8003c72:	f000 f803 	bl	8003c7c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003c76:	f000 f8d5 	bl	8003e24 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003c7a:	e7f1      	b.n	8003c60 <prvTimerTask+0x8>

08003c7c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003c86:	f7ff fa1d 	bl	80030c4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003c8a:	f107 0308 	add.w	r3, r7, #8
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 f866 	bl	8003d60 <prvSampleTimeNow>
 8003c94:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d130      	bne.n	8003cfe <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <prvProcessTimerOrBlockTask+0x3c>
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d806      	bhi.n	8003cb8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003caa:	f7ff fa19 	bl	80030e0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003cae:	68f9      	ldr	r1, [r7, #12]
 8003cb0:	6878      	ldr	r0, [r7, #4]
 8003cb2:	f7ff ff85 	bl	8003bc0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003cb6:	e024      	b.n	8003d02 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d008      	beq.n	8003cd0 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003cbe:	4b13      	ldr	r3, [pc, #76]	; (8003d0c <prvProcessTimerOrBlockTask+0x90>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d101      	bne.n	8003ccc <prvProcessTimerOrBlockTask+0x50>
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e000      	b.n	8003cce <prvProcessTimerOrBlockTask+0x52>
 8003ccc:	2300      	movs	r3, #0
 8003cce:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003cd0:	4b0f      	ldr	r3, [pc, #60]	; (8003d10 <prvProcessTimerOrBlockTask+0x94>)
 8003cd2:	6818      	ldr	r0, [r3, #0]
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	683a      	ldr	r2, [r7, #0]
 8003cdc:	4619      	mov	r1, r3
 8003cde:	f7fe fff7 	bl	8002cd0 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003ce2:	f7ff f9fd 	bl	80030e0 <xTaskResumeAll>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d10a      	bne.n	8003d02 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8003cec:	4b09      	ldr	r3, [pc, #36]	; (8003d14 <prvProcessTimerOrBlockTask+0x98>)
 8003cee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003cf2:	601a      	str	r2, [r3, #0]
 8003cf4:	f3bf 8f4f 	dsb	sy
 8003cf8:	f3bf 8f6f 	isb	sy
    }
 8003cfc:	e001      	b.n	8003d02 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8003cfe:	f7ff f9ef 	bl	80030e0 <xTaskResumeAll>
    }
 8003d02:	bf00      	nop
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	20000250 	.word	0x20000250
 8003d10:	20000254 	.word	0x20000254
 8003d14:	e000ed04 	.word	0xe000ed04

08003d18 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003d18:	b480      	push	{r7}
 8003d1a:	b085      	sub	sp, #20
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003d20:	4b0e      	ldr	r3, [pc, #56]	; (8003d5c <prvGetNextExpireTime+0x44>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d101      	bne.n	8003d2e <prvGetNextExpireTime+0x16>
 8003d2a:	2201      	movs	r2, #1
 8003d2c:	e000      	b.n	8003d30 <prvGetNextExpireTime+0x18>
 8003d2e:	2200      	movs	r2, #0
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d105      	bne.n	8003d48 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003d3c:	4b07      	ldr	r3, [pc, #28]	; (8003d5c <prvGetNextExpireTime+0x44>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	60fb      	str	r3, [r7, #12]
 8003d46:	e001      	b.n	8003d4c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
    }
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3714      	adds	r7, #20
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	2000024c 	.word	0x2000024c

08003d60 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003d68:	f7ff fa5a 	bl	8003220 <xTaskGetTickCount>
 8003d6c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003d6e:	4b0b      	ldr	r3, [pc, #44]	; (8003d9c <prvSampleTimeNow+0x3c>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	68fa      	ldr	r2, [r7, #12]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d205      	bcs.n	8003d84 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003d78:	f000 f91a 	bl	8003fb0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	601a      	str	r2, [r3, #0]
 8003d82:	e002      	b.n	8003d8a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003d8a:	4a04      	ldr	r2, [pc, #16]	; (8003d9c <prvSampleTimeNow+0x3c>)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003d90:	68fb      	ldr	r3, [r7, #12]
    }
 8003d92:	4618      	mov	r0, r3
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	2000025c 	.word	0x2000025c

08003da0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
 8003dac:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003dae:	2300      	movs	r3, #0
 8003db0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	68ba      	ldr	r2, [r7, #8]
 8003db6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003dbe:	68ba      	ldr	r2, [r7, #8]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d812      	bhi.n	8003dec <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003dc6:	687a      	ldr	r2, [r7, #4]
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	1ad2      	subs	r2, r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d302      	bcc.n	8003dda <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003dd4:	2301      	movs	r3, #1
 8003dd6:	617b      	str	r3, [r7, #20]
 8003dd8:	e01b      	b.n	8003e12 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003dda:	4b10      	ldr	r3, [pc, #64]	; (8003e1c <prvInsertTimerInActiveList+0x7c>)
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	3304      	adds	r3, #4
 8003de2:	4619      	mov	r1, r3
 8003de4:	4610      	mov	r0, r2
 8003de6:	f7fe f9ea 	bl	80021be <vListInsert>
 8003dea:	e012      	b.n	8003e12 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d206      	bcs.n	8003e02 <prvInsertTimerInActiveList+0x62>
 8003df4:	68ba      	ldr	r2, [r7, #8]
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d302      	bcc.n	8003e02 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	617b      	str	r3, [r7, #20]
 8003e00:	e007      	b.n	8003e12 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003e02:	4b07      	ldr	r3, [pc, #28]	; (8003e20 <prvInsertTimerInActiveList+0x80>)
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	3304      	adds	r3, #4
 8003e0a:	4619      	mov	r1, r3
 8003e0c:	4610      	mov	r0, r2
 8003e0e:	f7fe f9d6 	bl	80021be <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003e12:	697b      	ldr	r3, [r7, #20]
    }
 8003e14:	4618      	mov	r0, r3
 8003e16:	3718      	adds	r7, #24
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	20000250 	.word	0x20000250
 8003e20:	2000024c 	.word	0x2000024c

08003e24 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b08c      	sub	sp, #48	; 0x30
 8003e28:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003e2a:	e0ae      	b.n	8003f8a <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	f2c0 80aa 	blt.w	8003f88 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e3a:	695b      	ldr	r3, [r3, #20]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d004      	beq.n	8003e4a <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e42:	3304      	adds	r3, #4
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7fe f9f3 	bl	8002230 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e4a:	1d3b      	adds	r3, r7, #4
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7ff ff87 	bl	8003d60 <prvSampleTimeNow>
 8003e52:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	2b09      	cmp	r3, #9
 8003e58:	f200 8097 	bhi.w	8003f8a <prvProcessReceivedCommands+0x166>
 8003e5c:	a201      	add	r2, pc, #4	; (adr r2, 8003e64 <prvProcessReceivedCommands+0x40>)
 8003e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e62:	bf00      	nop
 8003e64:	08003e8d 	.word	0x08003e8d
 8003e68:	08003e8d 	.word	0x08003e8d
 8003e6c:	08003e8d 	.word	0x08003e8d
 8003e70:	08003f01 	.word	0x08003f01
 8003e74:	08003f15 	.word	0x08003f15
 8003e78:	08003f5f 	.word	0x08003f5f
 8003e7c:	08003e8d 	.word	0x08003e8d
 8003e80:	08003e8d 	.word	0x08003e8d
 8003e84:	08003f01 	.word	0x08003f01
 8003e88:	08003f15 	.word	0x08003f15
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003e92:	f043 0301 	orr.w	r3, r3, #1
 8003e96:	b2da      	uxtb	r2, r3
 8003e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea2:	699b      	ldr	r3, [r3, #24]
 8003ea4:	18d1      	adds	r1, r2, r3
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6a3a      	ldr	r2, [r7, #32]
 8003eaa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003eac:	f7ff ff78 	bl	8003da0 <prvInsertTimerInActiveList>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d069      	beq.n	8003f8a <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eb8:	6a1b      	ldr	r3, [r3, #32]
 8003eba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ebc:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003ec4:	f003 0304 	and.w	r3, r3, #4
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d05e      	beq.n	8003f8a <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	441a      	add	r2, r3
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	2300      	movs	r3, #0
 8003eda:	2100      	movs	r1, #0
 8003edc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ede:	f7ff fe21 	bl	8003b24 <xTimerGenericCommand>
 8003ee2:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8003ee4:	69fb      	ldr	r3, [r7, #28]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d14f      	bne.n	8003f8a <prvProcessReceivedCommands+0x166>
        __asm volatile
 8003eea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eee:	f383 8811 	msr	BASEPRI, r3
 8003ef2:	f3bf 8f6f 	isb	sy
 8003ef6:	f3bf 8f4f 	dsb	sy
 8003efa:	61bb      	str	r3, [r7, #24]
    }
 8003efc:	bf00      	nop
 8003efe:	e7fe      	b.n	8003efe <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f06:	f023 0301 	bic.w	r3, r3, #1
 8003f0a:	b2da      	uxtb	r2, r3
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8003f12:	e03a      	b.n	8003f8a <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8003f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f1a:	f043 0301 	orr.w	r3, r3, #1
 8003f1e:	b2da      	uxtb	r2, r3
 8003f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d10a      	bne.n	8003f4a <prvProcessReceivedCommands+0x126>
        __asm volatile
 8003f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f38:	f383 8811 	msr	BASEPRI, r3
 8003f3c:	f3bf 8f6f 	isb	sy
 8003f40:	f3bf 8f4f 	dsb	sy
 8003f44:	617b      	str	r3, [r7, #20]
    }
 8003f46:	bf00      	nop
 8003f48:	e7fe      	b.n	8003f48 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f4c:	699a      	ldr	r2, [r3, #24]
 8003f4e:	6a3b      	ldr	r3, [r7, #32]
 8003f50:	18d1      	adds	r1, r2, r3
 8003f52:	6a3b      	ldr	r3, [r7, #32]
 8003f54:	6a3a      	ldr	r2, [r7, #32]
 8003f56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f58:	f7ff ff22 	bl	8003da0 <prvInsertTimerInActiveList>
                        break;
 8003f5c:	e015      	b.n	8003f8a <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d103      	bne.n	8003f74 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8003f6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003f6e:	f000 fc75 	bl	800485c <vPortFree>
 8003f72:	e00a      	b.n	8003f8a <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003f7a:	f023 0301 	bic.w	r3, r3, #1
 8003f7e:	b2da      	uxtb	r2, r3
 8003f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8003f86:	e000      	b.n	8003f8a <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8003f88:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003f8a:	4b08      	ldr	r3, [pc, #32]	; (8003fac <prvProcessReceivedCommands+0x188>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f107 0108 	add.w	r1, r7, #8
 8003f92:	2200      	movs	r2, #0
 8003f94:	4618      	mov	r0, r3
 8003f96:	f7fe fc49 	bl	800282c <xQueueReceive>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f47f af45 	bne.w	8003e2c <prvProcessReceivedCommands+0x8>
        }
    }
 8003fa2:	bf00      	nop
 8003fa4:	bf00      	nop
 8003fa6:	3728      	adds	r7, #40	; 0x28
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	20000254 	.word	0x20000254

08003fb0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b088      	sub	sp, #32
 8003fb4:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003fb6:	e048      	b.n	800404a <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003fb8:	4b2d      	ldr	r3, [pc, #180]	; (8004070 <prvSwitchTimerLists+0xc0>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fc2:	4b2b      	ldr	r3, [pc, #172]	; (8004070 <prvSwitchTimerLists+0xc0>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	3304      	adds	r3, #4
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7fe f92d 	bl	8002230 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003fe4:	f003 0304 	and.w	r3, r3, #4
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d02e      	beq.n	800404a <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	699b      	ldr	r3, [r3, #24]
 8003ff0:	693a      	ldr	r2, [r7, #16]
 8003ff2:	4413      	add	r3, r2
 8003ff4:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d90e      	bls.n	800401c <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	68ba      	ldr	r2, [r7, #8]
 8004002:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800400a:	4b19      	ldr	r3, [pc, #100]	; (8004070 <prvSwitchTimerLists+0xc0>)
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	3304      	adds	r3, #4
 8004012:	4619      	mov	r1, r3
 8004014:	4610      	mov	r0, r2
 8004016:	f7fe f8d2 	bl	80021be <vListInsert>
 800401a:	e016      	b.n	800404a <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800401c:	2300      	movs	r3, #0
 800401e:	9300      	str	r3, [sp, #0]
 8004020:	2300      	movs	r3, #0
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	2100      	movs	r1, #0
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f7ff fd7c 	bl	8003b24 <xTimerGenericCommand>
 800402c:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d10a      	bne.n	800404a <prvSwitchTimerLists+0x9a>
        __asm volatile
 8004034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004038:	f383 8811 	msr	BASEPRI, r3
 800403c:	f3bf 8f6f 	isb	sy
 8004040:	f3bf 8f4f 	dsb	sy
 8004044:	603b      	str	r3, [r7, #0]
    }
 8004046:	bf00      	nop
 8004048:	e7fe      	b.n	8004048 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800404a:	4b09      	ldr	r3, [pc, #36]	; (8004070 <prvSwitchTimerLists+0xc0>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1b1      	bne.n	8003fb8 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8004054:	4b06      	ldr	r3, [pc, #24]	; (8004070 <prvSwitchTimerLists+0xc0>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 800405a:	4b06      	ldr	r3, [pc, #24]	; (8004074 <prvSwitchTimerLists+0xc4>)
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a04      	ldr	r2, [pc, #16]	; (8004070 <prvSwitchTimerLists+0xc0>)
 8004060:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004062:	4a04      	ldr	r2, [pc, #16]	; (8004074 <prvSwitchTimerLists+0xc4>)
 8004064:	697b      	ldr	r3, [r7, #20]
 8004066:	6013      	str	r3, [r2, #0]
    }
 8004068:	bf00      	nop
 800406a:	3718      	adds	r7, #24
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	2000024c 	.word	0x2000024c
 8004074:	20000250 	.word	0x20000250

08004078 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800407c:	f000 f9e2 	bl	8004444 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004080:	4b12      	ldr	r3, [pc, #72]	; (80040cc <prvCheckForValidListAndQueue+0x54>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d11d      	bne.n	80040c4 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004088:	4811      	ldr	r0, [pc, #68]	; (80040d0 <prvCheckForValidListAndQueue+0x58>)
 800408a:	f7fe f847 	bl	800211c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800408e:	4811      	ldr	r0, [pc, #68]	; (80040d4 <prvCheckForValidListAndQueue+0x5c>)
 8004090:	f7fe f844 	bl	800211c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004094:	4b10      	ldr	r3, [pc, #64]	; (80040d8 <prvCheckForValidListAndQueue+0x60>)
 8004096:	4a0e      	ldr	r2, [pc, #56]	; (80040d0 <prvCheckForValidListAndQueue+0x58>)
 8004098:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800409a:	4b10      	ldr	r3, [pc, #64]	; (80040dc <prvCheckForValidListAndQueue+0x64>)
 800409c:	4a0d      	ldr	r2, [pc, #52]	; (80040d4 <prvCheckForValidListAndQueue+0x5c>)
 800409e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80040a0:	2200      	movs	r2, #0
 80040a2:	210c      	movs	r1, #12
 80040a4:	200a      	movs	r0, #10
 80040a6:	f7fe f955 	bl	8002354 <xQueueGenericCreate>
 80040aa:	4603      	mov	r3, r0
 80040ac:	4a07      	ldr	r2, [pc, #28]	; (80040cc <prvCheckForValidListAndQueue+0x54>)
 80040ae:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 80040b0:	4b06      	ldr	r3, [pc, #24]	; (80040cc <prvCheckForValidListAndQueue+0x54>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d005      	beq.n	80040c4 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80040b8:	4b04      	ldr	r3, [pc, #16]	; (80040cc <prvCheckForValidListAndQueue+0x54>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4908      	ldr	r1, [pc, #32]	; (80040e0 <prvCheckForValidListAndQueue+0x68>)
 80040be:	4618      	mov	r0, r3
 80040c0:	f7fe fdd4 	bl	8002c6c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80040c4:	f000 f9ee 	bl	80044a4 <vPortExitCritical>
    }
 80040c8:	bf00      	nop
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	20000254 	.word	0x20000254
 80040d0:	20000224 	.word	0x20000224
 80040d4:	20000238 	.word	0x20000238
 80040d8:	2000024c 	.word	0x2000024c
 80040dc:	20000250 	.word	0x20000250
 80040e0:	08007238 	.word	0x08007238

080040e4 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80040e4:	b480      	push	{r7}
 80040e6:	b085      	sub	sp, #20
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	3b04      	subs	r3, #4
 80040f4:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80040fc:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	3b04      	subs	r3, #4
 8004102:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	f023 0201 	bic.w	r2, r3, #1
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	3b04      	subs	r3, #4
 8004112:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004114:	4a0c      	ldr	r2, [pc, #48]	; (8004148 <pxPortInitialiseStack+0x64>)
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	3b14      	subs	r3, #20
 800411e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	3b04      	subs	r3, #4
 800412a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f06f 0202 	mvn.w	r2, #2
 8004132:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	3b20      	subs	r3, #32
 8004138:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800413a:	68fb      	ldr	r3, [r7, #12]
}
 800413c:	4618      	mov	r0, r3
 800413e:	3714      	adds	r7, #20
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr
 8004148:	0800414d 	.word	0x0800414d

0800414c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800414c:	b480      	push	{r7}
 800414e:	b085      	sub	sp, #20
 8004150:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8004152:	2300      	movs	r3, #0
 8004154:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004156:	4b12      	ldr	r3, [pc, #72]	; (80041a0 <prvTaskExitError+0x54>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800415e:	d00a      	beq.n	8004176 <prvTaskExitError+0x2a>
        __asm volatile
 8004160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004164:	f383 8811 	msr	BASEPRI, r3
 8004168:	f3bf 8f6f 	isb	sy
 800416c:	f3bf 8f4f 	dsb	sy
 8004170:	60fb      	str	r3, [r7, #12]
    }
 8004172:	bf00      	nop
 8004174:	e7fe      	b.n	8004174 <prvTaskExitError+0x28>
        __asm volatile
 8004176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800417a:	f383 8811 	msr	BASEPRI, r3
 800417e:	f3bf 8f6f 	isb	sy
 8004182:	f3bf 8f4f 	dsb	sy
 8004186:	60bb      	str	r3, [r7, #8]
    }
 8004188:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800418a:	bf00      	nop
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d0fc      	beq.n	800418c <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004192:	bf00      	nop
 8004194:	bf00      	nop
 8004196:	3714      	adds	r7, #20
 8004198:	46bd      	mov	sp, r7
 800419a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419e:	4770      	bx	lr
 80041a0:	20000010 	.word	0x20000010
	...

080041b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80041b0:	4b07      	ldr	r3, [pc, #28]	; (80041d0 <pxCurrentTCBConst2>)
 80041b2:	6819      	ldr	r1, [r3, #0]
 80041b4:	6808      	ldr	r0, [r1, #0]
 80041b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041ba:	f380 8809 	msr	PSP, r0
 80041be:	f3bf 8f6f 	isb	sy
 80041c2:	f04f 0000 	mov.w	r0, #0
 80041c6:	f380 8811 	msr	BASEPRI, r0
 80041ca:	4770      	bx	lr
 80041cc:	f3af 8000 	nop.w

080041d0 <pxCurrentTCBConst2>:
 80041d0:	20000120 	.word	0x20000120
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80041d4:	bf00      	nop
 80041d6:	bf00      	nop

080041d8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80041d8:	4808      	ldr	r0, [pc, #32]	; (80041fc <prvPortStartFirstTask+0x24>)
 80041da:	6800      	ldr	r0, [r0, #0]
 80041dc:	6800      	ldr	r0, [r0, #0]
 80041de:	f380 8808 	msr	MSP, r0
 80041e2:	f04f 0000 	mov.w	r0, #0
 80041e6:	f380 8814 	msr	CONTROL, r0
 80041ea:	b662      	cpsie	i
 80041ec:	b661      	cpsie	f
 80041ee:	f3bf 8f4f 	dsb	sy
 80041f2:	f3bf 8f6f 	isb	sy
 80041f6:	df00      	svc	0
 80041f8:	bf00      	nop
 80041fa:	0000      	.short	0x0000
 80041fc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004200:	bf00      	nop
 8004202:	bf00      	nop

08004204 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800420a:	4b46      	ldr	r3, [pc, #280]	; (8004324 <xPortStartScheduler+0x120>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4a46      	ldr	r2, [pc, #280]	; (8004328 <xPortStartScheduler+0x124>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d10a      	bne.n	800422a <xPortStartScheduler+0x26>
        __asm volatile
 8004214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004218:	f383 8811 	msr	BASEPRI, r3
 800421c:	f3bf 8f6f 	isb	sy
 8004220:	f3bf 8f4f 	dsb	sy
 8004224:	613b      	str	r3, [r7, #16]
    }
 8004226:	bf00      	nop
 8004228:	e7fe      	b.n	8004228 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800422a:	4b3e      	ldr	r3, [pc, #248]	; (8004324 <xPortStartScheduler+0x120>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a3f      	ldr	r2, [pc, #252]	; (800432c <xPortStartScheduler+0x128>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d10a      	bne.n	800424a <xPortStartScheduler+0x46>
        __asm volatile
 8004234:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004238:	f383 8811 	msr	BASEPRI, r3
 800423c:	f3bf 8f6f 	isb	sy
 8004240:	f3bf 8f4f 	dsb	sy
 8004244:	60fb      	str	r3, [r7, #12]
    }
 8004246:	bf00      	nop
 8004248:	e7fe      	b.n	8004248 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800424a:	4b39      	ldr	r3, [pc, #228]	; (8004330 <xPortStartScheduler+0x12c>)
 800424c:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	b2db      	uxtb	r3, r3
 8004254:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	22ff      	movs	r2, #255	; 0xff
 800425a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	b2db      	uxtb	r3, r3
 8004262:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004264:	78fb      	ldrb	r3, [r7, #3]
 8004266:	b2db      	uxtb	r3, r3
 8004268:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800426c:	b2da      	uxtb	r2, r3
 800426e:	4b31      	ldr	r3, [pc, #196]	; (8004334 <xPortStartScheduler+0x130>)
 8004270:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004272:	4b31      	ldr	r3, [pc, #196]	; (8004338 <xPortStartScheduler+0x134>)
 8004274:	2207      	movs	r2, #7
 8004276:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004278:	e009      	b.n	800428e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800427a:	4b2f      	ldr	r3, [pc, #188]	; (8004338 <xPortStartScheduler+0x134>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	3b01      	subs	r3, #1
 8004280:	4a2d      	ldr	r2, [pc, #180]	; (8004338 <xPortStartScheduler+0x134>)
 8004282:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004284:	78fb      	ldrb	r3, [r7, #3]
 8004286:	b2db      	uxtb	r3, r3
 8004288:	005b      	lsls	r3, r3, #1
 800428a:	b2db      	uxtb	r3, r3
 800428c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800428e:	78fb      	ldrb	r3, [r7, #3]
 8004290:	b2db      	uxtb	r3, r3
 8004292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004296:	2b80      	cmp	r3, #128	; 0x80
 8004298:	d0ef      	beq.n	800427a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800429a:	4b27      	ldr	r3, [pc, #156]	; (8004338 <xPortStartScheduler+0x134>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f1c3 0307 	rsb	r3, r3, #7
 80042a2:	2b04      	cmp	r3, #4
 80042a4:	d00a      	beq.n	80042bc <xPortStartScheduler+0xb8>
        __asm volatile
 80042a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042aa:	f383 8811 	msr	BASEPRI, r3
 80042ae:	f3bf 8f6f 	isb	sy
 80042b2:	f3bf 8f4f 	dsb	sy
 80042b6:	60bb      	str	r3, [r7, #8]
    }
 80042b8:	bf00      	nop
 80042ba:	e7fe      	b.n	80042ba <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80042bc:	4b1e      	ldr	r3, [pc, #120]	; (8004338 <xPortStartScheduler+0x134>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	021b      	lsls	r3, r3, #8
 80042c2:	4a1d      	ldr	r2, [pc, #116]	; (8004338 <xPortStartScheduler+0x134>)
 80042c4:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80042c6:	4b1c      	ldr	r3, [pc, #112]	; (8004338 <xPortStartScheduler+0x134>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80042ce:	4a1a      	ldr	r2, [pc, #104]	; (8004338 <xPortStartScheduler+0x134>)
 80042d0:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	b2da      	uxtb	r2, r3
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80042da:	4b18      	ldr	r3, [pc, #96]	; (800433c <xPortStartScheduler+0x138>)
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a17      	ldr	r2, [pc, #92]	; (800433c <xPortStartScheduler+0x138>)
 80042e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80042e4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80042e6:	4b15      	ldr	r3, [pc, #84]	; (800433c <xPortStartScheduler+0x138>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a14      	ldr	r2, [pc, #80]	; (800433c <xPortStartScheduler+0x138>)
 80042ec:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80042f0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80042f2:	f000 f963 	bl	80045bc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80042f6:	4b12      	ldr	r3, [pc, #72]	; (8004340 <xPortStartScheduler+0x13c>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80042fc:	f000 f982 	bl	8004604 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004300:	4b10      	ldr	r3, [pc, #64]	; (8004344 <xPortStartScheduler+0x140>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a0f      	ldr	r2, [pc, #60]	; (8004344 <xPortStartScheduler+0x140>)
 8004306:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800430a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800430c:	f7ff ff64 	bl	80041d8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004310:	f7ff f864 	bl	80033dc <vTaskSwitchContext>
    prvTaskExitError();
 8004314:	f7ff ff1a 	bl	800414c <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3718      	adds	r7, #24
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
 8004322:	bf00      	nop
 8004324:	e000ed00 	.word	0xe000ed00
 8004328:	410fc271 	.word	0x410fc271
 800432c:	410fc270 	.word	0x410fc270
 8004330:	e000e400 	.word	0xe000e400
 8004334:	20000260 	.word	0x20000260
 8004338:	20000264 	.word	0x20000264
 800433c:	e000ed20 	.word	0xe000ed20
 8004340:	20000010 	.word	0x20000010
 8004344:	e000ef34 	.word	0xe000ef34

08004348 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8004348:	b480      	push	{r7}
 800434a:	b087      	sub	sp, #28
 800434c:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800434e:	4b37      	ldr	r3, [pc, #220]	; (800442c <vInitPrioGroupValue+0xe4>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a37      	ldr	r2, [pc, #220]	; (8004430 <vInitPrioGroupValue+0xe8>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d10a      	bne.n	800436e <vInitPrioGroupValue+0x26>
        __asm volatile
 8004358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800435c:	f383 8811 	msr	BASEPRI, r3
 8004360:	f3bf 8f6f 	isb	sy
 8004364:	f3bf 8f4f 	dsb	sy
 8004368:	613b      	str	r3, [r7, #16]
    }
 800436a:	bf00      	nop
 800436c:	e7fe      	b.n	800436c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800436e:	4b2f      	ldr	r3, [pc, #188]	; (800442c <vInitPrioGroupValue+0xe4>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a30      	ldr	r2, [pc, #192]	; (8004434 <vInitPrioGroupValue+0xec>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d10a      	bne.n	800438e <vInitPrioGroupValue+0x46>
        __asm volatile
 8004378:	f04f 0350 	mov.w	r3, #80	; 0x50
 800437c:	f383 8811 	msr	BASEPRI, r3
 8004380:	f3bf 8f6f 	isb	sy
 8004384:	f3bf 8f4f 	dsb	sy
 8004388:	60fb      	str	r3, [r7, #12]
    }
 800438a:	bf00      	nop
 800438c:	e7fe      	b.n	800438c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800438e:	4b2a      	ldr	r3, [pc, #168]	; (8004438 <vInitPrioGroupValue+0xf0>)
 8004390:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	b2db      	uxtb	r3, r3
 8004398:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800439a:	697b      	ldr	r3, [r7, #20]
 800439c:	22ff      	movs	r2, #255	; 0xff
 800439e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80043a0:	697b      	ldr	r3, [r7, #20]
 80043a2:	781b      	ldrb	r3, [r3, #0]
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80043a8:	78fb      	ldrb	r3, [r7, #3]
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80043b0:	b2da      	uxtb	r2, r3
 80043b2:	4b22      	ldr	r3, [pc, #136]	; (800443c <vInitPrioGroupValue+0xf4>)
 80043b4:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80043b6:	4b22      	ldr	r3, [pc, #136]	; (8004440 <vInitPrioGroupValue+0xf8>)
 80043b8:	2207      	movs	r2, #7
 80043ba:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80043bc:	e009      	b.n	80043d2 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 80043be:	4b20      	ldr	r3, [pc, #128]	; (8004440 <vInitPrioGroupValue+0xf8>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	3b01      	subs	r3, #1
 80043c4:	4a1e      	ldr	r2, [pc, #120]	; (8004440 <vInitPrioGroupValue+0xf8>)
 80043c6:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80043c8:	78fb      	ldrb	r3, [r7, #3]
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	005b      	lsls	r3, r3, #1
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80043d2:	78fb      	ldrb	r3, [r7, #3]
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043da:	2b80      	cmp	r3, #128	; 0x80
 80043dc:	d0ef      	beq.n	80043be <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80043de:	4b18      	ldr	r3, [pc, #96]	; (8004440 <vInitPrioGroupValue+0xf8>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f1c3 0307 	rsb	r3, r3, #7
 80043e6:	2b04      	cmp	r3, #4
 80043e8:	d00a      	beq.n	8004400 <vInitPrioGroupValue+0xb8>
        __asm volatile
 80043ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ee:	f383 8811 	msr	BASEPRI, r3
 80043f2:	f3bf 8f6f 	isb	sy
 80043f6:	f3bf 8f4f 	dsb	sy
 80043fa:	60bb      	str	r3, [r7, #8]
    }
 80043fc:	bf00      	nop
 80043fe:	e7fe      	b.n	80043fe <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004400:	4b0f      	ldr	r3, [pc, #60]	; (8004440 <vInitPrioGroupValue+0xf8>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	021b      	lsls	r3, r3, #8
 8004406:	4a0e      	ldr	r2, [pc, #56]	; (8004440 <vInitPrioGroupValue+0xf8>)
 8004408:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800440a:	4b0d      	ldr	r3, [pc, #52]	; (8004440 <vInitPrioGroupValue+0xf8>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004412:	4a0b      	ldr	r2, [pc, #44]	; (8004440 <vInitPrioGroupValue+0xf8>)
 8004414:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	b2da      	uxtb	r2, r3
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 800441e:	bf00      	nop
 8004420:	371c      	adds	r7, #28
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	e000ed00 	.word	0xe000ed00
 8004430:	410fc271 	.word	0x410fc271
 8004434:	410fc270 	.word	0x410fc270
 8004438:	e000e400 	.word	0xe000e400
 800443c:	20000260 	.word	0x20000260
 8004440:	20000264 	.word	0x20000264

08004444 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
        __asm volatile
 800444a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800444e:	f383 8811 	msr	BASEPRI, r3
 8004452:	f3bf 8f6f 	isb	sy
 8004456:	f3bf 8f4f 	dsb	sy
 800445a:	607b      	str	r3, [r7, #4]
    }
 800445c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800445e:	4b0f      	ldr	r3, [pc, #60]	; (800449c <vPortEnterCritical+0x58>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	3301      	adds	r3, #1
 8004464:	4a0d      	ldr	r2, [pc, #52]	; (800449c <vPortEnterCritical+0x58>)
 8004466:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8004468:	4b0c      	ldr	r3, [pc, #48]	; (800449c <vPortEnterCritical+0x58>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d10f      	bne.n	8004490 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004470:	4b0b      	ldr	r3, [pc, #44]	; (80044a0 <vPortEnterCritical+0x5c>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00a      	beq.n	8004490 <vPortEnterCritical+0x4c>
        __asm volatile
 800447a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800447e:	f383 8811 	msr	BASEPRI, r3
 8004482:	f3bf 8f6f 	isb	sy
 8004486:	f3bf 8f4f 	dsb	sy
 800448a:	603b      	str	r3, [r7, #0]
    }
 800448c:	bf00      	nop
 800448e:	e7fe      	b.n	800448e <vPortEnterCritical+0x4a>
    }
}
 8004490:	bf00      	nop
 8004492:	370c      	adds	r7, #12
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr
 800449c:	20000010 	.word	0x20000010
 80044a0:	e000ed04 	.word	0xe000ed04

080044a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80044aa:	4b12      	ldr	r3, [pc, #72]	; (80044f4 <vPortExitCritical+0x50>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d10a      	bne.n	80044c8 <vPortExitCritical+0x24>
        __asm volatile
 80044b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044b6:	f383 8811 	msr	BASEPRI, r3
 80044ba:	f3bf 8f6f 	isb	sy
 80044be:	f3bf 8f4f 	dsb	sy
 80044c2:	607b      	str	r3, [r7, #4]
    }
 80044c4:	bf00      	nop
 80044c6:	e7fe      	b.n	80044c6 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80044c8:	4b0a      	ldr	r3, [pc, #40]	; (80044f4 <vPortExitCritical+0x50>)
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	3b01      	subs	r3, #1
 80044ce:	4a09      	ldr	r2, [pc, #36]	; (80044f4 <vPortExitCritical+0x50>)
 80044d0:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80044d2:	4b08      	ldr	r3, [pc, #32]	; (80044f4 <vPortExitCritical+0x50>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d105      	bne.n	80044e6 <vPortExitCritical+0x42>
 80044da:	2300      	movs	r3, #0
 80044dc:	603b      	str	r3, [r7, #0]
        __asm volatile
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	f383 8811 	msr	BASEPRI, r3
    }
 80044e4:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80044e6:	bf00      	nop
 80044e8:	370c      	adds	r7, #12
 80044ea:	46bd      	mov	sp, r7
 80044ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop
 80044f4:	20000010 	.word	0x20000010
	...

08004500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004500:	f3ef 8009 	mrs	r0, PSP
 8004504:	f3bf 8f6f 	isb	sy
 8004508:	4b15      	ldr	r3, [pc, #84]	; (8004560 <pxCurrentTCBConst>)
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	f01e 0f10 	tst.w	lr, #16
 8004510:	bf08      	it	eq
 8004512:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004516:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800451a:	6010      	str	r0, [r2, #0]
 800451c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004520:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004524:	f380 8811 	msr	BASEPRI, r0
 8004528:	f3bf 8f4f 	dsb	sy
 800452c:	f3bf 8f6f 	isb	sy
 8004530:	f7fe ff54 	bl	80033dc <vTaskSwitchContext>
 8004534:	f04f 0000 	mov.w	r0, #0
 8004538:	f380 8811 	msr	BASEPRI, r0
 800453c:	bc09      	pop	{r0, r3}
 800453e:	6819      	ldr	r1, [r3, #0]
 8004540:	6808      	ldr	r0, [r1, #0]
 8004542:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004546:	f01e 0f10 	tst.w	lr, #16
 800454a:	bf08      	it	eq
 800454c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004550:	f380 8809 	msr	PSP, r0
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	4770      	bx	lr
 800455a:	bf00      	nop
 800455c:	f3af 8000 	nop.w

08004560 <pxCurrentTCBConst>:
 8004560:	20000120 	.word	0x20000120
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8004564:	bf00      	nop
 8004566:	bf00      	nop

08004568 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b082      	sub	sp, #8
 800456c:	af00      	add	r7, sp, #0
        __asm volatile
 800456e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004572:	f383 8811 	msr	BASEPRI, r3
 8004576:	f3bf 8f6f 	isb	sy
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	607b      	str	r3, [r7, #4]
    }
 8004580:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8004582:	f001 fdcf 	bl	8006124 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004586:	f7fe fe6d 	bl	8003264 <xTaskIncrementTick>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d006      	beq.n	800459e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8004590:	f001 fe26 	bl	80061e0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004594:	4b08      	ldr	r3, [pc, #32]	; (80045b8 <SysTick_Handler+0x50>)
 8004596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800459a:	601a      	str	r2, [r3, #0]
 800459c:	e001      	b.n	80045a2 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800459e:	f001 fe03 	bl	80061a8 <SEGGER_SYSVIEW_RecordExitISR>
 80045a2:	2300      	movs	r3, #0
 80045a4:	603b      	str	r3, [r7, #0]
        __asm volatile
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	f383 8811 	msr	BASEPRI, r3
    }
 80045ac:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 80045ae:	bf00      	nop
 80045b0:	3708      	adds	r7, #8
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	bf00      	nop
 80045b8:	e000ed04 	.word	0xe000ed04

080045bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80045bc:	b480      	push	{r7}
 80045be:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80045c0:	4b0b      	ldr	r3, [pc, #44]	; (80045f0 <vPortSetupTimerInterrupt+0x34>)
 80045c2:	2200      	movs	r2, #0
 80045c4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80045c6:	4b0b      	ldr	r3, [pc, #44]	; (80045f4 <vPortSetupTimerInterrupt+0x38>)
 80045c8:	2200      	movs	r2, #0
 80045ca:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80045cc:	4b0a      	ldr	r3, [pc, #40]	; (80045f8 <vPortSetupTimerInterrupt+0x3c>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a0a      	ldr	r2, [pc, #40]	; (80045fc <vPortSetupTimerInterrupt+0x40>)
 80045d2:	fba2 2303 	umull	r2, r3, r2, r3
 80045d6:	099b      	lsrs	r3, r3, #6
 80045d8:	4a09      	ldr	r2, [pc, #36]	; (8004600 <vPortSetupTimerInterrupt+0x44>)
 80045da:	3b01      	subs	r3, #1
 80045dc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80045de:	4b04      	ldr	r3, [pc, #16]	; (80045f0 <vPortSetupTimerInterrupt+0x34>)
 80045e0:	2207      	movs	r2, #7
 80045e2:	601a      	str	r2, [r3, #0]
}
 80045e4:	bf00      	nop
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr
 80045ee:	bf00      	nop
 80045f0:	e000e010 	.word	0xe000e010
 80045f4:	e000e018 	.word	0xe000e018
 80045f8:	20000000 	.word	0x20000000
 80045fc:	10624dd3 	.word	0x10624dd3
 8004600:	e000e014 	.word	0xe000e014

08004604 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8004604:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004614 <vPortEnableVFP+0x10>
 8004608:	6801      	ldr	r1, [r0, #0]
 800460a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800460e:	6001      	str	r1, [r0, #0]
 8004610:	4770      	bx	lr
 8004612:	0000      	.short	0x0000
 8004614:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8004618:	bf00      	nop
 800461a:	bf00      	nop

0800461c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800461c:	b480      	push	{r7}
 800461e:	b085      	sub	sp, #20
 8004620:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8004622:	f3ef 8305 	mrs	r3, IPSR
 8004626:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2b0f      	cmp	r3, #15
 800462c:	d914      	bls.n	8004658 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800462e:	4a17      	ldr	r2, [pc, #92]	; (800468c <vPortValidateInterruptPriority+0x70>)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	4413      	add	r3, r2
 8004634:	781b      	ldrb	r3, [r3, #0]
 8004636:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004638:	4b15      	ldr	r3, [pc, #84]	; (8004690 <vPortValidateInterruptPriority+0x74>)
 800463a:	781b      	ldrb	r3, [r3, #0]
 800463c:	7afa      	ldrb	r2, [r7, #11]
 800463e:	429a      	cmp	r2, r3
 8004640:	d20a      	bcs.n	8004658 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8004642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004646:	f383 8811 	msr	BASEPRI, r3
 800464a:	f3bf 8f6f 	isb	sy
 800464e:	f3bf 8f4f 	dsb	sy
 8004652:	607b      	str	r3, [r7, #4]
    }
 8004654:	bf00      	nop
 8004656:	e7fe      	b.n	8004656 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004658:	4b0e      	ldr	r3, [pc, #56]	; (8004694 <vPortValidateInterruptPriority+0x78>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004660:	4b0d      	ldr	r3, [pc, #52]	; (8004698 <vPortValidateInterruptPriority+0x7c>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	429a      	cmp	r2, r3
 8004666:	d90a      	bls.n	800467e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8004668:	f04f 0350 	mov.w	r3, #80	; 0x50
 800466c:	f383 8811 	msr	BASEPRI, r3
 8004670:	f3bf 8f6f 	isb	sy
 8004674:	f3bf 8f4f 	dsb	sy
 8004678:	603b      	str	r3, [r7, #0]
    }
 800467a:	bf00      	nop
 800467c:	e7fe      	b.n	800467c <vPortValidateInterruptPriority+0x60>
    }
 800467e:	bf00      	nop
 8004680:	3714      	adds	r7, #20
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	e000e3f0 	.word	0xe000e3f0
 8004690:	20000260 	.word	0x20000260
 8004694:	e000ed0c 	.word	0xe000ed0c
 8004698:	20000264 	.word	0x20000264

0800469c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b08a      	sub	sp, #40	; 0x28
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80046a4:	2300      	movs	r3, #0
 80046a6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80046a8:	f7fe fd0c 	bl	80030c4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80046ac:	4b65      	ldr	r3, [pc, #404]	; (8004844 <pvPortMalloc+0x1a8>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d101      	bne.n	80046b8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80046b4:	f000 f934 	bl	8004920 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80046b8:	4b63      	ldr	r3, [pc, #396]	; (8004848 <pvPortMalloc+0x1ac>)
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4013      	ands	r3, r2
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f040 80a7 	bne.w	8004814 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d02d      	beq.n	8004728 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80046cc:	2208      	movs	r2, #8
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d227      	bcs.n	8004728 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 80046d8:	2208      	movs	r2, #8
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4413      	add	r3, r2
 80046de:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f003 0307 	and.w	r3, r3, #7
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d021      	beq.n	800472e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	f023 0307 	bic.w	r3, r3, #7
 80046f0:	3308      	adds	r3, #8
 80046f2:	687a      	ldr	r2, [r7, #4]
 80046f4:	429a      	cmp	r2, r3
 80046f6:	d214      	bcs.n	8004722 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f023 0307 	bic.w	r3, r3, #7
 80046fe:	3308      	adds	r3, #8
 8004700:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	2b00      	cmp	r3, #0
 800470a:	d010      	beq.n	800472e <pvPortMalloc+0x92>
        __asm volatile
 800470c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004710:	f383 8811 	msr	BASEPRI, r3
 8004714:	f3bf 8f6f 	isb	sy
 8004718:	f3bf 8f4f 	dsb	sy
 800471c:	617b      	str	r3, [r7, #20]
    }
 800471e:	bf00      	nop
 8004720:	e7fe      	b.n	8004720 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8004722:	2300      	movs	r3, #0
 8004724:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004726:	e002      	b.n	800472e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8004728:	2300      	movs	r3, #0
 800472a:	607b      	str	r3, [r7, #4]
 800472c:	e000      	b.n	8004730 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800472e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d06e      	beq.n	8004814 <pvPortMalloc+0x178>
 8004736:	4b45      	ldr	r3, [pc, #276]	; (800484c <pvPortMalloc+0x1b0>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	429a      	cmp	r2, r3
 800473e:	d869      	bhi.n	8004814 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004740:	4b43      	ldr	r3, [pc, #268]	; (8004850 <pvPortMalloc+0x1b4>)
 8004742:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8004744:	4b42      	ldr	r3, [pc, #264]	; (8004850 <pvPortMalloc+0x1b4>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800474a:	e004      	b.n	8004756 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800474c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	429a      	cmp	r2, r3
 800475e:	d903      	bls.n	8004768 <pvPortMalloc+0xcc>
 8004760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d1f1      	bne.n	800474c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004768:	4b36      	ldr	r3, [pc, #216]	; (8004844 <pvPortMalloc+0x1a8>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800476e:	429a      	cmp	r2, r3
 8004770:	d050      	beq.n	8004814 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004772:	6a3b      	ldr	r3, [r7, #32]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	2208      	movs	r2, #8
 8004778:	4413      	add	r3, r2
 800477a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800477c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	6a3b      	ldr	r3, [r7, #32]
 8004782:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004786:	685a      	ldr	r2, [r3, #4]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	1ad2      	subs	r2, r2, r3
 800478c:	2308      	movs	r3, #8
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	429a      	cmp	r2, r3
 8004792:	d91f      	bls.n	80047d4 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	4413      	add	r3, r2
 800479a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	f003 0307 	and.w	r3, r3, #7
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00a      	beq.n	80047bc <pvPortMalloc+0x120>
        __asm volatile
 80047a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047aa:	f383 8811 	msr	BASEPRI, r3
 80047ae:	f3bf 8f6f 	isb	sy
 80047b2:	f3bf 8f4f 	dsb	sy
 80047b6:	613b      	str	r3, [r7, #16]
    }
 80047b8:	bf00      	nop
 80047ba:	e7fe      	b.n	80047ba <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80047bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047be:	685a      	ldr	r2, [r3, #4]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	1ad2      	subs	r2, r2, r3
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80047c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80047ce:	69b8      	ldr	r0, [r7, #24]
 80047d0:	f000 f908 	bl	80049e4 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80047d4:	4b1d      	ldr	r3, [pc, #116]	; (800484c <pvPortMalloc+0x1b0>)
 80047d6:	681a      	ldr	r2, [r3, #0]
 80047d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	1ad3      	subs	r3, r2, r3
 80047de:	4a1b      	ldr	r2, [pc, #108]	; (800484c <pvPortMalloc+0x1b0>)
 80047e0:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80047e2:	4b1a      	ldr	r3, [pc, #104]	; (800484c <pvPortMalloc+0x1b0>)
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	4b1b      	ldr	r3, [pc, #108]	; (8004854 <pvPortMalloc+0x1b8>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d203      	bcs.n	80047f6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80047ee:	4b17      	ldr	r3, [pc, #92]	; (800484c <pvPortMalloc+0x1b0>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a18      	ldr	r2, [pc, #96]	; (8004854 <pvPortMalloc+0x1b8>)
 80047f4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80047f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f8:	685a      	ldr	r2, [r3, #4]
 80047fa:	4b13      	ldr	r3, [pc, #76]	; (8004848 <pvPortMalloc+0x1ac>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	431a      	orrs	r2, r3
 8004800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004802:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004806:	2200      	movs	r2, #0
 8004808:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800480a:	4b13      	ldr	r3, [pc, #76]	; (8004858 <pvPortMalloc+0x1bc>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	3301      	adds	r3, #1
 8004810:	4a11      	ldr	r2, [pc, #68]	; (8004858 <pvPortMalloc+0x1bc>)
 8004812:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004814:	f7fe fc64 	bl	80030e0 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	f003 0307 	and.w	r3, r3, #7
 800481e:	2b00      	cmp	r3, #0
 8004820:	d00a      	beq.n	8004838 <pvPortMalloc+0x19c>
        __asm volatile
 8004822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004826:	f383 8811 	msr	BASEPRI, r3
 800482a:	f3bf 8f6f 	isb	sy
 800482e:	f3bf 8f4f 	dsb	sy
 8004832:	60fb      	str	r3, [r7, #12]
    }
 8004834:	bf00      	nop
 8004836:	e7fe      	b.n	8004836 <pvPortMalloc+0x19a>
    return pvReturn;
 8004838:	69fb      	ldr	r3, [r7, #28]
}
 800483a:	4618      	mov	r0, r3
 800483c:	3728      	adds	r7, #40	; 0x28
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	20012e70 	.word	0x20012e70
 8004848:	20012e84 	.word	0x20012e84
 800484c:	20012e74 	.word	0x20012e74
 8004850:	20012e68 	.word	0x20012e68
 8004854:	20012e78 	.word	0x20012e78
 8004858:	20012e7c 	.word	0x20012e7c

0800485c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b086      	sub	sp, #24
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d04d      	beq.n	800490a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800486e:	2308      	movs	r3, #8
 8004870:	425b      	negs	r3, r3
 8004872:	697a      	ldr	r2, [r7, #20]
 8004874:	4413      	add	r3, r2
 8004876:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	685a      	ldr	r2, [r3, #4]
 8004880:	4b24      	ldr	r3, [pc, #144]	; (8004914 <vPortFree+0xb8>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4013      	ands	r3, r2
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10a      	bne.n	80048a0 <vPortFree+0x44>
        __asm volatile
 800488a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800488e:	f383 8811 	msr	BASEPRI, r3
 8004892:	f3bf 8f6f 	isb	sy
 8004896:	f3bf 8f4f 	dsb	sy
 800489a:	60fb      	str	r3, [r7, #12]
    }
 800489c:	bf00      	nop
 800489e:	e7fe      	b.n	800489e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00a      	beq.n	80048be <vPortFree+0x62>
        __asm volatile
 80048a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048ac:	f383 8811 	msr	BASEPRI, r3
 80048b0:	f3bf 8f6f 	isb	sy
 80048b4:	f3bf 8f4f 	dsb	sy
 80048b8:	60bb      	str	r3, [r7, #8]
    }
 80048ba:	bf00      	nop
 80048bc:	e7fe      	b.n	80048bc <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	685a      	ldr	r2, [r3, #4]
 80048c2:	4b14      	ldr	r3, [pc, #80]	; (8004914 <vPortFree+0xb8>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4013      	ands	r3, r2
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d01e      	beq.n	800490a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d11a      	bne.n	800490a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	685a      	ldr	r2, [r3, #4]
 80048d8:	4b0e      	ldr	r3, [pc, #56]	; (8004914 <vPortFree+0xb8>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	43db      	mvns	r3, r3
 80048de:	401a      	ands	r2, r3
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80048e4:	f7fe fbee 	bl	80030c4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	685a      	ldr	r2, [r3, #4]
 80048ec:	4b0a      	ldr	r3, [pc, #40]	; (8004918 <vPortFree+0xbc>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4413      	add	r3, r2
 80048f2:	4a09      	ldr	r2, [pc, #36]	; (8004918 <vPortFree+0xbc>)
 80048f4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80048f6:	6938      	ldr	r0, [r7, #16]
 80048f8:	f000 f874 	bl	80049e4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80048fc:	4b07      	ldr	r3, [pc, #28]	; (800491c <vPortFree+0xc0>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	3301      	adds	r3, #1
 8004902:	4a06      	ldr	r2, [pc, #24]	; (800491c <vPortFree+0xc0>)
 8004904:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004906:	f7fe fbeb 	bl	80030e0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800490a:	bf00      	nop
 800490c:	3718      	adds	r7, #24
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	20012e84 	.word	0x20012e84
 8004918:	20012e74 	.word	0x20012e74
 800491c:	20012e80 	.word	0x20012e80

08004920 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004926:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 800492a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800492c:	4b27      	ldr	r3, [pc, #156]	; (80049cc <prvHeapInit+0xac>)
 800492e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f003 0307 	and.w	r3, r3, #7
 8004936:	2b00      	cmp	r3, #0
 8004938:	d00c      	beq.n	8004954 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	3307      	adds	r3, #7
 800493e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	f023 0307 	bic.w	r3, r3, #7
 8004946:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004948:	68ba      	ldr	r2, [r7, #8]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	4a1f      	ldr	r2, [pc, #124]	; (80049cc <prvHeapInit+0xac>)
 8004950:	4413      	add	r3, r2
 8004952:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004958:	4a1d      	ldr	r2, [pc, #116]	; (80049d0 <prvHeapInit+0xb0>)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800495e:	4b1c      	ldr	r3, [pc, #112]	; (80049d0 <prvHeapInit+0xb0>)
 8004960:	2200      	movs	r2, #0
 8004962:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	68ba      	ldr	r2, [r7, #8]
 8004968:	4413      	add	r3, r2
 800496a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800496c:	2208      	movs	r2, #8
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	1a9b      	subs	r3, r3, r2
 8004972:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f023 0307 	bic.w	r3, r3, #7
 800497a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	4a15      	ldr	r2, [pc, #84]	; (80049d4 <prvHeapInit+0xb4>)
 8004980:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8004982:	4b14      	ldr	r3, [pc, #80]	; (80049d4 <prvHeapInit+0xb4>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2200      	movs	r2, #0
 8004988:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800498a:	4b12      	ldr	r3, [pc, #72]	; (80049d4 <prvHeapInit+0xb4>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2200      	movs	r2, #0
 8004990:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	68fa      	ldr	r2, [r7, #12]
 800499a:	1ad2      	subs	r2, r2, r3
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80049a0:	4b0c      	ldr	r3, [pc, #48]	; (80049d4 <prvHeapInit+0xb4>)
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	4a0a      	ldr	r2, [pc, #40]	; (80049d8 <prvHeapInit+0xb8>)
 80049ae:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	4a09      	ldr	r2, [pc, #36]	; (80049dc <prvHeapInit+0xbc>)
 80049b6:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80049b8:	4b09      	ldr	r3, [pc, #36]	; (80049e0 <prvHeapInit+0xc0>)
 80049ba:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80049be:	601a      	str	r2, [r3, #0]
}
 80049c0:	bf00      	nop
 80049c2:	3714      	adds	r7, #20
 80049c4:	46bd      	mov	sp, r7
 80049c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ca:	4770      	bx	lr
 80049cc:	20000268 	.word	0x20000268
 80049d0:	20012e68 	.word	0x20012e68
 80049d4:	20012e70 	.word	0x20012e70
 80049d8:	20012e78 	.word	0x20012e78
 80049dc:	20012e74 	.word	0x20012e74
 80049e0:	20012e84 	.word	0x20012e84

080049e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80049e4:	b480      	push	{r7}
 80049e6:	b085      	sub	sp, #20
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80049ec:	4b28      	ldr	r3, [pc, #160]	; (8004a90 <prvInsertBlockIntoFreeList+0xac>)
 80049ee:	60fb      	str	r3, [r7, #12]
 80049f0:	e002      	b.n	80049f8 <prvInsertBlockIntoFreeList+0x14>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	60fb      	str	r3, [r7, #12]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d8f7      	bhi.n	80049f2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	4413      	add	r3, r2
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d108      	bne.n	8004a26 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	441a      	add	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	68ba      	ldr	r2, [r7, #8]
 8004a30:	441a      	add	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d118      	bne.n	8004a6c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	4b15      	ldr	r3, [pc, #84]	; (8004a94 <prvInsertBlockIntoFreeList+0xb0>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d00d      	beq.n	8004a62 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685a      	ldr	r2, [r3, #4]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	441a      	add	r2, r3
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	601a      	str	r2, [r3, #0]
 8004a60:	e008      	b.n	8004a74 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004a62:	4b0c      	ldr	r3, [pc, #48]	; (8004a94 <prvInsertBlockIntoFreeList+0xb0>)
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	601a      	str	r2, [r3, #0]
 8004a6a:	e003      	b.n	8004a74 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8004a74:	68fa      	ldr	r2, [r7, #12]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d002      	beq.n	8004a82 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004a82:	bf00      	nop
 8004a84:	3714      	adds	r7, #20
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	20012e68 	.word	0x20012e68
 8004a94:	20012e70 	.word	0x20012e70

08004a98 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8004a9c:	4803      	ldr	r0, [pc, #12]	; (8004aac <_cbSendSystemDesc+0x14>)
 8004a9e:	f001 faeb 	bl	8006078 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8004aa2:	4803      	ldr	r0, [pc, #12]	; (8004ab0 <_cbSendSystemDesc+0x18>)
 8004aa4:	f001 fae8 	bl	8006078 <SEGGER_SYSVIEW_SendSysDesc>
}
 8004aa8:	bf00      	nop
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	08007240 	.word	0x08007240
 8004ab0:	08007288 	.word	0x08007288

08004ab4 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8004ab8:	4b06      	ldr	r3, [pc, #24]	; (8004ad4 <SEGGER_SYSVIEW_Conf+0x20>)
 8004aba:	6818      	ldr	r0, [r3, #0]
 8004abc:	4b05      	ldr	r3, [pc, #20]	; (8004ad4 <SEGGER_SYSVIEW_Conf+0x20>)
 8004abe:	6819      	ldr	r1, [r3, #0]
 8004ac0:	4b05      	ldr	r3, [pc, #20]	; (8004ad8 <SEGGER_SYSVIEW_Conf+0x24>)
 8004ac2:	4a06      	ldr	r2, [pc, #24]	; (8004adc <SEGGER_SYSVIEW_Conf+0x28>)
 8004ac4:	f000 fe56 	bl	8005774 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8004ac8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8004acc:	f000 fe96 	bl	80057fc <SEGGER_SYSVIEW_SetRAMBase>
}
 8004ad0:	bf00      	nop
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	20000000 	.word	0x20000000
 8004ad8:	08004a99 	.word	0x08004a99
 8004adc:	08007328 	.word	0x08007328

08004ae0 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8004ae0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	607b      	str	r3, [r7, #4]
 8004aea:	e033      	b.n	8004b54 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8004aec:	491e      	ldr	r1, [pc, #120]	; (8004b68 <_cbSendTaskList+0x88>)
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	4613      	mov	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	4413      	add	r3, r2
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	440b      	add	r3, r1
 8004afa:	6818      	ldr	r0, [r3, #0]
 8004afc:	491a      	ldr	r1, [pc, #104]	; (8004b68 <_cbSendTaskList+0x88>)
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	4613      	mov	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	4413      	add	r3, r2
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	440b      	add	r3, r1
 8004b0a:	3304      	adds	r3, #4
 8004b0c:	6819      	ldr	r1, [r3, #0]
 8004b0e:	4c16      	ldr	r4, [pc, #88]	; (8004b68 <_cbSendTaskList+0x88>)
 8004b10:	687a      	ldr	r2, [r7, #4]
 8004b12:	4613      	mov	r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	4413      	add	r3, r2
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	4423      	add	r3, r4
 8004b1c:	3308      	adds	r3, #8
 8004b1e:	681c      	ldr	r4, [r3, #0]
 8004b20:	4d11      	ldr	r5, [pc, #68]	; (8004b68 <_cbSendTaskList+0x88>)
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	4613      	mov	r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	4413      	add	r3, r2
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	442b      	add	r3, r5
 8004b2e:	330c      	adds	r3, #12
 8004b30:	681d      	ldr	r5, [r3, #0]
 8004b32:	4e0d      	ldr	r6, [pc, #52]	; (8004b68 <_cbSendTaskList+0x88>)
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	4613      	mov	r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4433      	add	r3, r6
 8004b40:	3310      	adds	r3, #16
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	9300      	str	r3, [sp, #0]
 8004b46:	462b      	mov	r3, r5
 8004b48:	4622      	mov	r2, r4
 8004b4a:	f000 f8bd 	bl	8004cc8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	3301      	adds	r3, #1
 8004b52:	607b      	str	r3, [r7, #4]
 8004b54:	4b05      	ldr	r3, [pc, #20]	; (8004b6c <_cbSendTaskList+0x8c>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d3c6      	bcc.n	8004aec <_cbSendTaskList+0xc>
  }
}
 8004b5e:	bf00      	nop
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b68:	20012e88 	.word	0x20012e88
 8004b6c:	20012f28 	.word	0x20012f28

08004b70 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8004b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b74:	b082      	sub	sp, #8
 8004b76:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8004b78:	f7fe fb62 	bl	8003240 <xTaskGetTickCountFromISR>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2200      	movs	r2, #0
 8004b80:	469a      	mov	sl, r3
 8004b82:	4693      	mov	fp, r2
 8004b84:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8004b88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	460b      	mov	r3, r1
 8004b90:	f04f 0a00 	mov.w	sl, #0
 8004b94:	f04f 0b00 	mov.w	fp, #0
 8004b98:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8004b9c:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8004ba0:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8004ba4:	4652      	mov	r2, sl
 8004ba6:	465b      	mov	r3, fp
 8004ba8:	1a14      	subs	r4, r2, r0
 8004baa:	eb63 0501 	sbc.w	r5, r3, r1
 8004bae:	f04f 0200 	mov.w	r2, #0
 8004bb2:	f04f 0300 	mov.w	r3, #0
 8004bb6:	00ab      	lsls	r3, r5, #2
 8004bb8:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8004bbc:	00a2      	lsls	r2, r4, #2
 8004bbe:	4614      	mov	r4, r2
 8004bc0:	461d      	mov	r5, r3
 8004bc2:	eb14 0800 	adds.w	r8, r4, r0
 8004bc6:	eb45 0901 	adc.w	r9, r5, r1
 8004bca:	f04f 0200 	mov.w	r2, #0
 8004bce:	f04f 0300 	mov.w	r3, #0
 8004bd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bde:	4690      	mov	r8, r2
 8004be0:	4699      	mov	r9, r3
 8004be2:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8004be6:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8004bea:	4610      	mov	r0, r2
 8004bec:	4619      	mov	r1, r3
 8004bee:	3708      	adds	r7, #8
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08004bf8 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b086      	sub	sp, #24
 8004bfc:	af02      	add	r7, sp, #8
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	60b9      	str	r1, [r7, #8]
 8004c02:	607a      	str	r2, [r7, #4]
 8004c04:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8004c06:	2205      	movs	r2, #5
 8004c08:	492b      	ldr	r1, [pc, #172]	; (8004cb8 <SYSVIEW_AddTask+0xc0>)
 8004c0a:	68b8      	ldr	r0, [r7, #8]
 8004c0c:	f001 fdc4 	bl	8006798 <memcmp>
 8004c10:	4603      	mov	r3, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d04b      	beq.n	8004cae <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8004c16:	4b29      	ldr	r3, [pc, #164]	; (8004cbc <SYSVIEW_AddTask+0xc4>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	2b07      	cmp	r3, #7
 8004c1c:	d903      	bls.n	8004c26 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8004c1e:	4828      	ldr	r0, [pc, #160]	; (8004cc0 <SYSVIEW_AddTask+0xc8>)
 8004c20:	f001 fd28 	bl	8006674 <SEGGER_SYSVIEW_Warn>
    return;
 8004c24:	e044      	b.n	8004cb0 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8004c26:	4b25      	ldr	r3, [pc, #148]	; (8004cbc <SYSVIEW_AddTask+0xc4>)
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	4926      	ldr	r1, [pc, #152]	; (8004cc4 <SYSVIEW_AddTask+0xcc>)
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	4413      	add	r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	440b      	add	r3, r1
 8004c36:	68fa      	ldr	r2, [r7, #12]
 8004c38:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8004c3a:	4b20      	ldr	r3, [pc, #128]	; (8004cbc <SYSVIEW_AddTask+0xc4>)
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	4921      	ldr	r1, [pc, #132]	; (8004cc4 <SYSVIEW_AddTask+0xcc>)
 8004c40:	4613      	mov	r3, r2
 8004c42:	009b      	lsls	r3, r3, #2
 8004c44:	4413      	add	r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	3304      	adds	r3, #4
 8004c4c:	68ba      	ldr	r2, [r7, #8]
 8004c4e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8004c50:	4b1a      	ldr	r3, [pc, #104]	; (8004cbc <SYSVIEW_AddTask+0xc4>)
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	491b      	ldr	r1, [pc, #108]	; (8004cc4 <SYSVIEW_AddTask+0xcc>)
 8004c56:	4613      	mov	r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	4413      	add	r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	440b      	add	r3, r1
 8004c60:	3308      	adds	r3, #8
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8004c66:	4b15      	ldr	r3, [pc, #84]	; (8004cbc <SYSVIEW_AddTask+0xc4>)
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	4916      	ldr	r1, [pc, #88]	; (8004cc4 <SYSVIEW_AddTask+0xcc>)
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	4413      	add	r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	440b      	add	r3, r1
 8004c76:	330c      	adds	r3, #12
 8004c78:	683a      	ldr	r2, [r7, #0]
 8004c7a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8004c7c:	4b0f      	ldr	r3, [pc, #60]	; (8004cbc <SYSVIEW_AddTask+0xc4>)
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	4910      	ldr	r1, [pc, #64]	; (8004cc4 <SYSVIEW_AddTask+0xcc>)
 8004c82:	4613      	mov	r3, r2
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	4413      	add	r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	440b      	add	r3, r1
 8004c8c:	3310      	adds	r3, #16
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8004c92:	4b0a      	ldr	r3, [pc, #40]	; (8004cbc <SYSVIEW_AddTask+0xc4>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	3301      	adds	r3, #1
 8004c98:	4a08      	ldr	r2, [pc, #32]	; (8004cbc <SYSVIEW_AddTask+0xc4>)
 8004c9a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8004c9c:	69bb      	ldr	r3, [r7, #24]
 8004c9e:	9300      	str	r3, [sp, #0]
 8004ca0:	683b      	ldr	r3, [r7, #0]
 8004ca2:	687a      	ldr	r2, [r7, #4]
 8004ca4:	68b9      	ldr	r1, [r7, #8]
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 f80e 	bl	8004cc8 <SYSVIEW_SendTaskInfo>
 8004cac:	e000      	b.n	8004cb0 <SYSVIEW_AddTask+0xb8>
    return;
 8004cae:	bf00      	nop

}
 8004cb0:	3710      	adds	r7, #16
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}
 8004cb6:	bf00      	nop
 8004cb8:	08007298 	.word	0x08007298
 8004cbc:	20012f28 	.word	0x20012f28
 8004cc0:	080072a0 	.word	0x080072a0
 8004cc4:	20012e88 	.word	0x20012e88

08004cc8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b08a      	sub	sp, #40	; 0x28
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	60f8      	str	r0, [r7, #12]
 8004cd0:	60b9      	str	r1, [r7, #8]
 8004cd2:	607a      	str	r2, [r7, #4]
 8004cd4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8004cd6:	f107 0314 	add.w	r3, r7, #20
 8004cda:	2214      	movs	r2, #20
 8004cdc:	2100      	movs	r1, #0
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f001 fd78 	bl	80067d4 <memset>
  TaskInfo.TaskID     = TaskID;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cf6:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8004cf8:	f107 0314 	add.w	r3, r7, #20
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f001 f8c3 	bl	8005e88 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8004d02:	bf00      	nop
 8004d04:	3728      	adds	r7, #40	; 0x28
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
	...

08004d0c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8004d12:	4b24      	ldr	r3, [pc, #144]	; (8004da4 <_DoInit+0x98>)
 8004d14:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2203      	movs	r2, #3
 8004d1a:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2203      	movs	r2, #3
 8004d20:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a20      	ldr	r2, [pc, #128]	; (8004da8 <_DoInit+0x9c>)
 8004d26:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a20      	ldr	r2, [pc, #128]	; (8004dac <_DoInit+0xa0>)
 8004d2c:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d34:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	4a17      	ldr	r2, [pc, #92]	; (8004da8 <_DoInit+0x9c>)
 8004d4c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a17      	ldr	r2, [pc, #92]	; (8004db0 <_DoInit+0xa4>)
 8004d52:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2210      	movs	r2, #16
 8004d58:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2200      	movs	r2, #0
 8004d64:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	3307      	adds	r3, #7
 8004d70:	4a10      	ldr	r2, [pc, #64]	; (8004db4 <_DoInit+0xa8>)
 8004d72:	6810      	ldr	r0, [r2, #0]
 8004d74:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004d76:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a0e      	ldr	r2, [pc, #56]	; (8004db8 <_DoInit+0xac>)
 8004d7e:	6810      	ldr	r0, [r2, #0]
 8004d80:	6018      	str	r0, [r3, #0]
 8004d82:	8891      	ldrh	r1, [r2, #4]
 8004d84:	7992      	ldrb	r2, [r2, #6]
 8004d86:	8099      	strh	r1, [r3, #4]
 8004d88:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004d8a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2220      	movs	r2, #32
 8004d92:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8004d94:	f3bf 8f5f 	dmb	sy
}
 8004d98:	bf00      	nop
 8004d9a:	370c      	adds	r7, #12
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr
 8004da4:	20012f2c 	.word	0x20012f2c
 8004da8:	080072f0 	.word	0x080072f0
 8004dac:	20012fd4 	.word	0x20012fd4
 8004db0:	200133d4 	.word	0x200133d4
 8004db4:	080072fc 	.word	0x080072fc
 8004db8:	08007300 	.word	0x08007300

08004dbc <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b08a      	sub	sp, #40	; 0x28
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	691b      	ldr	r3, [r3, #16]
 8004dd6:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8004dd8:	69ba      	ldr	r2, [r7, #24]
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d905      	bls.n	8004dec <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8004de0:	69ba      	ldr	r2, [r7, #24]
 8004de2:	69fb      	ldr	r3, [r7, #28]
 8004de4:	1ad3      	subs	r3, r2, r3
 8004de6:	3b01      	subs	r3, #1
 8004de8:	627b      	str	r3, [r7, #36]	; 0x24
 8004dea:	e007      	b.n	8004dfc <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	689a      	ldr	r2, [r3, #8]
 8004df0:	69b9      	ldr	r1, [r7, #24]
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	1acb      	subs	r3, r1, r3
 8004df6:	4413      	add	r3, r2
 8004df8:	3b01      	subs	r3, #1
 8004dfa:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	689a      	ldr	r2, [r3, #8]
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	1ad3      	subs	r3, r2, r3
 8004e04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e06:	4293      	cmp	r3, r2
 8004e08:	bf28      	it	cs
 8004e0a:	4613      	movcs	r3, r2
 8004e0c:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8004e0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4293      	cmp	r3, r2
 8004e14:	bf28      	it	cs
 8004e16:	4613      	movcs	r3, r2
 8004e18:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	4413      	add	r3, r2
 8004e22:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8004e24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e26:	68b9      	ldr	r1, [r7, #8]
 8004e28:	6978      	ldr	r0, [r7, #20]
 8004e2a:	f001 fcc5 	bl	80067b8 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8004e2e:	6a3a      	ldr	r2, [r7, #32]
 8004e30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e32:	4413      	add	r3, r2
 8004e34:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8004e36:	68ba      	ldr	r2, [r7, #8]
 8004e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3a:	4413      	add	r3, r2
 8004e3c:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8004e46:	69fa      	ldr	r2, [r7, #28]
 8004e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e4a:	4413      	add	r3, r2
 8004e4c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	69fa      	ldr	r2, [r7, #28]
 8004e54:	429a      	cmp	r2, r3
 8004e56:	d101      	bne.n	8004e5c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004e5c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	69fa      	ldr	r2, [r7, #28]
 8004e64:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d1b2      	bne.n	8004dd2 <_WriteBlocking+0x16>
  return NumBytesWritten;
 8004e6c:	6a3b      	ldr	r3, [r7, #32]
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3728      	adds	r7, #40	; 0x28
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8004e76:	b580      	push	{r7, lr}
 8004e78:	b088      	sub	sp, #32
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	60f8      	str	r0, [r7, #12]
 8004e7e:	60b9      	str	r1, [r7, #8]
 8004e80:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	68db      	ldr	r3, [r3, #12]
 8004e86:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	689a      	ldr	r2, [r3, #8]
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8004e92:	69ba      	ldr	r2, [r7, #24]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d911      	bls.n	8004ebe <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	685a      	ldr	r2, [r3, #4]
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8004ea4:	687a      	ldr	r2, [r7, #4]
 8004ea6:	68b9      	ldr	r1, [r7, #8]
 8004ea8:	6938      	ldr	r0, [r7, #16]
 8004eaa:	f001 fc85 	bl	80067b8 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004eae:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8004eb2:	69fa      	ldr	r2, [r7, #28]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	441a      	add	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8004ebc:	e01f      	b.n	8004efe <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	4413      	add	r3, r2
 8004eca:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	68b9      	ldr	r1, [r7, #8]
 8004ed0:	6938      	ldr	r0, [r7, #16]
 8004ed2:	f001 fc71 	bl	80067b8 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8004ee4:	68ba      	ldr	r2, [r7, #8]
 8004ee6:	69bb      	ldr	r3, [r7, #24]
 8004ee8:	4413      	add	r3, r2
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	4619      	mov	r1, r3
 8004eee:	6938      	ldr	r0, [r7, #16]
 8004ef0:	f001 fc62 	bl	80067b8 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8004ef4:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	697a      	ldr	r2, [r7, #20]
 8004efc:	60da      	str	r2, [r3, #12]
}
 8004efe:	bf00      	nop
 8004f00:	3720      	adds	r7, #32
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}

08004f06 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8004f06:	b480      	push	{r7}
 8004f08:	b087      	sub	sp, #28
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8004f1a:	693a      	ldr	r2, [r7, #16]
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d808      	bhi.n	8004f34 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	689a      	ldr	r2, [r3, #8]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	1ad2      	subs	r2, r2, r3
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	3b01      	subs	r3, #1
 8004f30:	617b      	str	r3, [r7, #20]
 8004f32:	e004      	b.n	8004f3e <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	3b01      	subs	r3, #1
 8004f3c:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004f3e:	697b      	ldr	r3, [r7, #20]
}
 8004f40:	4618      	mov	r0, r3
 8004f42:	371c      	adds	r7, #28
 8004f44:	46bd      	mov	sp, r7
 8004f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4a:	4770      	bx	lr

08004f4c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b08c      	sub	sp, #48	; 0x30
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	60f8      	str	r0, [r7, #12]
 8004f54:	60b9      	str	r1, [r7, #8]
 8004f56:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8004f58:	4b3e      	ldr	r3, [pc, #248]	; (8005054 <SEGGER_RTT_ReadNoLock+0x108>)
 8004f5a:	623b      	str	r3, [r7, #32]
 8004f5c:	6a3b      	ldr	r3, [r7, #32]
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	b2db      	uxtb	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d101      	bne.n	8004f6a <SEGGER_RTT_ReadNoLock+0x1e>
 8004f66:	f7ff fed1 	bl	8004d0c <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004f6a:	68fa      	ldr	r2, [r7, #12]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	005b      	lsls	r3, r3, #1
 8004f70:	4413      	add	r3, r2
 8004f72:	00db      	lsls	r3, r3, #3
 8004f74:	3360      	adds	r3, #96	; 0x60
 8004f76:	4a37      	ldr	r2, [pc, #220]	; (8005054 <SEGGER_RTT_ReadNoLock+0x108>)
 8004f78:	4413      	add	r3, r2
 8004f7a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	691b      	ldr	r3, [r3, #16]
 8004f84:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8004f86:	69fb      	ldr	r3, [r7, #28]
 8004f88:	68db      	ldr	r3, [r3, #12]
 8004f8a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8004f90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d92b      	bls.n	8004ff0 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	689a      	ldr	r2, [r3, #8]
 8004f9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004fa2:	697a      	ldr	r2, [r7, #20]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	bf28      	it	cs
 8004faa:	4613      	movcs	r3, r2
 8004fac:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8004fae:	69fb      	ldr	r3, [r7, #28]
 8004fb0:	685a      	ldr	r2, [r3, #4]
 8004fb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fb4:	4413      	add	r3, r2
 8004fb6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	6939      	ldr	r1, [r7, #16]
 8004fbc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004fbe:	f001 fbfb 	bl	80067b8 <memcpy>
    NumBytesRead += NumBytesRem;
 8004fc2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	4413      	add	r3, r2
 8004fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8004fca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fcc:	697b      	ldr	r3, [r7, #20]
 8004fce:	4413      	add	r3, r2
 8004fd0:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8004fda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	4413      	add	r3, r2
 8004fe0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fe8:	429a      	cmp	r2, r3
 8004fea:	d101      	bne.n	8004ff0 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8004fec:	2300      	movs	r3, #0
 8004fee:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8004ff0:	69ba      	ldr	r2, [r7, #24]
 8004ff2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8004ff8:	697a      	ldr	r2, [r7, #20]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4293      	cmp	r3, r2
 8004ffe:	bf28      	it	cs
 8005000:	4613      	movcs	r3, r2
 8005002:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d019      	beq.n	800503e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	685a      	ldr	r2, [r3, #4]
 800500e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005010:	4413      	add	r3, r2
 8005012:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8005014:	697a      	ldr	r2, [r7, #20]
 8005016:	6939      	ldr	r1, [r7, #16]
 8005018:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800501a:	f001 fbcd 	bl	80067b8 <memcpy>
    NumBytesRead += NumBytesRem;
 800501e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	4413      	add	r3, r2
 8005024:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8005026:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	4413      	add	r3, r2
 800502c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	1ad3      	subs	r3, r2, r3
 8005034:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8005036:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005038:	697b      	ldr	r3, [r7, #20]
 800503a:	4413      	add	r3, r2
 800503c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 800503e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005040:	2b00      	cmp	r3, #0
 8005042:	d002      	beq.n	800504a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005048:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800504a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800504c:	4618      	mov	r0, r3
 800504e:	3730      	adds	r7, #48	; 0x30
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	20012f2c 	.word	0x20012f2c

08005058 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8005058:	b580      	push	{r7, lr}
 800505a:	b088      	sub	sp, #32
 800505c:	af00      	add	r7, sp, #0
 800505e:	60f8      	str	r0, [r7, #12]
 8005060:	60b9      	str	r1, [r7, #8]
 8005062:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	1c5a      	adds	r2, r3, #1
 800506c:	4613      	mov	r3, r2
 800506e:	005b      	lsls	r3, r3, #1
 8005070:	4413      	add	r3, r2
 8005072:	00db      	lsls	r3, r3, #3
 8005074:	4a1f      	ldr	r2, [pc, #124]	; (80050f4 <SEGGER_RTT_WriteNoLock+0x9c>)
 8005076:	4413      	add	r3, r2
 8005078:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	2b02      	cmp	r3, #2
 8005080:	d029      	beq.n	80050d6 <SEGGER_RTT_WriteNoLock+0x7e>
 8005082:	2b02      	cmp	r3, #2
 8005084:	d82e      	bhi.n	80050e4 <SEGGER_RTT_WriteNoLock+0x8c>
 8005086:	2b00      	cmp	r3, #0
 8005088:	d002      	beq.n	8005090 <SEGGER_RTT_WriteNoLock+0x38>
 800508a:	2b01      	cmp	r3, #1
 800508c:	d013      	beq.n	80050b6 <SEGGER_RTT_WriteNoLock+0x5e>
 800508e:	e029      	b.n	80050e4 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8005090:	6978      	ldr	r0, [r7, #20]
 8005092:	f7ff ff38 	bl	8004f06 <_GetAvailWriteSpace>
 8005096:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	429a      	cmp	r2, r3
 800509e:	d202      	bcs.n	80050a6 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 80050a0:	2300      	movs	r3, #0
 80050a2:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80050a4:	e021      	b.n	80050ea <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	69b9      	ldr	r1, [r7, #24]
 80050ae:	6978      	ldr	r0, [r7, #20]
 80050b0:	f7ff fee1 	bl	8004e76 <_WriteNoCheck>
    break;
 80050b4:	e019      	b.n	80050ea <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80050b6:	6978      	ldr	r0, [r7, #20]
 80050b8:	f7ff ff25 	bl	8004f06 <_GetAvailWriteSpace>
 80050bc:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	693b      	ldr	r3, [r7, #16]
 80050c2:	4293      	cmp	r3, r2
 80050c4:	bf28      	it	cs
 80050c6:	4613      	movcs	r3, r2
 80050c8:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80050ca:	69fa      	ldr	r2, [r7, #28]
 80050cc:	69b9      	ldr	r1, [r7, #24]
 80050ce:	6978      	ldr	r0, [r7, #20]
 80050d0:	f7ff fed1 	bl	8004e76 <_WriteNoCheck>
    break;
 80050d4:	e009      	b.n	80050ea <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	69b9      	ldr	r1, [r7, #24]
 80050da:	6978      	ldr	r0, [r7, #20]
 80050dc:	f7ff fe6e 	bl	8004dbc <_WriteBlocking>
 80050e0:	61f8      	str	r0, [r7, #28]
    break;
 80050e2:	e002      	b.n	80050ea <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 80050e4:	2300      	movs	r3, #0
 80050e6:	61fb      	str	r3, [r7, #28]
    break;
 80050e8:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80050ea:	69fb      	ldr	r3, [r7, #28]
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3720      	adds	r7, #32
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	20012f2c 	.word	0x20012f2c

080050f8 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b088      	sub	sp, #32
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	60f8      	str	r0, [r7, #12]
 8005100:	60b9      	str	r1, [r7, #8]
 8005102:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8005104:	4b0e      	ldr	r3, [pc, #56]	; (8005140 <SEGGER_RTT_Write+0x48>)
 8005106:	61fb      	str	r3, [r7, #28]
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	b2db      	uxtb	r3, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <SEGGER_RTT_Write+0x1e>
 8005112:	f7ff fdfb 	bl	8004d0c <_DoInit>
  SEGGER_RTT_LOCK();
 8005116:	f3ef 8311 	mrs	r3, BASEPRI
 800511a:	f04f 0120 	mov.w	r1, #32
 800511e:	f381 8811 	msr	BASEPRI, r1
 8005122:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	68b9      	ldr	r1, [r7, #8]
 8005128:	68f8      	ldr	r0, [r7, #12]
 800512a:	f7ff ff95 	bl	8005058 <SEGGER_RTT_WriteNoLock>
 800512e:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8005136:	697b      	ldr	r3, [r7, #20]
}
 8005138:	4618      	mov	r0, r3
 800513a:	3720      	adds	r7, #32
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}
 8005140:	20012f2c 	.word	0x20012f2c

08005144 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8005144:	b580      	push	{r7, lr}
 8005146:	b088      	sub	sp, #32
 8005148:	af00      	add	r7, sp, #0
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	607a      	str	r2, [r7, #4]
 8005150:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8005152:	4b3d      	ldr	r3, [pc, #244]	; (8005248 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005154:	61bb      	str	r3, [r7, #24]
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	b2db      	uxtb	r3, r3
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005160:	f7ff fdd4 	bl	8004d0c <_DoInit>
  SEGGER_RTT_LOCK();
 8005164:	f3ef 8311 	mrs	r3, BASEPRI
 8005168:	f04f 0120 	mov.w	r1, #32
 800516c:	f381 8811 	msr	BASEPRI, r1
 8005170:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8005172:	4b35      	ldr	r3, [pc, #212]	; (8005248 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005174:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8005176:	2300      	movs	r3, #0
 8005178:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800517a:	6939      	ldr	r1, [r7, #16]
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	1c5a      	adds	r2, r3, #1
 8005180:	4613      	mov	r3, r2
 8005182:	005b      	lsls	r3, r3, #1
 8005184:	4413      	add	r3, r2
 8005186:	00db      	lsls	r3, r3, #3
 8005188:	440b      	add	r3, r1
 800518a:	3304      	adds	r3, #4
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d008      	beq.n	80051a4 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	3301      	adds	r3, #1
 8005196:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	69fa      	ldr	r2, [r7, #28]
 800519e:	429a      	cmp	r2, r3
 80051a0:	dbeb      	blt.n	800517a <SEGGER_RTT_AllocUpBuffer+0x36>
 80051a2:	e000      	b.n	80051a6 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80051a4:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	691b      	ldr	r3, [r3, #16]
 80051aa:	69fa      	ldr	r2, [r7, #28]
 80051ac:	429a      	cmp	r2, r3
 80051ae:	da3f      	bge.n	8005230 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80051b0:	6939      	ldr	r1, [r7, #16]
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	1c5a      	adds	r2, r3, #1
 80051b6:	4613      	mov	r3, r2
 80051b8:	005b      	lsls	r3, r3, #1
 80051ba:	4413      	add	r3, r2
 80051bc:	00db      	lsls	r3, r3, #3
 80051be:	440b      	add	r3, r1
 80051c0:	68fa      	ldr	r2, [r7, #12]
 80051c2:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80051c4:	6939      	ldr	r1, [r7, #16]
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	1c5a      	adds	r2, r3, #1
 80051ca:	4613      	mov	r3, r2
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	4413      	add	r3, r2
 80051d0:	00db      	lsls	r3, r3, #3
 80051d2:	440b      	add	r3, r1
 80051d4:	3304      	adds	r3, #4
 80051d6:	68ba      	ldr	r2, [r7, #8]
 80051d8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80051da:	6939      	ldr	r1, [r7, #16]
 80051dc:	69fa      	ldr	r2, [r7, #28]
 80051de:	4613      	mov	r3, r2
 80051e0:	005b      	lsls	r3, r3, #1
 80051e2:	4413      	add	r3, r2
 80051e4:	00db      	lsls	r3, r3, #3
 80051e6:	440b      	add	r3, r1
 80051e8:	3320      	adds	r3, #32
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 80051ee:	6939      	ldr	r1, [r7, #16]
 80051f0:	69fa      	ldr	r2, [r7, #28]
 80051f2:	4613      	mov	r3, r2
 80051f4:	005b      	lsls	r3, r3, #1
 80051f6:	4413      	add	r3, r2
 80051f8:	00db      	lsls	r3, r3, #3
 80051fa:	440b      	add	r3, r1
 80051fc:	3328      	adds	r3, #40	; 0x28
 80051fe:	2200      	movs	r2, #0
 8005200:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8005202:	6939      	ldr	r1, [r7, #16]
 8005204:	69fa      	ldr	r2, [r7, #28]
 8005206:	4613      	mov	r3, r2
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	4413      	add	r3, r2
 800520c:	00db      	lsls	r3, r3, #3
 800520e:	440b      	add	r3, r1
 8005210:	3324      	adds	r3, #36	; 0x24
 8005212:	2200      	movs	r2, #0
 8005214:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 8005216:	6939      	ldr	r1, [r7, #16]
 8005218:	69fa      	ldr	r2, [r7, #28]
 800521a:	4613      	mov	r3, r2
 800521c:	005b      	lsls	r3, r3, #1
 800521e:	4413      	add	r3, r2
 8005220:	00db      	lsls	r3, r3, #3
 8005222:	440b      	add	r3, r1
 8005224:	332c      	adds	r3, #44	; 0x2c
 8005226:	683a      	ldr	r2, [r7, #0]
 8005228:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800522a:	f3bf 8f5f 	dmb	sy
 800522e:	e002      	b.n	8005236 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 8005230:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005234:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800523c:	69fb      	ldr	r3, [r7, #28]
}
 800523e:	4618      	mov	r0, r3
 8005240:	3720      	adds	r7, #32
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	20012f2c 	.word	0x20012f2c

0800524c <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800524c:	b580      	push	{r7, lr}
 800524e:	b088      	sub	sp, #32
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
 8005258:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800525a:	4b33      	ldr	r3, [pc, #204]	; (8005328 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 800525c:	61bb      	str	r3, [r7, #24]
 800525e:	69bb      	ldr	r3, [r7, #24]
 8005260:	781b      	ldrb	r3, [r3, #0]
 8005262:	b2db      	uxtb	r3, r3
 8005264:	2b00      	cmp	r3, #0
 8005266:	d101      	bne.n	800526c <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005268:	f7ff fd50 	bl	8004d0c <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800526c:	4b2e      	ldr	r3, [pc, #184]	; (8005328 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 800526e:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	695b      	ldr	r3, [r3, #20]
 8005274:	461a      	mov	r2, r3
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	4293      	cmp	r3, r2
 800527a:	d24d      	bcs.n	8005318 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 800527c:	f3ef 8311 	mrs	r3, BASEPRI
 8005280:	f04f 0120 	mov.w	r1, #32
 8005284:	f381 8811 	msr	BASEPRI, r1
 8005288:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d031      	beq.n	80052f4 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8005290:	6979      	ldr	r1, [r7, #20]
 8005292:	68fa      	ldr	r2, [r7, #12]
 8005294:	4613      	mov	r3, r2
 8005296:	005b      	lsls	r3, r3, #1
 8005298:	4413      	add	r3, r2
 800529a:	00db      	lsls	r3, r3, #3
 800529c:	440b      	add	r3, r1
 800529e:	3360      	adds	r3, #96	; 0x60
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80052a4:	6979      	ldr	r1, [r7, #20]
 80052a6:	68fa      	ldr	r2, [r7, #12]
 80052a8:	4613      	mov	r3, r2
 80052aa:	005b      	lsls	r3, r3, #1
 80052ac:	4413      	add	r3, r2
 80052ae:	00db      	lsls	r3, r3, #3
 80052b0:	440b      	add	r3, r1
 80052b2:	3364      	adds	r3, #100	; 0x64
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80052b8:	6979      	ldr	r1, [r7, #20]
 80052ba:	68fa      	ldr	r2, [r7, #12]
 80052bc:	4613      	mov	r3, r2
 80052be:	005b      	lsls	r3, r3, #1
 80052c0:	4413      	add	r3, r2
 80052c2:	00db      	lsls	r3, r3, #3
 80052c4:	440b      	add	r3, r1
 80052c6:	3368      	adds	r3, #104	; 0x68
 80052c8:	683a      	ldr	r2, [r7, #0]
 80052ca:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 80052cc:	6979      	ldr	r1, [r7, #20]
 80052ce:	68fa      	ldr	r2, [r7, #12]
 80052d0:	4613      	mov	r3, r2
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	4413      	add	r3, r2
 80052d6:	00db      	lsls	r3, r3, #3
 80052d8:	440b      	add	r3, r1
 80052da:	3370      	adds	r3, #112	; 0x70
 80052dc:	2200      	movs	r2, #0
 80052de:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80052e0:	6979      	ldr	r1, [r7, #20]
 80052e2:	68fa      	ldr	r2, [r7, #12]
 80052e4:	4613      	mov	r3, r2
 80052e6:	005b      	lsls	r3, r3, #1
 80052e8:	4413      	add	r3, r2
 80052ea:	00db      	lsls	r3, r3, #3
 80052ec:	440b      	add	r3, r1
 80052ee:	336c      	adds	r3, #108	; 0x6c
 80052f0:	2200      	movs	r2, #0
 80052f2:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 80052f4:	6979      	ldr	r1, [r7, #20]
 80052f6:	68fa      	ldr	r2, [r7, #12]
 80052f8:	4613      	mov	r3, r2
 80052fa:	005b      	lsls	r3, r3, #1
 80052fc:	4413      	add	r3, r2
 80052fe:	00db      	lsls	r3, r3, #3
 8005300:	440b      	add	r3, r1
 8005302:	3374      	adds	r3, #116	; 0x74
 8005304:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005306:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8005308:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800530c:	693b      	ldr	r3, [r7, #16]
 800530e:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8005312:	2300      	movs	r3, #0
 8005314:	61fb      	str	r3, [r7, #28]
 8005316:	e002      	b.n	800531e <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 8005318:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800531c:	61fb      	str	r3, [r7, #28]
  }
  return r;
 800531e:	69fb      	ldr	r3, [r7, #28]
}
 8005320:	4618      	mov	r0, r3
 8005322:	3720      	adds	r7, #32
 8005324:	46bd      	mov	sp, r7
 8005326:	bd80      	pop	{r7, pc}
 8005328:	20012f2c 	.word	0x20012f2c

0800532c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800532c:	b480      	push	{r7}
 800532e:	b087      	sub	sp, #28
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8005338:	2300      	movs	r3, #0
 800533a:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 800533c:	e002      	b.n	8005344 <_EncodeStr+0x18>
    Len++;
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	3301      	adds	r3, #1
 8005342:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8005344:	68ba      	ldr	r2, [r7, #8]
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	4413      	add	r3, r2
 800534a:	781b      	ldrb	r3, [r3, #0]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d1f6      	bne.n	800533e <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8005350:	693a      	ldr	r2, [r7, #16]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	429a      	cmp	r2, r3
 8005356:	d901      	bls.n	800535c <_EncodeStr+0x30>
    Len = Limit;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	2bfe      	cmp	r3, #254	; 0xfe
 8005360:	d806      	bhi.n	8005370 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	1c5a      	adds	r2, r3, #1
 8005366:	60fa      	str	r2, [r7, #12]
 8005368:	693a      	ldr	r2, [r7, #16]
 800536a:	b2d2      	uxtb	r2, r2
 800536c:	701a      	strb	r2, [r3, #0]
 800536e:	e011      	b.n	8005394 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	60fa      	str	r2, [r7, #12]
 8005376:	22ff      	movs	r2, #255	; 0xff
 8005378:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	1c5a      	adds	r2, r3, #1
 800537e:	60fa      	str	r2, [r7, #12]
 8005380:	693a      	ldr	r2, [r7, #16]
 8005382:	b2d2      	uxtb	r2, r2
 8005384:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	0a19      	lsrs	r1, r3, #8
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	1c5a      	adds	r2, r3, #1
 800538e:	60fa      	str	r2, [r7, #12]
 8005390:	b2ca      	uxtb	r2, r1
 8005392:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8005394:	2300      	movs	r3, #0
 8005396:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8005398:	e00a      	b.n	80053b0 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 800539a:	68ba      	ldr	r2, [r7, #8]
 800539c:	1c53      	adds	r3, r2, #1
 800539e:	60bb      	str	r3, [r7, #8]
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	1c59      	adds	r1, r3, #1
 80053a4:	60f9      	str	r1, [r7, #12]
 80053a6:	7812      	ldrb	r2, [r2, #0]
 80053a8:	701a      	strb	r2, [r3, #0]
    n++;
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	3301      	adds	r3, #1
 80053ae:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d3f0      	bcc.n	800539a <_EncodeStr+0x6e>
  }
  return pPayload;
 80053b8:	68fb      	ldr	r3, [r7, #12]
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	371c      	adds	r7, #28
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr

080053c6 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80053c6:	b480      	push	{r7}
 80053c8:	b083      	sub	sp, #12
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	3304      	adds	r3, #4
}
 80053d2:	4618      	mov	r0, r3
 80053d4:	370c      	adds	r7, #12
 80053d6:	46bd      	mov	sp, r7
 80053d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053dc:	4770      	bx	lr
	...

080053e0 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b082      	sub	sp, #8
 80053e4:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80053e6:	4b36      	ldr	r3, [pc, #216]	; (80054c0 <_HandleIncomingPacket+0xe0>)
 80053e8:	7e1b      	ldrb	r3, [r3, #24]
 80053ea:	4618      	mov	r0, r3
 80053ec:	1cfb      	adds	r3, r7, #3
 80053ee:	2201      	movs	r2, #1
 80053f0:	4619      	mov	r1, r3
 80053f2:	f7ff fdab 	bl	8004f4c <SEGGER_RTT_ReadNoLock>
 80053f6:	4603      	mov	r3, r0
 80053f8:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	dd54      	ble.n	80054aa <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 8005400:	78fb      	ldrb	r3, [r7, #3]
 8005402:	2b80      	cmp	r3, #128	; 0x80
 8005404:	d032      	beq.n	800546c <_HandleIncomingPacket+0x8c>
 8005406:	2b80      	cmp	r3, #128	; 0x80
 8005408:	dc42      	bgt.n	8005490 <_HandleIncomingPacket+0xb0>
 800540a:	2b07      	cmp	r3, #7
 800540c:	dc16      	bgt.n	800543c <_HandleIncomingPacket+0x5c>
 800540e:	2b00      	cmp	r3, #0
 8005410:	dd3e      	ble.n	8005490 <_HandleIncomingPacket+0xb0>
 8005412:	3b01      	subs	r3, #1
 8005414:	2b06      	cmp	r3, #6
 8005416:	d83b      	bhi.n	8005490 <_HandleIncomingPacket+0xb0>
 8005418:	a201      	add	r2, pc, #4	; (adr r2, 8005420 <_HandleIncomingPacket+0x40>)
 800541a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800541e:	bf00      	nop
 8005420:	08005443 	.word	0x08005443
 8005424:	08005449 	.word	0x08005449
 8005428:	0800544f 	.word	0x0800544f
 800542c:	08005455 	.word	0x08005455
 8005430:	0800545b 	.word	0x0800545b
 8005434:	08005461 	.word	0x08005461
 8005438:	08005467 	.word	0x08005467
 800543c:	2b7f      	cmp	r3, #127	; 0x7f
 800543e:	d036      	beq.n	80054ae <_HandleIncomingPacket+0xce>
 8005440:	e026      	b.n	8005490 <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8005442:	f000 fba7 	bl	8005b94 <SEGGER_SYSVIEW_Start>
      break;
 8005446:	e037      	b.n	80054b8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8005448:	f000 fc5e 	bl	8005d08 <SEGGER_SYSVIEW_Stop>
      break;
 800544c:	e034      	b.n	80054b8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800544e:	f000 fe37 	bl	80060c0 <SEGGER_SYSVIEW_RecordSystime>
      break;
 8005452:	e031      	b.n	80054b8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8005454:	f000 fdfc 	bl	8006050 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8005458:	e02e      	b.n	80054b8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800545a:	f000 fc7b 	bl	8005d54 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800545e:	e02b      	b.n	80054b8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8005460:	f001 f8ca 	bl	80065f8 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8005464:	e028      	b.n	80054b8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8005466:	f001 f8a9 	bl	80065bc <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800546a:	e025      	b.n	80054b8 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800546c:	4b14      	ldr	r3, [pc, #80]	; (80054c0 <_HandleIncomingPacket+0xe0>)
 800546e:	7e1b      	ldrb	r3, [r3, #24]
 8005470:	4618      	mov	r0, r3
 8005472:	1cfb      	adds	r3, r7, #3
 8005474:	2201      	movs	r2, #1
 8005476:	4619      	mov	r1, r3
 8005478:	f7ff fd68 	bl	8004f4c <SEGGER_RTT_ReadNoLock>
 800547c:	4603      	mov	r3, r0
 800547e:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2b00      	cmp	r3, #0
 8005484:	dd15      	ble.n	80054b2 <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8005486:	78fb      	ldrb	r3, [r7, #3]
 8005488:	4618      	mov	r0, r3
 800548a:	f001 f817 	bl	80064bc <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800548e:	e010      	b.n	80054b2 <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8005490:	78fb      	ldrb	r3, [r7, #3]
 8005492:	b25b      	sxtb	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	da0e      	bge.n	80054b6 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8005498:	4b09      	ldr	r3, [pc, #36]	; (80054c0 <_HandleIncomingPacket+0xe0>)
 800549a:	7e1b      	ldrb	r3, [r3, #24]
 800549c:	4618      	mov	r0, r3
 800549e:	1cfb      	adds	r3, r7, #3
 80054a0:	2201      	movs	r2, #1
 80054a2:	4619      	mov	r1, r3
 80054a4:	f7ff fd52 	bl	8004f4c <SEGGER_RTT_ReadNoLock>
      }
      break;
 80054a8:	e005      	b.n	80054b6 <_HandleIncomingPacket+0xd6>
    }
  }
 80054aa:	bf00      	nop
 80054ac:	e004      	b.n	80054b8 <_HandleIncomingPacket+0xd8>
      break;
 80054ae:	bf00      	nop
 80054b0:	e002      	b.n	80054b8 <_HandleIncomingPacket+0xd8>
      break;
 80054b2:	bf00      	nop
 80054b4:	e000      	b.n	80054b8 <_HandleIncomingPacket+0xd8>
      break;
 80054b6:	bf00      	nop
}
 80054b8:	bf00      	nop
 80054ba:	3708      	adds	r7, #8
 80054bc:	46bd      	mov	sp, r7
 80054be:	bd80      	pop	{r7, pc}
 80054c0:	200143ec 	.word	0x200143ec

080054c4 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b08c      	sub	sp, #48	; 0x30
 80054c8:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80054ca:	2301      	movs	r3, #1
 80054cc:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80054ce:	1d3b      	adds	r3, r7, #4
 80054d0:	3301      	adds	r3, #1
 80054d2:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80054d4:	69fb      	ldr	r3, [r7, #28]
 80054d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80054d8:	4b31      	ldr	r3, [pc, #196]	; (80055a0 <_TrySendOverflowPacket+0xdc>)
 80054da:	695b      	ldr	r3, [r3, #20]
 80054dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80054de:	e00b      	b.n	80054f8 <_TrySendOverflowPacket+0x34>
 80054e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054e6:	1c59      	adds	r1, r3, #1
 80054e8:	62f9      	str	r1, [r7, #44]	; 0x2c
 80054ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80054ee:	b2d2      	uxtb	r2, r2
 80054f0:	701a      	strb	r2, [r3, #0]
 80054f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f4:	09db      	lsrs	r3, r3, #7
 80054f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80054f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054fa:	2b7f      	cmp	r3, #127	; 0x7f
 80054fc:	d8f0      	bhi.n	80054e0 <_TrySendOverflowPacket+0x1c>
 80054fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005500:	1c5a      	adds	r2, r3, #1
 8005502:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005504:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005506:	b2d2      	uxtb	r2, r2
 8005508:	701a      	strb	r2, [r3, #0]
 800550a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800550c:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800550e:	4b25      	ldr	r3, [pc, #148]	; (80055a4 <_TrySendOverflowPacket+0xe0>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005514:	4b22      	ldr	r3, [pc, #136]	; (80055a0 <_TrySendOverflowPacket+0xdc>)
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	69ba      	ldr	r2, [r7, #24]
 800551a:	1ad3      	subs	r3, r2, r3
 800551c:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	627b      	str	r3, [r7, #36]	; 0x24
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	623b      	str	r3, [r7, #32]
 8005526:	e00b      	b.n	8005540 <_TrySendOverflowPacket+0x7c>
 8005528:	6a3b      	ldr	r3, [r7, #32]
 800552a:	b2da      	uxtb	r2, r3
 800552c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552e:	1c59      	adds	r1, r3, #1
 8005530:	6279      	str	r1, [r7, #36]	; 0x24
 8005532:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005536:	b2d2      	uxtb	r2, r2
 8005538:	701a      	strb	r2, [r3, #0]
 800553a:	6a3b      	ldr	r3, [r7, #32]
 800553c:	09db      	lsrs	r3, r3, #7
 800553e:	623b      	str	r3, [r7, #32]
 8005540:	6a3b      	ldr	r3, [r7, #32]
 8005542:	2b7f      	cmp	r3, #127	; 0x7f
 8005544:	d8f0      	bhi.n	8005528 <_TrySendOverflowPacket+0x64>
 8005546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005548:	1c5a      	adds	r2, r3, #1
 800554a:	627a      	str	r2, [r7, #36]	; 0x24
 800554c:	6a3a      	ldr	r2, [r7, #32]
 800554e:	b2d2      	uxtb	r2, r2
 8005550:	701a      	strb	r2, [r3, #0]
 8005552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005554:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8005556:	4b12      	ldr	r3, [pc, #72]	; (80055a0 <_TrySendOverflowPacket+0xdc>)
 8005558:	785b      	ldrb	r3, [r3, #1]
 800555a:	4618      	mov	r0, r3
 800555c:	1d3b      	adds	r3, r7, #4
 800555e:	69fa      	ldr	r2, [r7, #28]
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	461a      	mov	r2, r3
 8005564:	1d3b      	adds	r3, r7, #4
 8005566:	4619      	mov	r1, r3
 8005568:	f7fa fe32 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800556c:	4603      	mov	r3, r0
 800556e:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d009      	beq.n	800558a <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8005576:	4a0a      	ldr	r2, [pc, #40]	; (80055a0 <_TrySendOverflowPacket+0xdc>)
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800557c:	4b08      	ldr	r3, [pc, #32]	; (80055a0 <_TrySendOverflowPacket+0xdc>)
 800557e:	781b      	ldrb	r3, [r3, #0]
 8005580:	3b01      	subs	r3, #1
 8005582:	b2da      	uxtb	r2, r3
 8005584:	4b06      	ldr	r3, [pc, #24]	; (80055a0 <_TrySendOverflowPacket+0xdc>)
 8005586:	701a      	strb	r2, [r3, #0]
 8005588:	e004      	b.n	8005594 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800558a:	4b05      	ldr	r3, [pc, #20]	; (80055a0 <_TrySendOverflowPacket+0xdc>)
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	3301      	adds	r3, #1
 8005590:	4a03      	ldr	r2, [pc, #12]	; (80055a0 <_TrySendOverflowPacket+0xdc>)
 8005592:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8005594:	693b      	ldr	r3, [r7, #16]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3730      	adds	r7, #48	; 0x30
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	200143ec 	.word	0x200143ec
 80055a4:	e0001004 	.word	0xe0001004

080055a8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b08a      	sub	sp, #40	; 0x28
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80055b4:	4b6c      	ldr	r3, [pc, #432]	; (8005768 <_SendPacket+0x1c0>)
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d010      	beq.n	80055de <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80055bc:	4b6a      	ldr	r3, [pc, #424]	; (8005768 <_SendPacket+0x1c0>)
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f000 80a3 	beq.w	800570c <_SendPacket+0x164>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80055c6:	4b68      	ldr	r3, [pc, #416]	; (8005768 <_SendPacket+0x1c0>)
 80055c8:	781b      	ldrb	r3, [r3, #0]
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d109      	bne.n	80055e2 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80055ce:	f7ff ff79 	bl	80054c4 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80055d2:	4b65      	ldr	r3, [pc, #404]	; (8005768 <_SendPacket+0x1c0>)
 80055d4:	781b      	ldrb	r3, [r3, #0]
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	f040 809a 	bne.w	8005710 <_SendPacket+0x168>
      goto SendDone;
    }
  }
Send:
 80055dc:	e001      	b.n	80055e2 <_SendPacket+0x3a>
    goto Send;
 80055de:	bf00      	nop
 80055e0:	e000      	b.n	80055e4 <_SendPacket+0x3c>
Send:
 80055e2:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b1f      	cmp	r3, #31
 80055e8:	d809      	bhi.n	80055fe <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80055ea:	4b5f      	ldr	r3, [pc, #380]	; (8005768 <_SendPacket+0x1c0>)
 80055ec:	69da      	ldr	r2, [r3, #28]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	fa22 f303 	lsr.w	r3, r2, r3
 80055f4:	f003 0301 	and.w	r3, r3, #1
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f040 808b 	bne.w	8005714 <_SendPacket+0x16c>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2b17      	cmp	r3, #23
 8005602:	d807      	bhi.n	8005614 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	3b01      	subs	r3, #1
 8005608:	60fb      	str	r3, [r7, #12]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	b2da      	uxtb	r2, r3
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	701a      	strb	r2, [r3, #0]
 8005612:	e03d      	b.n	8005690 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8005614:	68ba      	ldr	r2, [r7, #8]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800561c:	69fb      	ldr	r3, [r7, #28]
 800561e:	2b7f      	cmp	r3, #127	; 0x7f
 8005620:	d912      	bls.n	8005648 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	09da      	lsrs	r2, r3, #7
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	3b01      	subs	r3, #1
 800562a:	60fb      	str	r3, [r7, #12]
 800562c:	b2d2      	uxtb	r2, r2
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8005632:	69fb      	ldr	r3, [r7, #28]
 8005634:	b2db      	uxtb	r3, r3
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	3a01      	subs	r2, #1
 800563a:	60fa      	str	r2, [r7, #12]
 800563c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005640:	b2da      	uxtb	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	701a      	strb	r2, [r3, #0]
 8005646:	e006      	b.n	8005656 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	3b01      	subs	r3, #1
 800564c:	60fb      	str	r3, [r7, #12]
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	b2da      	uxtb	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b7f      	cmp	r3, #127	; 0x7f
 800565a:	d912      	bls.n	8005682 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	09da      	lsrs	r2, r3, #7
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	3b01      	subs	r3, #1
 8005664:	60fb      	str	r3, [r7, #12]
 8005666:	b2d2      	uxtb	r2, r2
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	b2db      	uxtb	r3, r3
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	3a01      	subs	r2, #1
 8005674:	60fa      	str	r2, [r7, #12]
 8005676:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800567a:	b2da      	uxtb	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	701a      	strb	r2, [r3, #0]
 8005680:	e006      	b.n	8005690 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	3b01      	subs	r3, #1
 8005686:	60fb      	str	r3, [r7, #12]
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	b2da      	uxtb	r2, r3
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8005690:	4b36      	ldr	r3, [pc, #216]	; (800576c <_SendPacket+0x1c4>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8005696:	4b34      	ldr	r3, [pc, #208]	; (8005768 <_SendPacket+0x1c0>)
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	69ba      	ldr	r2, [r7, #24]
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	627b      	str	r3, [r7, #36]	; 0x24
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	623b      	str	r3, [r7, #32]
 80056a8:	e00b      	b.n	80056c2 <_SendPacket+0x11a>
 80056aa:	6a3b      	ldr	r3, [r7, #32]
 80056ac:	b2da      	uxtb	r2, r3
 80056ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b0:	1c59      	adds	r1, r3, #1
 80056b2:	6279      	str	r1, [r7, #36]	; 0x24
 80056b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80056b8:	b2d2      	uxtb	r2, r2
 80056ba:	701a      	strb	r2, [r3, #0]
 80056bc:	6a3b      	ldr	r3, [r7, #32]
 80056be:	09db      	lsrs	r3, r3, #7
 80056c0:	623b      	str	r3, [r7, #32]
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	2b7f      	cmp	r3, #127	; 0x7f
 80056c6:	d8f0      	bhi.n	80056aa <_SendPacket+0x102>
 80056c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	627a      	str	r2, [r7, #36]	; 0x24
 80056ce:	6a3a      	ldr	r2, [r7, #32]
 80056d0:	b2d2      	uxtb	r2, r2
 80056d2:	701a      	strb	r2, [r3, #0]
 80056d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056d6:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80056d8:	4b23      	ldr	r3, [pc, #140]	; (8005768 <_SendPacket+0x1c0>)
 80056da:	785b      	ldrb	r3, [r3, #1]
 80056dc:	4618      	mov	r0, r3
 80056de:	68ba      	ldr	r2, [r7, #8]
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	1ad3      	subs	r3, r2, r3
 80056e4:	461a      	mov	r2, r3
 80056e6:	68f9      	ldr	r1, [r7, #12]
 80056e8:	f7fa fd72 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80056ec:	4603      	mov	r3, r0
 80056ee:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d003      	beq.n	80056fe <_SendPacket+0x156>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80056f6:	4a1c      	ldr	r2, [pc, #112]	; (8005768 <_SendPacket+0x1c0>)
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	60d3      	str	r3, [r2, #12]
 80056fc:	e00b      	b.n	8005716 <_SendPacket+0x16e>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80056fe:	4b1a      	ldr	r3, [pc, #104]	; (8005768 <_SendPacket+0x1c0>)
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	3301      	adds	r3, #1
 8005704:	b2da      	uxtb	r2, r3
 8005706:	4b18      	ldr	r3, [pc, #96]	; (8005768 <_SendPacket+0x1c0>)
 8005708:	701a      	strb	r2, [r3, #0]
 800570a:	e004      	b.n	8005716 <_SendPacket+0x16e>
    goto SendDone;
 800570c:	bf00      	nop
 800570e:	e002      	b.n	8005716 <_SendPacket+0x16e>
      goto SendDone;
 8005710:	bf00      	nop
 8005712:	e000      	b.n	8005716 <_SendPacket+0x16e>
      goto SendDone;
 8005714:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005716:	4b14      	ldr	r3, [pc, #80]	; (8005768 <_SendPacket+0x1c0>)
 8005718:	7e1b      	ldrb	r3, [r3, #24]
 800571a:	4619      	mov	r1, r3
 800571c:	4a14      	ldr	r2, [pc, #80]	; (8005770 <_SendPacket+0x1c8>)
 800571e:	460b      	mov	r3, r1
 8005720:	005b      	lsls	r3, r3, #1
 8005722:	440b      	add	r3, r1
 8005724:	00db      	lsls	r3, r3, #3
 8005726:	4413      	add	r3, r2
 8005728:	336c      	adds	r3, #108	; 0x6c
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	4b0e      	ldr	r3, [pc, #56]	; (8005768 <_SendPacket+0x1c0>)
 800572e:	7e1b      	ldrb	r3, [r3, #24]
 8005730:	4618      	mov	r0, r3
 8005732:	490f      	ldr	r1, [pc, #60]	; (8005770 <_SendPacket+0x1c8>)
 8005734:	4603      	mov	r3, r0
 8005736:	005b      	lsls	r3, r3, #1
 8005738:	4403      	add	r3, r0
 800573a:	00db      	lsls	r3, r3, #3
 800573c:	440b      	add	r3, r1
 800573e:	3370      	adds	r3, #112	; 0x70
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	429a      	cmp	r2, r3
 8005744:	d00b      	beq.n	800575e <_SendPacket+0x1b6>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005746:	4b08      	ldr	r3, [pc, #32]	; (8005768 <_SendPacket+0x1c0>)
 8005748:	789b      	ldrb	r3, [r3, #2]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d107      	bne.n	800575e <_SendPacket+0x1b6>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800574e:	4b06      	ldr	r3, [pc, #24]	; (8005768 <_SendPacket+0x1c0>)
 8005750:	2201      	movs	r2, #1
 8005752:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005754:	f7ff fe44 	bl	80053e0 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005758:	4b03      	ldr	r3, [pc, #12]	; (8005768 <_SendPacket+0x1c0>)
 800575a:	2200      	movs	r2, #0
 800575c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800575e:	bf00      	nop
 8005760:	3728      	adds	r7, #40	; 0x28
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	200143ec 	.word	0x200143ec
 800576c:	e0001004 	.word	0xe0001004
 8005770:	20012f2c 	.word	0x20012f2c

08005774 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8005774:	b580      	push	{r7, lr}
 8005776:	b086      	sub	sp, #24
 8005778:	af02      	add	r7, sp, #8
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
 8005780:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8005782:	2300      	movs	r3, #0
 8005784:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005788:	4917      	ldr	r1, [pc, #92]	; (80057e8 <SEGGER_SYSVIEW_Init+0x74>)
 800578a:	4818      	ldr	r0, [pc, #96]	; (80057ec <SEGGER_SYSVIEW_Init+0x78>)
 800578c:	f7ff fcda 	bl	8005144 <SEGGER_RTT_AllocUpBuffer>
 8005790:	4603      	mov	r3, r0
 8005792:	b2da      	uxtb	r2, r3
 8005794:	4b16      	ldr	r3, [pc, #88]	; (80057f0 <SEGGER_SYSVIEW_Init+0x7c>)
 8005796:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8005798:	4b15      	ldr	r3, [pc, #84]	; (80057f0 <SEGGER_SYSVIEW_Init+0x7c>)
 800579a:	785a      	ldrb	r2, [r3, #1]
 800579c:	4b14      	ldr	r3, [pc, #80]	; (80057f0 <SEGGER_SYSVIEW_Init+0x7c>)
 800579e:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80057a0:	4b13      	ldr	r3, [pc, #76]	; (80057f0 <SEGGER_SYSVIEW_Init+0x7c>)
 80057a2:	7e1b      	ldrb	r3, [r3, #24]
 80057a4:	4618      	mov	r0, r3
 80057a6:	2300      	movs	r3, #0
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	2308      	movs	r3, #8
 80057ac:	4a11      	ldr	r2, [pc, #68]	; (80057f4 <SEGGER_SYSVIEW_Init+0x80>)
 80057ae:	490f      	ldr	r1, [pc, #60]	; (80057ec <SEGGER_SYSVIEW_Init+0x78>)
 80057b0:	f7ff fd4c 	bl	800524c <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80057b4:	4b0e      	ldr	r3, [pc, #56]	; (80057f0 <SEGGER_SYSVIEW_Init+0x7c>)
 80057b6:	2200      	movs	r2, #0
 80057b8:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80057ba:	4b0f      	ldr	r3, [pc, #60]	; (80057f8 <SEGGER_SYSVIEW_Init+0x84>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a0c      	ldr	r2, [pc, #48]	; (80057f0 <SEGGER_SYSVIEW_Init+0x7c>)
 80057c0:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80057c2:	4a0b      	ldr	r2, [pc, #44]	; (80057f0 <SEGGER_SYSVIEW_Init+0x7c>)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80057c8:	4a09      	ldr	r2, [pc, #36]	; (80057f0 <SEGGER_SYSVIEW_Init+0x7c>)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80057ce:	4a08      	ldr	r2, [pc, #32]	; (80057f0 <SEGGER_SYSVIEW_Init+0x7c>)
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80057d4:	4a06      	ldr	r2, [pc, #24]	; (80057f0 <SEGGER_SYSVIEW_Init+0x7c>)
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80057da:	4b05      	ldr	r3, [pc, #20]	; (80057f0 <SEGGER_SYSVIEW_Init+0x7c>)
 80057dc:	2200      	movs	r2, #0
 80057de:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80057e0:	bf00      	nop
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	200133e4 	.word	0x200133e4
 80057ec:	08007308 	.word	0x08007308
 80057f0:	200143ec 	.word	0x200143ec
 80057f4:	200143e4 	.word	0x200143e4
 80057f8:	e0001004 	.word	0xe0001004

080057fc <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8005804:	4a04      	ldr	r2, [pc, #16]	; (8005818 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6113      	str	r3, [r2, #16]
}
 800580a:	bf00      	nop
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop
 8005818:	200143ec 	.word	0x200143ec

0800581c <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005824:	f3ef 8311 	mrs	r3, BASEPRI
 8005828:	f04f 0120 	mov.w	r1, #32
 800582c:	f381 8811 	msr	BASEPRI, r1
 8005830:	60fb      	str	r3, [r7, #12]
 8005832:	4808      	ldr	r0, [pc, #32]	; (8005854 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8005834:	f7ff fdc7 	bl	80053c6 <_PreparePacket>
 8005838:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800583a:	687a      	ldr	r2, [r7, #4]
 800583c:	68b9      	ldr	r1, [r7, #8]
 800583e:	68b8      	ldr	r0, [r7, #8]
 8005840:	f7ff feb2 	bl	80055a8 <_SendPacket>
  RECORD_END();
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f383 8811 	msr	BASEPRI, r3
}
 800584a:	bf00      	nop
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	2001441c 	.word	0x2001441c

08005858 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8005858:	b580      	push	{r7, lr}
 800585a:	b088      	sub	sp, #32
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
 8005860:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005862:	f3ef 8311 	mrs	r3, BASEPRI
 8005866:	f04f 0120 	mov.w	r1, #32
 800586a:	f381 8811 	msr	BASEPRI, r1
 800586e:	617b      	str	r3, [r7, #20]
 8005870:	4816      	ldr	r0, [pc, #88]	; (80058cc <SEGGER_SYSVIEW_RecordU32+0x74>)
 8005872:	f7ff fda8 	bl	80053c6 <_PreparePacket>
 8005876:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	61fb      	str	r3, [r7, #28]
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	61bb      	str	r3, [r7, #24]
 8005884:	e00b      	b.n	800589e <SEGGER_SYSVIEW_RecordU32+0x46>
 8005886:	69bb      	ldr	r3, [r7, #24]
 8005888:	b2da      	uxtb	r2, r3
 800588a:	69fb      	ldr	r3, [r7, #28]
 800588c:	1c59      	adds	r1, r3, #1
 800588e:	61f9      	str	r1, [r7, #28]
 8005890:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005894:	b2d2      	uxtb	r2, r2
 8005896:	701a      	strb	r2, [r3, #0]
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	09db      	lsrs	r3, r3, #7
 800589c:	61bb      	str	r3, [r7, #24]
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	2b7f      	cmp	r3, #127	; 0x7f
 80058a2:	d8f0      	bhi.n	8005886 <SEGGER_SYSVIEW_RecordU32+0x2e>
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	1c5a      	adds	r2, r3, #1
 80058a8:	61fa      	str	r2, [r7, #28]
 80058aa:	69ba      	ldr	r2, [r7, #24]
 80058ac:	b2d2      	uxtb	r2, r2
 80058ae:	701a      	strb	r2, [r3, #0]
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	68f9      	ldr	r1, [r7, #12]
 80058b8:	6938      	ldr	r0, [r7, #16]
 80058ba:	f7ff fe75 	bl	80055a8 <_SendPacket>
  RECORD_END();
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	f383 8811 	msr	BASEPRI, r3
}
 80058c4:	bf00      	nop
 80058c6:	3720      	adds	r7, #32
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	2001441c 	.word	0x2001441c

080058d0 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80058d0:	b580      	push	{r7, lr}
 80058d2:	b08c      	sub	sp, #48	; 0x30
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	60f8      	str	r0, [r7, #12]
 80058d8:	60b9      	str	r1, [r7, #8]
 80058da:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80058dc:	f3ef 8311 	mrs	r3, BASEPRI
 80058e0:	f04f 0120 	mov.w	r1, #32
 80058e4:	f381 8811 	msr	BASEPRI, r1
 80058e8:	61fb      	str	r3, [r7, #28]
 80058ea:	4825      	ldr	r0, [pc, #148]	; (8005980 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80058ec:	f7ff fd6b 	bl	80053c6 <_PreparePacket>
 80058f0:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80058fe:	e00b      	b.n	8005918 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8005900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005902:	b2da      	uxtb	r2, r3
 8005904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005906:	1c59      	adds	r1, r3, #1
 8005908:	62f9      	str	r1, [r7, #44]	; 0x2c
 800590a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800590e:	b2d2      	uxtb	r2, r2
 8005910:	701a      	strb	r2, [r3, #0]
 8005912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005914:	09db      	lsrs	r3, r3, #7
 8005916:	62bb      	str	r3, [r7, #40]	; 0x28
 8005918:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800591a:	2b7f      	cmp	r3, #127	; 0x7f
 800591c:	d8f0      	bhi.n	8005900 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800591e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005920:	1c5a      	adds	r2, r3, #1
 8005922:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005924:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005926:	b2d2      	uxtb	r2, r2
 8005928:	701a      	strb	r2, [r3, #0]
 800592a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800592c:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	627b      	str	r3, [r7, #36]	; 0x24
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	623b      	str	r3, [r7, #32]
 8005936:	e00b      	b.n	8005950 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8005938:	6a3b      	ldr	r3, [r7, #32]
 800593a:	b2da      	uxtb	r2, r3
 800593c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800593e:	1c59      	adds	r1, r3, #1
 8005940:	6279      	str	r1, [r7, #36]	; 0x24
 8005942:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005946:	b2d2      	uxtb	r2, r2
 8005948:	701a      	strb	r2, [r3, #0]
 800594a:	6a3b      	ldr	r3, [r7, #32]
 800594c:	09db      	lsrs	r3, r3, #7
 800594e:	623b      	str	r3, [r7, #32]
 8005950:	6a3b      	ldr	r3, [r7, #32]
 8005952:	2b7f      	cmp	r3, #127	; 0x7f
 8005954:	d8f0      	bhi.n	8005938 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8005956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005958:	1c5a      	adds	r2, r3, #1
 800595a:	627a      	str	r2, [r7, #36]	; 0x24
 800595c:	6a3a      	ldr	r2, [r7, #32]
 800595e:	b2d2      	uxtb	r2, r2
 8005960:	701a      	strb	r2, [r3, #0]
 8005962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005964:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	6979      	ldr	r1, [r7, #20]
 800596a:	69b8      	ldr	r0, [r7, #24]
 800596c:	f7ff fe1c 	bl	80055a8 <_SendPacket>
  RECORD_END();
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	f383 8811 	msr	BASEPRI, r3
}
 8005976:	bf00      	nop
 8005978:	3730      	adds	r7, #48	; 0x30
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}
 800597e:	bf00      	nop
 8005980:	2001441c 	.word	0x2001441c

08005984 <SEGGER_SYSVIEW_RecordU32x3>:
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x3(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2) {
 8005984:	b580      	push	{r7, lr}
 8005986:	b08e      	sub	sp, #56	; 0x38
 8005988:	af00      	add	r7, sp, #0
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	60b9      	str	r1, [r7, #8]
 800598e:	607a      	str	r2, [r7, #4]
 8005990:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 3 * SEGGER_SYSVIEW_QUANTA_U32);
 8005992:	f3ef 8311 	mrs	r3, BASEPRI
 8005996:	f04f 0120 	mov.w	r1, #32
 800599a:	f381 8811 	msr	BASEPRI, r1
 800599e:	61fb      	str	r3, [r7, #28]
 80059a0:	4832      	ldr	r0, [pc, #200]	; (8005a6c <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 80059a2:	f7ff fd10 	bl	80053c6 <_PreparePacket>
 80059a6:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80059a8:	69bb      	ldr	r3, [r7, #24]
 80059aa:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 80059ac:	697b      	ldr	r3, [r7, #20]
 80059ae:	637b      	str	r3, [r7, #52]	; 0x34
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	633b      	str	r3, [r7, #48]	; 0x30
 80059b4:	e00b      	b.n	80059ce <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 80059b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b8:	b2da      	uxtb	r2, r3
 80059ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059bc:	1c59      	adds	r1, r3, #1
 80059be:	6379      	str	r1, [r7, #52]	; 0x34
 80059c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059c4:	b2d2      	uxtb	r2, r2
 80059c6:	701a      	strb	r2, [r3, #0]
 80059c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ca:	09db      	lsrs	r3, r3, #7
 80059cc:	633b      	str	r3, [r7, #48]	; 0x30
 80059ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d0:	2b7f      	cmp	r3, #127	; 0x7f
 80059d2:	d8f0      	bhi.n	80059b6 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80059d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059d6:	1c5a      	adds	r2, r3, #1
 80059d8:	637a      	str	r2, [r7, #52]	; 0x34
 80059da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059dc:	b2d2      	uxtb	r2, r2
 80059de:	701a      	strb	r2, [r3, #0]
 80059e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059e2:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80059ec:	e00b      	b.n	8005a06 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 80059ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f4:	1c59      	adds	r1, r3, #1
 80059f6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80059f8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80059fc:	b2d2      	uxtb	r2, r2
 80059fe:	701a      	strb	r2, [r3, #0]
 8005a00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a02:	09db      	lsrs	r3, r3, #7
 8005a04:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a08:	2b7f      	cmp	r3, #127	; 0x7f
 8005a0a:	d8f0      	bhi.n	80059ee <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 8005a0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a0e:	1c5a      	adds	r2, r3, #1
 8005a10:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a14:	b2d2      	uxtb	r2, r2
 8005a16:	701a      	strb	r2, [r3, #0]
 8005a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a1a:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	627b      	str	r3, [r7, #36]	; 0x24
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	623b      	str	r3, [r7, #32]
 8005a24:	e00b      	b.n	8005a3e <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8005a26:	6a3b      	ldr	r3, [r7, #32]
 8005a28:	b2da      	uxtb	r2, r3
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2c:	1c59      	adds	r1, r3, #1
 8005a2e:	6279      	str	r1, [r7, #36]	; 0x24
 8005a30:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a34:	b2d2      	uxtb	r2, r2
 8005a36:	701a      	strb	r2, [r3, #0]
 8005a38:	6a3b      	ldr	r3, [r7, #32]
 8005a3a:	09db      	lsrs	r3, r3, #7
 8005a3c:	623b      	str	r3, [r7, #32]
 8005a3e:	6a3b      	ldr	r3, [r7, #32]
 8005a40:	2b7f      	cmp	r3, #127	; 0x7f
 8005a42:	d8f0      	bhi.n	8005a26 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8005a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a46:	1c5a      	adds	r2, r3, #1
 8005a48:	627a      	str	r2, [r7, #36]	; 0x24
 8005a4a:	6a3a      	ldr	r2, [r7, #32]
 8005a4c:	b2d2      	uxtb	r2, r2
 8005a4e:	701a      	strb	r2, [r3, #0]
 8005a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a52:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	6979      	ldr	r1, [r7, #20]
 8005a58:	69b8      	ldr	r0, [r7, #24]
 8005a5a:	f7ff fda5 	bl	80055a8 <_SendPacket>
  RECORD_END();
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	f383 8811 	msr	BASEPRI, r3
}
 8005a64:	bf00      	nop
 8005a66:	3738      	adds	r7, #56	; 0x38
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	2001441c 	.word	0x2001441c

08005a70 <SEGGER_SYSVIEW_RecordU32x4>:
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*    Para2   - The 32-bit parameter encoded to SystemView packet payload.
*    Para3   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x4(unsigned int EventID, U32 Para0, U32 Para1, U32 Para2, U32 Para3) {
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b090      	sub	sp, #64	; 0x40
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
 8005a7c:	603b      	str	r3, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005a7e:	f3ef 8311 	mrs	r3, BASEPRI
 8005a82:	f04f 0120 	mov.w	r1, #32
 8005a86:	f381 8811 	msr	BASEPRI, r1
 8005a8a:	61fb      	str	r3, [r7, #28]
 8005a8c:	4840      	ldr	r0, [pc, #256]	; (8005b90 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 8005a8e:	f7ff fc9a 	bl	80053c6 <_PreparePacket>
 8005a92:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8005a98:	697b      	ldr	r3, [r7, #20]
 8005a9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005aa0:	e00b      	b.n	8005aba <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 8005aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005aa4:	b2da      	uxtb	r2, r3
 8005aa6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005aa8:	1c59      	adds	r1, r3, #1
 8005aaa:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005aac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ab0:	b2d2      	uxtb	r2, r2
 8005ab2:	701a      	strb	r2, [r3, #0]
 8005ab4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ab6:	09db      	lsrs	r3, r3, #7
 8005ab8:	63bb      	str	r3, [r7, #56]	; 0x38
 8005aba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005abc:	2b7f      	cmp	r3, #127	; 0x7f
 8005abe:	d8f0      	bhi.n	8005aa2 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 8005ac0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ac2:	1c5a      	adds	r2, r3, #1
 8005ac4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005ac6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005ac8:	b2d2      	uxtb	r2, r2
 8005aca:	701a      	strb	r2, [r3, #0]
 8005acc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ace:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	637b      	str	r3, [r7, #52]	; 0x34
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	633b      	str	r3, [r7, #48]	; 0x30
 8005ad8:	e00b      	b.n	8005af2 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 8005ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005adc:	b2da      	uxtb	r2, r3
 8005ade:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ae0:	1c59      	adds	r1, r3, #1
 8005ae2:	6379      	str	r1, [r7, #52]	; 0x34
 8005ae4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ae8:	b2d2      	uxtb	r2, r2
 8005aea:	701a      	strb	r2, [r3, #0]
 8005aec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aee:	09db      	lsrs	r3, r3, #7
 8005af0:	633b      	str	r3, [r7, #48]	; 0x30
 8005af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005af4:	2b7f      	cmp	r3, #127	; 0x7f
 8005af6:	d8f0      	bhi.n	8005ada <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8005af8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005afa:	1c5a      	adds	r2, r3, #1
 8005afc:	637a      	str	r2, [r7, #52]	; 0x34
 8005afe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b00:	b2d2      	uxtb	r2, r2
 8005b02:	701a      	strb	r2, [r3, #0]
 8005b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b06:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para2);
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b10:	e00b      	b.n	8005b2a <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8005b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b14:	b2da      	uxtb	r2, r3
 8005b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b18:	1c59      	adds	r1, r3, #1
 8005b1a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005b1c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b20:	b2d2      	uxtb	r2, r2
 8005b22:	701a      	strb	r2, [r3, #0]
 8005b24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b26:	09db      	lsrs	r3, r3, #7
 8005b28:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b2c:	2b7f      	cmp	r3, #127	; 0x7f
 8005b2e:	d8f0      	bhi.n	8005b12 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8005b30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b32:	1c5a      	adds	r2, r3, #1
 8005b34:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b38:	b2d2      	uxtb	r2, r2
 8005b3a:	701a      	strb	r2, [r3, #0]
 8005b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b3e:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para3);
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	627b      	str	r3, [r7, #36]	; 0x24
 8005b44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b46:	623b      	str	r3, [r7, #32]
 8005b48:	e00b      	b.n	8005b62 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	b2da      	uxtb	r2, r3
 8005b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b50:	1c59      	adds	r1, r3, #1
 8005b52:	6279      	str	r1, [r7, #36]	; 0x24
 8005b54:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005b58:	b2d2      	uxtb	r2, r2
 8005b5a:	701a      	strb	r2, [r3, #0]
 8005b5c:	6a3b      	ldr	r3, [r7, #32]
 8005b5e:	09db      	lsrs	r3, r3, #7
 8005b60:	623b      	str	r3, [r7, #32]
 8005b62:	6a3b      	ldr	r3, [r7, #32]
 8005b64:	2b7f      	cmp	r3, #127	; 0x7f
 8005b66:	d8f0      	bhi.n	8005b4a <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8005b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b6a:	1c5a      	adds	r2, r3, #1
 8005b6c:	627a      	str	r2, [r7, #36]	; 0x24
 8005b6e:	6a3a      	ldr	r2, [r7, #32]
 8005b70:	b2d2      	uxtb	r2, r2
 8005b72:	701a      	strb	r2, [r3, #0]
 8005b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b76:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8005b78:	68fa      	ldr	r2, [r7, #12]
 8005b7a:	6979      	ldr	r1, [r7, #20]
 8005b7c:	69b8      	ldr	r0, [r7, #24]
 8005b7e:	f7ff fd13 	bl	80055a8 <_SendPacket>
  RECORD_END();
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	f383 8811 	msr	BASEPRI, r3
}
 8005b88:	bf00      	nop
 8005b8a:	3740      	adds	r7, #64	; 0x40
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	2001441c 	.word	0x2001441c

08005b94 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b08c      	sub	sp, #48	; 0x30
 8005b98:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8005b9a:	4b58      	ldr	r3, [pc, #352]	; (8005cfc <SEGGER_SYSVIEW_Start+0x168>)
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8005ba0:	f3ef 8311 	mrs	r3, BASEPRI
 8005ba4:	f04f 0120 	mov.w	r1, #32
 8005ba8:	f381 8811 	msr	BASEPRI, r1
 8005bac:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8005bae:	4b53      	ldr	r3, [pc, #332]	; (8005cfc <SEGGER_SYSVIEW_Start+0x168>)
 8005bb0:	785b      	ldrb	r3, [r3, #1]
 8005bb2:	220a      	movs	r2, #10
 8005bb4:	4952      	ldr	r1, [pc, #328]	; (8005d00 <SEGGER_SYSVIEW_Start+0x16c>)
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f7fa fb0a 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8005bc2:	200a      	movs	r0, #10
 8005bc4:	f7ff fe2a 	bl	800581c <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005bc8:	f3ef 8311 	mrs	r3, BASEPRI
 8005bcc:	f04f 0120 	mov.w	r1, #32
 8005bd0:	f381 8811 	msr	BASEPRI, r1
 8005bd4:	60bb      	str	r3, [r7, #8]
 8005bd6:	484b      	ldr	r0, [pc, #300]	; (8005d04 <SEGGER_SYSVIEW_Start+0x170>)
 8005bd8:	f7ff fbf5 	bl	80053c6 <_PreparePacket>
 8005bdc:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005be6:	4b45      	ldr	r3, [pc, #276]	; (8005cfc <SEGGER_SYSVIEW_Start+0x168>)
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bec:	e00b      	b.n	8005c06 <SEGGER_SYSVIEW_Start+0x72>
 8005bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf0:	b2da      	uxtb	r2, r3
 8005bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bf4:	1c59      	adds	r1, r3, #1
 8005bf6:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005bf8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005bfc:	b2d2      	uxtb	r2, r2
 8005bfe:	701a      	strb	r2, [r3, #0]
 8005c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c02:	09db      	lsrs	r3, r3, #7
 8005c04:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c08:	2b7f      	cmp	r3, #127	; 0x7f
 8005c0a:	d8f0      	bhi.n	8005bee <SEGGER_SYSVIEW_Start+0x5a>
 8005c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c0e:	1c5a      	adds	r2, r3, #1
 8005c10:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005c12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c14:	b2d2      	uxtb	r2, r2
 8005c16:	701a      	strb	r2, [r3, #0]
 8005c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c1a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	627b      	str	r3, [r7, #36]	; 0x24
 8005c20:	4b36      	ldr	r3, [pc, #216]	; (8005cfc <SEGGER_SYSVIEW_Start+0x168>)
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	623b      	str	r3, [r7, #32]
 8005c26:	e00b      	b.n	8005c40 <SEGGER_SYSVIEW_Start+0xac>
 8005c28:	6a3b      	ldr	r3, [r7, #32]
 8005c2a:	b2da      	uxtb	r2, r3
 8005c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c2e:	1c59      	adds	r1, r3, #1
 8005c30:	6279      	str	r1, [r7, #36]	; 0x24
 8005c32:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c36:	b2d2      	uxtb	r2, r2
 8005c38:	701a      	strb	r2, [r3, #0]
 8005c3a:	6a3b      	ldr	r3, [r7, #32]
 8005c3c:	09db      	lsrs	r3, r3, #7
 8005c3e:	623b      	str	r3, [r7, #32]
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	2b7f      	cmp	r3, #127	; 0x7f
 8005c44:	d8f0      	bhi.n	8005c28 <SEGGER_SYSVIEW_Start+0x94>
 8005c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c48:	1c5a      	adds	r2, r3, #1
 8005c4a:	627a      	str	r2, [r7, #36]	; 0x24
 8005c4c:	6a3a      	ldr	r2, [r7, #32]
 8005c4e:	b2d2      	uxtb	r2, r2
 8005c50:	701a      	strb	r2, [r3, #0]
 8005c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c54:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	61fb      	str	r3, [r7, #28]
 8005c5a:	4b28      	ldr	r3, [pc, #160]	; (8005cfc <SEGGER_SYSVIEW_Start+0x168>)
 8005c5c:	691b      	ldr	r3, [r3, #16]
 8005c5e:	61bb      	str	r3, [r7, #24]
 8005c60:	e00b      	b.n	8005c7a <SEGGER_SYSVIEW_Start+0xe6>
 8005c62:	69bb      	ldr	r3, [r7, #24]
 8005c64:	b2da      	uxtb	r2, r3
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	1c59      	adds	r1, r3, #1
 8005c6a:	61f9      	str	r1, [r7, #28]
 8005c6c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c70:	b2d2      	uxtb	r2, r2
 8005c72:	701a      	strb	r2, [r3, #0]
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	09db      	lsrs	r3, r3, #7
 8005c78:	61bb      	str	r3, [r7, #24]
 8005c7a:	69bb      	ldr	r3, [r7, #24]
 8005c7c:	2b7f      	cmp	r3, #127	; 0x7f
 8005c7e:	d8f0      	bhi.n	8005c62 <SEGGER_SYSVIEW_Start+0xce>
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	1c5a      	adds	r2, r3, #1
 8005c84:	61fa      	str	r2, [r7, #28]
 8005c86:	69ba      	ldr	r2, [r7, #24]
 8005c88:	b2d2      	uxtb	r2, r2
 8005c8a:	701a      	strb	r2, [r3, #0]
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	617b      	str	r3, [r7, #20]
 8005c94:	2300      	movs	r3, #0
 8005c96:	613b      	str	r3, [r7, #16]
 8005c98:	e00b      	b.n	8005cb2 <SEGGER_SYSVIEW_Start+0x11e>
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	b2da      	uxtb	r2, r3
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	1c59      	adds	r1, r3, #1
 8005ca2:	6179      	str	r1, [r7, #20]
 8005ca4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005ca8:	b2d2      	uxtb	r2, r2
 8005caa:	701a      	strb	r2, [r3, #0]
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	09db      	lsrs	r3, r3, #7
 8005cb0:	613b      	str	r3, [r7, #16]
 8005cb2:	693b      	ldr	r3, [r7, #16]
 8005cb4:	2b7f      	cmp	r3, #127	; 0x7f
 8005cb6:	d8f0      	bhi.n	8005c9a <SEGGER_SYSVIEW_Start+0x106>
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	1c5a      	adds	r2, r3, #1
 8005cbc:	617a      	str	r2, [r7, #20]
 8005cbe:	693a      	ldr	r2, [r7, #16]
 8005cc0:	b2d2      	uxtb	r2, r2
 8005cc2:	701a      	strb	r2, [r3, #0]
 8005cc4:	697b      	ldr	r3, [r7, #20]
 8005cc6:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005cc8:	2218      	movs	r2, #24
 8005cca:	6839      	ldr	r1, [r7, #0]
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f7ff fc6b 	bl	80055a8 <_SendPacket>
      RECORD_END();
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005cd8:	4b08      	ldr	r3, [pc, #32]	; (8005cfc <SEGGER_SYSVIEW_Start+0x168>)
 8005cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d002      	beq.n	8005ce6 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 8005ce0:	4b06      	ldr	r3, [pc, #24]	; (8005cfc <SEGGER_SYSVIEW_Start+0x168>)
 8005ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce4:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 8005ce6:	f000 f9eb 	bl	80060c0 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8005cea:	f000 f9b1 	bl	8006050 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8005cee:	f000 fc83 	bl	80065f8 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 8005cf2:	bf00      	nop
 8005cf4:	3730      	adds	r7, #48	; 0x30
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop
 8005cfc:	200143ec 	.word	0x200143ec
 8005d00:	08007330 	.word	0x08007330
 8005d04:	2001441c 	.word	0x2001441c

08005d08 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8005d0e:	f3ef 8311 	mrs	r3, BASEPRI
 8005d12:	f04f 0120 	mov.w	r1, #32
 8005d16:	f381 8811 	msr	BASEPRI, r1
 8005d1a:	607b      	str	r3, [r7, #4]
 8005d1c:	480b      	ldr	r0, [pc, #44]	; (8005d4c <SEGGER_SYSVIEW_Stop+0x44>)
 8005d1e:	f7ff fb52 	bl	80053c6 <_PreparePacket>
 8005d22:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005d24:	4b0a      	ldr	r3, [pc, #40]	; (8005d50 <SEGGER_SYSVIEW_Stop+0x48>)
 8005d26:	781b      	ldrb	r3, [r3, #0]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d007      	beq.n	8005d3c <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005d2c:	220b      	movs	r2, #11
 8005d2e:	6839      	ldr	r1, [r7, #0]
 8005d30:	6838      	ldr	r0, [r7, #0]
 8005d32:	f7ff fc39 	bl	80055a8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005d36:	4b06      	ldr	r3, [pc, #24]	; (8005d50 <SEGGER_SYSVIEW_Stop+0x48>)
 8005d38:	2200      	movs	r2, #0
 8005d3a:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f383 8811 	msr	BASEPRI, r3
}
 8005d42:	bf00      	nop
 8005d44:	3708      	adds	r7, #8
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	2001441c 	.word	0x2001441c
 8005d50:	200143ec 	.word	0x200143ec

08005d54 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b08c      	sub	sp, #48	; 0x30
 8005d58:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005d5a:	f3ef 8311 	mrs	r3, BASEPRI
 8005d5e:	f04f 0120 	mov.w	r1, #32
 8005d62:	f381 8811 	msr	BASEPRI, r1
 8005d66:	60fb      	str	r3, [r7, #12]
 8005d68:	4845      	ldr	r0, [pc, #276]	; (8005e80 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005d6a:	f7ff fb2c 	bl	80053c6 <_PreparePacket>
 8005d6e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d78:	4b42      	ldr	r3, [pc, #264]	; (8005e84 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d7e:	e00b      	b.n	8005d98 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 8005d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d82:	b2da      	uxtb	r2, r3
 8005d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d86:	1c59      	adds	r1, r3, #1
 8005d88:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005d8a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005d8e:	b2d2      	uxtb	r2, r2
 8005d90:	701a      	strb	r2, [r3, #0]
 8005d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d94:	09db      	lsrs	r3, r3, #7
 8005d96:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d9a:	2b7f      	cmp	r3, #127	; 0x7f
 8005d9c:	d8f0      	bhi.n	8005d80 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 8005d9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005da0:	1c5a      	adds	r2, r3, #1
 8005da2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005da4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005da6:	b2d2      	uxtb	r2, r2
 8005da8:	701a      	strb	r2, [r3, #0]
 8005daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dac:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	627b      	str	r3, [r7, #36]	; 0x24
 8005db2:	4b34      	ldr	r3, [pc, #208]	; (8005e84 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	623b      	str	r3, [r7, #32]
 8005db8:	e00b      	b.n	8005dd2 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 8005dba:	6a3b      	ldr	r3, [r7, #32]
 8005dbc:	b2da      	uxtb	r2, r3
 8005dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dc0:	1c59      	adds	r1, r3, #1
 8005dc2:	6279      	str	r1, [r7, #36]	; 0x24
 8005dc4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005dc8:	b2d2      	uxtb	r2, r2
 8005dca:	701a      	strb	r2, [r3, #0]
 8005dcc:	6a3b      	ldr	r3, [r7, #32]
 8005dce:	09db      	lsrs	r3, r3, #7
 8005dd0:	623b      	str	r3, [r7, #32]
 8005dd2:	6a3b      	ldr	r3, [r7, #32]
 8005dd4:	2b7f      	cmp	r3, #127	; 0x7f
 8005dd6:	d8f0      	bhi.n	8005dba <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8005dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dda:	1c5a      	adds	r2, r3, #1
 8005ddc:	627a      	str	r2, [r7, #36]	; 0x24
 8005dde:	6a3a      	ldr	r2, [r7, #32]
 8005de0:	b2d2      	uxtb	r2, r2
 8005de2:	701a      	strb	r2, [r3, #0]
 8005de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	61fb      	str	r3, [r7, #28]
 8005dec:	4b25      	ldr	r3, [pc, #148]	; (8005e84 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	61bb      	str	r3, [r7, #24]
 8005df2:	e00b      	b.n	8005e0c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8005df4:	69bb      	ldr	r3, [r7, #24]
 8005df6:	b2da      	uxtb	r2, r3
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	1c59      	adds	r1, r3, #1
 8005dfc:	61f9      	str	r1, [r7, #28]
 8005dfe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e02:	b2d2      	uxtb	r2, r2
 8005e04:	701a      	strb	r2, [r3, #0]
 8005e06:	69bb      	ldr	r3, [r7, #24]
 8005e08:	09db      	lsrs	r3, r3, #7
 8005e0a:	61bb      	str	r3, [r7, #24]
 8005e0c:	69bb      	ldr	r3, [r7, #24]
 8005e0e:	2b7f      	cmp	r3, #127	; 0x7f
 8005e10:	d8f0      	bhi.n	8005df4 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8005e12:	69fb      	ldr	r3, [r7, #28]
 8005e14:	1c5a      	adds	r2, r3, #1
 8005e16:	61fa      	str	r2, [r7, #28]
 8005e18:	69ba      	ldr	r2, [r7, #24]
 8005e1a:	b2d2      	uxtb	r2, r2
 8005e1c:	701a      	strb	r2, [r3, #0]
 8005e1e:	69fb      	ldr	r3, [r7, #28]
 8005e20:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	617b      	str	r3, [r7, #20]
 8005e26:	2300      	movs	r3, #0
 8005e28:	613b      	str	r3, [r7, #16]
 8005e2a:	e00b      	b.n	8005e44 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	b2da      	uxtb	r2, r3
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	1c59      	adds	r1, r3, #1
 8005e34:	6179      	str	r1, [r7, #20]
 8005e36:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005e3a:	b2d2      	uxtb	r2, r2
 8005e3c:	701a      	strb	r2, [r3, #0]
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	09db      	lsrs	r3, r3, #7
 8005e42:	613b      	str	r3, [r7, #16]
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	2b7f      	cmp	r3, #127	; 0x7f
 8005e48:	d8f0      	bhi.n	8005e2c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	1c5a      	adds	r2, r3, #1
 8005e4e:	617a      	str	r2, [r7, #20]
 8005e50:	693a      	ldr	r2, [r7, #16]
 8005e52:	b2d2      	uxtb	r2, r2
 8005e54:	701a      	strb	r2, [r3, #0]
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005e5a:	2218      	movs	r2, #24
 8005e5c:	6879      	ldr	r1, [r7, #4]
 8005e5e:	68b8      	ldr	r0, [r7, #8]
 8005e60:	f7ff fba2 	bl	80055a8 <_SendPacket>
  RECORD_END();
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005e6a:	4b06      	ldr	r3, [pc, #24]	; (8005e84 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d002      	beq.n	8005e78 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 8005e72:	4b04      	ldr	r3, [pc, #16]	; (8005e84 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e76:	4798      	blx	r3
  }
}
 8005e78:	bf00      	nop
 8005e7a:	3730      	adds	r7, #48	; 0x30
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	2001441c 	.word	0x2001441c
 8005e84:	200143ec 	.word	0x200143ec

08005e88 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b092      	sub	sp, #72	; 0x48
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 8005e90:	f3ef 8311 	mrs	r3, BASEPRI
 8005e94:	f04f 0120 	mov.w	r1, #32
 8005e98:	f381 8811 	msr	BASEPRI, r1
 8005e9c:	617b      	str	r3, [r7, #20]
 8005e9e:	486a      	ldr	r0, [pc, #424]	; (8006048 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 8005ea0:	f7ff fa91 	bl	80053c6 <_PreparePacket>
 8005ea4:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	647b      	str	r3, [r7, #68]	; 0x44
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	4b66      	ldr	r3, [pc, #408]	; (800604c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005eb4:	691b      	ldr	r3, [r3, #16]
 8005eb6:	1ad3      	subs	r3, r2, r3
 8005eb8:	643b      	str	r3, [r7, #64]	; 0x40
 8005eba:	e00b      	b.n	8005ed4 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 8005ebc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ebe:	b2da      	uxtb	r2, r3
 8005ec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ec2:	1c59      	adds	r1, r3, #1
 8005ec4:	6479      	str	r1, [r7, #68]	; 0x44
 8005ec6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005eca:	b2d2      	uxtb	r2, r2
 8005ecc:	701a      	strb	r2, [r3, #0]
 8005ece:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ed0:	09db      	lsrs	r3, r3, #7
 8005ed2:	643b      	str	r3, [r7, #64]	; 0x40
 8005ed4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005ed6:	2b7f      	cmp	r3, #127	; 0x7f
 8005ed8:	d8f0      	bhi.n	8005ebc <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8005eda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005edc:	1c5a      	adds	r2, r3, #1
 8005ede:	647a      	str	r2, [r7, #68]	; 0x44
 8005ee0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ee2:	b2d2      	uxtb	r2, r2
 8005ee4:	701a      	strb	r2, [r3, #0]
 8005ee6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ee8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	63bb      	str	r3, [r7, #56]	; 0x38
 8005ef4:	e00b      	b.n	8005f0e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8005ef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ef8:	b2da      	uxtb	r2, r3
 8005efa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005efc:	1c59      	adds	r1, r3, #1
 8005efe:	63f9      	str	r1, [r7, #60]	; 0x3c
 8005f00:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f04:	b2d2      	uxtb	r2, r2
 8005f06:	701a      	strb	r2, [r3, #0]
 8005f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f0a:	09db      	lsrs	r3, r3, #7
 8005f0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f10:	2b7f      	cmp	r3, #127	; 0x7f
 8005f12:	d8f0      	bhi.n	8005ef6 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005f14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f16:	1c5a      	adds	r2, r3, #1
 8005f18:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005f1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005f1c:	b2d2      	uxtb	r2, r2
 8005f1e:	701a      	strb	r2, [r3, #0]
 8005f20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f22:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	2220      	movs	r2, #32
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	68f8      	ldr	r0, [r7, #12]
 8005f2e:	f7ff f9fd 	bl	800532c <_EncodeStr>
 8005f32:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005f34:	2209      	movs	r2, #9
 8005f36:	68f9      	ldr	r1, [r7, #12]
 8005f38:	6938      	ldr	r0, [r7, #16]
 8005f3a:	f7ff fb35 	bl	80055a8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	637b      	str	r3, [r7, #52]	; 0x34
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	4b40      	ldr	r3, [pc, #256]	; (800604c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005f4c:	691b      	ldr	r3, [r3, #16]
 8005f4e:	1ad3      	subs	r3, r2, r3
 8005f50:	633b      	str	r3, [r7, #48]	; 0x30
 8005f52:	e00b      	b.n	8005f6c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f56:	b2da      	uxtb	r2, r3
 8005f58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f5a:	1c59      	adds	r1, r3, #1
 8005f5c:	6379      	str	r1, [r7, #52]	; 0x34
 8005f5e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f62:	b2d2      	uxtb	r2, r2
 8005f64:	701a      	strb	r2, [r3, #0]
 8005f66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f68:	09db      	lsrs	r3, r3, #7
 8005f6a:	633b      	str	r3, [r7, #48]	; 0x30
 8005f6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f6e:	2b7f      	cmp	r3, #127	; 0x7f
 8005f70:	d8f0      	bhi.n	8005f54 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8005f72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f74:	1c5a      	adds	r2, r3, #1
 8005f76:	637a      	str	r2, [r7, #52]	; 0x34
 8005f78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f7a:	b2d2      	uxtb	r2, r2
 8005f7c:	701a      	strb	r2, [r3, #0]
 8005f7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f80:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	68db      	ldr	r3, [r3, #12]
 8005f8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f8c:	e00b      	b.n	8005fa6 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 8005f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f90:	b2da      	uxtb	r2, r3
 8005f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f94:	1c59      	adds	r1, r3, #1
 8005f96:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f98:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f9c:	b2d2      	uxtb	r2, r2
 8005f9e:	701a      	strb	r2, [r3, #0]
 8005fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa2:	09db      	lsrs	r3, r3, #7
 8005fa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fa8:	2b7f      	cmp	r3, #127	; 0x7f
 8005faa:	d8f0      	bhi.n	8005f8e <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 8005fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fae:	1c5a      	adds	r2, r3, #1
 8005fb0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005fb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005fb4:	b2d2      	uxtb	r2, r2
 8005fb6:	701a      	strb	r2, [r3, #0]
 8005fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fba:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	627b      	str	r3, [r7, #36]	; 0x24
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	623b      	str	r3, [r7, #32]
 8005fc6:	e00b      	b.n	8005fe0 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 8005fc8:	6a3b      	ldr	r3, [r7, #32]
 8005fca:	b2da      	uxtb	r2, r3
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fce:	1c59      	adds	r1, r3, #1
 8005fd0:	6279      	str	r1, [r7, #36]	; 0x24
 8005fd2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005fd6:	b2d2      	uxtb	r2, r2
 8005fd8:	701a      	strb	r2, [r3, #0]
 8005fda:	6a3b      	ldr	r3, [r7, #32]
 8005fdc:	09db      	lsrs	r3, r3, #7
 8005fde:	623b      	str	r3, [r7, #32]
 8005fe0:	6a3b      	ldr	r3, [r7, #32]
 8005fe2:	2b7f      	cmp	r3, #127	; 0x7f
 8005fe4:	d8f0      	bhi.n	8005fc8 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fe8:	1c5a      	adds	r2, r3, #1
 8005fea:	627a      	str	r2, [r7, #36]	; 0x24
 8005fec:	6a3a      	ldr	r2, [r7, #32]
 8005fee:	b2d2      	uxtb	r2, r2
 8005ff0:	701a      	strb	r2, [r3, #0]
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	61fb      	str	r3, [r7, #28]
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	61bb      	str	r3, [r7, #24]
 8005ffe:	e00b      	b.n	8006018 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	b2da      	uxtb	r2, r3
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	1c59      	adds	r1, r3, #1
 8006008:	61f9      	str	r1, [r7, #28]
 800600a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800600e:	b2d2      	uxtb	r2, r2
 8006010:	701a      	strb	r2, [r3, #0]
 8006012:	69bb      	ldr	r3, [r7, #24]
 8006014:	09db      	lsrs	r3, r3, #7
 8006016:	61bb      	str	r3, [r7, #24]
 8006018:	69bb      	ldr	r3, [r7, #24]
 800601a:	2b7f      	cmp	r3, #127	; 0x7f
 800601c:	d8f0      	bhi.n	8006000 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	1c5a      	adds	r2, r3, #1
 8006022:	61fa      	str	r2, [r7, #28]
 8006024:	69ba      	ldr	r2, [r7, #24]
 8006026:	b2d2      	uxtb	r2, r2
 8006028:	701a      	strb	r2, [r3, #0]
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800602e:	2215      	movs	r2, #21
 8006030:	68f9      	ldr	r1, [r7, #12]
 8006032:	6938      	ldr	r0, [r7, #16]
 8006034:	f7ff fab8 	bl	80055a8 <_SendPacket>
  RECORD_END();
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	f383 8811 	msr	BASEPRI, r3
}
 800603e:	bf00      	nop
 8006040:	3748      	adds	r7, #72	; 0x48
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
 8006046:	bf00      	nop
 8006048:	2001441c 	.word	0x2001441c
 800604c:	200143ec 	.word	0x200143ec

08006050 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8006050:	b580      	push	{r7, lr}
 8006052:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8006054:	4b07      	ldr	r3, [pc, #28]	; (8006074 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006056:	6a1b      	ldr	r3, [r3, #32]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d008      	beq.n	800606e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800605c:	4b05      	ldr	r3, [pc, #20]	; (8006074 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800605e:	6a1b      	ldr	r3, [r3, #32]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d003      	beq.n	800606e <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8006066:	4b03      	ldr	r3, [pc, #12]	; (8006074 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006068:	6a1b      	ldr	r3, [r3, #32]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	4798      	blx	r3
  }
}
 800606e:	bf00      	nop
 8006070:	bd80      	pop	{r7, pc}
 8006072:	bf00      	nop
 8006074:	200143ec 	.word	0x200143ec

08006078 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8006078:	b580      	push	{r7, lr}
 800607a:	b086      	sub	sp, #24
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006080:	f3ef 8311 	mrs	r3, BASEPRI
 8006084:	f04f 0120 	mov.w	r1, #32
 8006088:	f381 8811 	msr	BASEPRI, r1
 800608c:	617b      	str	r3, [r7, #20]
 800608e:	480b      	ldr	r0, [pc, #44]	; (80060bc <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006090:	f7ff f999 	bl	80053c6 <_PreparePacket>
 8006094:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006096:	2280      	movs	r2, #128	; 0x80
 8006098:	6879      	ldr	r1, [r7, #4]
 800609a:	6938      	ldr	r0, [r7, #16]
 800609c:	f7ff f946 	bl	800532c <_EncodeStr>
 80060a0:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80060a2:	220e      	movs	r2, #14
 80060a4:	68f9      	ldr	r1, [r7, #12]
 80060a6:	6938      	ldr	r0, [r7, #16]
 80060a8:	f7ff fa7e 	bl	80055a8 <_SendPacket>
  RECORD_END();
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	f383 8811 	msr	BASEPRI, r3
}
 80060b2:	bf00      	nop
 80060b4:	3718      	adds	r7, #24
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}
 80060ba:	bf00      	nop
 80060bc:	2001441c 	.word	0x2001441c

080060c0 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80060c0:	b590      	push	{r4, r7, lr}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80060c6:	4b15      	ldr	r3, [pc, #84]	; (800611c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80060c8:	6a1b      	ldr	r3, [r3, #32]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d01a      	beq.n	8006104 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80060ce:	4b13      	ldr	r3, [pc, #76]	; (800611c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80060d0:	6a1b      	ldr	r3, [r3, #32]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d015      	beq.n	8006104 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80060d8:	4b10      	ldr	r3, [pc, #64]	; (800611c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80060da:	6a1b      	ldr	r3, [r3, #32]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4798      	blx	r3
 80060e0:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80060e4:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80060e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80060ea:	f04f 0200 	mov.w	r2, #0
 80060ee:	f04f 0300 	mov.w	r3, #0
 80060f2:	000a      	movs	r2, r1
 80060f4:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80060f6:	4613      	mov	r3, r2
 80060f8:	461a      	mov	r2, r3
 80060fa:	4621      	mov	r1, r4
 80060fc:	200d      	movs	r0, #13
 80060fe:	f7ff fbe7 	bl	80058d0 <SEGGER_SYSVIEW_RecordU32x2>
 8006102:	e006      	b.n	8006112 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8006104:	4b06      	ldr	r3, [pc, #24]	; (8006120 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4619      	mov	r1, r3
 800610a:	200c      	movs	r0, #12
 800610c:	f7ff fba4 	bl	8005858 <SEGGER_SYSVIEW_RecordU32>
  }
}
 8006110:	bf00      	nop
 8006112:	bf00      	nop
 8006114:	370c      	adds	r7, #12
 8006116:	46bd      	mov	sp, r7
 8006118:	bd90      	pop	{r4, r7, pc}
 800611a:	bf00      	nop
 800611c:	200143ec 	.word	0x200143ec
 8006120:	e0001004 	.word	0xe0001004

08006124 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8006124:	b580      	push	{r7, lr}
 8006126:	b086      	sub	sp, #24
 8006128:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800612a:	f3ef 8311 	mrs	r3, BASEPRI
 800612e:	f04f 0120 	mov.w	r1, #32
 8006132:	f381 8811 	msr	BASEPRI, r1
 8006136:	60fb      	str	r3, [r7, #12]
 8006138:	4819      	ldr	r0, [pc, #100]	; (80061a0 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800613a:	f7ff f944 	bl	80053c6 <_PreparePacket>
 800613e:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8006140:	68bb      	ldr	r3, [r7, #8]
 8006142:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8006144:	4b17      	ldr	r3, [pc, #92]	; (80061a4 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800614c:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	617b      	str	r3, [r7, #20]
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	613b      	str	r3, [r7, #16]
 8006156:	e00b      	b.n	8006170 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	b2da      	uxtb	r2, r3
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	1c59      	adds	r1, r3, #1
 8006160:	6179      	str	r1, [r7, #20]
 8006162:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006166:	b2d2      	uxtb	r2, r2
 8006168:	701a      	strb	r2, [r3, #0]
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	09db      	lsrs	r3, r3, #7
 800616e:	613b      	str	r3, [r7, #16]
 8006170:	693b      	ldr	r3, [r7, #16]
 8006172:	2b7f      	cmp	r3, #127	; 0x7f
 8006174:	d8f0      	bhi.n	8006158 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	1c5a      	adds	r2, r3, #1
 800617a:	617a      	str	r2, [r7, #20]
 800617c:	693a      	ldr	r2, [r7, #16]
 800617e:	b2d2      	uxtb	r2, r2
 8006180:	701a      	strb	r2, [r3, #0]
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8006186:	2202      	movs	r2, #2
 8006188:	6879      	ldr	r1, [r7, #4]
 800618a:	68b8      	ldr	r0, [r7, #8]
 800618c:	f7ff fa0c 	bl	80055a8 <_SendPacket>
  RECORD_END();
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f383 8811 	msr	BASEPRI, r3
}
 8006196:	bf00      	nop
 8006198:	3718      	adds	r7, #24
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	2001441c 	.word	0x2001441c
 80061a4:	e000ed04 	.word	0xe000ed04

080061a8 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80061ae:	f3ef 8311 	mrs	r3, BASEPRI
 80061b2:	f04f 0120 	mov.w	r1, #32
 80061b6:	f381 8811 	msr	BASEPRI, r1
 80061ba:	607b      	str	r3, [r7, #4]
 80061bc:	4807      	ldr	r0, [pc, #28]	; (80061dc <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80061be:	f7ff f902 	bl	80053c6 <_PreparePacket>
 80061c2:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80061c4:	2203      	movs	r2, #3
 80061c6:	6839      	ldr	r1, [r7, #0]
 80061c8:	6838      	ldr	r0, [r7, #0]
 80061ca:	f7ff f9ed 	bl	80055a8 <_SendPacket>
  RECORD_END();
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f383 8811 	msr	BASEPRI, r3
}
 80061d4:	bf00      	nop
 80061d6:	3708      	adds	r7, #8
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	2001441c 	.word	0x2001441c

080061e0 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b082      	sub	sp, #8
 80061e4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80061e6:	f3ef 8311 	mrs	r3, BASEPRI
 80061ea:	f04f 0120 	mov.w	r1, #32
 80061ee:	f381 8811 	msr	BASEPRI, r1
 80061f2:	607b      	str	r3, [r7, #4]
 80061f4:	4807      	ldr	r0, [pc, #28]	; (8006214 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80061f6:	f7ff f8e6 	bl	80053c6 <_PreparePacket>
 80061fa:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80061fc:	2212      	movs	r2, #18
 80061fe:	6839      	ldr	r1, [r7, #0]
 8006200:	6838      	ldr	r0, [r7, #0]
 8006202:	f7ff f9d1 	bl	80055a8 <_SendPacket>
  RECORD_END();
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f383 8811 	msr	BASEPRI, r3
}
 800620c:	bf00      	nop
 800620e:	3708      	adds	r7, #8
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}
 8006214:	2001441c 	.word	0x2001441c

08006218 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800621e:	f3ef 8311 	mrs	r3, BASEPRI
 8006222:	f04f 0120 	mov.w	r1, #32
 8006226:	f381 8811 	msr	BASEPRI, r1
 800622a:	607b      	str	r3, [r7, #4]
 800622c:	4807      	ldr	r0, [pc, #28]	; (800624c <SEGGER_SYSVIEW_OnIdle+0x34>)
 800622e:	f7ff f8ca 	bl	80053c6 <_PreparePacket>
 8006232:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8006234:	2211      	movs	r2, #17
 8006236:	6839      	ldr	r1, [r7, #0]
 8006238:	6838      	ldr	r0, [r7, #0]
 800623a:	f7ff f9b5 	bl	80055a8 <_SendPacket>
  RECORD_END();
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f383 8811 	msr	BASEPRI, r3
}
 8006244:	bf00      	nop
 8006246:	3708      	adds	r7, #8
 8006248:	46bd      	mov	sp, r7
 800624a:	bd80      	pop	{r7, pc}
 800624c:	2001441c 	.word	0x2001441c

08006250 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8006250:	b580      	push	{r7, lr}
 8006252:	b088      	sub	sp, #32
 8006254:	af00      	add	r7, sp, #0
 8006256:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006258:	f3ef 8311 	mrs	r3, BASEPRI
 800625c:	f04f 0120 	mov.w	r1, #32
 8006260:	f381 8811 	msr	BASEPRI, r1
 8006264:	617b      	str	r3, [r7, #20]
 8006266:	4819      	ldr	r0, [pc, #100]	; (80062cc <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006268:	f7ff f8ad 	bl	80053c6 <_PreparePacket>
 800626c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006272:	4b17      	ldr	r3, [pc, #92]	; (80062d0 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	687a      	ldr	r2, [r7, #4]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	61fb      	str	r3, [r7, #28]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	61bb      	str	r3, [r7, #24]
 8006284:	e00b      	b.n	800629e <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	b2da      	uxtb	r2, r3
 800628a:	69fb      	ldr	r3, [r7, #28]
 800628c:	1c59      	adds	r1, r3, #1
 800628e:	61f9      	str	r1, [r7, #28]
 8006290:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006294:	b2d2      	uxtb	r2, r2
 8006296:	701a      	strb	r2, [r3, #0]
 8006298:	69bb      	ldr	r3, [r7, #24]
 800629a:	09db      	lsrs	r3, r3, #7
 800629c:	61bb      	str	r3, [r7, #24]
 800629e:	69bb      	ldr	r3, [r7, #24]
 80062a0:	2b7f      	cmp	r3, #127	; 0x7f
 80062a2:	d8f0      	bhi.n	8006286 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	1c5a      	adds	r2, r3, #1
 80062a8:	61fa      	str	r2, [r7, #28]
 80062aa:	69ba      	ldr	r2, [r7, #24]
 80062ac:	b2d2      	uxtb	r2, r2
 80062ae:	701a      	strb	r2, [r3, #0]
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80062b4:	2208      	movs	r2, #8
 80062b6:	68f9      	ldr	r1, [r7, #12]
 80062b8:	6938      	ldr	r0, [r7, #16]
 80062ba:	f7ff f975 	bl	80055a8 <_SendPacket>
  RECORD_END();
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	f383 8811 	msr	BASEPRI, r3
}
 80062c4:	bf00      	nop
 80062c6:	3720      	adds	r7, #32
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	2001441c 	.word	0x2001441c
 80062d0:	200143ec 	.word	0x200143ec

080062d4 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b088      	sub	sp, #32
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80062dc:	f3ef 8311 	mrs	r3, BASEPRI
 80062e0:	f04f 0120 	mov.w	r1, #32
 80062e4:	f381 8811 	msr	BASEPRI, r1
 80062e8:	617b      	str	r3, [r7, #20]
 80062ea:	4819      	ldr	r0, [pc, #100]	; (8006350 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80062ec:	f7ff f86b 	bl	80053c6 <_PreparePacket>
 80062f0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80062f6:	4b17      	ldr	r3, [pc, #92]	; (8006354 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	61fb      	str	r3, [r7, #28]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	61bb      	str	r3, [r7, #24]
 8006308:	e00b      	b.n	8006322 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800630a:	69bb      	ldr	r3, [r7, #24]
 800630c:	b2da      	uxtb	r2, r3
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	1c59      	adds	r1, r3, #1
 8006312:	61f9      	str	r1, [r7, #28]
 8006314:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006318:	b2d2      	uxtb	r2, r2
 800631a:	701a      	strb	r2, [r3, #0]
 800631c:	69bb      	ldr	r3, [r7, #24]
 800631e:	09db      	lsrs	r3, r3, #7
 8006320:	61bb      	str	r3, [r7, #24]
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	2b7f      	cmp	r3, #127	; 0x7f
 8006326:	d8f0      	bhi.n	800630a <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006328:	69fb      	ldr	r3, [r7, #28]
 800632a:	1c5a      	adds	r2, r3, #1
 800632c:	61fa      	str	r2, [r7, #28]
 800632e:	69ba      	ldr	r2, [r7, #24]
 8006330:	b2d2      	uxtb	r2, r2
 8006332:	701a      	strb	r2, [r3, #0]
 8006334:	69fb      	ldr	r3, [r7, #28]
 8006336:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8006338:	2204      	movs	r2, #4
 800633a:	68f9      	ldr	r1, [r7, #12]
 800633c:	6938      	ldr	r0, [r7, #16]
 800633e:	f7ff f933 	bl	80055a8 <_SendPacket>
  RECORD_END();
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	f383 8811 	msr	BASEPRI, r3
}
 8006348:	bf00      	nop
 800634a:	3720      	adds	r7, #32
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}
 8006350:	2001441c 	.word	0x2001441c
 8006354:	200143ec 	.word	0x200143ec

08006358 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8006358:	b580      	push	{r7, lr}
 800635a:	b088      	sub	sp, #32
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8006360:	f3ef 8311 	mrs	r3, BASEPRI
 8006364:	f04f 0120 	mov.w	r1, #32
 8006368:	f381 8811 	msr	BASEPRI, r1
 800636c:	617b      	str	r3, [r7, #20]
 800636e:	4819      	ldr	r0, [pc, #100]	; (80063d4 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006370:	f7ff f829 	bl	80053c6 <_PreparePacket>
 8006374:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800637a:	4b17      	ldr	r3, [pc, #92]	; (80063d8 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	687a      	ldr	r2, [r7, #4]
 8006380:	1ad3      	subs	r3, r2, r3
 8006382:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	61fb      	str	r3, [r7, #28]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	61bb      	str	r3, [r7, #24]
 800638c:	e00b      	b.n	80063a6 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800638e:	69bb      	ldr	r3, [r7, #24]
 8006390:	b2da      	uxtb	r2, r3
 8006392:	69fb      	ldr	r3, [r7, #28]
 8006394:	1c59      	adds	r1, r3, #1
 8006396:	61f9      	str	r1, [r7, #28]
 8006398:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800639c:	b2d2      	uxtb	r2, r2
 800639e:	701a      	strb	r2, [r3, #0]
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	09db      	lsrs	r3, r3, #7
 80063a4:	61bb      	str	r3, [r7, #24]
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	2b7f      	cmp	r3, #127	; 0x7f
 80063aa:	d8f0      	bhi.n	800638e <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80063ac:	69fb      	ldr	r3, [r7, #28]
 80063ae:	1c5a      	adds	r2, r3, #1
 80063b0:	61fa      	str	r2, [r7, #28]
 80063b2:	69ba      	ldr	r2, [r7, #24]
 80063b4:	b2d2      	uxtb	r2, r2
 80063b6:	701a      	strb	r2, [r3, #0]
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80063bc:	2206      	movs	r2, #6
 80063be:	68f9      	ldr	r1, [r7, #12]
 80063c0:	6938      	ldr	r0, [r7, #16]
 80063c2:	f7ff f8f1 	bl	80055a8 <_SendPacket>
  RECORD_END();
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	f383 8811 	msr	BASEPRI, r3
}
 80063cc:	bf00      	nop
 80063ce:	3720      	adds	r7, #32
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	2001441c 	.word	0x2001441c
 80063d8:	200143ec 	.word	0x200143ec

080063dc <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80063dc:	b580      	push	{r7, lr}
 80063de:	b08a      	sub	sp, #40	; 0x28
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
 80063e4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80063e6:	f3ef 8311 	mrs	r3, BASEPRI
 80063ea:	f04f 0120 	mov.w	r1, #32
 80063ee:	f381 8811 	msr	BASEPRI, r1
 80063f2:	617b      	str	r3, [r7, #20]
 80063f4:	4827      	ldr	r0, [pc, #156]	; (8006494 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80063f6:	f7fe ffe6 	bl	80053c6 <_PreparePacket>
 80063fa:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8006400:	4b25      	ldr	r3, [pc, #148]	; (8006498 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8006402:	691b      	ldr	r3, [r3, #16]
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	1ad3      	subs	r3, r2, r3
 8006408:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	627b      	str	r3, [r7, #36]	; 0x24
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	623b      	str	r3, [r7, #32]
 8006412:	e00b      	b.n	800642c <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006414:	6a3b      	ldr	r3, [r7, #32]
 8006416:	b2da      	uxtb	r2, r3
 8006418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800641a:	1c59      	adds	r1, r3, #1
 800641c:	6279      	str	r1, [r7, #36]	; 0x24
 800641e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006422:	b2d2      	uxtb	r2, r2
 8006424:	701a      	strb	r2, [r3, #0]
 8006426:	6a3b      	ldr	r3, [r7, #32]
 8006428:	09db      	lsrs	r3, r3, #7
 800642a:	623b      	str	r3, [r7, #32]
 800642c:	6a3b      	ldr	r3, [r7, #32]
 800642e:	2b7f      	cmp	r3, #127	; 0x7f
 8006430:	d8f0      	bhi.n	8006414 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006434:	1c5a      	adds	r2, r3, #1
 8006436:	627a      	str	r2, [r7, #36]	; 0x24
 8006438:	6a3a      	ldr	r2, [r7, #32]
 800643a:	b2d2      	uxtb	r2, r2
 800643c:	701a      	strb	r2, [r3, #0]
 800643e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006440:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	61fb      	str	r3, [r7, #28]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	61bb      	str	r3, [r7, #24]
 800644a:	e00b      	b.n	8006464 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800644c:	69bb      	ldr	r3, [r7, #24]
 800644e:	b2da      	uxtb	r2, r3
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	1c59      	adds	r1, r3, #1
 8006454:	61f9      	str	r1, [r7, #28]
 8006456:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800645a:	b2d2      	uxtb	r2, r2
 800645c:	701a      	strb	r2, [r3, #0]
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	09db      	lsrs	r3, r3, #7
 8006462:	61bb      	str	r3, [r7, #24]
 8006464:	69bb      	ldr	r3, [r7, #24]
 8006466:	2b7f      	cmp	r3, #127	; 0x7f
 8006468:	d8f0      	bhi.n	800644c <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	1c5a      	adds	r2, r3, #1
 800646e:	61fa      	str	r2, [r7, #28]
 8006470:	69ba      	ldr	r2, [r7, #24]
 8006472:	b2d2      	uxtb	r2, r2
 8006474:	701a      	strb	r2, [r3, #0]
 8006476:	69fb      	ldr	r3, [r7, #28]
 8006478:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800647a:	2207      	movs	r2, #7
 800647c:	68f9      	ldr	r1, [r7, #12]
 800647e:	6938      	ldr	r0, [r7, #16]
 8006480:	f7ff f892 	bl	80055a8 <_SendPacket>
  RECORD_END();
 8006484:	697b      	ldr	r3, [r7, #20]
 8006486:	f383 8811 	msr	BASEPRI, r3
}
 800648a:	bf00      	nop
 800648c:	3728      	adds	r7, #40	; 0x28
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
 8006492:	bf00      	nop
 8006494:	2001441c 	.word	0x2001441c
 8006498:	200143ec 	.word	0x200143ec

0800649c <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800649c:	b480      	push	{r7}
 800649e:	b083      	sub	sp, #12
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 80064a4:	4b04      	ldr	r3, [pc, #16]	; (80064b8 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 80064a6:	691b      	ldr	r3, [r3, #16]
 80064a8:	687a      	ldr	r2, [r7, #4]
 80064aa:	1ad3      	subs	r3, r2, r3
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	370c      	adds	r7, #12
 80064b0:	46bd      	mov	sp, r7
 80064b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b6:	4770      	bx	lr
 80064b8:	200143ec 	.word	0x200143ec

080064bc <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 80064bc:	b580      	push	{r7, lr}
 80064be:	b08c      	sub	sp, #48	; 0x30
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	4603      	mov	r3, r0
 80064c4:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80064c6:	4b3b      	ldr	r3, [pc, #236]	; (80065b4 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d06d      	beq.n	80065aa <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80064ce:	4b39      	ldr	r3, [pc, #228]	; (80065b4 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80064d4:	2300      	movs	r3, #0
 80064d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80064d8:	e008      	b.n	80064ec <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80064da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80064e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d007      	beq.n	80064f6 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80064e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064e8:	3301      	adds	r3, #1
 80064ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80064ec:	79fb      	ldrb	r3, [r7, #7]
 80064ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d3f2      	bcc.n	80064da <SEGGER_SYSVIEW_SendModule+0x1e>
 80064f4:	e000      	b.n	80064f8 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80064f6:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80064f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d055      	beq.n	80065aa <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80064fe:	f3ef 8311 	mrs	r3, BASEPRI
 8006502:	f04f 0120 	mov.w	r1, #32
 8006506:	f381 8811 	msr	BASEPRI, r1
 800650a:	617b      	str	r3, [r7, #20]
 800650c:	482a      	ldr	r0, [pc, #168]	; (80065b8 <SEGGER_SYSVIEW_SendModule+0xfc>)
 800650e:	f7fe ff5a 	bl	80053c6 <_PreparePacket>
 8006512:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	627b      	str	r3, [r7, #36]	; 0x24
 800651c:	79fb      	ldrb	r3, [r7, #7]
 800651e:	623b      	str	r3, [r7, #32]
 8006520:	e00b      	b.n	800653a <SEGGER_SYSVIEW_SendModule+0x7e>
 8006522:	6a3b      	ldr	r3, [r7, #32]
 8006524:	b2da      	uxtb	r2, r3
 8006526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006528:	1c59      	adds	r1, r3, #1
 800652a:	6279      	str	r1, [r7, #36]	; 0x24
 800652c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006530:	b2d2      	uxtb	r2, r2
 8006532:	701a      	strb	r2, [r3, #0]
 8006534:	6a3b      	ldr	r3, [r7, #32]
 8006536:	09db      	lsrs	r3, r3, #7
 8006538:	623b      	str	r3, [r7, #32]
 800653a:	6a3b      	ldr	r3, [r7, #32]
 800653c:	2b7f      	cmp	r3, #127	; 0x7f
 800653e:	d8f0      	bhi.n	8006522 <SEGGER_SYSVIEW_SendModule+0x66>
 8006540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006542:	1c5a      	adds	r2, r3, #1
 8006544:	627a      	str	r2, [r7, #36]	; 0x24
 8006546:	6a3a      	ldr	r2, [r7, #32]
 8006548:	b2d2      	uxtb	r2, r2
 800654a:	701a      	strb	r2, [r3, #0]
 800654c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800654e:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	61fb      	str	r3, [r7, #28]
 8006554:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006556:	689b      	ldr	r3, [r3, #8]
 8006558:	61bb      	str	r3, [r7, #24]
 800655a:	e00b      	b.n	8006574 <SEGGER_SYSVIEW_SendModule+0xb8>
 800655c:	69bb      	ldr	r3, [r7, #24]
 800655e:	b2da      	uxtb	r2, r3
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	1c59      	adds	r1, r3, #1
 8006564:	61f9      	str	r1, [r7, #28]
 8006566:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800656a:	b2d2      	uxtb	r2, r2
 800656c:	701a      	strb	r2, [r3, #0]
 800656e:	69bb      	ldr	r3, [r7, #24]
 8006570:	09db      	lsrs	r3, r3, #7
 8006572:	61bb      	str	r3, [r7, #24]
 8006574:	69bb      	ldr	r3, [r7, #24]
 8006576:	2b7f      	cmp	r3, #127	; 0x7f
 8006578:	d8f0      	bhi.n	800655c <SEGGER_SYSVIEW_SendModule+0xa0>
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	1c5a      	adds	r2, r3, #1
 800657e:	61fa      	str	r2, [r7, #28]
 8006580:	69ba      	ldr	r2, [r7, #24]
 8006582:	b2d2      	uxtb	r2, r2
 8006584:	701a      	strb	r2, [r3, #0]
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800658a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	2280      	movs	r2, #128	; 0x80
 8006590:	4619      	mov	r1, r3
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f7fe feca 	bl	800532c <_EncodeStr>
 8006598:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800659a:	2216      	movs	r2, #22
 800659c:	68f9      	ldr	r1, [r7, #12]
 800659e:	6938      	ldr	r0, [r7, #16]
 80065a0:	f7ff f802 	bl	80055a8 <_SendPacket>
      RECORD_END();
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 80065aa:	bf00      	nop
 80065ac:	3730      	adds	r7, #48	; 0x30
 80065ae:	46bd      	mov	sp, r7
 80065b0:	bd80      	pop	{r7, pc}
 80065b2:	bf00      	nop
 80065b4:	20014414 	.word	0x20014414
 80065b8:	2001441c 	.word	0x2001441c

080065bc <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 80065bc:	b580      	push	{r7, lr}
 80065be:	b082      	sub	sp, #8
 80065c0:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 80065c2:	4b0c      	ldr	r3, [pc, #48]	; (80065f4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00f      	beq.n	80065ea <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80065ca:	4b0a      	ldr	r3, [pc, #40]	; (80065f4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d002      	beq.n	80065de <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d1f2      	bne.n	80065d0 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80065ea:	bf00      	nop
 80065ec:	3708      	adds	r7, #8
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	20014414 	.word	0x20014414

080065f8 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b086      	sub	sp, #24
 80065fc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80065fe:	f3ef 8311 	mrs	r3, BASEPRI
 8006602:	f04f 0120 	mov.w	r1, #32
 8006606:	f381 8811 	msr	BASEPRI, r1
 800660a:	60fb      	str	r3, [r7, #12]
 800660c:	4817      	ldr	r0, [pc, #92]	; (800666c <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800660e:	f7fe feda 	bl	80053c6 <_PreparePacket>
 8006612:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	617b      	str	r3, [r7, #20]
 800661c:	4b14      	ldr	r3, [pc, #80]	; (8006670 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	613b      	str	r3, [r7, #16]
 8006622:	e00b      	b.n	800663c <SEGGER_SYSVIEW_SendNumModules+0x44>
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	b2da      	uxtb	r2, r3
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	1c59      	adds	r1, r3, #1
 800662c:	6179      	str	r1, [r7, #20]
 800662e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006632:	b2d2      	uxtb	r2, r2
 8006634:	701a      	strb	r2, [r3, #0]
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	09db      	lsrs	r3, r3, #7
 800663a:	613b      	str	r3, [r7, #16]
 800663c:	693b      	ldr	r3, [r7, #16]
 800663e:	2b7f      	cmp	r3, #127	; 0x7f
 8006640:	d8f0      	bhi.n	8006624 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8006642:	697b      	ldr	r3, [r7, #20]
 8006644:	1c5a      	adds	r2, r3, #1
 8006646:	617a      	str	r2, [r7, #20]
 8006648:	693a      	ldr	r2, [r7, #16]
 800664a:	b2d2      	uxtb	r2, r2
 800664c:	701a      	strb	r2, [r3, #0]
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8006652:	221b      	movs	r2, #27
 8006654:	6879      	ldr	r1, [r7, #4]
 8006656:	68b8      	ldr	r0, [r7, #8]
 8006658:	f7fe ffa6 	bl	80055a8 <_SendPacket>
  RECORD_END();
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f383 8811 	msr	BASEPRI, r3
}
 8006662:	bf00      	nop
 8006664:	3718      	adds	r7, #24
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	2001441c 	.word	0x2001441c
 8006670:	20014418 	.word	0x20014418

08006674 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8006674:	b580      	push	{r7, lr}
 8006676:	b08a      	sub	sp, #40	; 0x28
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800667c:	f3ef 8311 	mrs	r3, BASEPRI
 8006680:	f04f 0120 	mov.w	r1, #32
 8006684:	f381 8811 	msr	BASEPRI, r1
 8006688:	617b      	str	r3, [r7, #20]
 800668a:	4827      	ldr	r0, [pc, #156]	; (8006728 <SEGGER_SYSVIEW_Warn+0xb4>)
 800668c:	f7fe fe9b 	bl	80053c6 <_PreparePacket>
 8006690:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8006692:	2280      	movs	r2, #128	; 0x80
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	6938      	ldr	r0, [r7, #16]
 8006698:	f7fe fe48 	bl	800532c <_EncodeStr>
 800669c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	627b      	str	r3, [r7, #36]	; 0x24
 80066a2:	2301      	movs	r3, #1
 80066a4:	623b      	str	r3, [r7, #32]
 80066a6:	e00b      	b.n	80066c0 <SEGGER_SYSVIEW_Warn+0x4c>
 80066a8:	6a3b      	ldr	r3, [r7, #32]
 80066aa:	b2da      	uxtb	r2, r3
 80066ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ae:	1c59      	adds	r1, r3, #1
 80066b0:	6279      	str	r1, [r7, #36]	; 0x24
 80066b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066b6:	b2d2      	uxtb	r2, r2
 80066b8:	701a      	strb	r2, [r3, #0]
 80066ba:	6a3b      	ldr	r3, [r7, #32]
 80066bc:	09db      	lsrs	r3, r3, #7
 80066be:	623b      	str	r3, [r7, #32]
 80066c0:	6a3b      	ldr	r3, [r7, #32]
 80066c2:	2b7f      	cmp	r3, #127	; 0x7f
 80066c4:	d8f0      	bhi.n	80066a8 <SEGGER_SYSVIEW_Warn+0x34>
 80066c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c8:	1c5a      	adds	r2, r3, #1
 80066ca:	627a      	str	r2, [r7, #36]	; 0x24
 80066cc:	6a3a      	ldr	r2, [r7, #32]
 80066ce:	b2d2      	uxtb	r2, r2
 80066d0:	701a      	strb	r2, [r3, #0]
 80066d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066d4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	61fb      	str	r3, [r7, #28]
 80066da:	2300      	movs	r3, #0
 80066dc:	61bb      	str	r3, [r7, #24]
 80066de:	e00b      	b.n	80066f8 <SEGGER_SYSVIEW_Warn+0x84>
 80066e0:	69bb      	ldr	r3, [r7, #24]
 80066e2:	b2da      	uxtb	r2, r3
 80066e4:	69fb      	ldr	r3, [r7, #28]
 80066e6:	1c59      	adds	r1, r3, #1
 80066e8:	61f9      	str	r1, [r7, #28]
 80066ea:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066ee:	b2d2      	uxtb	r2, r2
 80066f0:	701a      	strb	r2, [r3, #0]
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	09db      	lsrs	r3, r3, #7
 80066f6:	61bb      	str	r3, [r7, #24]
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	2b7f      	cmp	r3, #127	; 0x7f
 80066fc:	d8f0      	bhi.n	80066e0 <SEGGER_SYSVIEW_Warn+0x6c>
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	1c5a      	adds	r2, r3, #1
 8006702:	61fa      	str	r2, [r7, #28]
 8006704:	69ba      	ldr	r2, [r7, #24]
 8006706:	b2d2      	uxtb	r2, r2
 8006708:	701a      	strb	r2, [r3, #0]
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800670e:	221a      	movs	r2, #26
 8006710:	68f9      	ldr	r1, [r7, #12]
 8006712:	6938      	ldr	r0, [r7, #16]
 8006714:	f7fe ff48 	bl	80055a8 <_SendPacket>
  RECORD_END();
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	f383 8811 	msr	BASEPRI, r3
}
 800671e:	bf00      	nop
 8006720:	3728      	adds	r7, #40	; 0x28
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	2001441c 	.word	0x2001441c

0800672c <_write_r>:
*   Low-level reentrant write function.
*   libc subroutines will use this system routine for output to all files,
*   including stdout.
*   Write data via RTT.
*/
_ssize_t _write_r(struct _reent *r, int file, const void *ptr, size_t len) {
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	607a      	str	r2, [r7, #4]
 8006738:	603b      	str	r3, [r7, #0]
  (void) file;  /* Not used, avoid warning */
  (void) r;     /* Not used, avoid warning */
  SEGGER_RTT_Write(0, ptr, len);
 800673a:	683a      	ldr	r2, [r7, #0]
 800673c:	6879      	ldr	r1, [r7, #4]
 800673e:	2000      	movs	r0, #0
 8006740:	f7fe fcda 	bl	80050f8 <SEGGER_RTT_Write>
  return len;
 8006744:	683b      	ldr	r3, [r7, #0]
}
 8006746:	4618      	mov	r0, r3
 8006748:	3710      	adds	r7, #16
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
	...

08006750 <__libc_init_array>:
 8006750:	b570      	push	{r4, r5, r6, lr}
 8006752:	4d0d      	ldr	r5, [pc, #52]	; (8006788 <__libc_init_array+0x38>)
 8006754:	4c0d      	ldr	r4, [pc, #52]	; (800678c <__libc_init_array+0x3c>)
 8006756:	1b64      	subs	r4, r4, r5
 8006758:	10a4      	asrs	r4, r4, #2
 800675a:	2600      	movs	r6, #0
 800675c:	42a6      	cmp	r6, r4
 800675e:	d109      	bne.n	8006774 <__libc_init_array+0x24>
 8006760:	4d0b      	ldr	r5, [pc, #44]	; (8006790 <__libc_init_array+0x40>)
 8006762:	4c0c      	ldr	r4, [pc, #48]	; (8006794 <__libc_init_array+0x44>)
 8006764:	f000 fd38 	bl	80071d8 <_init>
 8006768:	1b64      	subs	r4, r4, r5
 800676a:	10a4      	asrs	r4, r4, #2
 800676c:	2600      	movs	r6, #0
 800676e:	42a6      	cmp	r6, r4
 8006770:	d105      	bne.n	800677e <__libc_init_array+0x2e>
 8006772:	bd70      	pop	{r4, r5, r6, pc}
 8006774:	f855 3b04 	ldr.w	r3, [r5], #4
 8006778:	4798      	blx	r3
 800677a:	3601      	adds	r6, #1
 800677c:	e7ee      	b.n	800675c <__libc_init_array+0xc>
 800677e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006782:	4798      	blx	r3
 8006784:	3601      	adds	r6, #1
 8006786:	e7f2      	b.n	800676e <__libc_init_array+0x1e>
 8006788:	080073a8 	.word	0x080073a8
 800678c:	080073a8 	.word	0x080073a8
 8006790:	080073a8 	.word	0x080073a8
 8006794:	080073ac 	.word	0x080073ac

08006798 <memcmp>:
 8006798:	b510      	push	{r4, lr}
 800679a:	3901      	subs	r1, #1
 800679c:	4402      	add	r2, r0
 800679e:	4290      	cmp	r0, r2
 80067a0:	d101      	bne.n	80067a6 <memcmp+0xe>
 80067a2:	2000      	movs	r0, #0
 80067a4:	e005      	b.n	80067b2 <memcmp+0x1a>
 80067a6:	7803      	ldrb	r3, [r0, #0]
 80067a8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80067ac:	42a3      	cmp	r3, r4
 80067ae:	d001      	beq.n	80067b4 <memcmp+0x1c>
 80067b0:	1b18      	subs	r0, r3, r4
 80067b2:	bd10      	pop	{r4, pc}
 80067b4:	3001      	adds	r0, #1
 80067b6:	e7f2      	b.n	800679e <memcmp+0x6>

080067b8 <memcpy>:
 80067b8:	440a      	add	r2, r1
 80067ba:	4291      	cmp	r1, r2
 80067bc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80067c0:	d100      	bne.n	80067c4 <memcpy+0xc>
 80067c2:	4770      	bx	lr
 80067c4:	b510      	push	{r4, lr}
 80067c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067ce:	4291      	cmp	r1, r2
 80067d0:	d1f9      	bne.n	80067c6 <memcpy+0xe>
 80067d2:	bd10      	pop	{r4, pc}

080067d4 <memset>:
 80067d4:	4402      	add	r2, r0
 80067d6:	4603      	mov	r3, r0
 80067d8:	4293      	cmp	r3, r2
 80067da:	d100      	bne.n	80067de <memset+0xa>
 80067dc:	4770      	bx	lr
 80067de:	f803 1b01 	strb.w	r1, [r3], #1
 80067e2:	e7f9      	b.n	80067d8 <memset+0x4>

080067e4 <_puts_r>:
 80067e4:	b570      	push	{r4, r5, r6, lr}
 80067e6:	460e      	mov	r6, r1
 80067e8:	4605      	mov	r5, r0
 80067ea:	b118      	cbz	r0, 80067f4 <_puts_r+0x10>
 80067ec:	6983      	ldr	r3, [r0, #24]
 80067ee:	b90b      	cbnz	r3, 80067f4 <_puts_r+0x10>
 80067f0:	f000 fa48 	bl	8006c84 <__sinit>
 80067f4:	69ab      	ldr	r3, [r5, #24]
 80067f6:	68ac      	ldr	r4, [r5, #8]
 80067f8:	b913      	cbnz	r3, 8006800 <_puts_r+0x1c>
 80067fa:	4628      	mov	r0, r5
 80067fc:	f000 fa42 	bl	8006c84 <__sinit>
 8006800:	4b2c      	ldr	r3, [pc, #176]	; (80068b4 <_puts_r+0xd0>)
 8006802:	429c      	cmp	r4, r3
 8006804:	d120      	bne.n	8006848 <_puts_r+0x64>
 8006806:	686c      	ldr	r4, [r5, #4]
 8006808:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800680a:	07db      	lsls	r3, r3, #31
 800680c:	d405      	bmi.n	800681a <_puts_r+0x36>
 800680e:	89a3      	ldrh	r3, [r4, #12]
 8006810:	0598      	lsls	r0, r3, #22
 8006812:	d402      	bmi.n	800681a <_puts_r+0x36>
 8006814:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006816:	f000 fad3 	bl	8006dc0 <__retarget_lock_acquire_recursive>
 800681a:	89a3      	ldrh	r3, [r4, #12]
 800681c:	0719      	lsls	r1, r3, #28
 800681e:	d51d      	bpl.n	800685c <_puts_r+0x78>
 8006820:	6923      	ldr	r3, [r4, #16]
 8006822:	b1db      	cbz	r3, 800685c <_puts_r+0x78>
 8006824:	3e01      	subs	r6, #1
 8006826:	68a3      	ldr	r3, [r4, #8]
 8006828:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800682c:	3b01      	subs	r3, #1
 800682e:	60a3      	str	r3, [r4, #8]
 8006830:	bb39      	cbnz	r1, 8006882 <_puts_r+0x9e>
 8006832:	2b00      	cmp	r3, #0
 8006834:	da38      	bge.n	80068a8 <_puts_r+0xc4>
 8006836:	4622      	mov	r2, r4
 8006838:	210a      	movs	r1, #10
 800683a:	4628      	mov	r0, r5
 800683c:	f000 f848 	bl	80068d0 <__swbuf_r>
 8006840:	3001      	adds	r0, #1
 8006842:	d011      	beq.n	8006868 <_puts_r+0x84>
 8006844:	250a      	movs	r5, #10
 8006846:	e011      	b.n	800686c <_puts_r+0x88>
 8006848:	4b1b      	ldr	r3, [pc, #108]	; (80068b8 <_puts_r+0xd4>)
 800684a:	429c      	cmp	r4, r3
 800684c:	d101      	bne.n	8006852 <_puts_r+0x6e>
 800684e:	68ac      	ldr	r4, [r5, #8]
 8006850:	e7da      	b.n	8006808 <_puts_r+0x24>
 8006852:	4b1a      	ldr	r3, [pc, #104]	; (80068bc <_puts_r+0xd8>)
 8006854:	429c      	cmp	r4, r3
 8006856:	bf08      	it	eq
 8006858:	68ec      	ldreq	r4, [r5, #12]
 800685a:	e7d5      	b.n	8006808 <_puts_r+0x24>
 800685c:	4621      	mov	r1, r4
 800685e:	4628      	mov	r0, r5
 8006860:	f000 f888 	bl	8006974 <__swsetup_r>
 8006864:	2800      	cmp	r0, #0
 8006866:	d0dd      	beq.n	8006824 <_puts_r+0x40>
 8006868:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800686c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800686e:	07da      	lsls	r2, r3, #31
 8006870:	d405      	bmi.n	800687e <_puts_r+0x9a>
 8006872:	89a3      	ldrh	r3, [r4, #12]
 8006874:	059b      	lsls	r3, r3, #22
 8006876:	d402      	bmi.n	800687e <_puts_r+0x9a>
 8006878:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800687a:	f000 faa2 	bl	8006dc2 <__retarget_lock_release_recursive>
 800687e:	4628      	mov	r0, r5
 8006880:	bd70      	pop	{r4, r5, r6, pc}
 8006882:	2b00      	cmp	r3, #0
 8006884:	da04      	bge.n	8006890 <_puts_r+0xac>
 8006886:	69a2      	ldr	r2, [r4, #24]
 8006888:	429a      	cmp	r2, r3
 800688a:	dc06      	bgt.n	800689a <_puts_r+0xb6>
 800688c:	290a      	cmp	r1, #10
 800688e:	d004      	beq.n	800689a <_puts_r+0xb6>
 8006890:	6823      	ldr	r3, [r4, #0]
 8006892:	1c5a      	adds	r2, r3, #1
 8006894:	6022      	str	r2, [r4, #0]
 8006896:	7019      	strb	r1, [r3, #0]
 8006898:	e7c5      	b.n	8006826 <_puts_r+0x42>
 800689a:	4622      	mov	r2, r4
 800689c:	4628      	mov	r0, r5
 800689e:	f000 f817 	bl	80068d0 <__swbuf_r>
 80068a2:	3001      	adds	r0, #1
 80068a4:	d1bf      	bne.n	8006826 <_puts_r+0x42>
 80068a6:	e7df      	b.n	8006868 <_puts_r+0x84>
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	250a      	movs	r5, #10
 80068ac:	1c5a      	adds	r2, r3, #1
 80068ae:	6022      	str	r2, [r4, #0]
 80068b0:	701d      	strb	r5, [r3, #0]
 80068b2:	e7db      	b.n	800686c <_puts_r+0x88>
 80068b4:	08007360 	.word	0x08007360
 80068b8:	08007380 	.word	0x08007380
 80068bc:	08007340 	.word	0x08007340

080068c0 <puts>:
 80068c0:	4b02      	ldr	r3, [pc, #8]	; (80068cc <puts+0xc>)
 80068c2:	4601      	mov	r1, r0
 80068c4:	6818      	ldr	r0, [r3, #0]
 80068c6:	f7ff bf8d 	b.w	80067e4 <_puts_r>
 80068ca:	bf00      	nop
 80068cc:	20000014 	.word	0x20000014

080068d0 <__swbuf_r>:
 80068d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068d2:	460e      	mov	r6, r1
 80068d4:	4614      	mov	r4, r2
 80068d6:	4605      	mov	r5, r0
 80068d8:	b118      	cbz	r0, 80068e2 <__swbuf_r+0x12>
 80068da:	6983      	ldr	r3, [r0, #24]
 80068dc:	b90b      	cbnz	r3, 80068e2 <__swbuf_r+0x12>
 80068de:	f000 f9d1 	bl	8006c84 <__sinit>
 80068e2:	4b21      	ldr	r3, [pc, #132]	; (8006968 <__swbuf_r+0x98>)
 80068e4:	429c      	cmp	r4, r3
 80068e6:	d12b      	bne.n	8006940 <__swbuf_r+0x70>
 80068e8:	686c      	ldr	r4, [r5, #4]
 80068ea:	69a3      	ldr	r3, [r4, #24]
 80068ec:	60a3      	str	r3, [r4, #8]
 80068ee:	89a3      	ldrh	r3, [r4, #12]
 80068f0:	071a      	lsls	r2, r3, #28
 80068f2:	d52f      	bpl.n	8006954 <__swbuf_r+0x84>
 80068f4:	6923      	ldr	r3, [r4, #16]
 80068f6:	b36b      	cbz	r3, 8006954 <__swbuf_r+0x84>
 80068f8:	6923      	ldr	r3, [r4, #16]
 80068fa:	6820      	ldr	r0, [r4, #0]
 80068fc:	1ac0      	subs	r0, r0, r3
 80068fe:	6963      	ldr	r3, [r4, #20]
 8006900:	b2f6      	uxtb	r6, r6
 8006902:	4283      	cmp	r3, r0
 8006904:	4637      	mov	r7, r6
 8006906:	dc04      	bgt.n	8006912 <__swbuf_r+0x42>
 8006908:	4621      	mov	r1, r4
 800690a:	4628      	mov	r0, r5
 800690c:	f000 f926 	bl	8006b5c <_fflush_r>
 8006910:	bb30      	cbnz	r0, 8006960 <__swbuf_r+0x90>
 8006912:	68a3      	ldr	r3, [r4, #8]
 8006914:	3b01      	subs	r3, #1
 8006916:	60a3      	str	r3, [r4, #8]
 8006918:	6823      	ldr	r3, [r4, #0]
 800691a:	1c5a      	adds	r2, r3, #1
 800691c:	6022      	str	r2, [r4, #0]
 800691e:	701e      	strb	r6, [r3, #0]
 8006920:	6963      	ldr	r3, [r4, #20]
 8006922:	3001      	adds	r0, #1
 8006924:	4283      	cmp	r3, r0
 8006926:	d004      	beq.n	8006932 <__swbuf_r+0x62>
 8006928:	89a3      	ldrh	r3, [r4, #12]
 800692a:	07db      	lsls	r3, r3, #31
 800692c:	d506      	bpl.n	800693c <__swbuf_r+0x6c>
 800692e:	2e0a      	cmp	r6, #10
 8006930:	d104      	bne.n	800693c <__swbuf_r+0x6c>
 8006932:	4621      	mov	r1, r4
 8006934:	4628      	mov	r0, r5
 8006936:	f000 f911 	bl	8006b5c <_fflush_r>
 800693a:	b988      	cbnz	r0, 8006960 <__swbuf_r+0x90>
 800693c:	4638      	mov	r0, r7
 800693e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006940:	4b0a      	ldr	r3, [pc, #40]	; (800696c <__swbuf_r+0x9c>)
 8006942:	429c      	cmp	r4, r3
 8006944:	d101      	bne.n	800694a <__swbuf_r+0x7a>
 8006946:	68ac      	ldr	r4, [r5, #8]
 8006948:	e7cf      	b.n	80068ea <__swbuf_r+0x1a>
 800694a:	4b09      	ldr	r3, [pc, #36]	; (8006970 <__swbuf_r+0xa0>)
 800694c:	429c      	cmp	r4, r3
 800694e:	bf08      	it	eq
 8006950:	68ec      	ldreq	r4, [r5, #12]
 8006952:	e7ca      	b.n	80068ea <__swbuf_r+0x1a>
 8006954:	4621      	mov	r1, r4
 8006956:	4628      	mov	r0, r5
 8006958:	f000 f80c 	bl	8006974 <__swsetup_r>
 800695c:	2800      	cmp	r0, #0
 800695e:	d0cb      	beq.n	80068f8 <__swbuf_r+0x28>
 8006960:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006964:	e7ea      	b.n	800693c <__swbuf_r+0x6c>
 8006966:	bf00      	nop
 8006968:	08007360 	.word	0x08007360
 800696c:	08007380 	.word	0x08007380
 8006970:	08007340 	.word	0x08007340

08006974 <__swsetup_r>:
 8006974:	4b32      	ldr	r3, [pc, #200]	; (8006a40 <__swsetup_r+0xcc>)
 8006976:	b570      	push	{r4, r5, r6, lr}
 8006978:	681d      	ldr	r5, [r3, #0]
 800697a:	4606      	mov	r6, r0
 800697c:	460c      	mov	r4, r1
 800697e:	b125      	cbz	r5, 800698a <__swsetup_r+0x16>
 8006980:	69ab      	ldr	r3, [r5, #24]
 8006982:	b913      	cbnz	r3, 800698a <__swsetup_r+0x16>
 8006984:	4628      	mov	r0, r5
 8006986:	f000 f97d 	bl	8006c84 <__sinit>
 800698a:	4b2e      	ldr	r3, [pc, #184]	; (8006a44 <__swsetup_r+0xd0>)
 800698c:	429c      	cmp	r4, r3
 800698e:	d10f      	bne.n	80069b0 <__swsetup_r+0x3c>
 8006990:	686c      	ldr	r4, [r5, #4]
 8006992:	89a3      	ldrh	r3, [r4, #12]
 8006994:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006998:	0719      	lsls	r1, r3, #28
 800699a:	d42c      	bmi.n	80069f6 <__swsetup_r+0x82>
 800699c:	06dd      	lsls	r5, r3, #27
 800699e:	d411      	bmi.n	80069c4 <__swsetup_r+0x50>
 80069a0:	2309      	movs	r3, #9
 80069a2:	6033      	str	r3, [r6, #0]
 80069a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80069a8:	81a3      	strh	r3, [r4, #12]
 80069aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069ae:	e03e      	b.n	8006a2e <__swsetup_r+0xba>
 80069b0:	4b25      	ldr	r3, [pc, #148]	; (8006a48 <__swsetup_r+0xd4>)
 80069b2:	429c      	cmp	r4, r3
 80069b4:	d101      	bne.n	80069ba <__swsetup_r+0x46>
 80069b6:	68ac      	ldr	r4, [r5, #8]
 80069b8:	e7eb      	b.n	8006992 <__swsetup_r+0x1e>
 80069ba:	4b24      	ldr	r3, [pc, #144]	; (8006a4c <__swsetup_r+0xd8>)
 80069bc:	429c      	cmp	r4, r3
 80069be:	bf08      	it	eq
 80069c0:	68ec      	ldreq	r4, [r5, #12]
 80069c2:	e7e6      	b.n	8006992 <__swsetup_r+0x1e>
 80069c4:	0758      	lsls	r0, r3, #29
 80069c6:	d512      	bpl.n	80069ee <__swsetup_r+0x7a>
 80069c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069ca:	b141      	cbz	r1, 80069de <__swsetup_r+0x6a>
 80069cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80069d0:	4299      	cmp	r1, r3
 80069d2:	d002      	beq.n	80069da <__swsetup_r+0x66>
 80069d4:	4630      	mov	r0, r6
 80069d6:	f000 fa5b 	bl	8006e90 <_free_r>
 80069da:	2300      	movs	r3, #0
 80069dc:	6363      	str	r3, [r4, #52]	; 0x34
 80069de:	89a3      	ldrh	r3, [r4, #12]
 80069e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80069e4:	81a3      	strh	r3, [r4, #12]
 80069e6:	2300      	movs	r3, #0
 80069e8:	6063      	str	r3, [r4, #4]
 80069ea:	6923      	ldr	r3, [r4, #16]
 80069ec:	6023      	str	r3, [r4, #0]
 80069ee:	89a3      	ldrh	r3, [r4, #12]
 80069f0:	f043 0308 	orr.w	r3, r3, #8
 80069f4:	81a3      	strh	r3, [r4, #12]
 80069f6:	6923      	ldr	r3, [r4, #16]
 80069f8:	b94b      	cbnz	r3, 8006a0e <__swsetup_r+0x9a>
 80069fa:	89a3      	ldrh	r3, [r4, #12]
 80069fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006a00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a04:	d003      	beq.n	8006a0e <__swsetup_r+0x9a>
 8006a06:	4621      	mov	r1, r4
 8006a08:	4630      	mov	r0, r6
 8006a0a:	f000 fa01 	bl	8006e10 <__smakebuf_r>
 8006a0e:	89a0      	ldrh	r0, [r4, #12]
 8006a10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006a14:	f010 0301 	ands.w	r3, r0, #1
 8006a18:	d00a      	beq.n	8006a30 <__swsetup_r+0xbc>
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	60a3      	str	r3, [r4, #8]
 8006a1e:	6963      	ldr	r3, [r4, #20]
 8006a20:	425b      	negs	r3, r3
 8006a22:	61a3      	str	r3, [r4, #24]
 8006a24:	6923      	ldr	r3, [r4, #16]
 8006a26:	b943      	cbnz	r3, 8006a3a <__swsetup_r+0xc6>
 8006a28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006a2c:	d1ba      	bne.n	80069a4 <__swsetup_r+0x30>
 8006a2e:	bd70      	pop	{r4, r5, r6, pc}
 8006a30:	0781      	lsls	r1, r0, #30
 8006a32:	bf58      	it	pl
 8006a34:	6963      	ldrpl	r3, [r4, #20]
 8006a36:	60a3      	str	r3, [r4, #8]
 8006a38:	e7f4      	b.n	8006a24 <__swsetup_r+0xb0>
 8006a3a:	2000      	movs	r0, #0
 8006a3c:	e7f7      	b.n	8006a2e <__swsetup_r+0xba>
 8006a3e:	bf00      	nop
 8006a40:	20000014 	.word	0x20000014
 8006a44:	08007360 	.word	0x08007360
 8006a48:	08007380 	.word	0x08007380
 8006a4c:	08007340 	.word	0x08007340

08006a50 <__sflush_r>:
 8006a50:	898a      	ldrh	r2, [r1, #12]
 8006a52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a56:	4605      	mov	r5, r0
 8006a58:	0710      	lsls	r0, r2, #28
 8006a5a:	460c      	mov	r4, r1
 8006a5c:	d458      	bmi.n	8006b10 <__sflush_r+0xc0>
 8006a5e:	684b      	ldr	r3, [r1, #4]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	dc05      	bgt.n	8006a70 <__sflush_r+0x20>
 8006a64:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	dc02      	bgt.n	8006a70 <__sflush_r+0x20>
 8006a6a:	2000      	movs	r0, #0
 8006a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a70:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a72:	2e00      	cmp	r6, #0
 8006a74:	d0f9      	beq.n	8006a6a <__sflush_r+0x1a>
 8006a76:	2300      	movs	r3, #0
 8006a78:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a7c:	682f      	ldr	r7, [r5, #0]
 8006a7e:	602b      	str	r3, [r5, #0]
 8006a80:	d032      	beq.n	8006ae8 <__sflush_r+0x98>
 8006a82:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a84:	89a3      	ldrh	r3, [r4, #12]
 8006a86:	075a      	lsls	r2, r3, #29
 8006a88:	d505      	bpl.n	8006a96 <__sflush_r+0x46>
 8006a8a:	6863      	ldr	r3, [r4, #4]
 8006a8c:	1ac0      	subs	r0, r0, r3
 8006a8e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a90:	b10b      	cbz	r3, 8006a96 <__sflush_r+0x46>
 8006a92:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a94:	1ac0      	subs	r0, r0, r3
 8006a96:	2300      	movs	r3, #0
 8006a98:	4602      	mov	r2, r0
 8006a9a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a9c:	6a21      	ldr	r1, [r4, #32]
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	47b0      	blx	r6
 8006aa2:	1c43      	adds	r3, r0, #1
 8006aa4:	89a3      	ldrh	r3, [r4, #12]
 8006aa6:	d106      	bne.n	8006ab6 <__sflush_r+0x66>
 8006aa8:	6829      	ldr	r1, [r5, #0]
 8006aaa:	291d      	cmp	r1, #29
 8006aac:	d82c      	bhi.n	8006b08 <__sflush_r+0xb8>
 8006aae:	4a2a      	ldr	r2, [pc, #168]	; (8006b58 <__sflush_r+0x108>)
 8006ab0:	40ca      	lsrs	r2, r1
 8006ab2:	07d6      	lsls	r6, r2, #31
 8006ab4:	d528      	bpl.n	8006b08 <__sflush_r+0xb8>
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	6062      	str	r2, [r4, #4]
 8006aba:	04d9      	lsls	r1, r3, #19
 8006abc:	6922      	ldr	r2, [r4, #16]
 8006abe:	6022      	str	r2, [r4, #0]
 8006ac0:	d504      	bpl.n	8006acc <__sflush_r+0x7c>
 8006ac2:	1c42      	adds	r2, r0, #1
 8006ac4:	d101      	bne.n	8006aca <__sflush_r+0x7a>
 8006ac6:	682b      	ldr	r3, [r5, #0]
 8006ac8:	b903      	cbnz	r3, 8006acc <__sflush_r+0x7c>
 8006aca:	6560      	str	r0, [r4, #84]	; 0x54
 8006acc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ace:	602f      	str	r7, [r5, #0]
 8006ad0:	2900      	cmp	r1, #0
 8006ad2:	d0ca      	beq.n	8006a6a <__sflush_r+0x1a>
 8006ad4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ad8:	4299      	cmp	r1, r3
 8006ada:	d002      	beq.n	8006ae2 <__sflush_r+0x92>
 8006adc:	4628      	mov	r0, r5
 8006ade:	f000 f9d7 	bl	8006e90 <_free_r>
 8006ae2:	2000      	movs	r0, #0
 8006ae4:	6360      	str	r0, [r4, #52]	; 0x34
 8006ae6:	e7c1      	b.n	8006a6c <__sflush_r+0x1c>
 8006ae8:	6a21      	ldr	r1, [r4, #32]
 8006aea:	2301      	movs	r3, #1
 8006aec:	4628      	mov	r0, r5
 8006aee:	47b0      	blx	r6
 8006af0:	1c41      	adds	r1, r0, #1
 8006af2:	d1c7      	bne.n	8006a84 <__sflush_r+0x34>
 8006af4:	682b      	ldr	r3, [r5, #0]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d0c4      	beq.n	8006a84 <__sflush_r+0x34>
 8006afa:	2b1d      	cmp	r3, #29
 8006afc:	d001      	beq.n	8006b02 <__sflush_r+0xb2>
 8006afe:	2b16      	cmp	r3, #22
 8006b00:	d101      	bne.n	8006b06 <__sflush_r+0xb6>
 8006b02:	602f      	str	r7, [r5, #0]
 8006b04:	e7b1      	b.n	8006a6a <__sflush_r+0x1a>
 8006b06:	89a3      	ldrh	r3, [r4, #12]
 8006b08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b0c:	81a3      	strh	r3, [r4, #12]
 8006b0e:	e7ad      	b.n	8006a6c <__sflush_r+0x1c>
 8006b10:	690f      	ldr	r7, [r1, #16]
 8006b12:	2f00      	cmp	r7, #0
 8006b14:	d0a9      	beq.n	8006a6a <__sflush_r+0x1a>
 8006b16:	0793      	lsls	r3, r2, #30
 8006b18:	680e      	ldr	r6, [r1, #0]
 8006b1a:	bf08      	it	eq
 8006b1c:	694b      	ldreq	r3, [r1, #20]
 8006b1e:	600f      	str	r7, [r1, #0]
 8006b20:	bf18      	it	ne
 8006b22:	2300      	movne	r3, #0
 8006b24:	eba6 0807 	sub.w	r8, r6, r7
 8006b28:	608b      	str	r3, [r1, #8]
 8006b2a:	f1b8 0f00 	cmp.w	r8, #0
 8006b2e:	dd9c      	ble.n	8006a6a <__sflush_r+0x1a>
 8006b30:	6a21      	ldr	r1, [r4, #32]
 8006b32:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006b34:	4643      	mov	r3, r8
 8006b36:	463a      	mov	r2, r7
 8006b38:	4628      	mov	r0, r5
 8006b3a:	47b0      	blx	r6
 8006b3c:	2800      	cmp	r0, #0
 8006b3e:	dc06      	bgt.n	8006b4e <__sflush_r+0xfe>
 8006b40:	89a3      	ldrh	r3, [r4, #12]
 8006b42:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b46:	81a3      	strh	r3, [r4, #12]
 8006b48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b4c:	e78e      	b.n	8006a6c <__sflush_r+0x1c>
 8006b4e:	4407      	add	r7, r0
 8006b50:	eba8 0800 	sub.w	r8, r8, r0
 8006b54:	e7e9      	b.n	8006b2a <__sflush_r+0xda>
 8006b56:	bf00      	nop
 8006b58:	20400001 	.word	0x20400001

08006b5c <_fflush_r>:
 8006b5c:	b538      	push	{r3, r4, r5, lr}
 8006b5e:	690b      	ldr	r3, [r1, #16]
 8006b60:	4605      	mov	r5, r0
 8006b62:	460c      	mov	r4, r1
 8006b64:	b913      	cbnz	r3, 8006b6c <_fflush_r+0x10>
 8006b66:	2500      	movs	r5, #0
 8006b68:	4628      	mov	r0, r5
 8006b6a:	bd38      	pop	{r3, r4, r5, pc}
 8006b6c:	b118      	cbz	r0, 8006b76 <_fflush_r+0x1a>
 8006b6e:	6983      	ldr	r3, [r0, #24]
 8006b70:	b90b      	cbnz	r3, 8006b76 <_fflush_r+0x1a>
 8006b72:	f000 f887 	bl	8006c84 <__sinit>
 8006b76:	4b14      	ldr	r3, [pc, #80]	; (8006bc8 <_fflush_r+0x6c>)
 8006b78:	429c      	cmp	r4, r3
 8006b7a:	d11b      	bne.n	8006bb4 <_fflush_r+0x58>
 8006b7c:	686c      	ldr	r4, [r5, #4]
 8006b7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d0ef      	beq.n	8006b66 <_fflush_r+0xa>
 8006b86:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006b88:	07d0      	lsls	r0, r2, #31
 8006b8a:	d404      	bmi.n	8006b96 <_fflush_r+0x3a>
 8006b8c:	0599      	lsls	r1, r3, #22
 8006b8e:	d402      	bmi.n	8006b96 <_fflush_r+0x3a>
 8006b90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b92:	f000 f915 	bl	8006dc0 <__retarget_lock_acquire_recursive>
 8006b96:	4628      	mov	r0, r5
 8006b98:	4621      	mov	r1, r4
 8006b9a:	f7ff ff59 	bl	8006a50 <__sflush_r>
 8006b9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ba0:	07da      	lsls	r2, r3, #31
 8006ba2:	4605      	mov	r5, r0
 8006ba4:	d4e0      	bmi.n	8006b68 <_fflush_r+0xc>
 8006ba6:	89a3      	ldrh	r3, [r4, #12]
 8006ba8:	059b      	lsls	r3, r3, #22
 8006baa:	d4dd      	bmi.n	8006b68 <_fflush_r+0xc>
 8006bac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bae:	f000 f908 	bl	8006dc2 <__retarget_lock_release_recursive>
 8006bb2:	e7d9      	b.n	8006b68 <_fflush_r+0xc>
 8006bb4:	4b05      	ldr	r3, [pc, #20]	; (8006bcc <_fflush_r+0x70>)
 8006bb6:	429c      	cmp	r4, r3
 8006bb8:	d101      	bne.n	8006bbe <_fflush_r+0x62>
 8006bba:	68ac      	ldr	r4, [r5, #8]
 8006bbc:	e7df      	b.n	8006b7e <_fflush_r+0x22>
 8006bbe:	4b04      	ldr	r3, [pc, #16]	; (8006bd0 <_fflush_r+0x74>)
 8006bc0:	429c      	cmp	r4, r3
 8006bc2:	bf08      	it	eq
 8006bc4:	68ec      	ldreq	r4, [r5, #12]
 8006bc6:	e7da      	b.n	8006b7e <_fflush_r+0x22>
 8006bc8:	08007360 	.word	0x08007360
 8006bcc:	08007380 	.word	0x08007380
 8006bd0:	08007340 	.word	0x08007340

08006bd4 <std>:
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	b510      	push	{r4, lr}
 8006bd8:	4604      	mov	r4, r0
 8006bda:	e9c0 3300 	strd	r3, r3, [r0]
 8006bde:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006be2:	6083      	str	r3, [r0, #8]
 8006be4:	8181      	strh	r1, [r0, #12]
 8006be6:	6643      	str	r3, [r0, #100]	; 0x64
 8006be8:	81c2      	strh	r2, [r0, #14]
 8006bea:	6183      	str	r3, [r0, #24]
 8006bec:	4619      	mov	r1, r3
 8006bee:	2208      	movs	r2, #8
 8006bf0:	305c      	adds	r0, #92	; 0x5c
 8006bf2:	f7ff fdef 	bl	80067d4 <memset>
 8006bf6:	4b05      	ldr	r3, [pc, #20]	; (8006c0c <std+0x38>)
 8006bf8:	6263      	str	r3, [r4, #36]	; 0x24
 8006bfa:	4b05      	ldr	r3, [pc, #20]	; (8006c10 <std+0x3c>)
 8006bfc:	62a3      	str	r3, [r4, #40]	; 0x28
 8006bfe:	4b05      	ldr	r3, [pc, #20]	; (8006c14 <std+0x40>)
 8006c00:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006c02:	4b05      	ldr	r3, [pc, #20]	; (8006c18 <std+0x44>)
 8006c04:	6224      	str	r4, [r4, #32]
 8006c06:	6323      	str	r3, [r4, #48]	; 0x30
 8006c08:	bd10      	pop	{r4, pc}
 8006c0a:	bf00      	nop
 8006c0c:	08007071 	.word	0x08007071
 8006c10:	08007093 	.word	0x08007093
 8006c14:	080070cb 	.word	0x080070cb
 8006c18:	080070ef 	.word	0x080070ef

08006c1c <_cleanup_r>:
 8006c1c:	4901      	ldr	r1, [pc, #4]	; (8006c24 <_cleanup_r+0x8>)
 8006c1e:	f000 b8af 	b.w	8006d80 <_fwalk_reent>
 8006c22:	bf00      	nop
 8006c24:	08006b5d 	.word	0x08006b5d

08006c28 <__sfmoreglue>:
 8006c28:	b570      	push	{r4, r5, r6, lr}
 8006c2a:	2268      	movs	r2, #104	; 0x68
 8006c2c:	1e4d      	subs	r5, r1, #1
 8006c2e:	4355      	muls	r5, r2
 8006c30:	460e      	mov	r6, r1
 8006c32:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006c36:	f000 f997 	bl	8006f68 <_malloc_r>
 8006c3a:	4604      	mov	r4, r0
 8006c3c:	b140      	cbz	r0, 8006c50 <__sfmoreglue+0x28>
 8006c3e:	2100      	movs	r1, #0
 8006c40:	e9c0 1600 	strd	r1, r6, [r0]
 8006c44:	300c      	adds	r0, #12
 8006c46:	60a0      	str	r0, [r4, #8]
 8006c48:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c4c:	f7ff fdc2 	bl	80067d4 <memset>
 8006c50:	4620      	mov	r0, r4
 8006c52:	bd70      	pop	{r4, r5, r6, pc}

08006c54 <__sfp_lock_acquire>:
 8006c54:	4801      	ldr	r0, [pc, #4]	; (8006c5c <__sfp_lock_acquire+0x8>)
 8006c56:	f000 b8b3 	b.w	8006dc0 <__retarget_lock_acquire_recursive>
 8006c5a:	bf00      	nop
 8006c5c:	20014500 	.word	0x20014500

08006c60 <__sfp_lock_release>:
 8006c60:	4801      	ldr	r0, [pc, #4]	; (8006c68 <__sfp_lock_release+0x8>)
 8006c62:	f000 b8ae 	b.w	8006dc2 <__retarget_lock_release_recursive>
 8006c66:	bf00      	nop
 8006c68:	20014500 	.word	0x20014500

08006c6c <__sinit_lock_acquire>:
 8006c6c:	4801      	ldr	r0, [pc, #4]	; (8006c74 <__sinit_lock_acquire+0x8>)
 8006c6e:	f000 b8a7 	b.w	8006dc0 <__retarget_lock_acquire_recursive>
 8006c72:	bf00      	nop
 8006c74:	20014501 	.word	0x20014501

08006c78 <__sinit_lock_release>:
 8006c78:	4801      	ldr	r0, [pc, #4]	; (8006c80 <__sinit_lock_release+0x8>)
 8006c7a:	f000 b8a2 	b.w	8006dc2 <__retarget_lock_release_recursive>
 8006c7e:	bf00      	nop
 8006c80:	20014501 	.word	0x20014501

08006c84 <__sinit>:
 8006c84:	b510      	push	{r4, lr}
 8006c86:	4604      	mov	r4, r0
 8006c88:	f7ff fff0 	bl	8006c6c <__sinit_lock_acquire>
 8006c8c:	69a3      	ldr	r3, [r4, #24]
 8006c8e:	b11b      	cbz	r3, 8006c98 <__sinit+0x14>
 8006c90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c94:	f7ff bff0 	b.w	8006c78 <__sinit_lock_release>
 8006c98:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006c9c:	6523      	str	r3, [r4, #80]	; 0x50
 8006c9e:	4b13      	ldr	r3, [pc, #76]	; (8006cec <__sinit+0x68>)
 8006ca0:	4a13      	ldr	r2, [pc, #76]	; (8006cf0 <__sinit+0x6c>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	62a2      	str	r2, [r4, #40]	; 0x28
 8006ca6:	42a3      	cmp	r3, r4
 8006ca8:	bf04      	itt	eq
 8006caa:	2301      	moveq	r3, #1
 8006cac:	61a3      	streq	r3, [r4, #24]
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f000 f820 	bl	8006cf4 <__sfp>
 8006cb4:	6060      	str	r0, [r4, #4]
 8006cb6:	4620      	mov	r0, r4
 8006cb8:	f000 f81c 	bl	8006cf4 <__sfp>
 8006cbc:	60a0      	str	r0, [r4, #8]
 8006cbe:	4620      	mov	r0, r4
 8006cc0:	f000 f818 	bl	8006cf4 <__sfp>
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	60e0      	str	r0, [r4, #12]
 8006cc8:	2104      	movs	r1, #4
 8006cca:	6860      	ldr	r0, [r4, #4]
 8006ccc:	f7ff ff82 	bl	8006bd4 <std>
 8006cd0:	68a0      	ldr	r0, [r4, #8]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	2109      	movs	r1, #9
 8006cd6:	f7ff ff7d 	bl	8006bd4 <std>
 8006cda:	68e0      	ldr	r0, [r4, #12]
 8006cdc:	2202      	movs	r2, #2
 8006cde:	2112      	movs	r1, #18
 8006ce0:	f7ff ff78 	bl	8006bd4 <std>
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	61a3      	str	r3, [r4, #24]
 8006ce8:	e7d2      	b.n	8006c90 <__sinit+0xc>
 8006cea:	bf00      	nop
 8006cec:	0800733c 	.word	0x0800733c
 8006cf0:	08006c1d 	.word	0x08006c1d

08006cf4 <__sfp>:
 8006cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cf6:	4607      	mov	r7, r0
 8006cf8:	f7ff ffac 	bl	8006c54 <__sfp_lock_acquire>
 8006cfc:	4b1e      	ldr	r3, [pc, #120]	; (8006d78 <__sfp+0x84>)
 8006cfe:	681e      	ldr	r6, [r3, #0]
 8006d00:	69b3      	ldr	r3, [r6, #24]
 8006d02:	b913      	cbnz	r3, 8006d0a <__sfp+0x16>
 8006d04:	4630      	mov	r0, r6
 8006d06:	f7ff ffbd 	bl	8006c84 <__sinit>
 8006d0a:	3648      	adds	r6, #72	; 0x48
 8006d0c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006d10:	3b01      	subs	r3, #1
 8006d12:	d503      	bpl.n	8006d1c <__sfp+0x28>
 8006d14:	6833      	ldr	r3, [r6, #0]
 8006d16:	b30b      	cbz	r3, 8006d5c <__sfp+0x68>
 8006d18:	6836      	ldr	r6, [r6, #0]
 8006d1a:	e7f7      	b.n	8006d0c <__sfp+0x18>
 8006d1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006d20:	b9d5      	cbnz	r5, 8006d58 <__sfp+0x64>
 8006d22:	4b16      	ldr	r3, [pc, #88]	; (8006d7c <__sfp+0x88>)
 8006d24:	60e3      	str	r3, [r4, #12]
 8006d26:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006d2a:	6665      	str	r5, [r4, #100]	; 0x64
 8006d2c:	f000 f847 	bl	8006dbe <__retarget_lock_init_recursive>
 8006d30:	f7ff ff96 	bl	8006c60 <__sfp_lock_release>
 8006d34:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006d38:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006d3c:	6025      	str	r5, [r4, #0]
 8006d3e:	61a5      	str	r5, [r4, #24]
 8006d40:	2208      	movs	r2, #8
 8006d42:	4629      	mov	r1, r5
 8006d44:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d48:	f7ff fd44 	bl	80067d4 <memset>
 8006d4c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006d50:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006d54:	4620      	mov	r0, r4
 8006d56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d58:	3468      	adds	r4, #104	; 0x68
 8006d5a:	e7d9      	b.n	8006d10 <__sfp+0x1c>
 8006d5c:	2104      	movs	r1, #4
 8006d5e:	4638      	mov	r0, r7
 8006d60:	f7ff ff62 	bl	8006c28 <__sfmoreglue>
 8006d64:	4604      	mov	r4, r0
 8006d66:	6030      	str	r0, [r6, #0]
 8006d68:	2800      	cmp	r0, #0
 8006d6a:	d1d5      	bne.n	8006d18 <__sfp+0x24>
 8006d6c:	f7ff ff78 	bl	8006c60 <__sfp_lock_release>
 8006d70:	230c      	movs	r3, #12
 8006d72:	603b      	str	r3, [r7, #0]
 8006d74:	e7ee      	b.n	8006d54 <__sfp+0x60>
 8006d76:	bf00      	nop
 8006d78:	0800733c 	.word	0x0800733c
 8006d7c:	ffff0001 	.word	0xffff0001

08006d80 <_fwalk_reent>:
 8006d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d84:	4606      	mov	r6, r0
 8006d86:	4688      	mov	r8, r1
 8006d88:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d8c:	2700      	movs	r7, #0
 8006d8e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d92:	f1b9 0901 	subs.w	r9, r9, #1
 8006d96:	d505      	bpl.n	8006da4 <_fwalk_reent+0x24>
 8006d98:	6824      	ldr	r4, [r4, #0]
 8006d9a:	2c00      	cmp	r4, #0
 8006d9c:	d1f7      	bne.n	8006d8e <_fwalk_reent+0xe>
 8006d9e:	4638      	mov	r0, r7
 8006da0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006da4:	89ab      	ldrh	r3, [r5, #12]
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d907      	bls.n	8006dba <_fwalk_reent+0x3a>
 8006daa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dae:	3301      	adds	r3, #1
 8006db0:	d003      	beq.n	8006dba <_fwalk_reent+0x3a>
 8006db2:	4629      	mov	r1, r5
 8006db4:	4630      	mov	r0, r6
 8006db6:	47c0      	blx	r8
 8006db8:	4307      	orrs	r7, r0
 8006dba:	3568      	adds	r5, #104	; 0x68
 8006dbc:	e7e9      	b.n	8006d92 <_fwalk_reent+0x12>

08006dbe <__retarget_lock_init_recursive>:
 8006dbe:	4770      	bx	lr

08006dc0 <__retarget_lock_acquire_recursive>:
 8006dc0:	4770      	bx	lr

08006dc2 <__retarget_lock_release_recursive>:
 8006dc2:	4770      	bx	lr

08006dc4 <__swhatbuf_r>:
 8006dc4:	b570      	push	{r4, r5, r6, lr}
 8006dc6:	460e      	mov	r6, r1
 8006dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006dcc:	2900      	cmp	r1, #0
 8006dce:	b096      	sub	sp, #88	; 0x58
 8006dd0:	4614      	mov	r4, r2
 8006dd2:	461d      	mov	r5, r3
 8006dd4:	da08      	bge.n	8006de8 <__swhatbuf_r+0x24>
 8006dd6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	602a      	str	r2, [r5, #0]
 8006dde:	061a      	lsls	r2, r3, #24
 8006de0:	d410      	bmi.n	8006e04 <__swhatbuf_r+0x40>
 8006de2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006de6:	e00e      	b.n	8006e06 <__swhatbuf_r+0x42>
 8006de8:	466a      	mov	r2, sp
 8006dea:	f000 f995 	bl	8007118 <_fstat_r>
 8006dee:	2800      	cmp	r0, #0
 8006df0:	dbf1      	blt.n	8006dd6 <__swhatbuf_r+0x12>
 8006df2:	9a01      	ldr	r2, [sp, #4]
 8006df4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006df8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006dfc:	425a      	negs	r2, r3
 8006dfe:	415a      	adcs	r2, r3
 8006e00:	602a      	str	r2, [r5, #0]
 8006e02:	e7ee      	b.n	8006de2 <__swhatbuf_r+0x1e>
 8006e04:	2340      	movs	r3, #64	; 0x40
 8006e06:	2000      	movs	r0, #0
 8006e08:	6023      	str	r3, [r4, #0]
 8006e0a:	b016      	add	sp, #88	; 0x58
 8006e0c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006e10 <__smakebuf_r>:
 8006e10:	898b      	ldrh	r3, [r1, #12]
 8006e12:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e14:	079d      	lsls	r5, r3, #30
 8006e16:	4606      	mov	r6, r0
 8006e18:	460c      	mov	r4, r1
 8006e1a:	d507      	bpl.n	8006e2c <__smakebuf_r+0x1c>
 8006e1c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e20:	6023      	str	r3, [r4, #0]
 8006e22:	6123      	str	r3, [r4, #16]
 8006e24:	2301      	movs	r3, #1
 8006e26:	6163      	str	r3, [r4, #20]
 8006e28:	b002      	add	sp, #8
 8006e2a:	bd70      	pop	{r4, r5, r6, pc}
 8006e2c:	ab01      	add	r3, sp, #4
 8006e2e:	466a      	mov	r2, sp
 8006e30:	f7ff ffc8 	bl	8006dc4 <__swhatbuf_r>
 8006e34:	9900      	ldr	r1, [sp, #0]
 8006e36:	4605      	mov	r5, r0
 8006e38:	4630      	mov	r0, r6
 8006e3a:	f000 f895 	bl	8006f68 <_malloc_r>
 8006e3e:	b948      	cbnz	r0, 8006e54 <__smakebuf_r+0x44>
 8006e40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e44:	059a      	lsls	r2, r3, #22
 8006e46:	d4ef      	bmi.n	8006e28 <__smakebuf_r+0x18>
 8006e48:	f023 0303 	bic.w	r3, r3, #3
 8006e4c:	f043 0302 	orr.w	r3, r3, #2
 8006e50:	81a3      	strh	r3, [r4, #12]
 8006e52:	e7e3      	b.n	8006e1c <__smakebuf_r+0xc>
 8006e54:	4b0d      	ldr	r3, [pc, #52]	; (8006e8c <__smakebuf_r+0x7c>)
 8006e56:	62b3      	str	r3, [r6, #40]	; 0x28
 8006e58:	89a3      	ldrh	r3, [r4, #12]
 8006e5a:	6020      	str	r0, [r4, #0]
 8006e5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e60:	81a3      	strh	r3, [r4, #12]
 8006e62:	9b00      	ldr	r3, [sp, #0]
 8006e64:	6163      	str	r3, [r4, #20]
 8006e66:	9b01      	ldr	r3, [sp, #4]
 8006e68:	6120      	str	r0, [r4, #16]
 8006e6a:	b15b      	cbz	r3, 8006e84 <__smakebuf_r+0x74>
 8006e6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e70:	4630      	mov	r0, r6
 8006e72:	f000 f963 	bl	800713c <_isatty_r>
 8006e76:	b128      	cbz	r0, 8006e84 <__smakebuf_r+0x74>
 8006e78:	89a3      	ldrh	r3, [r4, #12]
 8006e7a:	f023 0303 	bic.w	r3, r3, #3
 8006e7e:	f043 0301 	orr.w	r3, r3, #1
 8006e82:	81a3      	strh	r3, [r4, #12]
 8006e84:	89a0      	ldrh	r0, [r4, #12]
 8006e86:	4305      	orrs	r5, r0
 8006e88:	81a5      	strh	r5, [r4, #12]
 8006e8a:	e7cd      	b.n	8006e28 <__smakebuf_r+0x18>
 8006e8c:	08006c1d 	.word	0x08006c1d

08006e90 <_free_r>:
 8006e90:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e92:	2900      	cmp	r1, #0
 8006e94:	d044      	beq.n	8006f20 <_free_r+0x90>
 8006e96:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e9a:	9001      	str	r0, [sp, #4]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	f1a1 0404 	sub.w	r4, r1, #4
 8006ea2:	bfb8      	it	lt
 8006ea4:	18e4      	addlt	r4, r4, r3
 8006ea6:	f000 f96b 	bl	8007180 <__malloc_lock>
 8006eaa:	4a1e      	ldr	r2, [pc, #120]	; (8006f24 <_free_r+0x94>)
 8006eac:	9801      	ldr	r0, [sp, #4]
 8006eae:	6813      	ldr	r3, [r2, #0]
 8006eb0:	b933      	cbnz	r3, 8006ec0 <_free_r+0x30>
 8006eb2:	6063      	str	r3, [r4, #4]
 8006eb4:	6014      	str	r4, [r2, #0]
 8006eb6:	b003      	add	sp, #12
 8006eb8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006ebc:	f000 b966 	b.w	800718c <__malloc_unlock>
 8006ec0:	42a3      	cmp	r3, r4
 8006ec2:	d908      	bls.n	8006ed6 <_free_r+0x46>
 8006ec4:	6825      	ldr	r5, [r4, #0]
 8006ec6:	1961      	adds	r1, r4, r5
 8006ec8:	428b      	cmp	r3, r1
 8006eca:	bf01      	itttt	eq
 8006ecc:	6819      	ldreq	r1, [r3, #0]
 8006ece:	685b      	ldreq	r3, [r3, #4]
 8006ed0:	1949      	addeq	r1, r1, r5
 8006ed2:	6021      	streq	r1, [r4, #0]
 8006ed4:	e7ed      	b.n	8006eb2 <_free_r+0x22>
 8006ed6:	461a      	mov	r2, r3
 8006ed8:	685b      	ldr	r3, [r3, #4]
 8006eda:	b10b      	cbz	r3, 8006ee0 <_free_r+0x50>
 8006edc:	42a3      	cmp	r3, r4
 8006ede:	d9fa      	bls.n	8006ed6 <_free_r+0x46>
 8006ee0:	6811      	ldr	r1, [r2, #0]
 8006ee2:	1855      	adds	r5, r2, r1
 8006ee4:	42a5      	cmp	r5, r4
 8006ee6:	d10b      	bne.n	8006f00 <_free_r+0x70>
 8006ee8:	6824      	ldr	r4, [r4, #0]
 8006eea:	4421      	add	r1, r4
 8006eec:	1854      	adds	r4, r2, r1
 8006eee:	42a3      	cmp	r3, r4
 8006ef0:	6011      	str	r1, [r2, #0]
 8006ef2:	d1e0      	bne.n	8006eb6 <_free_r+0x26>
 8006ef4:	681c      	ldr	r4, [r3, #0]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	6053      	str	r3, [r2, #4]
 8006efa:	4421      	add	r1, r4
 8006efc:	6011      	str	r1, [r2, #0]
 8006efe:	e7da      	b.n	8006eb6 <_free_r+0x26>
 8006f00:	d902      	bls.n	8006f08 <_free_r+0x78>
 8006f02:	230c      	movs	r3, #12
 8006f04:	6003      	str	r3, [r0, #0]
 8006f06:	e7d6      	b.n	8006eb6 <_free_r+0x26>
 8006f08:	6825      	ldr	r5, [r4, #0]
 8006f0a:	1961      	adds	r1, r4, r5
 8006f0c:	428b      	cmp	r3, r1
 8006f0e:	bf04      	itt	eq
 8006f10:	6819      	ldreq	r1, [r3, #0]
 8006f12:	685b      	ldreq	r3, [r3, #4]
 8006f14:	6063      	str	r3, [r4, #4]
 8006f16:	bf04      	itt	eq
 8006f18:	1949      	addeq	r1, r1, r5
 8006f1a:	6021      	streq	r1, [r4, #0]
 8006f1c:	6054      	str	r4, [r2, #4]
 8006f1e:	e7ca      	b.n	8006eb6 <_free_r+0x26>
 8006f20:	b003      	add	sp, #12
 8006f22:	bd30      	pop	{r4, r5, pc}
 8006f24:	20014504 	.word	0x20014504

08006f28 <sbrk_aligned>:
 8006f28:	b570      	push	{r4, r5, r6, lr}
 8006f2a:	4e0e      	ldr	r6, [pc, #56]	; (8006f64 <sbrk_aligned+0x3c>)
 8006f2c:	460c      	mov	r4, r1
 8006f2e:	6831      	ldr	r1, [r6, #0]
 8006f30:	4605      	mov	r5, r0
 8006f32:	b911      	cbnz	r1, 8006f3a <sbrk_aligned+0x12>
 8006f34:	f000 f88c 	bl	8007050 <_sbrk_r>
 8006f38:	6030      	str	r0, [r6, #0]
 8006f3a:	4621      	mov	r1, r4
 8006f3c:	4628      	mov	r0, r5
 8006f3e:	f000 f887 	bl	8007050 <_sbrk_r>
 8006f42:	1c43      	adds	r3, r0, #1
 8006f44:	d00a      	beq.n	8006f5c <sbrk_aligned+0x34>
 8006f46:	1cc4      	adds	r4, r0, #3
 8006f48:	f024 0403 	bic.w	r4, r4, #3
 8006f4c:	42a0      	cmp	r0, r4
 8006f4e:	d007      	beq.n	8006f60 <sbrk_aligned+0x38>
 8006f50:	1a21      	subs	r1, r4, r0
 8006f52:	4628      	mov	r0, r5
 8006f54:	f000 f87c 	bl	8007050 <_sbrk_r>
 8006f58:	3001      	adds	r0, #1
 8006f5a:	d101      	bne.n	8006f60 <sbrk_aligned+0x38>
 8006f5c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006f60:	4620      	mov	r0, r4
 8006f62:	bd70      	pop	{r4, r5, r6, pc}
 8006f64:	20014508 	.word	0x20014508

08006f68 <_malloc_r>:
 8006f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f6c:	1ccd      	adds	r5, r1, #3
 8006f6e:	f025 0503 	bic.w	r5, r5, #3
 8006f72:	3508      	adds	r5, #8
 8006f74:	2d0c      	cmp	r5, #12
 8006f76:	bf38      	it	cc
 8006f78:	250c      	movcc	r5, #12
 8006f7a:	2d00      	cmp	r5, #0
 8006f7c:	4607      	mov	r7, r0
 8006f7e:	db01      	blt.n	8006f84 <_malloc_r+0x1c>
 8006f80:	42a9      	cmp	r1, r5
 8006f82:	d905      	bls.n	8006f90 <_malloc_r+0x28>
 8006f84:	230c      	movs	r3, #12
 8006f86:	603b      	str	r3, [r7, #0]
 8006f88:	2600      	movs	r6, #0
 8006f8a:	4630      	mov	r0, r6
 8006f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f90:	4e2e      	ldr	r6, [pc, #184]	; (800704c <_malloc_r+0xe4>)
 8006f92:	f000 f8f5 	bl	8007180 <__malloc_lock>
 8006f96:	6833      	ldr	r3, [r6, #0]
 8006f98:	461c      	mov	r4, r3
 8006f9a:	bb34      	cbnz	r4, 8006fea <_malloc_r+0x82>
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	4638      	mov	r0, r7
 8006fa0:	f7ff ffc2 	bl	8006f28 <sbrk_aligned>
 8006fa4:	1c43      	adds	r3, r0, #1
 8006fa6:	4604      	mov	r4, r0
 8006fa8:	d14d      	bne.n	8007046 <_malloc_r+0xde>
 8006faa:	6834      	ldr	r4, [r6, #0]
 8006fac:	4626      	mov	r6, r4
 8006fae:	2e00      	cmp	r6, #0
 8006fb0:	d140      	bne.n	8007034 <_malloc_r+0xcc>
 8006fb2:	6823      	ldr	r3, [r4, #0]
 8006fb4:	4631      	mov	r1, r6
 8006fb6:	4638      	mov	r0, r7
 8006fb8:	eb04 0803 	add.w	r8, r4, r3
 8006fbc:	f000 f848 	bl	8007050 <_sbrk_r>
 8006fc0:	4580      	cmp	r8, r0
 8006fc2:	d13a      	bne.n	800703a <_malloc_r+0xd2>
 8006fc4:	6821      	ldr	r1, [r4, #0]
 8006fc6:	3503      	adds	r5, #3
 8006fc8:	1a6d      	subs	r5, r5, r1
 8006fca:	f025 0503 	bic.w	r5, r5, #3
 8006fce:	3508      	adds	r5, #8
 8006fd0:	2d0c      	cmp	r5, #12
 8006fd2:	bf38      	it	cc
 8006fd4:	250c      	movcc	r5, #12
 8006fd6:	4629      	mov	r1, r5
 8006fd8:	4638      	mov	r0, r7
 8006fda:	f7ff ffa5 	bl	8006f28 <sbrk_aligned>
 8006fde:	3001      	adds	r0, #1
 8006fe0:	d02b      	beq.n	800703a <_malloc_r+0xd2>
 8006fe2:	6823      	ldr	r3, [r4, #0]
 8006fe4:	442b      	add	r3, r5
 8006fe6:	6023      	str	r3, [r4, #0]
 8006fe8:	e00e      	b.n	8007008 <_malloc_r+0xa0>
 8006fea:	6822      	ldr	r2, [r4, #0]
 8006fec:	1b52      	subs	r2, r2, r5
 8006fee:	d41e      	bmi.n	800702e <_malloc_r+0xc6>
 8006ff0:	2a0b      	cmp	r2, #11
 8006ff2:	d916      	bls.n	8007022 <_malloc_r+0xba>
 8006ff4:	1961      	adds	r1, r4, r5
 8006ff6:	42a3      	cmp	r3, r4
 8006ff8:	6025      	str	r5, [r4, #0]
 8006ffa:	bf18      	it	ne
 8006ffc:	6059      	strne	r1, [r3, #4]
 8006ffe:	6863      	ldr	r3, [r4, #4]
 8007000:	bf08      	it	eq
 8007002:	6031      	streq	r1, [r6, #0]
 8007004:	5162      	str	r2, [r4, r5]
 8007006:	604b      	str	r3, [r1, #4]
 8007008:	4638      	mov	r0, r7
 800700a:	f104 060b 	add.w	r6, r4, #11
 800700e:	f000 f8bd 	bl	800718c <__malloc_unlock>
 8007012:	f026 0607 	bic.w	r6, r6, #7
 8007016:	1d23      	adds	r3, r4, #4
 8007018:	1af2      	subs	r2, r6, r3
 800701a:	d0b6      	beq.n	8006f8a <_malloc_r+0x22>
 800701c:	1b9b      	subs	r3, r3, r6
 800701e:	50a3      	str	r3, [r4, r2]
 8007020:	e7b3      	b.n	8006f8a <_malloc_r+0x22>
 8007022:	6862      	ldr	r2, [r4, #4]
 8007024:	42a3      	cmp	r3, r4
 8007026:	bf0c      	ite	eq
 8007028:	6032      	streq	r2, [r6, #0]
 800702a:	605a      	strne	r2, [r3, #4]
 800702c:	e7ec      	b.n	8007008 <_malloc_r+0xa0>
 800702e:	4623      	mov	r3, r4
 8007030:	6864      	ldr	r4, [r4, #4]
 8007032:	e7b2      	b.n	8006f9a <_malloc_r+0x32>
 8007034:	4634      	mov	r4, r6
 8007036:	6876      	ldr	r6, [r6, #4]
 8007038:	e7b9      	b.n	8006fae <_malloc_r+0x46>
 800703a:	230c      	movs	r3, #12
 800703c:	603b      	str	r3, [r7, #0]
 800703e:	4638      	mov	r0, r7
 8007040:	f000 f8a4 	bl	800718c <__malloc_unlock>
 8007044:	e7a1      	b.n	8006f8a <_malloc_r+0x22>
 8007046:	6025      	str	r5, [r4, #0]
 8007048:	e7de      	b.n	8007008 <_malloc_r+0xa0>
 800704a:	bf00      	nop
 800704c:	20014504 	.word	0x20014504

08007050 <_sbrk_r>:
 8007050:	b538      	push	{r3, r4, r5, lr}
 8007052:	4d06      	ldr	r5, [pc, #24]	; (800706c <_sbrk_r+0x1c>)
 8007054:	2300      	movs	r3, #0
 8007056:	4604      	mov	r4, r0
 8007058:	4608      	mov	r0, r1
 800705a:	602b      	str	r3, [r5, #0]
 800705c:	f000 f8ae 	bl	80071bc <_sbrk>
 8007060:	1c43      	adds	r3, r0, #1
 8007062:	d102      	bne.n	800706a <_sbrk_r+0x1a>
 8007064:	682b      	ldr	r3, [r5, #0]
 8007066:	b103      	cbz	r3, 800706a <_sbrk_r+0x1a>
 8007068:	6023      	str	r3, [r4, #0]
 800706a:	bd38      	pop	{r3, r4, r5, pc}
 800706c:	2001450c 	.word	0x2001450c

08007070 <__sread>:
 8007070:	b510      	push	{r4, lr}
 8007072:	460c      	mov	r4, r1
 8007074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007078:	f000 f88e 	bl	8007198 <_read_r>
 800707c:	2800      	cmp	r0, #0
 800707e:	bfab      	itete	ge
 8007080:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007082:	89a3      	ldrhlt	r3, [r4, #12]
 8007084:	181b      	addge	r3, r3, r0
 8007086:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800708a:	bfac      	ite	ge
 800708c:	6563      	strge	r3, [r4, #84]	; 0x54
 800708e:	81a3      	strhlt	r3, [r4, #12]
 8007090:	bd10      	pop	{r4, pc}

08007092 <__swrite>:
 8007092:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007096:	461f      	mov	r7, r3
 8007098:	898b      	ldrh	r3, [r1, #12]
 800709a:	05db      	lsls	r3, r3, #23
 800709c:	4605      	mov	r5, r0
 800709e:	460c      	mov	r4, r1
 80070a0:	4616      	mov	r6, r2
 80070a2:	d505      	bpl.n	80070b0 <__swrite+0x1e>
 80070a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070a8:	2302      	movs	r3, #2
 80070aa:	2200      	movs	r2, #0
 80070ac:	f000 f856 	bl	800715c <_lseek_r>
 80070b0:	89a3      	ldrh	r3, [r4, #12]
 80070b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80070ba:	81a3      	strh	r3, [r4, #12]
 80070bc:	4632      	mov	r2, r6
 80070be:	463b      	mov	r3, r7
 80070c0:	4628      	mov	r0, r5
 80070c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070c6:	f7ff bb31 	b.w	800672c <_write_r>

080070ca <__sseek>:
 80070ca:	b510      	push	{r4, lr}
 80070cc:	460c      	mov	r4, r1
 80070ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070d2:	f000 f843 	bl	800715c <_lseek_r>
 80070d6:	1c43      	adds	r3, r0, #1
 80070d8:	89a3      	ldrh	r3, [r4, #12]
 80070da:	bf15      	itete	ne
 80070dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80070de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80070e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80070e6:	81a3      	strheq	r3, [r4, #12]
 80070e8:	bf18      	it	ne
 80070ea:	81a3      	strhne	r3, [r4, #12]
 80070ec:	bd10      	pop	{r4, pc}

080070ee <__sclose>:
 80070ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070f2:	f000 b801 	b.w	80070f8 <_close_r>
	...

080070f8 <_close_r>:
 80070f8:	b538      	push	{r3, r4, r5, lr}
 80070fa:	4d06      	ldr	r5, [pc, #24]	; (8007114 <_close_r+0x1c>)
 80070fc:	2300      	movs	r3, #0
 80070fe:	4604      	mov	r4, r0
 8007100:	4608      	mov	r0, r1
 8007102:	602b      	str	r3, [r5, #0]
 8007104:	f7f9 fd5b 	bl	8000bbe <_close>
 8007108:	1c43      	adds	r3, r0, #1
 800710a:	d102      	bne.n	8007112 <_close_r+0x1a>
 800710c:	682b      	ldr	r3, [r5, #0]
 800710e:	b103      	cbz	r3, 8007112 <_close_r+0x1a>
 8007110:	6023      	str	r3, [r4, #0]
 8007112:	bd38      	pop	{r3, r4, r5, pc}
 8007114:	2001450c 	.word	0x2001450c

08007118 <_fstat_r>:
 8007118:	b538      	push	{r3, r4, r5, lr}
 800711a:	4d07      	ldr	r5, [pc, #28]	; (8007138 <_fstat_r+0x20>)
 800711c:	2300      	movs	r3, #0
 800711e:	4604      	mov	r4, r0
 8007120:	4608      	mov	r0, r1
 8007122:	4611      	mov	r1, r2
 8007124:	602b      	str	r3, [r5, #0]
 8007126:	f7f9 fd56 	bl	8000bd6 <_fstat>
 800712a:	1c43      	adds	r3, r0, #1
 800712c:	d102      	bne.n	8007134 <_fstat_r+0x1c>
 800712e:	682b      	ldr	r3, [r5, #0]
 8007130:	b103      	cbz	r3, 8007134 <_fstat_r+0x1c>
 8007132:	6023      	str	r3, [r4, #0]
 8007134:	bd38      	pop	{r3, r4, r5, pc}
 8007136:	bf00      	nop
 8007138:	2001450c 	.word	0x2001450c

0800713c <_isatty_r>:
 800713c:	b538      	push	{r3, r4, r5, lr}
 800713e:	4d06      	ldr	r5, [pc, #24]	; (8007158 <_isatty_r+0x1c>)
 8007140:	2300      	movs	r3, #0
 8007142:	4604      	mov	r4, r0
 8007144:	4608      	mov	r0, r1
 8007146:	602b      	str	r3, [r5, #0]
 8007148:	f7f9 fd55 	bl	8000bf6 <_isatty>
 800714c:	1c43      	adds	r3, r0, #1
 800714e:	d102      	bne.n	8007156 <_isatty_r+0x1a>
 8007150:	682b      	ldr	r3, [r5, #0]
 8007152:	b103      	cbz	r3, 8007156 <_isatty_r+0x1a>
 8007154:	6023      	str	r3, [r4, #0]
 8007156:	bd38      	pop	{r3, r4, r5, pc}
 8007158:	2001450c 	.word	0x2001450c

0800715c <_lseek_r>:
 800715c:	b538      	push	{r3, r4, r5, lr}
 800715e:	4d07      	ldr	r5, [pc, #28]	; (800717c <_lseek_r+0x20>)
 8007160:	4604      	mov	r4, r0
 8007162:	4608      	mov	r0, r1
 8007164:	4611      	mov	r1, r2
 8007166:	2200      	movs	r2, #0
 8007168:	602a      	str	r2, [r5, #0]
 800716a:	461a      	mov	r2, r3
 800716c:	f7f9 fd4e 	bl	8000c0c <_lseek>
 8007170:	1c43      	adds	r3, r0, #1
 8007172:	d102      	bne.n	800717a <_lseek_r+0x1e>
 8007174:	682b      	ldr	r3, [r5, #0]
 8007176:	b103      	cbz	r3, 800717a <_lseek_r+0x1e>
 8007178:	6023      	str	r3, [r4, #0]
 800717a:	bd38      	pop	{r3, r4, r5, pc}
 800717c:	2001450c 	.word	0x2001450c

08007180 <__malloc_lock>:
 8007180:	4801      	ldr	r0, [pc, #4]	; (8007188 <__malloc_lock+0x8>)
 8007182:	f7ff be1d 	b.w	8006dc0 <__retarget_lock_acquire_recursive>
 8007186:	bf00      	nop
 8007188:	200144ff 	.word	0x200144ff

0800718c <__malloc_unlock>:
 800718c:	4801      	ldr	r0, [pc, #4]	; (8007194 <__malloc_unlock+0x8>)
 800718e:	f7ff be18 	b.w	8006dc2 <__retarget_lock_release_recursive>
 8007192:	bf00      	nop
 8007194:	200144ff 	.word	0x200144ff

08007198 <_read_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4d07      	ldr	r5, [pc, #28]	; (80071b8 <_read_r+0x20>)
 800719c:	4604      	mov	r4, r0
 800719e:	4608      	mov	r0, r1
 80071a0:	4611      	mov	r1, r2
 80071a2:	2200      	movs	r2, #0
 80071a4:	602a      	str	r2, [r5, #0]
 80071a6:	461a      	mov	r2, r3
 80071a8:	f7f9 fcec 	bl	8000b84 <_read>
 80071ac:	1c43      	adds	r3, r0, #1
 80071ae:	d102      	bne.n	80071b6 <_read_r+0x1e>
 80071b0:	682b      	ldr	r3, [r5, #0]
 80071b2:	b103      	cbz	r3, 80071b6 <_read_r+0x1e>
 80071b4:	6023      	str	r3, [r4, #0]
 80071b6:	bd38      	pop	{r3, r4, r5, pc}
 80071b8:	2001450c 	.word	0x2001450c

080071bc <_sbrk>:
 80071bc:	4a04      	ldr	r2, [pc, #16]	; (80071d0 <_sbrk+0x14>)
 80071be:	6811      	ldr	r1, [r2, #0]
 80071c0:	4603      	mov	r3, r0
 80071c2:	b909      	cbnz	r1, 80071c8 <_sbrk+0xc>
 80071c4:	4903      	ldr	r1, [pc, #12]	; (80071d4 <_sbrk+0x18>)
 80071c6:	6011      	str	r1, [r2, #0]
 80071c8:	6810      	ldr	r0, [r2, #0]
 80071ca:	4403      	add	r3, r0
 80071cc:	6013      	str	r3, [r2, #0]
 80071ce:	4770      	bx	lr
 80071d0:	20014510 	.word	0x20014510
 80071d4:	20014518 	.word	0x20014518

080071d8 <_init>:
 80071d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071da:	bf00      	nop
 80071dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071de:	bc08      	pop	{r3}
 80071e0:	469e      	mov	lr, r3
 80071e2:	4770      	bx	lr

080071e4 <_fini>:
 80071e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e6:	bf00      	nop
 80071e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ea:	bc08      	pop	{r3}
 80071ec:	469e      	mov	lr, r3
 80071ee:	4770      	bx	lr
