#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 24 17:07:09 2018
# Process ID: 15751
# Current directory: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch
# Command line: vivado
# Log file: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/vivado.log
# Journal file: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.xpr
INFO: [Project 1-313] Project file moved from '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0', nor could it be found using path '/home/bscuser/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/ip_repo/posit_es2_adder_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lledoux/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_posit_es2_adder_0_0

update_compile_order -fileset sources_1
open_bd_design {/home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- bsc:posit_pynq_bsc:posit_es2_adder:1.0 - posit_es2_adder_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/design_1.bd>
save_bd_design
Wrote  : </home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Oct 24 17:08:18 2018] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_auto_pc_0_synth_1, design_1_posit_es2_adder_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_posit_es2_adder_0_0_synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/design_1_posit_es2_adder_0_0_synth_1/runme.log
synth_1: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/synth_1/runme.log
[Wed Oct 24 17:08:18 2018] Launched impl_1...
Run output will be captured here: /home/lledoux/Desktop/PhD/fpga/pynq/project_posit_from_scratch/posit_overlay/posit_overlay.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 24 17:09:18 2018...
