
*** Running vivado
    with args -log design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1172.348 ; gain = 236.980 ; free physical = 7141 ; free virtual = 28100
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (11#1) [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1373.023 ; gain = 437.656 ; free physical = 6947 ; free virtual = 27897
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 1373.023 ; gain = 437.656 ; free physical = 6946 ; free virtual = 27896
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1649.473 ; gain = 0.004 ; free physical = 6763 ; free virtual = 27713
Finished Constraint Validation : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1649.473 ; gain = 714.105 ; free physical = 6762 ; free virtual = 27712
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1649.473 ; gain = 714.105 ; free physical = 6762 ; free virtual = 27712
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1649.473 ; gain = 714.105 ; free physical = 6762 ; free virtual = 27712
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1649.473 ; gain = 714.105 ; free physical = 6758 ; free virtual = 27708
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:53 . Memory (MB): peak = 1649.473 ; gain = 714.105 ; free physical = 6742 ; free virtual = 27692
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1860.664 ; gain = 925.297 ; free physical = 6492 ; free virtual = 27442
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1861.664 ; gain = 926.297 ; free physical = 6491 ; free virtual = 27441
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1871.680 ; gain = 936.312 ; free physical = 6481 ; free virtual = 27431
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1871.684 ; gain = 936.316 ; free physical = 6481 ; free virtual = 27431
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1871.684 ; gain = 936.316 ; free physical = 6481 ; free virtual = 27431
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1871.684 ; gain = 936.316 ; free physical = 6481 ; free virtual = 27431
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1871.684 ; gain = 936.316 ; free physical = 6481 ; free virtual = 27431
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1871.684 ; gain = 936.316 ; free physical = 6481 ; free virtual = 27431
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1871.684 ; gain = 936.316 ; free physical = 6481 ; free virtual = 27431

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT3       |    26|
|3     |RAMB18E2   |     1|
|4     |RAMB36E2   |     1|
|5     |RAMB36E2_1 |     1|
|6     |RAMB36E2_2 |     3|
|7     |RAMB36E2_3 |     1|
|8     |RAMB36E2_4 |     1|
|9     |FDRE       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1871.684 ; gain = 936.316 ; free physical = 6481 ; free virtual = 27431
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1910.746 ; gain = 858.867 ; free physical = 6437 ; free virtual = 27388
