<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p9/procedures/xml/error_info/p9_memory_mss_freq.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2015,2018                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->

<!-- -->
<!-- @file memory_mss_freq.xml -->
<!-- @brief Error xml for mss_freq -->
<!-- -->
<!-- *HWP HWP Owner: Andre Marin <aamarin@us.ibm.com> -->
<!-- *HWP HWP Backup: Jacob Harvey <jlharvey@us.ibm.com> -->
<!-- *HWP Team: Memory -->
<!-- *HWP Level: 3 -->
<!-- *HWP Consumed by: HB:FSP -->
<!-- -->

<hwpErrors>
  <hwpError>
    <rc>RC_MSS_BAD_CL_CAST</rc>
    <description>
        Calculated Cas Latency exceeds the 8-bit limit. Error calculating
    </description>
    <ffdc>CL</ffdc>
    <callout>
        <procedure>CODE</procedure>
        <priority>HIGH</priority>
    </callout>
    <callout>
      <childTargets>
          <parent>MCA_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_INVALID_TIMING_VALUE</rc>
    <description>Invalid value calculated for timing value based on MTB and FTB from SPD.</description>
    <ffdc>VALUE</ffdc>
    <ffdc>FUNCTION</ffdc>
    <callout>
      <target>DIMM_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>DIMM_TARGET</target>
    </deconfigure>
    <gard>
        <target>DIMM_TARGET</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_INVALID_CALCULATED_TCK</rc>
    <description>
        Invalid value clock period (less than equal 0).
        Should be code bug and error comparing MRW and VPD SUPPRTED_FREQS
        Caused by bad MRW values for MSS_MRW_SUPPORTED_FREQ
    </description>
    <ffdc>TAAMIN</ffdc>
    <ffdc>PROPOSED_TCK</ffdc>
    <ffdc>IS_3DS</ffdc>
    <callout>
        <procedure>CODE</procedure>
        <priority>HIGH</priority>
    </callout>
    <callout>
      <childTargets>
          <parent>MCA_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_NO_COMMON_SUPPORTED_CL</rc>
    <description>
        Current Configuration has no common supported CL values.
        Caused by bad SPD on one of the plugged DIMMS
        or DIMM configuration is not supported
    </description>
    <ffdc>CL_SUPPORTED</ffdc>
    <callout>
      <childTargets>
          <parent>MCA_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
       <childTargets>
          <parent>MCA_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
    </deconfigure>
    <gard>
       <childTargets>
          <parent>MCA_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FAILED_TO_FIND_SUPPORTED_CL</rc>
    <description>
      Desired CAS latency isn't supported in the common CAS latency bin retrieved from SPD.
    </description>
    <ffdc>DESIRED_CAS_LATENCY</ffdc>
    <ffdc>COMMON_CLS</ffdc>
    <ffdc>TAA</ffdc>
    <ffdc>TCK</ffdc>
    <callout>
        <procedure>CODE</procedure>
        <priority>HIGH</priority>
    </callout>
    <callout>
      <childTargets>
          <parent>MCA_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>MEDIUM</priority>
    </callout>
    <deconfigure>
       <childTargets>
          <parent>MCA_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
    </deconfigure>
    <gard>
       <childTargets>
          <parent>MCA_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_CL_EXCEEDS_TAA_MAX</rc>
    <description>
        Calculated Cas Latency exceeds JEDEC value for TAA Max
        desired (and DIMM supported) cas_latency * proposed tck from mss freq attributes > jedec taa_max
        Probably due to MRW/ VPD freqs being too high
    </description>
    <ffdc>CAS_LATENCY</ffdc>
    <ffdc>TCK</ffdc>
    <ffdc>TAA_MAX</ffdc>
    <ffdc>COMPARE</ffdc>
    <ffdc>IS_3DS</ffdc>
    <callout>
        <procedure>CODE</procedure>
        <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FREQ_NOT_EQUAL_NEST_FREQ</rc>
    <description>
      Case when mss_freq speeds are different and sync mode is required,
      and mss_freq is not equal to nest freq.
    </description>
    <ffdc>MSS_FREQ</ffdc>
    <ffdc>NEST_FREQ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <childTargets>
        <parent>MCS_TARGET</parent>
        <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <childTargets>
        <parent>MCS_TARGET</parent>
        <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_BAD_FREQ_CALCULATED</rc>
    <description>
        No frequency found for mbist. Either bad mrw attribute or no DIMMS installed?
        Should be a code bug if we get here
    </description>
    <ffdc>MSS_FREQ</ffdc>
    <ffdc>SUPPORTED_FREQ_0</ffdc>
    <ffdc>SUPPORTED_FREQ_1</ffdc>
    <ffdc>SUPPORTED_FREQ_2</ffdc>
    <ffdc>SUPPORTED_FREQ_3</ffdc>
    <ffdc>MCBIST_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <!-- Cronus only error when we can't match DIMM speeds to sync mode -->
  <hwpError>
    <rc>RC_MSS_FAILED_SYNC_MODE</rc>
    <description>
      DIMM speeds are different and sync mode is required
    </description>
    <ffdc>NEST_FREQ</ffdc>
    <ffdc>MEM_FREQ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_EMPTY_MCBIST_VECTOR_PASSED</rc>
    <description>
       Empty MCBIST target vector found when constructing dimm speed mapping
    </description>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_ERROR_FINDING_DIMM_SPEED_MAP</rc>
    <description>
       Empty MCBIST target vector found when constructing dimm speed mapping
    </description>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_ALL_MCBIST_HAVE_0_FREQ</rc>
    <description>
       All MCBIST have 0 MSS_FREQ, but there are dimms still configured?
    </description>
    <ffdc>VECTOR_SIZE</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_MRW_FREQ_SIZE_CHANGED</rc>
    <description>
        Size of MSS_MRW_FREQS value in VPD has changed and code hasn't been updated
    </description>
    <ffdc>ACTUAL_SIZE</ffdc>
    <ffdc>SUPPOSED_SIZE</ffdc>
    <ffdc>MCA_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_ERROR_CALCULATING_CAS_LATENCY_VECTOR</rc>
    <description>
        Code error setting the cas_latency.
        Number of cas_latencies per MCS does not equal functional ports found
    </description>
    <ffdc>NUM_PORTS_FUNCTIONAL</ffdc>
    <ffdc>NUM_CAS_LATENCIES_FOUND</ffdc>
    <ffdc>MCS_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>


  <hwpError>
    <rc>RC_MSS_MAX_FREQ_ATTR_SIZE_CHANGED</rc>
    <description>
        Number of entries for MSS_MRW_MAX_FREQ attribute from VPD has changed without updating the code
        Asserted because direct accesses to array
    </description>
    <ffdc>ACTUAL_SIZE</ffdc>
    <ffdc>SUPPOSED_SIZE</ffdc>
    <ffdc>MCA_TARGET</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_MRW_FREQ_MAX_FREQ_EMPTY_SET</rc>
    <description>
      When considering the frequencies in the MRW and the max supported
      frequencies based on DIMM config (MAX_ALLOWED_DIMM_FREQ), there are no applicable frequencies
      remaining
      If sync mode required, frequencies have to match a nest frequency
    </description>
    <ffdc>MSS_VPD_FREQ_0</ffdc>
    <ffdc>MSS_VPD_FREQ_1</ffdc>
    <ffdc>MSS_VPD_FREQ_2</ffdc>
    <ffdc>MSS_VPD_FREQ_3</ffdc>
    <ffdc>MSS_MAX_FREQ_0</ffdc>
    <ffdc>MSS_MAX_FREQ_1</ffdc>
    <ffdc>MSS_MAX_FREQ_2</ffdc>
    <ffdc>MSS_MAX_FREQ_3</ffdc>
    <ffdc>MSS_MAX_FREQ_4</ffdc>
    <ffdc>MSS_NEST_FREQ_0</ffdc>
    <ffdc>MSS_NEST_FREQ_1</ffdc>
    <ffdc>MSS_NEST_FREQ_2</ffdc>
    <ffdc>MSS_NEST_FREQ_3</ffdc>
    <ffdc>MSS_NEST_FREQ_4</ffdc>
    <ffdc>REQUIRED_SYNC_MODE</ffdc>
    <ffdc>MAX_FREQ_FROM_DIMM</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
     <callout>
      <childTargets>
          <parent>MCBIST_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>MEDIUM</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_TOO_MANY_DIMMS_ON_PORT</rc>
    <description>There seem to be too many dimms on the port</description>
    <ffdc>DIMM_COUNT</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
    <callout>
        <childTargets>
          <parent>MCA_TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
        </childTargets>
        <priority>MEDIUM</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_TOO_MANY_PRIMARY_RANKS_ON_DIMM</rc>
    <description>There seem to be too many primary ranks seen on the dimm</description>
    <ffdc>RANK_COUNT</ffdc>
    <callout>
      <target>DIMM_TARGET</target>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <target>DIMM_TARGET</target>
    </deconfigure>
    <gard>
        <target>DIMM_TARGET</target>
    </gard>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FREQ_INDEX_TOO_LARGE</rc>
    <description>Error calculating the index into max_freq array</description>
    <ffdc>INDEX</ffdc>
    <ffdc>NUM_MAX_FREQS</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_SELECTED_FREQ_NOT_SUPPORTED</rc>
    <description>Selected freq based on calculations from the DIMM and VPD is not supported</description>
    <ffdc>SUPPORTED_FREQ_0</ffdc>
    <ffdc>SUPPORTED_FREQ_1</ffdc>
    <ffdc>SUPPORTED_FREQ_2</ffdc>
    <ffdc>SUPPORTED_FREQ_3</ffdc>
    <ffdc>FREQ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
     <callout>
        <childTargets>
          <parent>TARGET</parent>
          <childType>TARGET_TYPE_DIMM</childType>
        </childTargets>
        <priority>MEDIUM</priority>
     </callout>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FREQ_TO_NEST_FREQ_RATIO_TOO_LARGE</rc>
    <description>
      Case when mss_freq to nest freq is above the maximum allowed.
    </description>
    <ffdc>MSS_FREQ</ffdc>
    <ffdc>NEST_FREQ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>MEDIUM</priority>
    </callout>
    <callout>
      <childTargets>
        <parent>MCS_TARGET</parent>
        <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <childTargets>
        <parent>MCS_TARGET</parent>
        <childType>TARGET_TYPE_DIMM</childType>
      </childTargets>
    </deconfigure>
  </hwpError>

  <hwpError>
    <rc>RC_MSS_FREQ_OR_NEST_FREQ_IS_ZERO</rc>
    <description>
      Case when mss_freq or nest_freq is zero.
    </description>
    <ffdc>MSS_FREQ</ffdc>
    <ffdc>NEST_FREQ</ffdc>
    <callout>
      <procedure>CODE</procedure>
      <priority>HIGH</priority>
    </callout>
  </hwpError>
</hwpErrors>
