###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       172973   # Number of WRITE/WRITEP commands
num_reads_done                 =       465353   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       384220   # Number of read row buffer hits
num_read_cmds                  =       465355   # Number of READ/READP commands
num_writes_done                =       172979   # Number of read requests issued
num_write_row_hits             =       119094   # Number of write row buffer hits
num_act_cmds                   =       135443   # Number of ACT commands
num_pre_cmds                   =       135419   # Number of PRE commands
num_ondemand_pres              =       111691   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9380897   # Cyles of rank active rank.0
rank_active_cycles.1           =      9164431   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       619103   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       835569   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       591822   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4106   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1403   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1601   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          716   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          859   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1466   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2070   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2104   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3661   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28527   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          717   # Write cmd latency (cycles)
write_latency[40-59]           =         1180   # Write cmd latency (cycles)
write_latency[60-79]           =         3044   # Write cmd latency (cycles)
write_latency[80-99]           =         6013   # Write cmd latency (cycles)
write_latency[100-119]         =         7998   # Write cmd latency (cycles)
write_latency[120-139]         =        12510   # Write cmd latency (cycles)
write_latency[140-159]         =        12946   # Write cmd latency (cycles)
write_latency[160-179]         =        12648   # Write cmd latency (cycles)
write_latency[180-199]         =        12465   # Write cmd latency (cycles)
write_latency[200-]            =       103423   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       214946   # Read request latency (cycles)
read_latency[40-59]            =        71818   # Read request latency (cycles)
read_latency[60-79]            =        60726   # Read request latency (cycles)
read_latency[80-99]            =        19011   # Read request latency (cycles)
read_latency[100-119]          =        13358   # Read request latency (cycles)
read_latency[120-139]          =        10544   # Read request latency (cycles)
read_latency[140-159]          =         7758   # Read request latency (cycles)
read_latency[160-179]          =         6336   # Read request latency (cycles)
read_latency[180-199]          =         5200   # Read request latency (cycles)
read_latency[200-]             =        55656   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.63481e+08   # Write energy
read_energy                    =  1.87631e+09   # Read energy
act_energy                     =  3.70572e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.97169e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.01073e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85368e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7186e+09   # Active standby energy rank.1
average_read_latency           =      100.981   # Average read request latency (cycles)
average_interarrival           =      15.6657   # Average request interarrival latency (cycles)
total_energy                   =  1.60855e+10   # Total energy (pJ)
average_power                  =      1608.55   # Average power (mW)
average_bandwidth              =       5.4471   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       169388   # Number of WRITE/WRITEP commands
num_reads_done                 =       459303   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       393700   # Number of read row buffer hits
num_read_cmds                  =       459306   # Number of READ/READP commands
num_writes_done                =       169401   # Number of read requests issued
num_write_row_hits             =       132392   # Number of write row buffer hits
num_act_cmds                   =       102953   # Number of ACT commands
num_pre_cmds                   =       102928   # Number of PRE commands
num_ondemand_pres              =        81049   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9287311   # Cyles of rank active rank.0
rank_active_cycles.1           =      9258967   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       712689   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       741033   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       581601   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4647   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1514   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1594   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          744   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          854   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1406   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2132   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2069   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         3732   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28416   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          731   # Write cmd latency (cycles)
write_latency[40-59]           =         1688   # Write cmd latency (cycles)
write_latency[60-79]           =         4506   # Write cmd latency (cycles)
write_latency[80-99]           =         8215   # Write cmd latency (cycles)
write_latency[100-119]         =        10163   # Write cmd latency (cycles)
write_latency[120-139]         =        11815   # Write cmd latency (cycles)
write_latency[140-159]         =        10994   # Write cmd latency (cycles)
write_latency[160-179]         =        10599   # Write cmd latency (cycles)
write_latency[180-199]         =        10486   # Write cmd latency (cycles)
write_latency[200-]            =       100165   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       229621   # Read request latency (cycles)
read_latency[40-59]            =        71743   # Read request latency (cycles)
read_latency[60-79]            =        54179   # Read request latency (cycles)
read_latency[80-99]            =        18430   # Read request latency (cycles)
read_latency[100-119]          =        12838   # Read request latency (cycles)
read_latency[120-139]          =         9845   # Read request latency (cycles)
read_latency[140-159]          =         6603   # Read request latency (cycles)
read_latency[160-179]          =         5311   # Read request latency (cycles)
read_latency[180-199]          =         4133   # Read request latency (cycles)
read_latency[200-]             =        46600   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.45585e+08   # Write energy
read_energy                    =  1.85192e+09   # Read energy
act_energy                     =  2.81679e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.42091e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.55696e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79528e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7776e+09   # Active standby energy rank.1
average_read_latency           =      92.8027   # Average read request latency (cycles)
average_interarrival           =      15.9056   # Average request interarrival latency (cycles)
total_energy                   =  1.59545e+10   # Total energy (pJ)
average_power                  =      1595.45   # Average power (mW)
average_bandwidth              =      5.36494   # Average bandwidth
