TOPLEVEL_LANG = verilog
SIM ?= icarus
WAVES ?= 1

VERILOG_SOURCES = ./axi_master.v
TOPLEVEL = axi_master
MODULE = tb

include $(shell cocotb-config --makefiles)/Makefile.sim
