# X-Core

X-Core is an open source in-order 5-stage RISC-V 32-bit MCU processor. It supports RV32IM, mainly for RISC-V learning, teaching, and experiments. We use some core codes from [PULP RI5CY](https://github.com/pulp-platform/riscv), and partial SoC peripheral components and SDK from [Hummingbird E200](https://github.com/SI-RISCV/e200_opensource).

X-Core:

- 5-stage pipeline, RV32IM, 50MHz on FPGA board
- JTAG inferface, supports GDB
- ITIM: 64KB (configurable), DTIM: 64KB (configurable)
- QSPI interface for onboard flash
- Peripheral components, including IIC, UART, SPI, GPIO, PWM, XADC, TIMER.


## Evaluation Board

* [Perf-V FPGA Board](http://perfv.org/)

![Perf-V FPGA Board Image](http://perfv.org/images/home/board_intro.png)

## Benchmark

* [Benchmark on Perf-V FPGA Board](https://github.com/PerfXLab/X-Core/wiki/Benchmark)

## Download

* [Bitstream for Perf-V FPGA Board](https://github.com/PerfXLab/X-Core/wiki/Bitstream)

## Support

- QQ group: 806854399
- [Telegram](https://t.me/joinchat/H9Tj9hAoPX2-exoyJTtXBw)
- Forum: http://forum.perfv.org/

