---
layout: inner
position: right
title: 'Multicore Pipelined Processor'
date: 2021-11-04 15:56:00
categories: development design
tags: Verilog RTL CPU_Design 
featured_image: '/img/posts/Pipelined.jpg'
project_link: 'https://rescuethemes.com'
button_text: 'Project Report'
button_icon: 'TODO'
lead_text: 'Designed multicore pipelined processor in verilog and performed various verification and benchmark procedures.'
---
