
# Time: 9 | PC: 00000000 | IR: 00000000 | ALU: 00000000 | MDR: 00000000 | Reg1: 00000000 | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=9 | PC=00000000 | IR=00000000 | Reg1=00000000 | Reg2=00000000 | ALU=00000000 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000000 | WriteEn=0
# Time: 27 | PC: 00000000 | IR: 00000000 | ALU: 00000000 | MDR: 00000000 | Reg1: 00000000 | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=27 | PC=00000000 | IR=00000000 | Reg1=00000000 | Reg2=00000000 | ALU=00000000 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000000 | WriteEn=0
# Time: 45 | PC: 00000000 | IR: 00443000 | ALU: 12345679 | MDR: 00000000 | Reg1: 12345678 | Reg2: 00000001 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=45 | PC=00000000 | IR=00443000 | Reg1=12345678 | Reg2=00000001 | ALU=12345679 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000001 | WriteEn=0
# Time: 63 | PC: 00000004 | IR: 00443000 | ALU: 12345679 | MDR: 00000000 | Reg1: 12345678 | Reg2: 00000001 | RegWrite: 1 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=63 | PC=00000004 | IR=00443000 | Reg1=12345678 | Reg2=00000001 | ALU=12345679 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000001 | WriteEn=0
# Time: 81 | PC: 00000004 | IR: 00443000 | ALU: 12345679 | MDR: 00000000 | Reg1: 12345678 | Reg2: 00000001 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=81 | PC=00000004 | IR=00443000 | Reg1=12345678 | Reg2=00000001 | ALU=12345679 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000001 | WriteEn=0
# Time: 99 | PC: 00000004 | IR: 00443000 | ALU: 12345679 | MDR: 00000000 | Reg1: 12345678 | Reg2: 00000001 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=99 | PC=00000004 | IR=00443000 | Reg1=12345678 | Reg2=00000001 | ALU=12345679 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000001 | WriteEn=0
# Time: 117 | PC: 00000004 | IR: 08823000 | ALU: 1234567a | MDR: 00000000 | Reg1: 12345679 | Reg2: 00000001 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=117 | PC=00000004 | IR=08823000 | Reg1=12345679 | Reg2=00000001 | ALU=1234567a | MAR=78 | MDR=00000000 | DataAddr=78 | WriteData=00000001 | WriteEn=0
# Time: 135 | PC: 00000008 | IR: 08823000 | ALU: 12345678 | MDR: 00000000 | Reg1: 12345679 | Reg2: 00000001 | RegWrite: 1 | MemWrite: 0 | AluCtrl: 01 | Jump: 0 | Branch: 0
# Time=135 | PC=00000008 | IR=08823000 | Reg1=12345679 | Reg2=00000001 | ALU=12345678 | MAR=78 | MDR=00000000 | DataAddr=78 | WriteData=00000001 | WriteEn=0
# Time: 153 | PC: 00000008 | IR: 08823000 | ALU: 1234567a | MDR: 00000000 | Reg1: 12345679 | Reg2: 00000001 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=153 | PC=00000008 | IR=08823000 | Reg1=12345679 | Reg2=00000001 | ALU=1234567a | MAR=78 | MDR=00000000 | DataAddr=78 | WriteData=00000001 | WriteEn=0
# Time: 171 | PC: 00000008 | IR: 08823000 | ALU: 1234567a | MDR: 00000000 | Reg1: 12345679 | Reg2: 00000001 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=171 | PC=00000008 | IR=08823000 | Reg1=12345679 | Reg2=00000001 | ALU=1234567a | MAR=78 | MDR=00000000 | DataAddr=78 | WriteData=00000001 | WriteEn=0
# Time: 189 | PC: 00000008 | IR: 10c01000 | ALU: 12345679 | MDR: 00000000 | Reg1: 00000000 | Reg2: 12345679 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=189 | PC=00000008 | IR=10c01000 | Reg1=00000000 | Reg2=12345679 | ALU=12345679 | MAR=79 | MDR=00000000 | DataAddr=79 | WriteData=12345679 | WriteEn=0
# Time: 207 | PC: 0000000c | IR: 10c01000 | ALU: 00000000 | MDR: 00000000 | Reg1: 00000000 | Reg2: 12345679 | RegWrite: 1 | MemWrite: 0 | AluCtrl: 02 | Jump: 0 | Branch: 0
# Time=207 | PC=0000000c | IR=10c01000 | Reg1=00000000 | Reg2=12345679 | ALU=00000000 | MAR=79 | MDR=00000000 | DataAddr=79 | WriteData=12345679 | WriteEn=0
# Time: 225 | PC: 0000000c | IR: 10c01000 | ALU: 12345679 | MDR: 00000000 | Reg1: 00000000 | Reg2: 12345679 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=225 | PC=0000000c | IR=10c01000 | Reg1=00000000 | Reg2=12345679 | ALU=12345679 | MAR=79 | MDR=00000000 | DataAddr=79 | WriteData=12345679 | WriteEn=0
# Time: 243 | PC: 0000000c | IR: 10c01000 | ALU: 12345679 | MDR: 00000000 | Reg1: 00000000 | Reg2: 12345679 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=243 | PC=0000000c | IR=10c01000 | Reg1=00000000 | Reg2=12345679 | ALU=12345679 | MAR=79 | MDR=00000000 | DataAddr=79 | WriteData=12345679 | WriteEn=0
# Time: 261 | PC: 0000000c | IR: 19041000 | ALU: 2468acf1 | MDR: 00000000 | Reg1: 12345678 | Reg2: 12345679 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=261 | PC=0000000c | IR=19041000 | Reg1=12345678 | Reg2=12345679 | ALU=2468acf1 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=12345679 | WriteEn=0
# Time: 279 | PC: 00000010 | IR: 19041000 | ALU: 12345679 | MDR: 00000000 | Reg1: 12345678 | Reg2: 12345679 | RegWrite: 1 | MemWrite: 0 | AluCtrl: 03 | Jump: 0 | Branch: 0
# Time=279 | PC=00000010 | IR=19041000 | Reg1=12345678 | Reg2=12345679 | ALU=12345679 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=12345679 | WriteEn=0
# Time: 297 | PC: 00000010 | IR: 19041000 | ALU: 2468acf1 | MDR: 00000000 | Reg1: 12345678 | Reg2: 12345679 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=297 | PC=00000010 | IR=19041000 | Reg1=12345678 | Reg2=12345679 | ALU=2468acf1 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=12345679 | WriteEn=0
# Time: 315 | PC: 00000010 | IR: 19041000 | ALU: 2468acf1 | MDR: 00000000 | Reg1: 12345678 | Reg2: 12345679 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=315 | PC=00000010 | IR=19041000 | Reg1=12345678 | Reg2=12345679 | ALU=2468acf1 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=12345679 | WriteEn=0
# Time: 333 | PC: 00000010 | IR: 21464000 | ALU: 12345679 | MDR: 00000000 | Reg1: 00000000 | Reg2: 12345679 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=333 | PC=00000010 | IR=21464000 | Reg1=00000000 | Reg2=12345679 | ALU=12345679 | MAR=78 | MDR=00000000 | DataAddr=78 | WriteData=12345679 | WriteEn=0
# Time: 351 | PC: 00000014 | IR: 21464000 | ALU: 12345679 | MDR: 00000000 | Reg1: 00000000 | Reg2: 12345679 | RegWrite: 1 | MemWrite: 0 | AluCtrl: 04 | Jump: 0 | Branch: 0
# Time=351 | PC=00000014 | IR=21464000 | Reg1=00000000 | Reg2=12345679 | ALU=12345679 | MAR=78 | MDR=00000000 | DataAddr=78 | WriteData=12345679 | WriteEn=0
# Time: 369 | PC: 00000014 | IR: 21464000 | ALU: 12345679 | MDR: 00000000 | Reg1: 00000000 | Reg2: 12345679 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=369 | PC=00000014 | IR=21464000 | Reg1=00000000 | Reg2=12345679 | ALU=12345679 | MAR=78 | MDR=00000000 | DataAddr=78 | WriteData=12345679 | WriteEn=0
# Time: 387 | PC: 00000014 | IR: 21464000 | ALU: 12345679 | MDR: 00000000 | Reg1: 00000000 | Reg2: 12345679 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=387 | PC=00000014 | IR=21464000 | Reg1=00000000 | Reg2=12345679 | ALU=12345679 | MAR=78 | MDR=00000000 | DataAddr=78 | WriteData=12345679 | WriteEn=0
# Time: 405 | PC: 00000014 | IR: 284a3000 | ALU: 12345679 | MDR: 00000000 | Reg1: 12345679 | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=405 | PC=00000014 | IR=284a3000 | Reg1=12345679 | Reg2=00000000 | ALU=12345679 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000000 | WriteEn=0
# Time: 423 | PC: 00000018 | IR: 284a3000 | ALU: edcba986 | MDR: 00000000 | Reg1: 12345679 | Reg2: 00000000 | RegWrite: 1 | MemWrite: 0 | AluCtrl: 05 | Jump: 0 | Branch: 0
# Time=423 | PC=00000018 | IR=284a3000 | Reg1=12345679 | Reg2=00000000 | ALU=edcba986 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000000 | WriteEn=0
# Time: 441 | PC: 00000018 | IR: 284a3000 | ALU: 12345679 | MDR: 00000000 | Reg1: 12345679 | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=441 | PC=00000018 | IR=284a3000 | Reg1=12345679 | Reg2=00000000 | ALU=12345679 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000000 | WriteEn=0
# Time: 459 | PC: 00000018 | IR: 284a3000 | ALU: 12345679 | MDR: 00000000 | Reg1: 12345679 | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=459 | PC=00000018 | IR=284a3000 | Reg1=12345679 | Reg2=00000000 | ALU=12345679 | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000000 | WriteEn=0
# Time: 477 | PC: 00000018 | IR: 30823000 | ALU: edcba986 | MDR: 00000000 | Reg1: edcba986 | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=477 | PC=00000018 | IR=30823000 | Reg1=edcba986 | Reg2=00000000 | ALU=edcba986 | MAR=79 | MDR=00000000 | DataAddr=79 | WriteData=00000000 | WriteEn=0
# Time: 495 | PC: 0000001c | IR: 30823000 | ALU: ffffffff | MDR: 00000000 | Reg1: edcba986 | Reg2: 00000000 | RegWrite: 1 | MemWrite: 0 | AluCtrl: 06 | Jump: 0 | Branch: 0
# Time=495 | PC=0000001c | IR=30823000 | Reg1=edcba986 | Reg2=00000000 | ALU=ffffffff | MAR=79 | MDR=00000000 | DataAddr=79 | WriteData=00000000 | WriteEn=0
# Time: 513 | PC: 0000001c | IR: 30823000 | ALU: edcba986 | MDR: 00000000 | Reg1: edcba986 | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=513 | PC=0000001c | IR=30823000 | Reg1=edcba986 | Reg2=00000000 | ALU=edcba986 | MAR=79 | MDR=00000000 | DataAddr=79 | WriteData=00000000 | WriteEn=0
# Time: 531 | PC: 0000001c | IR: 30823000 | ALU: edcba986 | MDR: 00000000 | Reg1: edcba986 | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=531 | PC=0000001c | IR=30823000 | Reg1=edcba986 | Reg2=00000000 | ALU=edcba986 | MAR=79 | MDR=00000000 | DataAddr=79 | WriteData=00000000 | WriteEn=0
# Time: 549 | PC: 0000001c | IR: 38c40001 | ALU: ffffffff | MDR: 00000000 | Reg1: ffffffff | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=549 | PC=0000001c | IR=38c40001 | Reg1=ffffffff | Reg2=00000000 | ALU=ffffffff | MAR=86 | MDR=00000000 | DataAddr=86 | WriteData=00000000 | WriteEn=0
# Time: 567 | PC: 00000020 | IR: 38c40001 | ALU: fffffffe | MDR: 00000000 | Reg1: ffffffff | Reg2: 00000000 | RegWrite: 1 | MemWrite: 0 | AluCtrl: 07 | Jump: 0 | Branch: 0
# Time=567 | PC=00000020 | IR=38c40001 | Reg1=ffffffff | Reg2=00000000 | ALU=fffffffe | MAR=86 | MDR=00000000 | DataAddr=86 | WriteData=00000000 | WriteEn=0
# Time: 585 | PC: 00000020 | IR: 38c40001 | ALU: ffffffff | MDR: 00000000 | Reg1: ffffffff | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=585 | PC=00000020 | IR=38c40001 | Reg1=ffffffff | Reg2=00000000 | ALU=ffffffff | MAR=86 | MDR=00000000 | DataAddr=86 | WriteData=00000000 | WriteEn=0
# Time: 603 | PC: 00000020 | IR: 38c40001 | ALU: ffffffff | MDR: 00000000 | Reg1: ffffffff | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=603 | PC=00000020 | IR=38c40001 | Reg1=ffffffff | Reg2=00000000 | ALU=ffffffff | MAR=86 | MDR=00000000 | DataAddr=86 | WriteData=00000000 | WriteEn=0
# Time: 621 | PC: 00000020 | IR: 41060001 | ALU: fffffffe | MDR: 00000000 | Reg1: fffffffe | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=621 | PC=00000020 | IR=41060001 | Reg1=fffffffe | Reg2=00000000 | ALU=fffffffe | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000000 | WriteEn=0
# Time: 639 | PC: 00000024 | IR: 41060001 | ALU: 7fffffff | MDR: 00000000 | Reg1: fffffffe | Reg2: 00000000 | RegWrite: 1 | MemWrite: 0 | AluCtrl: 08 | Jump: 0 | Branch: 0
# Time=639 | PC=00000024 | IR=41060001 | Reg1=fffffffe | Reg2=00000000 | ALU=7fffffff | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000000 | WriteEn=0
# Time: 657 | PC: 00000024 | IR: 41060001 | ALU: fffffffe | MDR: 00000000 | Reg1: fffffffe | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=657 | PC=00000024 | IR=41060001 | Reg1=fffffffe | Reg2=00000000 | ALU=fffffffe | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000000 | WriteEn=0
# Time: 675 | PC: 00000024 | IR: 41060001 | ALU: fffffffe | MDR: 00000000 | Reg1: fffffffe | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=675 | PC=00000024 | IR=41060001 | Reg1=fffffffe | Reg2=00000000 | ALU=fffffffe | MAR=00 | MDR=00000000 | DataAddr=00 | WriteData=00000000 | WriteEn=0
# Time: 693 | PC: 00000024 | IR: 49400000 | ALU: 00000000 | MDR: 00000000 | Reg1: 00000000 | Reg2: 00000000 | RegWrite: 0 | MemWrite: 0 | AluCtrl: 00 | Jump: 0 | Branch: 0
# Time=693 | PC=00000024 | IR=49400000 | Reg1=00000000 | Reg2=00000000 | ALU=00000000 | MAR=ff | MDR=00000000 | DataAddr=ff | WriteData=00000000 | WriteEn=0
# Time: 711 | PC: 00000028 | IR: 49400000 | ALU: ffffffff | MDR: 00000000 | Reg1: 00000000 | Reg2: 00000000 | RegWrite: 1 | MemWrite: 0 | AluCtrl: 09 | Jump: 0 | Branch: 0
# ** Note: $finish    : C:/Verilog/CPU_Project/CPU_Top_tb/CPU_Top_tb.v(135)
#    Time: 711 ps  Iteration: 1  Instance: /CPU_Top_tb