# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TestBench TestBench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_ex_control.v $dsn/src/Timer_counter.v $dsn/src/CTRL_ex_time.v $dsn/src/RE_control.v $dsn/src/FSM_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/My_Designs/IC_prosjekt/dig-camera/src/FSM_ex_control.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: TestBench.
# $root top modules: TestBench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:26, onsdag 13. november 2019
#  Simulation has been initialized
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:26, onsdag 13. november 2019
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 54 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 54 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 10 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
run
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:26, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 54 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 54 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_ex_control.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/My_Designs/IC_prosjekt/dig-camera/src/FSM_ex_control.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: TestBench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:28, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 54 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 54 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module RE_control found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: TestBench.
# $root top modules: TestBench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:30, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 16 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 16 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_ex_control.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/My_Designs/IC_prosjekt/dig-camera/src/FSM_ex_control.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_ex_control.
# $root top modules: TestBench FSM_ex_control.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:31, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 16 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 16 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module RE_control found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: TestBench.
# $root top modules: TestBench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:31, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_ex_control.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/My_Designs/IC_prosjekt/dig-camera/src/FSM_ex_control.v, ln 36).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_ex_control.
# $root top modules: TestBench FSM_ex_control.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:32, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 115 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 115 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module RE_control found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: TestBench.
# $root top modules: TestBench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module RE_control found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: TestBench.
# $root top modules: TestBench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:33, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 125 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 125 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:39, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:39, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_ex_control.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 FSM_ex_control.v : (24, 29): Undeclared identifier: Readout.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 47 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:39, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_ex_control.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/My_Designs/IC_prosjekt/dig-camera/src/FSM_ex_control.v, ln 39).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_ex_control.
# $root top modules: TestBench FSM_ex_control.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+TestBench TestBench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 48 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:39, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 125 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 125 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 10 signal(s) traced.
run
run
run
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 48 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:40, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 125 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 125 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module RE_control found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: TestBench.
# $root top modules: TestBench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 48 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:40, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 54 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 54 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_ex_control.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/My_Designs/IC_prosjekt/dig-camera/src/FSM_ex_control.v, ln 39).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_ex_control.
# $root top modules: TestBench FSM_ex_control.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 48 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:41, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 54 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 54 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_ex_control.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/My_Designs/IC_prosjekt/dig-camera/src/FSM_ex_control.v, ln 39).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_ex_control.
# $root top modules: TestBench FSM_ex_control.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 48 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:43, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (22): $finish called.
# KERNEL: Time: 54 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 54 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_TB.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module RE_control found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: TestBench.
# $root top modules: TestBench.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 48 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:43, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (24): $finish called.
# KERNEL: Time: 125 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 125 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_ex_control.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/My_Designs/IC_prosjekt/dig-camera/src/FSM_ex_control.v, ln 39).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_ex_control.
# $root top modules: TestBench FSM_ex_control.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1us.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 0 primitives and 6 (100.00%) other processes in SLP
# SLP: 48 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5531 kB (elbread=1280 elab2=4106 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location C:\My_Designs\IC_prosjekt\dig-camera\src\wave.asdb
#  23:44, onsdag 13. november 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/My_Designs/IC_prosjekt/dig-camera/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 FSM_TB.v (24): $finish called.
# KERNEL: Time: 125 ms,  Iteration: 0,  Instance: /TestBench,  Process: @INITIAL#12_1@.
# KERNEL: stopped at time: 125 ms
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_ex_control.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/My_Designs/IC_prosjekt/dig-camera/src/FSM_ex_control.v, ln 39).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FSM_ex_control.
# $root top modules: TestBench FSM_ex_control.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work dig-camera $dsn/src/FSM_ex_control.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (C:/My_Designs/IC_prosjekt/dig-camera/src/FSM_ex_control.v, ln 39).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: FS