$date
	Fri Mar 10 18:16:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 16 ! sum [15:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module uut $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 16 & sum [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#20000
b1 "
b1 $
#40000
b11 !
b11 &
b11 #
b11 %
#80000
b10101 !
b10101 &
b111 "
b111 $
#100000
b110010101 !
b110010101 &
b10000111 "
b10000111 $
#120000
b11111101001 !
b11111101001 &
b1111 #
b1111 %
#140000
b11110000000 !
b11110000000 &
b10000000 "
b10000000 $
#160000
b101010000000 !
b101010000000 &
b10101 #
b10101 %
#200000
