
---------- Begin Simulation Statistics ----------
final_tick                                18544084000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68631                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725096                       # Number of bytes of host memory used
host_op_rate                                   120993                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   389.49                       # Real time elapsed on the host
host_tick_rate                               47611743                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    26730866                       # Number of instructions simulated
sim_ops                                      47124856                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018544                       # Number of seconds simulated
sim_ticks                                 18544084000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  72676075                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 45287064                       # number of cc regfile writes
system.cpu.committedInsts                    26730866                       # Number of Instructions Simulated
system.cpu.committedOps                      47124856                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.387466                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.387466                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    161103                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   102453                       # number of floating regfile writes
system.cpu.idleCycles                          298937                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1870714                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  9973569                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.337573                       # Inst execution rate
system.cpu.iew.exec_refs                      7334238                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     491762                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8883972                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9010650                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                170                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             14512                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               674413                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           119746337                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6842476                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2233204                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              86696290                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 118430                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                200143                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1442440                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                352767                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            272                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       969791                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         900923                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 121093365                       # num instructions consuming a value
system.cpu.iew.wb_count                      85564508                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569432                       # average fanout of values written-back
system.cpu.iew.wb_producers                  68954429                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.307057                       # insts written-back per cycle
system.cpu.iew.wb_sent                       85998193                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                105816125                       # number of integer regfile reads
system.cpu.int_regfile_writes                77252012                       # number of integer regfile writes
system.cpu.ipc                               0.720738                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.720738                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            264244      0.30%      0.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              79681713     89.60%     89.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                36273      0.04%     89.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                934018      1.05%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 329      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2450      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                27862      0.03%     91.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     91.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 9721      0.01%     91.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2825      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1235      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             150      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              55      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     91.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7407482      8.33%     99.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              484114      0.54%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           51593      0.06%     99.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25414      0.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               88929494                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  150033                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              291444                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       125559                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             238547                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     4461267                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.050166                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4446607     99.67%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    175      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     86      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3077      0.07%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1539      0.03%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              6461      0.14%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3206      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               92976484                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          223261355                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     85438949                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         192129502                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  119744176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  88929494                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2161                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        72621475                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           4443312                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1962                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    116895830                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      36789232                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.417270                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.637279                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16068495     43.68%     43.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2356773      6.41%     50.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3655772      9.94%     60.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2146269      5.83%     65.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1815759      4.94%     70.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2128886      5.79%     76.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5558957     15.11%     91.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2905406      7.90%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              152915      0.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        36789232                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.397786                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            346372                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           240530                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9010650                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              674413                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                31244288                       # number of misc regfile reads
system.cpu.numCycles                         37088169                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8434                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18972                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       191338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2575                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       383188                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2575                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6329                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3504                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4930                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4209                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4209                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6329                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        29510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        29510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  29510                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       898688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       898688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  898688                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10538                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10538    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10538                       # Request fanout histogram
system.membus.reqLayer2.occupancy            35571000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           55906250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            175290                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       127193                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7195                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           67609                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            16560                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           16560                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          7451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       167839                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        22097                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       552941                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                575038                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       937344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19717632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               20654976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           10659                       # Total snoops (count)
system.tol2bus.snoopTraffic                    224256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           202509                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012730                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.112108                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 199931     98.73%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2578      1.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             202509                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          322478000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         276600496                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          11177498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 4344                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               176968                       # number of demand (read+write) hits
system.l2.demand_hits::total                   181312                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4344                       # number of overall hits
system.l2.overall_hits::.cpu.data              176968                       # number of overall hits
system.l2.overall_hits::total                  181312                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3107                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7431                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10538                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3107                       # number of overall misses
system.l2.overall_misses::.cpu.data              7431                       # number of overall misses
system.l2.overall_misses::total                 10538                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    253004500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    581394000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        834398500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    253004500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    581394000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       834398500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             7451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           184399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               191850                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            7451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          184399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              191850                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.416991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.040298                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054928                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.416991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.040298                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054928                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81430.479562                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78238.998789                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79179.967736                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81430.479562                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78238.998789                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79179.967736                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3504                       # number of writebacks
system.l2.writebacks::total                      3504                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10538                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10538                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    221934500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    507084000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    729018500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    221934500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    507084000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    729018500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.416991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.040298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054928                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.416991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.040298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054928                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71430.479562                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68238.998789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69179.967736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71430.479562                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68238.998789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69179.967736                       # average overall mshr miss latency
system.l2.replacements                          10659                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       123689                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           123689                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       123689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       123689                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7192                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7192                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7192                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7192                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          350                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           350                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12351                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12351                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4209                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4209                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    315432000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     315432000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         16560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16560                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.254167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.254167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74942.266572                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74942.266572                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4209                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    273342000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    273342000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.254167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.254167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64942.266572                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64942.266572                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    253004500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    253004500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         7451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           7451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.416991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.416991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81430.479562                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81430.479562                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    221934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    221934500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.416991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.416991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71430.479562                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71430.479562                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        164617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            164617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    265962000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    265962000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       167839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        167839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.019197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019197                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82545.623836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82545.623836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    233742000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    233742000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.019197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.019197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72545.623836                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72545.623836                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2028.796714                       # Cycle average of tags in use
system.l2.tags.total_refs                      382835                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12707                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.127882                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     200.613395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       189.059349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1639.123970                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.097956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.092314                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.800354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990623                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1694                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    779077                       # Number of tag accesses
system.l2.tags.data_accesses                   779077                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      3443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004208904500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          202                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          202                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28009                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3221                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3504                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10538                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3504                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    416                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    61                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.34                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10538                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3504                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          202                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.084158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.703041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    127.366310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            173     85.64%     85.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           12      5.94%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      6.93%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.99%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           202                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.940594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.897987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.228369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              119     58.91%     58.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      2.97%     61.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               55     27.23%     89.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      7.43%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      2.97%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           202                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   26624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  674432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               224256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     36.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   18544066500                       # Total gap between requests
system.mem_ctrls.avgGap                    1320614.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       198848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       448960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       219008                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 10722988.528309082612                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 24210416.648242104799                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 11810127.693554451689                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3107                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         7431                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3504                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     94014250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    206061000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 401853471750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30258.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27729.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 114684209.97                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       198848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       475584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        674432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       198848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       198848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       224256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       224256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3107                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         7431                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10538                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3504                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3504                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     10722989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25646131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         36369119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     10722989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     10722989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     12093129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        12093129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     12093129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     10722989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25646131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        48462248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                10122                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3422                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          541                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          481                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          223                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          200                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          341                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          135                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          111                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               110287750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              50610000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          300075250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10895.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29645.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7557                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2811                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.14                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3161                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   273.250237                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   175.382823                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   277.278594                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1076     34.04%     34.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          883     27.93%     61.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          391     12.37%     74.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          245      7.75%     82.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          151      4.78%     86.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           91      2.88%     89.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           85      2.69%     92.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           51      1.61%     94.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          188      5.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3161                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                647808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             219008                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               34.933405                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               11.810128                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        11545380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6109950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       31623060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       7631640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1463457840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1857523980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   5556697920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8934589770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   481.802702                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  14428288250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    619060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3496735750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        11131260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5886045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       40648020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      10231200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1463457840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1055161770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6232371360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8818887495                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   475.563392                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  16192736000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    619060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1732288000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                1442440                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  5511223                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 9780644                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            718                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  16823139                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3231068                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              140579145                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  7284                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1191352                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  52715                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 460089                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           32801                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           201282952                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   380652004                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                188470715                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    199921                       # Number of floating rename lookups
system.cpu.rename.committedMaps              66982987                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                134299959                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       8                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14013520                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1626943                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1626943                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1626943                       # number of overall hits
system.cpu.icache.overall_hits::total         1626943                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8676                       # number of overall misses
system.cpu.icache.overall_misses::total          8676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    375465498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    375465498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    375465498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    375465498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1635619                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1635619                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1635619                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1635619                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005304                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005304                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005304                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005304                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43276.336791                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43276.336791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43276.336791                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43276.336791                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1207                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.478261                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7195                       # number of writebacks
system.cpu.icache.writebacks::total              7195                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1225                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1225                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1225                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1225                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         7451                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7451                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         7451                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7451                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    311041999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    311041999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    311041999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    311041999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004555                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004555                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004555                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004555                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41745.000537                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41745.000537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41745.000537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41745.000537                       # average overall mshr miss latency
system.cpu.icache.replacements                   7195                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1626943                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1626943                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    375465498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    375465498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1635619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1635619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005304                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43276.336791                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43276.336791                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1225                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1225                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         7451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7451                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    311041999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    311041999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41745.000537                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41745.000537                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.801154                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1634394                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              7451                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            219.352302                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.801154                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999223                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3278689                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3278689                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       96235                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 5217566                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1180                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 272                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 293665                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  524                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     6842632                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      492437                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           229                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           261                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1636342                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           876                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  3834549                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              11697007                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  16559680                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               3255556                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1442440                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9367850                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 10729                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              151323844                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 44807                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                        143806016                       # The number of ROB reads
system.cpu.rob.writes                       249158264                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      6520102                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6520102                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6522116                       # number of overall hits
system.cpu.dcache.overall_hits::total         6522116                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       604129                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         604129                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       604801                       # number of overall misses
system.cpu.dcache.overall_misses::total        604801                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7648845999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7648845999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7648845999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7648845999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7124231                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7124231                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7126917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7126917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.084799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.084799                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.084862                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.084862                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12660.948240                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12660.948240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12646.880543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12646.880543                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15376                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               639                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.062598                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    39.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       123689                       # number of writebacks
system.cpu.dcache.writebacks::total            123689                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       420133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       420133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       420133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       420133                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       183996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       183996                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       184399                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       184399                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2716935000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2716935000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2728562500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2728562500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025827                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025827                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025874                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025874                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14766.272093                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14766.272093                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14797.056925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14797.056925                       # average overall mshr miss latency
system.cpu.dcache.replacements                 184143                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6155260                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6155260                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       587559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        587559                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7160101000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7160101000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6742819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6742819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.087138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.087138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12186.182154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12186.182154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       420123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       420123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       167436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       167436                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2245181500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2245181500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13409.192169                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13409.192169                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       364842                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         364842                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        16570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16570                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    488744999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    488744999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       381412                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       381412                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043444                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29495.775438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29495.775438                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16560                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    471753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    471753500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.043418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043418                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28487.530193                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28487.530193                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2014                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2014                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          672                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          672                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2686                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2686                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.250186                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.250186                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          403                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          403                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11627500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11627500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.150037                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.150037                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28852.357320                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28852.357320                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.630226                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6706515                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            184399                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.369584                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.630226                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998556                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998556                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14438233                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14438233                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  18544084000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                24678881                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24176143                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1450484                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11316038                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11276206                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.648004                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   54401                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            8046                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               5785                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2261                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          396                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        72572986                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1440832                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     27042977                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.742591                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.588373                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12843548     47.49%     47.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         6503936     24.05%     71.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          488034      1.80%     73.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2541619      9.40%     82.75% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          906558      3.35%     86.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          200441      0.74%     86.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          436802      1.62%     88.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          205566      0.76%     89.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2916473     10.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     27042977                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             26730866                       # Number of instructions committed
system.cpu.commit.opsCommitted               47124856                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4173832                       # Number of memory references committed
system.cpu.commit.loads                       3793084                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6603019                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      98711                       # Number of committed floating point instructions.
system.cpu.commit.integer                    46834932                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 32164                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       219960      0.47%      0.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     41801676     88.70%     89.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        36032      0.08%     89.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       850221      1.80%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          199      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     91.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     91.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     91.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        26582      0.06%     91.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         9706      0.02%     91.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2796      0.01%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          121      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           51      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     91.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      3770137      8.00%     99.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       366432      0.78%     99.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        22947      0.05%     99.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        14316      0.03%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     47124856                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2916473                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  26730866                       # Number of Instructions committed
system.cpu.thread0.numOps                    47124856                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1898819                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      102105412                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    24678881                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11336392                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      33432481                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2905516                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  756                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4314                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1635620                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 71677                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           36789232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              4.835701                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.417352                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9864873     26.81%     26.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1001445      2.72%     29.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   493849      1.34%     30.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   904244      2.46%     33.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3270161      8.89%     42.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2402760      6.53%     48.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   266897      0.73%     49.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2176013      5.91%     55.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16408990     44.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             36789232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.665411                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.753045                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
