#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Jun 12 14:02:40 2017
# Process ID: 5475
# Current directory: /home/mitchellorsucci/FPGA/RGBfun/RGBfun.runs/impl_1
# Command line: vivado -log Arty_Top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Arty_Top.tcl -notrace
# Log file: /home/mitchellorsucci/FPGA/RGBfun/RGBfun.runs/impl_1/Arty_Top.vdi
# Journal file: /home/mitchellorsucci/FPGA/RGBfun/RGBfun.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Arty_Top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_b'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_g'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led1_r'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_b'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_g'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led2_r'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_b'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_g'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led3_r'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/mitchellorsucci/FPGA/RGBfun/RGBfun.srcs/constrs_1/imports/Constraints/Arty_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 1403.270 ; gain = 57.016 ; free physical = 923 ; free virtual = 20141
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 195f8ce12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1812.699 ; gain = 0.000 ; free physical = 533 ; free virtual = 19767
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 20 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 195f8ce12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1812.699 ; gain = 0.000 ; free physical = 533 ; free virtual = 19768
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f6805506

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1812.699 ; gain = 0.000 ; free physical = 533 ; free virtual = 19768
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f6805506

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1812.699 ; gain = 0.000 ; free physical = 533 ; free virtual = 19768
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f6805506

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1812.699 ; gain = 0.000 ; free physical = 533 ; free virtual = 19768
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1812.699 ; gain = 0.000 ; free physical = 533 ; free virtual = 19768
Ending Logic Optimization Task | Checksum: f6805506

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1812.699 ; gain = 0.000 ; free physical = 533 ; free virtual = 19768

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c003baad

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1812.699 ; gain = 0.000 ; free physical = 533 ; free virtual = 19767
21 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1812.699 ; gain = 466.445 ; free physical = 533 ; free virtual = 19767
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1836.711 ; gain = 0.000 ; free physical = 532 ; free virtual = 19768
INFO: [Common 17-1381] The checkpoint '/home/mitchellorsucci/FPGA/RGBfun/RGBfun.runs/impl_1/Arty_Top_opt.dcp' has been generated.
Command: report_drc -file Arty_Top_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mitchellorsucci/FPGA/RGBfun/RGBfun.runs/impl_1/Arty_Top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.715 ; gain = 0.000 ; free physical = 511 ; free virtual = 19747
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 946e9e29

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1844.715 ; gain = 0.000 ; free physical = 511 ; free virtual = 19747
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1844.715 ; gain = 0.000 ; free physical = 511 ; free virtual = 19746

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c561c51b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 1844.715 ; gain = 0.000 ; free physical = 479 ; free virtual = 19722

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 173587ad4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1852.348 ; gain = 7.633 ; free physical = 473 ; free virtual = 19717

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 173587ad4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1852.348 ; gain = 7.633 ; free physical = 472 ; free virtual = 19717
Phase 1 Placer Initialization | Checksum: 173587ad4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1852.348 ; gain = 7.633 ; free physical = 472 ; free virtual = 19717

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: eacd4821

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 422 ; free virtual = 19672

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eacd4821

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 422 ; free virtual = 19672

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1865a6353

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 424 ; free virtual = 19675

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 162ad65a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 423 ; free virtual = 19675

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 162ad65a4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 423 ; free virtual = 19675

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: a2833fd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 490 ; free virtual = 19743

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a2833fd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 490 ; free virtual = 19743

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: a2833fd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 490 ; free virtual = 19743
Phase 3 Detail Placement | Checksum: a2833fd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 490 ; free virtual = 19743

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: a2833fd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 490 ; free virtual = 19743

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a2833fd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 491 ; free virtual = 19743

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a2833fd2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 491 ; free virtual = 19743

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: c3244458

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 491 ; free virtual = 19743
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c3244458

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 491 ; free virtual = 19743
Ending Placer Task | Checksum: 6868d47c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1884.363 ; gain = 39.648 ; free physical = 496 ; free virtual = 19749
36 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1884.363 ; gain = 0.000 ; free physical = 498 ; free virtual = 19752
INFO: [Common 17-1381] The checkpoint '/home/mitchellorsucci/FPGA/RGBfun/RGBfun.runs/impl_1/Arty_Top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1884.363 ; gain = 0.000 ; free physical = 491 ; free virtual = 19744
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1884.363 ; gain = 0.000 ; free physical = 497 ; free virtual = 19750
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1884.363 ; gain = 0.000 ; free physical = 497 ; free virtual = 19749
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti-csg324'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 2e274263 ConstDB: 0 ShapeSum: 3a419219 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 109306673

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1946.023 ; gain = 61.660 ; free physical = 353 ; free virtual = 19628

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109306673

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1951.023 ; gain = 66.660 ; free physical = 353 ; free virtual = 19628

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 109306673

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1966.023 ; gain = 81.660 ; free physical = 337 ; free virtual = 19613

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 109306673

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1966.023 ; gain = 81.660 ; free physical = 337 ; free virtual = 19613
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1992d2c06

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 334 ; free virtual = 19610
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.755  | TNS=0.000  | WHS=-0.018 | THS=-0.162 |

Phase 2 Router Initialization | Checksum: 16965350a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 334 ; free virtual = 19609

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1253e95d7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 335 ; free virtual = 19610

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.617  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13e972731

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 335 ; free virtual = 19611
Phase 4 Rip-up And Reroute | Checksum: 13e972731

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 335 ; free virtual = 19611

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13e972731

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 335 ; free virtual = 19611

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13e972731

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 335 ; free virtual = 19611
Phase 5 Delay and Skew Optimization | Checksum: 13e972731

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 335 ; free virtual = 19611

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13c863cbf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 335 ; free virtual = 19611
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.710  | TNS=0.000  | WHS=0.235  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13c863cbf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 335 ; free virtual = 19611
Phase 6 Post Hold Fix | Checksum: 13c863cbf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 335 ; free virtual = 19611

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00438492 %
  Global Horizontal Routing Utilization  = 0.00143155 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13c863cbf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 334 ; free virtual = 19610

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13c863cbf

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 334 ; free virtual = 19610

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a372703f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 334 ; free virtual = 19610

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.710  | TNS=0.000  | WHS=0.235  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a372703f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 334 ; free virtual = 19610
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1971.023 ; gain = 86.660 ; free physical = 349 ; free virtual = 19626

Routing Is Done.
48 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1990.965 ; gain = 106.602 ; free physical = 349 ; free virtual = 19626
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1998.824 ; gain = 0.000 ; free physical = 350 ; free virtual = 19627
INFO: [Common 17-1381] The checkpoint '/home/mitchellorsucci/FPGA/RGBfun/RGBfun.runs/impl_1/Arty_Top_routed.dcp' has been generated.
Command: report_drc -file Arty_Top_drc_routed.rpt -pb Arty_Top_drc_routed.pb -rpx Arty_Top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mitchellorsucci/FPGA/RGBfun/RGBfun.runs/impl_1/Arty_Top_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file Arty_Top_methodology_drc_routed.rpt -rpx Arty_Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mitchellorsucci/FPGA/RGBfun/RGBfun.runs/impl_1/Arty_Top_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file Arty_Top_power_routed.rpt -pb Arty_Top_power_summary_routed.pb -rpx Arty_Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
55 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 14:03:28 2017...
