Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Oct  4 07:24:43 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                   0.163    0.889 1.70e+07    1.069 100.0
  U0_SYS_CTRL (SYS_CTRL_test_1)        2.98e-03 1.95e-02 4.71e+05 2.30e-02   2.2
  U0_TOP_TX (TOP_TX_DATA_LENGTH8_test_1)
                                       4.23e-03 5.89e-02 7.44e+05 6.38e-02   6.0
    FSM1 (FSM_TX_test_1)               8.86e-04 9.14e-03 1.10e+05 1.01e-02   0.9
    SER (SERIALIZER_DATA_LENGTH8_test_1)
                                       1.23e-03 2.76e-02 3.04e+05 2.91e-02   2.7
    PAR (parity_calc_DATA_LENGTH8_test_1)
                                       7.60e-04 1.93e-02 2.99e+05 2.04e-02   1.9
    mux (MUX4x1_test_1)                1.36e-03 2.79e-03 3.09e+04 4.18e-03   0.4
  U0_RX_TOP (RX_TOP_test_1)            8.60e-03 7.57e-02 1.35e+06 8.56e-02   8.0
    FSM_RX1 (FSM_RX_test_1)            1.31e-03 1.21e-02 2.92e+05 1.37e-02   1.3
    edge_bit_counter_RX1 (edge_bit_counter_RX_test_1)
                                       2.83e-03 2.89e-02 4.80e+05 3.22e-02   3.0
    data_sampling_RX1 (data_sampling_RX_test_1)
                                       9.23e-04 8.14e-03 2.37e+05 9.30e-03   0.9
    deserializer_RX1 (deserializer_RX_test_1)
                                       9.83e-04 1.95e-02 1.71e+05 2.06e-02   1.9
    stop_check_RX1 (stop_check_RX_test_1)
                                       4.16e-04 1.74e-03 1.77e+04 2.18e-03   0.2
    parity_check_RX1 (parity_check_RX_test_1)
                                       1.14e-03 3.14e-03 1.22e+05 4.40e-03   0.4
    strt_check_RX1 (strt_check_RX_test_1)
                                       5.87e-05 2.08e-03 1.90e+04 2.16e-03   0.2
  U0_DATA_SYNC (DATA_SYNC_test_1)      5.25e-04 2.29e-02 2.19e+05 2.36e-02   2.2
  U0_ASYNC_FIFO (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4_NUM_STAGES2_test_1)
                                       1.35e-02    0.291 4.43e+06    0.309  28.9
    fifo_wr (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4_test_1)
                                       8.35e-04 1.20e-02 2.92e+05 1.31e-02   1.2
    fifo_rd (FIFO_RD_DATA_WIDTH8_ADDR_WIDTH4_test_1)
                                       1.59e-03 1.08e-02 2.94e+05 1.27e-02   1.2
    bit_sync_raddr (DF_SYNC_ADDR_WIDTH4_test_0)
                                       8.41e-05 1.76e-02 1.40e+05 1.79e-02   1.7
    bit_sync_waddr (DF_SYNC_ADDR_WIDTH4_test_1)
                                       9.91e-05 1.79e-02 1.41e+05 1.82e-02   1.7
    fifo_mem_cntrl (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDR_WIDTH4_test_1)
                                       1.09e-02    0.232 3.56e+06    0.247  23.1
  U0_ALU (ALU_test_1)                  1.61e-02 6.22e-02 4.39e+06 8.27e-02   7.7
    mult_28 (ALU_DW02_mult_0)          6.43e-03 1.19e-02 1.71e+06 2.01e-02   1.9
    add_26 (ALU_DW01_add_0)            3.48e-04 2.11e-03 2.21e+05 2.68e-03   0.3
    sub_27 (ALU_DW01_sub_0)            5.03e-04 2.30e-03 2.54e+05 3.05e-03   0.3
    div_29 (ALU_DW_div_uns_0)          4.68e-03 1.32e-02 1.30e+06 1.92e-02   1.8
  U0_PULSE_GEN (PULSE_GEN_test_1)      5.48e-05 2.39e-03 2.17e+04 2.47e-03   0.2
  U1_clock_divider (clock_divider_test_1)
                                       1.21e-03 1.87e-02 5.79e+05 2.05e-02   1.9
    add_18 (clock_divider_1_DW01_inc_1)
                                          0.000    0.000 7.99e+04 7.99e-05   0.0
    add_39 (clock_divider_1_DW01_inc_0)
                                       1.57e-04 6.26e-04 8.47e+04 8.68e-04   0.1
  U0_clock_divider (clock_divider_test_0)
                                       2.43e-03 2.32e-02 5.68e+05 2.62e-02   2.4
    add_18 (clock_divider_0_DW01_inc_1)
                                       2.02e-04 3.76e-04 8.97e+04 6.68e-04   0.1
    add_39 (clock_divider_0_DW01_inc_0)
                                       2.31e-04 7.06e-04 8.38e+04 1.02e-03   0.1
  U0_MUX_prescale (MUX_prescale)       1.14e-04 4.57e-05 1.11e+05 2.71e-04   0.0
  U0_Register_File (Register_File_test_1)
                                       1.47e-02    0.291 3.84e+06    0.310  29.0
  U0_CLK_gating (CLK_gating)           3.67e-03 2.80e-03 1.63e+04 6.49e-03   0.6
  U1_RST_SYN (RST_SYN_test_1)          6.32e-05 4.92e-03 2.98e+04 5.01e-03   0.5
  U0_RST_SYN (RST_SYN_test_0)          4.09e-05 4.57e-03 2.99e+04 4.64e-03   0.4
  U6_mux2X1 (mux2X1_6)                 1.97e-05 8.52e-05 1.20e+04 1.17e-04   0.0
  U5_mux2X1 (mux2X1_0)                 1.97e-05 8.52e-05 1.23e+04 1.17e-04   0.0
  U4_mux2X1 (mux2X1_2)                 6.75e-03 1.90e-03 1.15e+04 8.66e-03   0.8
  U3_mux2X1 (mux2X1_3)                 9.49e-03 1.93e-03 1.15e+04 1.14e-02   1.1
  U2_mux2X1 (mux2X1_4)                 1.17e-04 9.19e-05 1.15e+04 2.21e-04   0.0
  U1_mux2X1 (mux2X1_5)                 5.06e-03 1.88e-03 1.15e+04 6.94e-03   0.6
  U0_mux2X1 (mux2X1_1)                 6.59e-02 4.89e-03 2.20e+04 7.08e-02   6.6
1
