Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 15:06:02 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_watch_control_sets_placed.rpt
| Design       : uart_watch
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    97 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             119 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              80 |           36 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                             Enable Signal                             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[5]                                       | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[2]                                       | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[4]                                       | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[7]                                       | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[1]                                       | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[0]                                       | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[6]                                       | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_next[3]                                       | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Tx/tx_next                                            | rst_IBUF         |                1 |              1 |         1.00 |
|  U_Watch/U_fnd_cntl/U_Clk_Divider/CLK                       |                                                                       | rst_IBUF         |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/data_count_next                                    | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Rx/tick_count_next                                    | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Tx/data_count_next                                    | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                              | U_UART/U_UART/U_Tx/tick_count_next                                    | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                              | U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/E[0]                  | rst_IBUF         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                              | U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg_0[0] | rst_IBUF         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                              | U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Count_Msec/r_tick_100hz_reg[0]   | rst_IBUF         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                                              | U_Watch/U_Stopwatch/U_Stopwatch_DP/U_Tick_100hz/r_tick_100hz_reg_0[0] | rst_IBUF         |                4 |              7 |         1.75 |
|  U_Watch/U_Stopwatch_BD/U_BTN_Debounce_CLEAR/r_1khz_reg_n_0 |                                                                       | rst_IBUF         |                2 |              8 |         4.00 |
|  U_Watch/U_Stopwatch_BD/U_BTN_Debounce_RUN_STOP/r_1khz      |                                                                       | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | U_Watch/U_cmdBox/U_CU/next                                            | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                              | U_Watch/U_Stopwatch/U_Stopwatch_CU/w_run_stop                         | rst_IBUF         |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                              |                                                                       | rst_IBUF         |               33 |            100 |         3.03 |
+-------------------------------------------------------------+-----------------------------------------------------------------------+------------------+------------------+----------------+--------------+


