Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 29 21:30:10 2020
| Host         : DESKTOP-VO74JH8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Switch_control_sets_placed.rpt
| Design       : Switch
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------+------------------------------+------------------+----------------+
|    Clock Signal   |         Enable Signal        |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------+------------------------------+------------------------------+------------------+----------------+
|  clk_in_IBUF_BUFG |                              | myDecoder/led_sel[3]_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG | myDecoder/led_sel[2]_i_2_n_0 | myDecoder/led_sel[2]_i_1_n_0 |                1 |              1 |
|  clk_in_IBUF_BUFG | myDecoder/led_sel[1]_i_2_n_0 | myDecoder/led_sel[1]_i_1_n_0 |                1 |              2 |
|  clk_in_IBUF_BUFG |                              |                              |                9 |             25 |
+-------------------+------------------------------+------------------------------+------------------+----------------+


