Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at niosii_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_mm_interconnect_0_router_002.sv Line: 49
Warning (10037): Verilog HDL or VHDL warning at niosii_epcs_flash_controller_0.v(383): conditional expression evaluates to a constant File: C:/FPGA/DE0_nano/Altera_DE0_nano_Exam/prj_niosii_abot/db/ip/niosii/submodules/niosii_epcs_flash_controller_0.v Line: 383
