

================================================================
== Vitis HLS Report for 'aggr_mean_Pipeline_VITIS_LOOP_157_1'
================================================================
* Date:           Mon Jan 17 11:00:01 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.392 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      182|      242|  0.607 us|  0.807 us|  182|  242|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_157_1  |      180|      240|         4|          3|          3|  60 ~ 80|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     126|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     106|    -|
|Register             |        -|     -|      152|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      152|     232|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln157_fu_110_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln160_fu_155_p2     |         +|   0|  0|  39|          32|           1|
    |addr_cmp_fu_134_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln157_fu_104_p2    |      icmp|   0|  0|  10|           7|           7|
    |reuse_select_fu_148_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 126|         112|         107|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1         |   9|          2|    7|         14|
    |count_address0               |  14|          3|    9|         27|
    |j_fu_50                      |   9|          2|    7|         14|
    |reuse_addr_reg_fu_42         |   9|          2|   64|        128|
    |reuse_reg_fu_46              |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 106|         23|  124|        259|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln160_reg_205            |  32|   0|   32|          0|
    |addr_cmp_reg_200             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |count_addr_1_reg_195         |   9|   0|    9|          0|
    |icmp_ln157_reg_186           |   1|   0|    1|          0|
    |j_fu_50                      |   7|   0|    7|          0|
    |reuse_addr_reg_fu_42         |  64|   0|   64|          0|
    |reuse_reg_fu_46              |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 152|   0|  152|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_157_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  aggr_mean_Pipeline_VITIS_LOOP_157_1|  return value|
|num_of_edges_offset  |   in|    7|     ap_none|                  num_of_edges_offset|        scalar|
|count_address0       |  out|    9|   ap_memory|                                count|         array|
|count_ce0            |  out|    1|   ap_memory|                                count|         array|
|count_we0            |  out|    1|   ap_memory|                                count|         array|
|count_d0             |  out|   32|   ap_memory|                                count|         array|
|count_q0             |   in|   32|   ap_memory|                                count|         array|
|index_buf_address0   |  out|    9|   ap_memory|                            index_buf|         array|
|index_buf_ce0        |  out|    1|   ap_memory|                            index_buf|         array|
|index_buf_q0         |   in|   32|   ap_memory|                            index_buf|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

