<map id="NetDelay.hpp" name="NetDelay.hpp">
<area shape="rect" id="node2" href="$d7/dff/NetAttributes_8hpp.html" title="NetAttributes.hpp" alt="" coords="328,80,451,107"/>
<area shape="rect" id="node8" href="$d8/d2c/Generic_8hpp.html" title="Main torc::generic namespace header. " alt="" coords="604,155,695,181"/>
<area shape="rect" id="node15" href="$d9/d71/NetDelay_8cpp.html" title="NetDelay.cpp" alt="" coords="605,80,704,107"/>
<area shape="rect" id="node3" href="$d7/d8c/Decompiler_8cpp.html" title="Decompiler.cpp" alt="" coords="5,155,115,181"/>
<area shape="rect" id="node4" href="$df/dd9/Driver_8cpp.html" title="Driver.cpp" alt="" coords="140,155,219,181"/>
<area shape="rect" id="node5" href="$d0/df1/Parser_8cc.html" title="Parser.cc" alt="" coords="244,155,320,181"/>
<area shape="rect" id="node6" href="$d0/d15/Scanner_8cc.html" title="Scanner.cc" alt="" coords="346,155,432,181"/>
<area shape="rect" id="node7" href="$dc/dd0/NetAttributes_8cpp.html" title="NetAttributes.cpp" alt="" coords="457,155,580,181"/>
<area shape="rect" id="node9" href="$d1/d4e/EdifFlattener_8cpp.html" title="Source for the EDIF flattener. " alt="" coords="199,229,317,256"/>
<area shape="rect" id="node10" href="$da/d89/EdifObfuscator_8cpp.html" title="Source for the EDIF obfuscator. " alt="" coords="342,229,473,256"/>
<area shape="rect" id="node11" href="$d0/d94/GenericExample_8cpp.html" title="Example program to read in an EDIF file, do something with it, and write it back out. " alt="" coords="498,229,637,256"/>
<area shape="rect" id="node12" href="$d5/de2/VerilogExample_8cpp.html" title="Example program to read in a structural Verilog file and write it back out. " alt="" coords="662,229,796,256"/>
<area shape="rect" id="node13" href="$db/d5b/VerilogExporter_8cpp.html" title="Source for the VerilogExporter class. " alt="" coords="821,229,955,256"/>
<area shape="rect" id="node14" href="$d7/d0b/VerilogImporter_8cpp.html" title="Source for the VerilogImporter class. " alt="" coords="979,229,1113,256"/>
</map>
