17:16:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\files\VitisProject\r5love\temp_xsdb_launch_script.tcl
17:16:48 INFO  : Registering command handlers for Vitis TCF services
17:16:50 INFO  : Platform repository initialization has completed.
17:16:50 INFO  : XSCT server has started successfully.
17:16:50 INFO  : Successfully done setting XSCT server connection channel  
17:16:50 INFO  : plnx-install-location is set to ''
17:16:50 INFO  : Successfully done setting workspace for the tool. 
17:16:50 INFO  : Successfully done query RDI_DATADIR 
17:20:12 INFO  : Result from executing command 'getProjects': design_1_wrapperf
17:20:12 INFO  : Result from executing command 'getPlatforms': 
17:20:12 INFO  : Platform 'design_1_wrapperf' is added to custom repositories.
17:20:21 INFO  : Platform 'design_1_wrapperf' is added to custom repositories.
19:22:29 INFO  : Result from executing command 'getProjects': design_1_wrapperf
19:22:29 INFO  : Result from executing command 'getPlatforms': design_1_wrapperf|D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/design_1_wrapperf.xpfm
19:22:29 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
19:49:45 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
20:19:19 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
20:19:21 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
20:19:27 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
20:20:36 ERROR : Failed to openhw "D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:22:10 INFO  : Result from executing command 'getProjects': design_1_wrapperf
20:22:10 INFO  : Result from executing command 'getPlatforms': design_1_wrapperf|D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/design_1_wrapperf.xpfm
20:22:10 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
20:22:50 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
20:52:04 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
20:52:05 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
20:52:24 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
20:59:27 ERROR : Failed to openhw "D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:59:29 ERROR : Failed to openhw "D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:01:02 INFO  : Result from executing command 'getProjects': design_1_wrapperf
21:01:02 INFO  : Result from executing command 'getPlatforms': design_1_wrapperf|D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/design_1_wrapperf.xpfm
21:01:03 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
21:03:30 ERROR : Failed to openhw "D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:05:10 INFO  : Result from executing command 'getProjects': design_1_wrapperf
21:05:10 INFO  : Result from executing command 'getPlatforms': design_1_wrapperf|D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/design_1_wrapperf.xpfm
21:05:10 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
21:05:58 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
21:09:52 ERROR : Failed to openhw "D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:11:34 INFO  : Result from executing command 'getProjects': design_1_wrapperf
21:11:34 INFO  : Result from executing command 'getPlatforms': design_1_wrapperf|D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/design_1_wrapperf.xpfm
21:11:34 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
21:17:09 ERROR : Failed to openhw "D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:18:48 INFO  : Result from executing command 'getProjects': design_1_wrapperf
21:18:48 INFO  : Result from executing command 'getPlatforms': design_1_wrapperf|D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/design_1_wrapperf.xpfm
21:18:49 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
21:19:34 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
21:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:53 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:21:53 INFO  : 'jtag frequency' command is executed.
21:21:53 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:21:53 INFO  : Context for 'APU' is selected.
21:21:54 INFO  : System reset is completed.
21:21:57 INFO  : 'after 3000' command is executed.
21:21:57 INFO  : Context for 'APU' is selected.
21:21:57 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
21:21:57 INFO  : Context for 'RPU' is selected.
21:21:57 INFO  : Split mode is enabled for R5#1
21:21:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
21:21:59 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit"
21:21:59 INFO  : Context for 'APU' is selected.
21:22:00 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
21:22:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:00 INFO  : Context for 'APU' is selected.
21:22:00 INFO  : Boot mode is read from the target.
21:22:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:22:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:22:00 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:22:01 INFO  : 'set bp_22_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:22:02 INFO  : 'con -block -timeout 60' command is executed.
21:22:02 INFO  : 'bpremove $bp_22_0_fsbl_bp' command is executed.
21:22:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:22:02 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
21:22:02 INFO  : The application 'D:/files/VitisProject/r5love/r5app/Debug/r5app.elf' is downloaded to processor 'psu_cortexr5_0'.
21:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_22_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_0_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/files/VitisProject/r5love/r5app/Debug/r5app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:22:02 INFO  : 'con' command is executed.
21:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

21:22:02 INFO  : Launch script is exported to file 'D:\files\VitisProject\r5love\.sdk\launch_scripts\single_application_debug\debugger_r5app-default.tcl'
21:25:00 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
21:25:00 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
21:35:19 ERROR : Failed to openhw "D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:36:58 INFO  : Result from executing command 'getProjects': design_1_wrapperf
21:36:58 INFO  : Result from executing command 'getPlatforms': design_1_wrapperf|D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/design_1_wrapperf.xpfm
21:36:58 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
21:38:12 ERROR : Failed to openhw "D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:39:51 INFO  : Result from executing command 'getProjects': design_1_wrapperf
21:39:51 INFO  : Result from executing command 'getPlatforms': design_1_wrapperf|D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/design_1_wrapperf.xpfm
21:39:51 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
21:40:34 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
21:42:03 INFO  : Disconnected from the channel tcfchan#12.
21:42:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:05 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:42:05 INFO  : 'jtag frequency' command is executed.
21:42:05 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:42:05 INFO  : Context for 'APU' is selected.
21:42:06 INFO  : System reset is completed.
21:42:09 INFO  : 'after 3000' command is executed.
21:42:09 INFO  : Context for 'APU' is selected.
21:42:09 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
21:42:09 INFO  : Context for 'RPU' is selected.
21:42:09 INFO  : Split mode is enabled for R5#1
21:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
21:42:11 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit"
21:42:11 INFO  : Context for 'APU' is selected.
21:42:11 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
21:42:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:11 INFO  : Context for 'APU' is selected.
21:42:11 INFO  : Boot mode is read from the target.
21:42:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:42:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:42:12 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:42:12 INFO  : 'set bp_42_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:42:13 INFO  : 'con -block -timeout 60' command is executed.
21:42:13 INFO  : 'bpremove $bp_42_12_fsbl_bp' command is executed.
21:42:13 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:42:13 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
21:42:13 INFO  : The application 'D:/files/VitisProject/r5love/r5app/Debug/r5app.elf' is downloaded to processor 'psu_cortexr5_0'.
21:42:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_42_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_12_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/files/VitisProject/r5love/r5app/Debug/r5app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:13 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:42:13 INFO  : 'con' command is executed.
21:42:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

21:42:13 INFO  : Launch script is exported to file 'D:\files\VitisProject\r5love\.sdk\launch_scripts\single_application_debug\debugger_r5app-default.tcl'
21:43:30 INFO  : Disconnected from the channel tcfchan#17.
21:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:43:52 INFO  : 'jtag frequency' command is executed.
21:43:52 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:43:52 INFO  : Context for 'APU' is selected.
21:43:53 INFO  : System reset is completed.
21:43:56 INFO  : 'after 3000' command is executed.
21:43:56 INFO  : Context for 'APU' is selected.
21:43:56 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
21:43:56 INFO  : Context for 'RPU' is selected.
21:43:56 INFO  : Split mode is enabled for R5#1
21:43:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
21:43:58 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5love/libapp/_ide/bitstream/design_1_wrapper.bit"
21:43:58 INFO  : Context for 'APU' is selected.
21:43:58 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
21:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:58 INFO  : Context for 'APU' is selected.
21:43:58 INFO  : Boot mode is read from the target.
21:43:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:43:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:43:59 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:43:59 INFO  : 'set bp_43_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:44:00 INFO  : 'con -block -timeout 60' command is executed.
21:44:00 INFO  : 'bpremove $bp_43_59_fsbl_bp' command is executed.
21:44:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:44:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5love/libapp/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_43_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_59_fsbl_bp
configparams force-mem-access 0
----------------End of Script----------------

21:44:00 INFO  : Launch script is exported to file 'D:\files\VitisProject\r5love\.sdk\launch_scripts\single_application_debug\debugger_libapp-default.tcl'
21:44:48 INFO  : Disconnected from the channel tcfchan#18.
21:46:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:46:04 INFO  : 'jtag frequency' command is executed.
21:46:04 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:46:04 INFO  : Context for 'APU' is selected.
21:46:05 INFO  : System reset is completed.
21:46:08 INFO  : 'after 3000' command is executed.
21:46:08 INFO  : Context for 'APU' is selected.
21:46:08 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
21:46:08 INFO  : Context for 'RPU' is selected.
21:46:08 INFO  : Split mode is enabled for R5#1
21:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
21:46:10 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit"
21:46:10 INFO  : Context for 'APU' is selected.
21:46:10 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
21:46:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:10 INFO  : Context for 'APU' is selected.
21:46:10 INFO  : Boot mode is read from the target.
21:46:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:46:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:46:11 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:46:11 INFO  : 'set bp_46_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:46:12 INFO  : 'con -block -timeout 60' command is executed.
21:46:12 INFO  : 'bpremove $bp_46_11_fsbl_bp' command is executed.
21:46:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:46:12 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
21:46:12 INFO  : The application 'D:/files/VitisProject/r5love/r5app/Debug/r5app.elf' is downloaded to processor 'psu_cortexr5_0'.
21:46:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_46_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_11_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/files/VitisProject/r5love/r5app/Debug/r5app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:12 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:46:12 INFO  : 'con' command is executed.
21:46:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

21:46:12 INFO  : Launch script is exported to file 'D:\files\VitisProject\r5love\.sdk\launch_scripts\single_application_debug\debugger_r5app-default.tcl'
21:48:59 INFO  : Disconnected from the channel tcfchan#19.
21:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:00 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:49:00 INFO  : 'jtag frequency' command is executed.
21:49:00 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:49:00 INFO  : Context for 'APU' is selected.
21:49:01 INFO  : System reset is completed.
21:49:04 INFO  : 'after 3000' command is executed.
21:49:04 INFO  : Context for 'APU' is selected.
21:49:04 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
21:49:04 INFO  : Context for 'RPU' is selected.
21:49:04 INFO  : Split mode is enabled for R5#1
21:49:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
21:49:05 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit"
21:49:05 INFO  : Context for 'APU' is selected.
21:49:05 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
21:49:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:05 INFO  : Context for 'APU' is selected.
21:49:05 INFO  : Boot mode is read from the target.
21:49:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:49:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:49:06 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:49:06 INFO  : 'set bp_49_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:49:07 INFO  : 'con -block -timeout 60' command is executed.
21:49:07 INFO  : 'bpremove $bp_49_6_fsbl_bp' command is executed.
21:49:07 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:49:07 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
21:49:08 INFO  : The application 'D:/files/VitisProject/r5love/r5app/Debug/r5app.elf' is downloaded to processor 'psu_cortexr5_0'.
21:49:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_49_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_6_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/files/VitisProject/r5love/r5app/Debug/r5app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:08 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:49:08 INFO  : 'con' command is executed.
21:49:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

21:49:08 INFO  : Launch script is exported to file 'D:\files\VitisProject\r5love\.sdk\launch_scripts\single_application_debug\debugger_r5app-default.tcl'
21:49:22 INFO  : Disconnected from the channel tcfchan#20.
21:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:49:23 INFO  : 'jtag frequency' command is executed.
21:49:23 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:49:23 INFO  : Context for 'APU' is selected.
21:49:24 INFO  : System reset is completed.
21:49:27 INFO  : 'after 3000' command is executed.
21:49:27 INFO  : Context for 'APU' is selected.
21:49:27 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
21:49:27 INFO  : Context for 'RPU' is selected.
21:49:27 INFO  : Split mode is enabled for R5#1
21:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
21:49:29 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit"
21:49:29 INFO  : Context for 'APU' is selected.
21:49:29 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
21:49:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:29 INFO  : Context for 'APU' is selected.
21:49:29 INFO  : Boot mode is read from the target.
21:49:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:49:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:49:30 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:49:30 INFO  : 'set bp_49_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:49:31 INFO  : 'con -block -timeout 60' command is executed.
21:49:31 INFO  : 'bpremove $bp_49_30_fsbl_bp' command is executed.
21:49:31 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:49:31 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
21:49:31 INFO  : The application 'D:/files/VitisProject/r5love/r5app/Debug/r5app.elf' is downloaded to processor 'psu_cortexr5_0'.
21:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_49_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_30_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/files/VitisProject/r5love/r5app/Debug/r5app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:31 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:49:31 INFO  : 'con' command is executed.
21:49:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

21:49:31 INFO  : Launch script is exported to file 'D:\files\VitisProject\r5love\.sdk\launch_scripts\single_application_debug\debugger_r5app-default.tcl'
21:50:03 INFO  : Disconnected from the channel tcfchan#21.
21:50:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:08 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:50:08 INFO  : 'jtag frequency' command is executed.
21:50:08 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:50:08 INFO  : Context for 'APU' is selected.
21:50:09 INFO  : System reset is completed.
21:50:12 INFO  : 'after 3000' command is executed.
21:50:12 INFO  : Context for 'APU' is selected.
21:50:12 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
21:50:12 INFO  : Context for 'RPU' is selected.
21:50:12 INFO  : Split mode is enabled for R5#1
21:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
21:50:14 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5love/libapp/_ide/bitstream/design_1_wrapper.bit"
21:50:14 INFO  : Context for 'APU' is selected.
21:50:14 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
21:50:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:14 INFO  : Context for 'APU' is selected.
21:50:14 INFO  : Boot mode is read from the target.
21:50:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:50:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:50:15 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:50:15 INFO  : 'set bp_50_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:50:16 INFO  : 'con -block -timeout 60' command is executed.
21:50:16 INFO  : 'bpremove $bp_50_15_fsbl_bp' command is executed.
21:50:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5love/libapp/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_50_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_15_fsbl_bp
configparams force-mem-access 0
----------------End of Script----------------

21:50:16 INFO  : Launch script is exported to file 'D:\files\VitisProject\r5love\.sdk\launch_scripts\single_application_debug\debugger_libapp-default.tcl'
21:51:35 INFO  : Disconnected from the channel tcfchan#22.
21:51:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
21:51:36 INFO  : 'jtag frequency' command is executed.
21:51:36 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:51:36 INFO  : Context for 'APU' is selected.
21:51:37 INFO  : System reset is completed.
21:51:40 INFO  : 'after 3000' command is executed.
21:51:40 INFO  : Context for 'APU' is selected.
21:51:40 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
21:51:40 INFO  : Context for 'RPU' is selected.
21:51:40 INFO  : Split mode is enabled for R5#1
21:51:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
21:51:42 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit"
21:51:42 INFO  : Context for 'APU' is selected.
21:51:42 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
21:51:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:42 INFO  : Context for 'APU' is selected.
21:51:42 INFO  : Boot mode is read from the target.
21:51:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:51:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:51:43 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:51:43 INFO  : 'set bp_51_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:51:44 INFO  : 'con -block -timeout 60' command is executed.
21:51:44 INFO  : 'bpremove $bp_51_43_fsbl_bp' command is executed.
21:51:44 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:51:44 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
21:51:44 INFO  : The application 'D:/files/VitisProject/r5love/r5app/Debug/r5app.elf' is downloaded to processor 'psu_cortexr5_0'.
21:51:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_51_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_43_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/files/VitisProject/r5love/r5app/Debug/r5app.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:44 INFO  : Context for processor 'psu_cortexr5_0' is selected.
21:51:44 INFO  : 'con' command is executed.
21:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

21:51:44 INFO  : Launch script is exported to file 'D:\files\VitisProject\r5love\.sdk\launch_scripts\single_application_debug\debugger_r5app-default.tcl'
22:06:45 ERROR : Failed to openhw "D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:08:37 INFO  : Result from executing command 'getProjects': design_1_wrapperf
22:08:37 INFO  : Result from executing command 'getPlatforms': design_1_wrapperf|D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/design_1_wrapperf.xpfm
22:08:37 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
22:09:25 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
22:10:52 INFO  : Disconnected from the channel tcfchan#23.
22:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:54 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
22:10:54 INFO  : 'jtag frequency' command is executed.
22:10:54 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:10:54 INFO  : Context for 'APU' is selected.
22:10:55 INFO  : System reset is completed.
22:10:58 INFO  : 'after 3000' command is executed.
22:10:58 INFO  : Context for 'APU' is selected.
22:10:58 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
22:10:58 INFO  : Context for 'RPU' is selected.
22:10:58 INFO  : Split mode is enabled for R5#1
22:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
22:10:59 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit"
22:10:59 INFO  : Context for 'APU' is selected.
22:10:59 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
22:10:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:59 INFO  : Context for 'APU' is selected.
22:10:59 INFO  : Boot mode is read from the target.
22:10:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:11:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:11:00 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:11:00 INFO  : 'set bp_11_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:11:01 INFO  : 'con -block -timeout 60' command is executed.
22:11:01 INFO  : 'bpremove $bp_11_0_fsbl_bp' command is executed.
22:11:01 INFO  : Context for processor 'psu_cortexr5_0' is selected.
22:11:01 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
22:11:02 INFO  : The application 'D:/files/VitisProject/r5love/r5app/Debug/r5app.elf' is downloaded to processor 'psu_cortexr5_0'.
22:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5love/r5app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_11_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_0_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/files/VitisProject/r5love/r5app/Debug/r5app.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:02 INFO  : Context for processor 'psu_cortexr5_0' is selected.
22:11:02 INFO  : 'con' command is executed.
22:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

22:11:02 INFO  : Launch script is exported to file 'D:\files\VitisProject\r5love\.sdk\launch_scripts\single_application_debug\debugger_r5app-default.tcl'
22:17:39 INFO  : Disconnected from the channel tcfchan#26.
19:57:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\files\VitisProject\r5love\temp_xsdb_launch_script.tcl
19:57:38 INFO  : XSCT server has started successfully.
19:57:38 INFO  : plnx-install-location is set to ''
19:57:38 INFO  : Successfully done setting XSCT server connection channel  
19:57:38 INFO  : Successfully done setting workspace for the tool. 
19:57:40 INFO  : Platform repository initialization has completed.
19:57:41 INFO  : Registering command handlers for Vitis TCF services
19:57:41 INFO  : Successfully done query RDI_DATADIR 
10:38:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\files\VitisProject\r5love\temp_xsdb_launch_script.tcl
10:38:35 INFO  : XSCT server has started successfully.
10:38:35 INFO  : plnx-install-location is set to ''
10:38:35 INFO  : Successfully done setting XSCT server connection channel  
10:38:35 INFO  : Successfully done setting workspace for the tool. 
10:38:38 INFO  : Platform repository initialization has completed.
10:38:38 INFO  : Registering command handlers for Vitis TCF services
10:38:38 INFO  : Successfully done query RDI_DATADIR 
10:50:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\files\VitisProject\r5loveWithDpu\temp_xsdb_launch_script.tcl
10:50:24 INFO  : XSCT server has started successfully.
10:50:24 INFO  : plnx-install-location is set to ''
10:50:24 INFO  : Successfully done setting XSCT server connection channel  
10:50:24 INFO  : Successfully done setting workspace for the tool. 
10:50:26 INFO  : Platform repository initialization has completed.
10:50:26 INFO  : Registering command handlers for Vitis TCF services
10:50:26 INFO  : Successfully done query RDI_DATADIR 
10:51:48 INFO  : Hardware specification for platform project 'design_1_wrapperf' is updated.
10:54:49 INFO  : Result from executing command 'getProjects': design_1_wrapperf
10:54:49 INFO  : Result from executing command 'getPlatforms': design_1_wrapperf|D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/design_1_wrapperf.xpfm
10:54:50 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
10:55:06 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
10:55:07 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
10:55:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:49 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:55:49 INFO  : 'jtag frequency' command is executed.
10:55:49 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:55:49 INFO  : Context for 'APU' is selected.
10:55:50 INFO  : System reset is completed.
10:55:53 INFO  : 'after 3000' command is executed.
10:55:53 INFO  : Context for 'APU' is selected.
10:55:53 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
10:55:53 INFO  : Context for 'RPU' is selected.
10:55:53 INFO  : Split mode is enabled for R5#1
10:55:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
10:55:54 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5loveWithDpu/r5app/_ide/bitstream/design_1_wrapper.bit"
10:55:54 INFO  : Context for 'APU' is selected.
10:55:55 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
10:55:55 INFO  : 'configparams force-mem-access 1' command is executed.
10:55:55 INFO  : Context for 'APU' is selected.
10:55:55 INFO  : Boot mode is read from the target.
10:56:03 INFO  : Boot mode of the target is set to jtag.
10:56:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:56:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:56:03 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:56:03 INFO  : 'set bp_56_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:57:04 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
10:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:04 INFO  : 'bpremove $bp_56_3_fsbl_bp' command is executed.
10:57:04 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
10:57:04 INFO  : 'jtag frequency' command is executed.
10:57:04 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:57:04 INFO  : Context for 'APU' is selected.
10:57:05 INFO  : System reset is completed.
10:57:09 INFO  : 'after 3000' command is executed.
10:57:09 INFO  : Context for 'APU' is selected.
10:57:09 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
10:57:09 INFO  : Context for 'RPU' is selected.
10:57:09 INFO  : Split mode is enabled for R5#1
10:57:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
10:57:10 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5loveWithDpu/r5app/_ide/bitstream/design_1_wrapper.bit"
10:57:10 INFO  : Context for 'APU' is selected.
10:57:10 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
10:57:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:10 INFO  : Context for 'APU' is selected.
10:57:10 INFO  : Boot mode is read from the target.
10:57:48 INFO  : Boot mode of the target is set to jtag.
10:57:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:57:49 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:57:49 INFO  : 'set bp_57_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:58:50 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
10:58:50 INFO  : Context for processor 'psu_cortexr5_0' is selected.
10:58:50 INFO  : 'bpremove $bp_57_49_fsbl_bp' command is executed.
10:58:50 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
10:59:10 ERROR : Memory write error at 0x100000. APB Memory access port is disabled
10:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5loveWithDpu/r5app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_56_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_3_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/files/VitisProject/r5loveWithDpu/r5app/Debug/r5app.elf
----------------End of Script----------------

10:59:10 ERROR : Memory write error at 0x100000. APB Memory access port is disabled
11:02:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5loveWithDpu/r5app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
mask_write 0xFF5E0200 0xf000 0
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_57_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_49_fsbl_bp
----------------End of Script----------------

11:21:03 INFO  : Successfully done sdx_reload_mss "D:/files/VitisProject/r5loveWithDpu/design_1_wrapperf/psu_cortexr5_0/domain_psu_cortexr5_0/bsp/system.mss"
11:23:11 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
11:25:50 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
11:25:51 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
11:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:34 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:26:34 INFO  : 'jtag frequency' command is executed.
11:26:34 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:26:34 INFO  : Context for 'APU' is selected.
11:26:34 ERROR : Cannot reset PSU. AP transaction error, DAP status 0x30000021
11:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

11:26:34 ERROR : Cannot reset PSU. AP transaction error, DAP status 0x30000021
11:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:26:44 INFO  : 'jtag frequency' command is executed.
11:26:44 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:26:44 INFO  : Context for 'APU' is selected.
11:26:44 ERROR : Cannot reset PSU. AP transaction error, DAP status 0x30000021
11:26:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

11:26:44 ERROR : Cannot reset PSU. AP transaction error, DAP status 0x30000021
11:30:10 INFO  : Checking for BSP changes to sync application flags for project 'libapp'...
11:30:41 INFO  : Checking for BSP changes to sync application flags for project 'r5app'...
11:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:23 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
11:49:23 INFO  : 'jtag frequency' command is executed.
11:49:23 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:49:23 INFO  : Context for 'APU' is selected.
11:49:23 ERROR : Cannot reset PSU. AP transaction error, DAP status 0x30000021
11:49:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

11:49:23 ERROR : Cannot reset PSU. AP transaction error, DAP status 0x30000021
12:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:03 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:02:03 INFO  : 'jtag frequency' command is executed.
12:02:03 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:02:03 INFO  : Context for 'APU' is selected.
12:02:04 INFO  : System reset is completed.
12:02:07 INFO  : 'after 3000' command is executed.
12:02:07 INFO  : Context for 'APU' is selected.
12:02:07 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
12:02:07 INFO  : Context for 'RPU' is selected.
12:02:07 INFO  : Split mode is enabled for R5#1
12:02:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}' command is executed.
12:02:09 INFO  : FPGA configured successfully with bitstream "D:/files/VitisProject/r5loveWithDpu/r5app/_ide/bitstream/design_1_wrapper.bit"
12:02:09 INFO  : Context for 'APU' is selected.
12:02:09 INFO  : Hardware design and registers information is loaded from 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa'.
12:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:02:09 INFO  : Context for 'APU' is selected.
12:02:09 INFO  : Boot mode is read from the target.
12:02:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:02:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:02:09 INFO  : The application 'D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:02:09 INFO  : 'set bp_2_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:02:11 INFO  : 'con -block -timeout 60' command is executed.
12:02:11 INFO  : 'bpremove $bp_2_9_fsbl_bp' command is executed.
12:02:11 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:02:11 INFO  : Processor reset is completed for 'psu_cortexr5_0'.
12:02:11 INFO  : The application 'D:/files/VitisProject/r5loveWithDpu/r5app/Debug/r5app.elf' is downloaded to processor 'psu_cortexr5_0'.
12:02:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:02:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -nocase -filter {name =~"RPU*"}
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-14710093-0"}
fpga -file D:/files/VitisProject/r5loveWithDpu/r5app/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/hw/design_1_wrapperf.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/files/VitisProject/r5love/design_1_wrapperf/export/design_1_wrapperf/sw/design_1_wrapperf/boot/fsbl.elf
set bp_2_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_9_fsbl_bp
targets -set -nocase -filter {name =~ "*R5*#0"}
rst -processor
dow D:/files/VitisProject/r5loveWithDpu/r5app/Debug/r5app.elf
configparams force-mem-access 0
----------------End of Script----------------

12:02:11 INFO  : Context for processor 'psu_cortexr5_0' is selected.
12:02:11 INFO  : 'con' command is executed.
12:02:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*R5*#0"}
con
----------------End of Script----------------

12:02:11 INFO  : Launch script is exported to file 'D:\files\VitisProject\r5loveWithDpu\.sdk\launch_scripts\single_application_debug\debugger_r5app-default.tcl'
23:12:20 INFO  : Disconnected from the channel tcfchan#2.
15:59:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\files\VitisProject\r5loveWithDpu\temp_xsdb_launch_script.tcl
15:59:02 INFO  : XSCT server has started successfully.
15:59:02 INFO  : plnx-install-location is set to ''
15:59:02 INFO  : Successfully done setting XSCT server connection channel  
15:59:02 INFO  : Successfully done setting workspace for the tool. 
15:59:06 INFO  : Platform repository initialization has completed.
15:59:06 INFO  : Registering command handlers for Vitis TCF services
15:59:07 INFO  : Successfully done query RDI_DATADIR 
16:09:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1403] D:/files/VitisProject/r5loveWithDpu/design_1_wrapperf/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss line 27 - No IP instance named axi_gpio_0 present in hardware design
ERROR: [Hsi 55-1403] D:/files/VitisProject/r5loveWithDpu/design_1_wrapperf/psu_cortexa53_0/zynqmp_fsbl/bsp/system.mss line 33 - No IP instance named axi_gpio_1 present in hardware design

10:50:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\files\VitisProject\r5loveWithDpu\temp_xsdb_launch_script.tcl
10:50:59 INFO  : XSCT server has started successfully.
10:50:59 INFO  : Successfully done setting XSCT server connection channel  
10:50:59 INFO  : plnx-install-location is set to ''
10:50:59 INFO  : Successfully done setting workspace for the tool. 
10:51:02 INFO  : Platform repository initialization has completed.
10:51:02 INFO  : Registering command handlers for Vitis TCF services
10:51:03 INFO  : Successfully done query RDI_DATADIR 
