
*** Running vivado
    with args -log fixed_number_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fixed_number_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source fixed_number_1.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 289.109 ; gain = 58.078
Command: synth_design -top fixed_number_1 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13740 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 398.570 ; gain = 97.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fixed_number_1' [C:/EEM464/2014_4_zynq_labs/SoC_Proje_Fixed_Number_Deneme/SoC_Proje_Fixed_Number_Deneme.srcs/sources_1/new/fixed_number_1.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'fixed_number_1' (1#1) [C:/EEM464/2014_4_zynq_labs/SoC_Proje_Fixed_Number_Deneme/SoC_Proje_Fixed_Number_Deneme.srcs/sources_1/new/fixed_number_1.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 450.578 ; gain = 149.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 450.578 ; gain = 149.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 450.578 ; gain = 149.027
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'z_reg_9_reg' and it is trimmed from '128' to '64' bits. [C:/EEM464/2014_4_zynq_labs/SoC_Proje_Fixed_Number_Deneme/SoC_Proje_Fixed_Number_Deneme.srcs/sources_1/new/fixed_number_1.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'fixed_number_1'
INFO: [Synth 8-5544] ROM "state_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                  fixed1 |                             0001 |                             0001
                  fixed2 |                             0010 |                             0010
                  fixed3 |                             0011 |                             0011
                  fixed4 |                             0100 |                             0100
INFO: [Device 21-403] Loading part xc7z020clg484-1
                  fixed5 |                             0101 |                             0101
                  fixed6 |                             0110 |                             0110
                  fixed7 |                             0111 |                             0111
                  fixed8 |                             1000 |                             1000
                  fixed9 |                             1001 |                             1001
                 fixed10 |                             1010 |                             1010
              loop_state |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'fixed_number_1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 450.578 ; gain = 149.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input    128 Bit       Adders := 1     
	   3 Input    128 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               79 Bit    Registers := 1     
	               75 Bit    Registers := 1     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input     64 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fixed_number_1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input    128 Bit       Adders := 1     
	   3 Input    128 Bit       Adders := 1     
	   3 Input     66 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	               79 Bit    Registers := 1     
	               75 Bit    Registers := 1     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input     64 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'z_reg_1_reg[0]' (FDE) to 'z_reg_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'z_reg_2_reg[0]' (FDE) to 'z_reg_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'z_reg_1_reg[1]' (FDE) to 'z_reg_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'z_reg_2_reg[1]' (FDE) to 'z_reg_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'z_reg_1_reg[2]' (FDE) to 'z_reg_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'z_reg_2_reg[2]' (FDE) to 'z_reg_2_reg[3]'
INFO: [Synth 8-3886] merging instance 'z_reg_1_reg[3]' (FDE) to 'z_reg_1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\z_reg_2_reg[3] )
INFO: [Synth 8-3886] merging instance 'z_reg_1_reg[4]' (FDE) to 'z_reg_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'z_reg_1_reg[5]' (FDE) to 'z_reg_1_reg[7]'
INFO: [Synth 8-3886] merging instance 'z_reg_1_reg[6]' (FDE) to 'z_reg_1_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\z_reg_1_reg[7] )
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[0]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[0]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[1]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[1]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[2]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[2]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[3]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[3]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[4]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[4]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[5]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[5]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[6]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[6]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[7]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[7]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[8]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[8]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[9]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[10]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[11]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[12]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[54]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[55]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[56]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[57]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[58]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[58]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[59]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[59]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[60]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[60]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[61]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[61]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[62]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[62]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[63]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[63]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[64]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[64]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[65]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[65]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[66]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[66]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[67]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[67]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[68]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[68]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[69]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[69]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[70]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[70]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[71]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[71]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[72]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[72]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_6_reg[73]' (FDE) to 'z_reg_6_reg[74]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[73]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\z_reg_6_reg[74] )
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[74]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[75]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[76]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3886] merging instance 'z_reg_5_reg[77]' (FDE) to 'z_reg_5_reg[78]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\z_reg_5_reg[78] )
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[80]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[81]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[82]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[83]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[84]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[85]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[86]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[87]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[88]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[89]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[90]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[91]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[92]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[93]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[94]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[95]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[96]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[97]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[98]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[99]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[100]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[101]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[102]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[103]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[104]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[105]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[106]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Synth 8-3886] merging instance 'z_reg_7_reg[107]' (FDE) to 'z_reg_7_reg[127]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (z_reg_2_reg[3]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_1_reg[7]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[20]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[19]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[18]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[17]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[16]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[15]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[14]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[13]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[12]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[11]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[10]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[9]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[8]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[7]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[6]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[5]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[4]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[3]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[2]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[1]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_3_reg[0]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_6_reg[74]) is unused and will be removed from module fixed_number_1.
WARNING: [Synth 8-3332] Sequential element (z_reg_5_reg[78]) is unused and will be removed from module fixed_number_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 611.230 ; gain = 309.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 611.230 ; gain = 309.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:33 . Memory (MB): peak = 621.980 ; gain = 320.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 621.980 ; gain = 320.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 621.980 ; gain = 320.430
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 621.980 ; gain = 320.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 621.980 ; gain = 320.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 621.980 ; gain = 320.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 621.980 ; gain = 320.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    96|
|3     |LUT1   |   126|
|4     |LUT2   |   284|
|5     |LUT3   |   154|
|6     |LUT4   |   103|
|7     |LUT5   |     4|
|8     |LUT6   |    11|
|9     |FDRE   |   681|
|10    |IBUF   |    67|
|11    |OBUF   |    65|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1592|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 621.980 ; gain = 320.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 621.980 ; gain = 320.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 621.980 ; gain = 320.430
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'fixed_number_1' is not ideal for floorplanning, since the cellview 'fixed_number_1' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 728.934 ; gain = 439.824
INFO: [Common 17-1381] The checkpoint 'C:/EEM464/2014_4_zynq_labs/SoC_Proje_Fixed_Number_Deneme/SoC_Proje_Fixed_Number_Deneme.runs/synth_1/fixed_number_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fixed_number_1_utilization_synth.rpt -pb fixed_number_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 728.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 23 22:14:06 2021...
