# DE1-SoC-FIFO-Example
A run through on how to communicate to the FPGA fabric through the HPS's ethernet port. I'm doing this so future Badgers taking ECE 554 don't have to struggle with the low bandwidth of UART. This example was inspired by 

## How to run this example for the DE1-SoC Board


## How to create your own version for any SoC Board using DE1-SoC as a case study
1. Download needed materials
   - [Your board's cd](http://download.terasic.com/)
2. 
