digraph {
"main" -> "addi $sp,$sp,-4_1" -> "sw $fp,0($sp)_2" -> "addi $fp,$sp,0_3" -> "addi $sp,$sp,-4_4" -> "pushRegisters_5" -> "addi v1,$fp,-4_6" -> "li v3,11_7" -> "sw v3,0(v1)_8" -> "label_1_loop" -> "addi v6,$fp,-4_10" -> "lw v5,0(v6)_11" -> "beq v5,$zero,label_2_exitwhile_12" -> "addi v9,$fp,-4_13" -> "lw v8,0(v9)_14" -> "beq v8,$zero,label_3_else_15" -> "j label_4_endif_16"
"label_3_else" -> "label_4_endif" -> "addi v11,$fp,-4_19" -> "addi v15,$fp,-4_20" -> "lw v14,0(v15)_21" -> "li v17,1_22" -> "sub v12,v14,v17_23" -> "sw v12,0(v11)_24" -> "addi v21,$fp,-4_25" -> "lw v20,0(v21)_26" -> "addi $a0,v20,0_27" -> "li $v0,1_28" -> "syscall_29" -> "j label_1_loop_30"
"label_2_exitwhile" -> "popRegisters_32" -> "addi $sp,$sp,4_33" -> "lw $fp,0($sp)_34" -> "addi $sp,$sp,4_35"
"beq v8,$zero,label_3_else_15" -> "label_3_else"
"j label_1_loop_30" -> "label_1_loop"
"beq v5,$zero,label_2_exitwhile_12" -> "label_2_exitwhile"
"j label_4_endif_16" -> "label_4_endif"
}
