// Seed: 373761696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  tri1 id_9 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input wire id_2,
    output wor id_3,
    input tri id_4,
    output tri0 id_5,
    input uwire id_6,
    output wor id_7,
    input supply1 id_8
);
  wire id_10, id_11;
  xor (id_7, id_11, id_4, id_2, id_8, id_6);
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_10
  );
endmodule
