<ComponentSpec>
  <Property Name="DAC_WIDTH_BITS"
            Type="UChar"
            Parameter="True"
            Default="12"
            Description="Number of bits in each of the real and imaginary values delivered to the DAC device"/>
  <Property Name="DAC_OUTPUT_IS_LSB_OF_IN_PORT" 
            Type="Bool" 
            Parameter="True"
            Default="false"
            Description="Indicates whether DAC data is extracted from the most
                         significant or least significant DAC_WIDTH_BITS of the in port."/>
  <Property Name="underrun_sticky_error"
            Type="Bool"
            Volatile="true"
            Description="Sticky bit indication of samples underrun."/>
  <Property Name="clr_underrun_sticky_error" 
            Type="Bool"
            Writable="true"
            Description="Writing true clears underrun_sticky_error."/>
  <Property name='samp_count_before_first_underrun'
            type='ulong'
            volatile='true'
            description='Number of samples before the first sample underrun.'/>
  <Property name='num_underruns'
            type='ulong'
            volatile='true'
            description='Number of sample underruns.'/>

  <Port Name="in" 
        Protocol="complex_short_timed_sample-prot"/>
  <Port Name="on_off" 
        Protocol="tx_event-prot"
        Optional="1"
        Producer="true"/>
</ComponentSpec>

