<dec f='llvm/llvm/include/llvm/IR/Instruction.h' l='276' type='void llvm::Instruction::copyMetadata(const llvm::Instruction &amp; SrcInst, ArrayRef&lt;unsigned int&gt; WL = ArrayRef&lt;unsigned int&gt;())'/>
<doc f='llvm/llvm/include/llvm/IR/Instruction.h' l='273'>/// Copy metadata from \p SrcInst to this instruction. \p WL, if not empty,
  /// specifies the list of meta data that needs to be copied. If \p WL is
  /// empty, all meta data will be copied.</doc>
<use f='llvm/llvm/include/llvm/IR/Instructions.h' l='1744' u='c' c='_ZN4llvm10SelectInst6CreateEPNS_5ValueES2_S2_RKNS_5TwineEPNS_11InstructionES7_'/>
<use f='llvm/llvm/include/llvm/IR/IRBuilder.h' l='876' u='c' c='_ZN4llvm9IRBuilder12CreateCondBrEPNS_5ValueEPNS_10BasicBlockES4_PNS_11InstructionE'/>
<def f='llvm/llvm/lib/IR/Instruction.cpp' l='712' ll='731' type='void llvm::Instruction::copyMetadata(const llvm::Instruction &amp; SrcInst, ArrayRef&lt;unsigned int&gt; WL = ArrayRef&lt;unsigned int&gt;())'/>
<use f='llvm/llvm/lib/IR/Instruction.cpp' l='747' u='c' c='_ZNK4llvm11Instruction5cloneEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCodeGenPrepare.cpp' l='810' u='c' c='_ZN12_GLOBAL__N_120AMDGPUCodeGenPrepare13visitLoadInstERN4llvm8LoadInstE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp' l='1047' u='c' c='_ZN4llvm12InstCombiner37simplifyAMDGCNMemoryIntrinsicDemandedEPNS_13IntrinsicInstENS_5APIntEi'/>
<use f='llvm/llvm/lib/Transforms/Scalar/DeadStoreElimination.cpp' l='1264' u='c' c='_ZL19eliminateDeadStoresRN4llvm10BasicBlockEPNS_9AAResultsEPNS_23MemoryDependenceResultsEPNS_13DominatorTreeEPKNS_17TargetLibraryInfoE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2609' u='c' c='_ZN4llvm4sroa19AllocaSliceRewriter19rewriteIntegerStoreEPNS_5ValueERNS_9StoreInstENS_9AAMDNodesE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2678' u='c' c='_ZN4llvm4sroa19AllocaSliceRewriter14visitStoreInstERNS_9StoreInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='3849' u='c' c='_ZN4llvm4SROA22presplitLoadsAndStoresERNS_10AllocaInstERNS_4sroa12AllocaSlicesE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='3906' u='c' c='_ZN4llvm4SROA22presplitLoadsAndStoresERNS_10AllocaInstERNS_4sroa12AllocaSlicesE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SeparateConstOffsetFromGEP.cpp' l='1076' u='c' c='_ZN12_GLOBAL__N_126SeparateConstOffsetFromGEP8splitGEPEPN4llvm17GetElementPtrInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SeparateConstOffsetFromGEP.cpp' l='1101' u='c' c='_ZN12_GLOBAL__N_126SeparateConstOffsetFromGEP8splitGEPEPN4llvm17GetElementPtrInstE'/>
<use f='llvm/llvm/lib/Transforms/Utils/Local.cpp' l='1973' u='c' c='_ZL12changeToCallPN4llvm10InvokeInstEPNS_14DomTreeUpdaterE'/>
