
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    display:block;  
    width:60%;
    height:40%;
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 98%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:blue;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:7px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=pwm_core><h1 id="entity-pwm_core">Entity: pwm_core</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 491.6666666666667 110"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="51.66666666666667,0 66.66666666666667,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="240" height="30" fill="black" x="66.66666666666667" y="0"></rect><rect id="SvgjsRect1007" width="236" height="25" fill="#bdecb6" x="68.66666666666667" y="2"></rect><text id="SvgjsText1008" font-family="Helvetica" x="46.66666666666667" y="-5.698437500000001" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="46.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   int </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="81.66666666666667" y="-5.698437500000001" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="81.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   NOutputs </tspan></text><line id="SvgjsLine1012" x1="51.66666666666667" y1="15" x2="66.66666666666667" y2="15" stroke-linecap="rec" stroke="black" stroke-width="5"></line><rect id="SvgjsRect1013" width="240" height="70" fill="black" x="66.66666666666667" y="35"></rect><rect id="SvgjsRect1014" width="236" height="65" fill="#fdfd96" x="68.66666666666667" y="37"></rect><text id="SvgjsText1015" font-family="Helvetica" x="46.66666666666667" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="46.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1017" font-family="Helvetica" x="81.66666666666667" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1018" dy="26" x="81.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   clk_core_i </tspan></text><line id="SvgjsLine1019" x1="51.66666666666667" y1="50" x2="66.66666666666667" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1020" font-family="Helvetica" x="46.66666666666667" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="46.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1022" font-family="Helvetica" x="81.66666666666667" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1023" dy="26" x="81.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   rst_core_ni </tspan></text><line id="SvgjsLine1024" x1="51.66666666666667" y1="70" x2="66.66666666666667" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1025" font-family="Helvetica" x="46.66666666666667" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="46.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1027" font-family="Helvetica" x="81.66666666666667" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1028" dy="26" x="81.66666666666667" svgjs:data="{&quot;newLined&quot;:true}">   reg2hw </tspan></text><line id="SvgjsLine1029" x1="51.66666666666667" y1="90" x2="66.66666666666667" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1030" font-family="Helvetica" x="326.6666666666667" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="326.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   [NOutputs-1:0] </tspan></text><text id="SvgjsText1032" font-family="Helvetica" x="291.6666666666667" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1033" dy="26" x="291.6666666666667" svgjs:data="{&quot;newLined&quot;:true}">   pwm_o </tspan></text><line id="SvgjsLine1034" x1="306.6666666666667" y1="50" x2="321.6666666666667" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0 Description: PWM Core Module</p></div><h2 id="generics">Generics</h2>
<table>
<thead>
<tr>
<th id="generic_name">Generic name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>NOutputs</td>
<td>int</td>
<td>6</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_core_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rst_core_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>reg2hw</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>pwm_o</td>
<td>output</td>
<td>[NOutputs-1:0]</td>
<td></td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg2hw_sync</td>
<td>pwm_reg_pkg::pwm_reg2hw_t</td>
<td></td>
</tr>
<tr>
<td>clr_phase_cntr</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>clr_blink_cntr</td>
<td>logic [NOutputs-1:0]</td>
<td></td>
</tr>
<tr>
<td>cntr_en_sync</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>clk_div_sync</td>
<td>logic [26:0]</td>
<td></td>
</tr>
<tr>
<td>dc_resn_sync</td>
<td>logic [3:0]</td>
<td></td>
</tr>
<tr>
<td>beat_ctr_q</td>
<td>logic [26:0]</td>
<td></td>
</tr>
<tr>
<td>beat_ctr_d</td>
<td>logic [26:0]</td>
<td></td>
</tr>
<tr>
<td>beat_ctr_en</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>beat_end</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phase_ctr_q</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>phase_ctr_d</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>phase_ctr_incr</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>phase_ctr_next</td>
<td>logic [15:0]</td>
<td></td>
</tr>
<tr>
<td>phase_ctr_overflow</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>phase_ctr_en</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>cycle_end</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>unused_regen</td>
<td>logic</td>
<td></td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2>
<ul>
<li><p>unnamed: <em>( @(posedge clk_core_i or negedge rst_core_ni) )</em></p></li>
<li><p>unnamed: <em>( @(posedge clk_core_i or negedge rst_core_ni) )</em></p></li>
</ul><h2 id="instantiations">Instantiations</h2>
<ul>
<li>u_pwm_cdc: pwm_cdc</li>
</ul><br><br><br><br><br><br>