//
//Written by GowinSynthesis
//Tool Version "V1.9.10.03 (64-bit)"
//Thu Nov  7 06:38:35 2024

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/debugger/vram_image_rom.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/gowin_pll/gowin_pll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/tang20cart_msx.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/modules/sdram/ip_sdram.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_color_bus.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_color_decoder.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_command.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_double_buffer.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_graphic123m.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_graphic4567.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_inst.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_interrupt.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_lcd.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_ram_256byte.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_ram_line_buffer.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_ram_palette.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_register.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_spinforam.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_text12.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/modules/v9958/vdp_wait_control.v"
`timescale 100 ps/100 ps
module Gowin_PLL (
  clk27m_d,
  O_sdram_clk_d
)
;
input clk27m_d;
output O_sdram_clk_d;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  PLL pll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk27m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND),
    .RESET_I(GND),
    .RESET_S(GND) 
);
defparam pll_inst.CLKFB_SEL="internal";
defparam pll_inst.CLKOUTD3_SRC="CLKOUT";
defparam pll_inst.CLKOUTD_BYPASS="false";
defparam pll_inst.CLKOUTD_SRC="CLKOUT";
defparam pll_inst.CLKOUTP_BYPASS="false";
defparam pll_inst.CLKOUTP_DLY_STEP=0;
defparam pll_inst.CLKOUTP_FT_DIR=1'b1;
defparam pll_inst.CLKOUT_BYPASS="false";
defparam pll_inst.CLKOUT_DLY_STEP=0;
defparam pll_inst.CLKOUT_FT_DIR=1'b1;
defparam pll_inst.DEVICE="GW2AR-18";
defparam pll_inst.DUTYDA_SEL="1000";
defparam pll_inst.DYN_DA_EN="true";
defparam pll_inst.DYN_FBDIV_SEL="false";
defparam pll_inst.DYN_IDIV_SEL="false";
defparam pll_inst.DYN_ODIV_SEL="false";
defparam pll_inst.DYN_SDIV_SEL=2;
defparam pll_inst.FBDIV_SEL=15;
defparam pll_inst.FCLKIN="27";
defparam pll_inst.IDIV_SEL=4;
defparam pll_inst.ODIV_SEL=8;
defparam pll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_PLL */
module vram_image_rom (
  O_sdram_clk_d,
  ff_rom_address,
  w_rom_data
)
;
input O_sdram_clk_d;
input [13:0] ff_rom_address;
output [7:0] w_rom_data;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  pROM ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],w_rom_data[0]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_00=256'h0000008100080008080008080008080000000000000800000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_07=256'hFF00000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_18=256'h0000000000000000000000040000000C01074F3800031A68077471AC0043A78C;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1A=256'h0862CB2C00000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1B=256'h000000000000000000000000F51F7FD099999999999999999999999999999988;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_20=256'h000000000000000000000000000000000000000000000000F51F7FD000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000001000440100003BFE;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_1_s (
    .DO({DO_0[31:1],w_rom_data[1]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_1_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_00=256'h101C40420008000808000808000808201D080008047A7F227F40484461427F00;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_04=256'h0404020002000400000C3200001C3000000000000000000000000000081C0E18;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_07=256'hFF0020380040000000001C0C00383408002540600422387C38422200011C0248;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_18=256'h0000000000000000000000040000000C006DAAB00000D1340FC2014C0026D548;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1A=256'h1442C86C00000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1B=256'h000000000000000000000000C8ACCDE088888888888888888888888888888819;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_20=256'h000000000000000000000000000000000000000000000000C8ACCDE000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_38=256'h00000000000000000000000000000000000000000000000028004805100037FA;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_1_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_2_s (
    .DO({DO_1[31:1],w_rom_data[2]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_2_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_00=256'h0C14222400080008080008080008082225097D147A4F492A494864241A241500;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_04=256'h454F02101A423F000A02494018024A00304418082800003860443C3C1C5C1F5C;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_05=256'h0000000000000000000000000000000800000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_07=256'hFF004044307E381E302222122044423C4A7F20101E7F445254427D4241223248;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_18=256'h00000000000000000000000400000004004C600400034C281D10050800363004;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1A=256'h1893CE3800000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1B=256'h000000000000000000000000F6E0C5A0C8C8C8C8C8C8C8C8C8C8C8C8C8C8C848;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_20=256'h000000000000000000000000000000000000000000000000F6E0C5A0FFFFFFFF;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000004FE04905300036FA;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_2_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_3_s (
    .DO({DO_2[31:1],w_rom_data[3]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_3_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_00=256'h0014121800080008080008080008083E4509553F492A097E4948561404101500;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_01=256'h0608144100001E36033011103646403E04000800082200000028621214000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_02=256'h40040001004307637F0F3F0132465E063E7F7F404101007F3A01411C22367C3E;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_03=256'h0002000041447C443C1C40202408FC1838787800440000787C0A187F28387800;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_04=256'h46543F20464144415A380A4425001A00482424145440300414547E423E4F3F7E;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_05=256'h0F46461C027E021F0A7E02421E0107081C00400C00000000000F000000010000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_06=256'h0002181F7E18201F1C7E400E450760400E32300F447C071646400210041F081F;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_07=256'hFF00400449026521481222074A0F40482A551000205202526742514443424A4A;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_18=256'h0000000000000000000000040000000C004E042800000200053462A800270214;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1A=256'h1032883800000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1B=256'h00000000000000000000000000000000CC88CC88CC88CC88CC88CC88CC88CCAA;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000005818A61527E059EA;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_3_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_4_s (
    .DO({DO_3[31:1],w_rom_data[4]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_4_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_00=256'h7F7F0F180F0FF8F808FFFFFFFFF80F020F7E554418000F2A497F7D7F7F0F1500;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_01=256'h091C1463000029490549297F494940450800080008141C410130642A7F070000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_02=256'h40027F2A41450814203040014929210941300240223F41084909492241491241;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_03=256'h00040800414C902840203C445404182444040440287D40049809542844445404;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_04=256'h44445640434104224E440A4D45002A00487E3E46144A4A00344A7E427F7F7E7F;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_05=256'h104A2A203F423E210A027F4222020908207C7C1404441C020C15180000012000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_06=256'h0201202142207F20254A7E1245285121520208114402080A2A42020805200925;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_07=256'hFF0023044B0457404A7F3F624A14420F7F25087241220E241C22524445424B22;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_18=256'h0000000000000000000000040000000001A1A2100000967C1284F4700050D118;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1A=256'h0CC1064000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1B=256'h0000000000000000000000005105115055551111555511115555111155551100;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_20=256'h00000000000000000000000000000000000000000000000051051150FFFFFFFF;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000009004A0356FF85FCA;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_4_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_5_s (
    .DO({DO_4[31:1],w_rom_data[5]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_5_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_00=256'h4014122408000800080008000808081E110A5719293E093A4948561414101500;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_01=256'h51361436642449497949451249517F49106008603E7F2222024A087F14004F00;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_02=256'h4001417C414978081840407F4919510941080C4014417F084909494141491179;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_03=256'h000236773654A01038404044540424244404787F10847D04A47E544444445402;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_04=256'h4E441640424100144B443F3545005F00485044387E3A4A007E5B7E423E4F3F7E;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_05=256'h20421240424242417F1F0A7E437C3D084C5444047E7C267C14251840780F5000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_06=256'h0500404142400040454A42023F104225227F04214401107B12423F043D473E45;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_07=256'hFF001C084D7F55404950441C3F2C3F395A000449460032083400234F39024E07;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_18=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF07BFFFFFEFFFFEFFFFBFFFFF823;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_19=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1B=256'h0000000000000000000000004455444044444444000000004444444400000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_20=256'h00000000000000000000000000000000000000000000000044554440FFFFFFFF;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_38=256'h000000000000000000000000000000000000000000000000A03291D55FCC6E0A;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_5_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_6_s (
    .DO({DO_5[31:1],w_rom_data[6]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_6_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_00=256'h0C142242080008000800080008080822210A7D7E422A09277F48642424243F00;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_01=256'h0163141C80004949014A451441514251206008800814411C0445132A7F070000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_02=256'h4002412A7F510814203040014909410941060240084041084109497F227F1249;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_03=256'h000141000864A0284020403F54082418440804417F804404A408544444285401;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_04=256'h353F0A40424140084A1F4A2508404A000850080C542A0A40542E7E421C5C1F5C;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_05=256'h443F224A0F4207030A221242020841080054447E0C4444083445002040005000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_06=256'h05024201427F3E1F054A427F0528442512020241443C20122A42427F45004A07;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_07=256'hFF00307F091429101150080F0A472A495A4008203A40447F4F400E4801024A1A;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_18=256'h0000000000000000000000040000000C000FEFBC0003DF001FF607FC0007F7DC;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1A=256'h1CF3CF7C00000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1B=256'h0000000000000000000000005455100055555555555555551111111111111122;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_20=256'h00000000000000000000000000000000000000000000000054551000FFFFFFFF;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_38=256'h000000000000000000000000000000000000000000000000A00249165FFC3608;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_6_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_7_s (
    .DO({DO_6[31:1],w_rom_data[7]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_7_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_00=256'h101C40810800080008000800080808000008002A043E7F000040484444424000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_01=256'h0241140800000636033C47182262443E4000000008220000003A232414000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_02=256'h40040001006107637F0F3F01267F3E7F3E7F7F7F7F30007F3E7F7F411C417C32;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_03=256'h0002410000441C443C1C3C04587C18FC387C7C000040007F18083838387F2000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_04=256'h0404023F22203E002A243244003E300000201C122448103C20123C3C081C0E18;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_05=256'h0302424A024208040A4222420E1001040C54400434440C104405001040002000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_06=256'h020142077E004000044A400204407821023204013F4040124A40020004070A08;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_07=256'hFF0040241024100E3C201E080A3812302A3E1040023E3824383E123001020262;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_18=256'h0000000000000000000000040000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1B=256'h0000000000000000000000000000000011111111111111111111111111111133;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_20=256'h00000000000000000000000000000000000000000000000000000000FFFFFFFF;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_38=256'h000000000000000000000000000000000000000000000000400136083FFE0000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_7_s.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vram_image_rom */
module ip_debugger (
  O_sdram_clk_d,
  n204_5,
  ff_sdr_ready,
  w_ack,
  w_vdp_enable_state,
  ff_reset,
  keys_d,
  w_wr,
  n395_6,
  w_a,
  w_wdata
)
;
input O_sdram_clk_d;
input n204_5;
input ff_sdr_ready;
input w_ack;
input [1:0] w_vdp_enable_state;
input [6:6] ff_reset;
input [0:0] keys_d;
output w_wr;
output n395_6;
output [1:0] w_a;
output [7:0] w_wdata;
wire n1046_3;
wire n1054_3;
wire n1058_3;
wire n1062_3;
wire n1066_3;
wire n1070_3;
wire n1077_3;
wire n1081_3;
wire n1085_3;
wire ff_sdram_busy_6;
wire ff_state_2_8;
wire ff_req_7;
wire ff_vdp_reg_0_7;
wire ff_wait_count_6_9;
wire n1145_13;
wire n1149_13;
wire n1157_13;
wire n1161_13;
wire n1165_13;
wire n1169_13;
wire n1173_13;
wire n1016_47;
wire n1019_47;
wire n1022_47;
wire n1026_49;
wire n1030_49;
wire n1034_50;
wire n1090_92;
wire n1092_92;
wire n1094_92;
wire n1176_21;
wire n1179_19;
wire n1188_19;
wire n1197_19;
wire n1013_47;
wire n1153_15;
wire n1191_25;
wire n1194_25;
wire n491_5;
wire n490_5;
wire n488_5;
wire n487_5;
wire n486_5;
wire n485_5;
wire n484_5;
wire n483_5;
wire n482_5;
wire n481_5;
wire n480_5;
wire n479_5;
wire n478_5;
wire n1604_5;
wire n1604_6;
wire n793_6;
wire n793_7;
wire n800_7;
wire n800_9;
wire n965_8;
wire n1042_4;
wire n1046_4;
wire n1050_4;
wire n1054_4;
wire n1054_5;
wire n1062_5;
wire n1062_6;
wire n1066_4;
wire n1070_4;
wire n1070_6;
wire n1077_4;
wire n1077_5;
wire n1077_6;
wire n1077_7;
wire n1085_6;
wire n1135_5;
wire ff_state_5_10;
wire ff_state_5_11;
wire ff_vdp_reg_4_10;
wire ff_vdp_data_7_9;
wire ff_wait_count_9_11;
wire ff_wait_count_9_12;
wire ff_wait_count_9_13;
wire n1145_15;
wire n1149_14;
wire n1157_14;
wire n1161_14;
wire n1165_14;
wire n1169_14;
wire n1173_14;
wire n1016_48;
wire n1016_51;
wire n1019_48;
wire n1019_49;
wire n1019_50;
wire n1022_48;
wire n1022_50;
wire n1026_50;
wire n1026_51;
wire n1030_50;
wire n1030_51;
wire n1034_51;
wire n1034_54;
wire n1176_22;
wire n1176_23;
wire n1176_24;
wire n1188_20;
wire n1013_48;
wire n1185_28;
wire n1194_26;
wire n489_6;
wire n485_6;
wire n482_6;
wire n479_6;
wire n800_10;
wire n1062_8;
wire n1066_5;
wire n1066_6;
wire n1070_7;
wire n1077_8;
wire n1077_9;
wire n1085_7;
wire n1085_8;
wire n1085_9;
wire n1016_52;
wire n1022_51;
wire n1030_52;
wire n1030_53;
wire n1034_56;
wire n1034_57;
wire n1066_7;
wire n1085_10;
wire ff_state_5_15;
wire n1030_54;
wire n1030_55;
wire n1030_56;
wire n1030_57;
wire ff_state_5_17;
wire n1034_60;
wire n1141_13;
wire n478_8;
wire n481_8;
wire n484_8;
wire n800_12;
wire n491_8;
wire n1153_18;
wire n1016_54;
wire n1062_11;
wire n1135_8;
wire n1604_8;
wire n487_8;
wire n489_8;
wire n1098_94;
wire n1042_6;
wire n1085_12;
wire n800_14;
wire ff_state_5_19;
wire n1145_17;
wire n1135_10;
wire n965_10;
wire ff_vdp_reg_4_15;
wire ff_rom_address_13_14;
wire n1016_56;
wire ff_wdata_6_8;
wire ff_state_5_21;
wire n1034_62;
wire n1070_9;
wire n793_9;
wire n1077_13;
wire n1096_94;
wire n1149_17;
wire n1135_12;
wire n1062_13;
wire n1185_30;
wire n1203_21;
wire n1200_21;
wire n1182_21;
wire n1077_15;
wire n1090_97;
wire n1034_64;
wire n1034_66;
wire ff_vdp_reg_4_17;
wire ff_next_state_6_9;
wire n1013_51;
wire n1022_53;
wire ff_rom_address_13_16;
wire n1081_6;
wire n1050_6;
wire n1085_14;
wire n1100_100;
wire w_req;
wire ff_sdram_busy;
wire [6:0] ff_state;
wire [4:0] ff_vdp_reg;
wire [7:0] ff_vdp_data;
wire [5:0] ff_next_state;
wire [13:0] ff_rom_address;
wire [9:0] ff_wait_count;
wire [7:0] w_rom_data;
wire VCC;
wire GND;
  LUT4 n1046_s0 (
    .F(n1046_3),
    .I0(ff_state[3]),
    .I1(n1046_4),
    .I2(ff_state[2]),
    .I3(n800_12) 
);
defparam n1046_s0.INIT=16'h1800;
  LUT4 n1054_s0 (
    .F(n1054_3),
    .I0(n1054_4),
    .I1(n800_12),
    .I2(n1054_5),
    .I3(n1058_3) 
);
defparam n1054_s0.INIT=16'hFF40;
  LUT4 n1058_s0 (
    .F(n1058_3),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n1046_4),
    .I3(n800_12) 
);
defparam n1058_s0.INIT=16'h6000;
  LUT3 n1062_s0 (
    .F(n1062_3),
    .I0(n1062_11),
    .I1(n1062_5),
    .I2(n1062_6) 
);
defparam n1062_s0.INIT=8'hEF;
  LUT3 n1066_s0 (
    .F(n1066_3),
    .I0(ff_state[0]),
    .I1(n1062_6),
    .I2(n1066_4) 
);
defparam n1066_s0.INIT=8'h37;
  LUT4 n1070_s0 (
    .F(n1070_3),
    .I0(n1070_4),
    .I1(n1070_9),
    .I2(n1070_6),
    .I3(ff_state[0]) 
);
defparam n1070_s0.INIT=16'h00F4;
  LUT4 n1077_s0 (
    .F(n1077_3),
    .I0(n1077_4),
    .I1(n1077_5),
    .I2(n1077_6),
    .I3(n1077_7) 
);
defparam n1077_s0.INIT=16'hFFFE;
  LUT4 n1081_s0 (
    .F(n1081_3),
    .I0(n1081_6),
    .I1(n800_9),
    .I2(n1077_3),
    .I3(n1066_4) 
);
defparam n1081_s0.INIT=16'hE0FF;
  LUT4 n1085_s0 (
    .F(n1085_3),
    .I0(n1085_12),
    .I1(n1070_9),
    .I2(n1085_14),
    .I3(n1085_6) 
);
defparam n1085_s0.INIT=16'hF8FF;
  LUT2 ff_sdram_busy_s2 (
    .F(ff_sdram_busy_6),
    .I0(ff_sdram_busy),
    .I1(ff_sdr_ready) 
);
defparam ff_sdram_busy_s2.INIT=4'h8;
  LUT4 ff_state_5_s5 (
    .F(ff_state_2_8),
    .I0(n1085_3),
    .I1(ff_state_5_10),
    .I2(ff_state_5_11),
    .I3(n1604_6) 
);
defparam ff_state_5_s5.INIT=16'hBF00;
  LUT3 ff_req_s4 (
    .F(ff_req_7),
    .I0(ff_state_5_10),
    .I1(n1604_5),
    .I2(n1604_6) 
);
defparam ff_req_s4.INIT=8'h70;
  LUT2 ff_vdp_reg_4_s4 (
    .F(ff_vdp_reg_0_7),
    .I0(ff_vdp_reg_4_17),
    .I1(ff_vdp_reg_4_10) 
);
defparam ff_vdp_reg_4_s4.INIT=4'h8;
  LUT4 ff_wait_count_9_s6 (
    .F(ff_wait_count_6_9),
    .I0(ff_wait_count_9_11),
    .I1(ff_wait_count_9_12),
    .I2(ff_wait_count_9_13),
    .I3(ff_vdp_reg_4_10) 
);
defparam ff_wait_count_9_s6.INIT=16'hFE00;
  LUT3 n1145_s9 (
    .F(n1145_13),
    .I0(n1145_17),
    .I1(ff_vdp_data[7]),
    .I2(n1145_15) 
);
defparam n1145_s9.INIT=8'h8F;
  LUT3 n1149_s9 (
    .F(n1149_13),
    .I0(n1145_17),
    .I1(ff_vdp_data[6]),
    .I2(n1149_14) 
);
defparam n1149_s9.INIT=8'h8F;
  LUT3 n1157_s9 (
    .F(n1157_13),
    .I0(n1145_17),
    .I1(ff_vdp_data[4]),
    .I2(n1157_14) 
);
defparam n1157_s9.INIT=8'h8F;
  LUT3 n1161_s9 (
    .F(n1161_13),
    .I0(n1145_17),
    .I1(ff_vdp_data[3]),
    .I2(n1161_14) 
);
defparam n1161_s9.INIT=8'h8F;
  LUT3 n1165_s9 (
    .F(n1165_13),
    .I0(n1145_17),
    .I1(ff_vdp_data[2]),
    .I2(n1165_14) 
);
defparam n1165_s9.INIT=8'h8F;
  LUT3 n1169_s9 (
    .F(n1169_13),
    .I0(n1145_17),
    .I1(ff_vdp_data[1]),
    .I2(n1169_14) 
);
defparam n1169_s9.INIT=8'h8F;
  LUT3 n1173_s9 (
    .F(n1173_13),
    .I0(n1145_17),
    .I1(ff_vdp_data[0]),
    .I2(n1173_14) 
);
defparam n1173_s9.INIT=8'h8F;
  LUT4 n1016_s43 (
    .F(n1016_47),
    .I0(n1016_48),
    .I1(n1016_54),
    .I2(n1016_56),
    .I3(n1016_51) 
);
defparam n1016_s43.INIT=16'hEFFF;
  LUT4 n1019_s43 (
    .F(n1019_47),
    .I0(n1019_48),
    .I1(ff_state_5_10),
    .I2(n1019_49),
    .I3(n1019_50) 
);
defparam n1019_s43.INIT=16'hF2FF;
  LUT4 n1022_s43 (
    .F(n1022_47),
    .I0(n1022_48),
    .I1(n1022_53),
    .I2(n1022_50),
    .I3(ff_vdp_data_7_9) 
);
defparam n1022_s43.INIT=16'hFEFF;
  LUT3 n1026_s45 (
    .F(n1026_49),
    .I0(n1026_50),
    .I1(n1135_5),
    .I2(n1026_51) 
);
defparam n1026_s45.INIT=8'hBF;
  LUT4 n1030_s45 (
    .F(n1030_49),
    .I0(n1042_4),
    .I1(n1604_5),
    .I2(n1030_50),
    .I3(n1030_51) 
);
defparam n1030_s45.INIT=16'h2FFF;
  LUT4 n1034_s46 (
    .F(n1034_50),
    .I0(n1034_51),
    .I1(n1034_60),
    .I2(n1034_62),
    .I3(n1034_54) 
);
defparam n1034_s46.INIT=16'h4FFF;
  LUT4 n1090_s88 (
    .F(n1090_92),
    .I0(ff_state[4]),
    .I1(n1090_97),
    .I2(ff_vdp_data_7_9),
    .I3(ff_state[5]) 
);
defparam n1090_s88.INIT=16'h0708;
  LUT3 n1092_s88 (
    .F(n1092_92),
    .I0(ff_vdp_data_7_9),
    .I1(ff_state[4]),
    .I2(n1090_97) 
);
defparam n1092_s88.INIT=8'h14;
  LUT4 n1094_s88 (
    .F(n1094_92),
    .I0(ff_state[2]),
    .I1(n800_9),
    .I2(ff_vdp_data_7_9),
    .I3(ff_state[3]) 
);
defparam n1094_s88.INIT=16'h0708;
  LUT4 n1176_s17 (
    .F(n1176_21),
    .I0(n1176_22),
    .I1(n1176_23),
    .I2(n1176_24),
    .I3(ff_wait_count[9]) 
);
defparam n1176_s17.INIT=16'h0700;
  LUT4 n1179_s15 (
    .F(n1179_19),
    .I0(ff_wait_count[7]),
    .I1(n1176_23),
    .I2(ff_wait_count[8]),
    .I3(ff_wait_count_9_12) 
);
defparam n1179_s15.INIT=16'hB400;
  LUT4 n1188_s15 (
    .F(n1188_19),
    .I0(ff_wait_count[4]),
    .I1(n1188_20),
    .I2(ff_wait_count[5]),
    .I3(ff_wait_count_9_12) 
);
defparam n1188_s15.INIT=16'hB400;
  LUT4 n1197_s15 (
    .F(n1197_19),
    .I0(ff_wait_count[0]),
    .I1(ff_wait_count[1]),
    .I2(ff_wait_count[2]),
    .I3(ff_wait_count_9_12) 
);
defparam n1197_s15.INIT=16'hE100;
  LUT3 n1013_s43 (
    .F(n1013_47),
    .I0(ff_vdp_data_7_9),
    .I1(n1013_48),
    .I2(n1013_51) 
);
defparam n1013_s43.INIT=8'h7F;
  LUT4 n1153_s10 (
    .F(n1153_15),
    .I0(n1153_18),
    .I1(w_rom_data[5]),
    .I2(ff_vdp_data[5]),
    .I3(n1145_17) 
);
defparam n1153_s10.INIT=16'hF888;
  LUT4 n1191_s20 (
    .F(n1191_25),
    .I0(ff_wait_count_9_13),
    .I1(ff_wait_count[4]),
    .I2(n1188_20),
    .I3(ff_wait_count_9_12) 
);
defparam n1191_s20.INIT=16'h3CAA;
  LUT4 n1194_s20 (
    .F(n1194_25),
    .I0(ff_wait_count_9_13),
    .I1(ff_wait_count[3]),
    .I2(n1194_26),
    .I3(ff_wait_count_9_12) 
);
defparam n1194_s20.INIT=16'hBEAA;
  LUT2 n395_s2 (
    .F(n395_6),
    .I0(w_ack),
    .I1(w_req) 
);
defparam n395_s2.INIT=4'h4;
  LUT2 n491_s1 (
    .F(n491_5),
    .I0(ff_rom_address[0]),
    .I1(n491_8) 
);
defparam n491_s1.INIT=4'h4;
  LUT3 n490_s1 (
    .F(n490_5),
    .I0(ff_rom_address[0]),
    .I1(ff_rom_address[1]),
    .I2(n491_8) 
);
defparam n490_s1.INIT=8'h60;
  LUT4 n488_s1 (
    .F(n488_5),
    .I0(ff_rom_address[2]),
    .I1(n489_6),
    .I2(ff_rom_address[3]),
    .I3(n491_8) 
);
defparam n488_s1.INIT=16'h7800;
  LUT3 n487_s1 (
    .F(n487_5),
    .I0(ff_rom_address[4]),
    .I1(n487_8),
    .I2(n491_8) 
);
defparam n487_s1.INIT=8'h60;
  LUT4 n486_s1 (
    .F(n486_5),
    .I0(ff_rom_address[4]),
    .I1(n487_8),
    .I2(ff_rom_address[5]),
    .I3(n491_8) 
);
defparam n486_s1.INIT=16'h7800;
  LUT4 n485_s1 (
    .F(n485_5),
    .I0(n487_8),
    .I1(n485_6),
    .I2(ff_rom_address[6]),
    .I3(n491_8) 
);
defparam n485_s1.INIT=16'h7800;
  LUT3 n484_s1 (
    .F(n484_5),
    .I0(ff_rom_address[7]),
    .I1(n484_8),
    .I2(n491_8) 
);
defparam n484_s1.INIT=8'h60;
  LUT4 n483_s1 (
    .F(n483_5),
    .I0(ff_rom_address[7]),
    .I1(n484_8),
    .I2(ff_rom_address[8]),
    .I3(n491_8) 
);
defparam n483_s1.INIT=16'h7800;
  LUT4 n482_s1 (
    .F(n482_5),
    .I0(n484_8),
    .I1(n482_6),
    .I2(ff_rom_address[9]),
    .I3(n491_8) 
);
defparam n482_s1.INIT=16'h7800;
  LUT3 n481_s1 (
    .F(n481_5),
    .I0(ff_rom_address[10]),
    .I1(n481_8),
    .I2(n491_8) 
);
defparam n481_s1.INIT=8'h60;
  LUT4 n480_s1 (
    .F(n480_5),
    .I0(ff_rom_address[10]),
    .I1(n481_8),
    .I2(ff_rom_address[11]),
    .I3(n491_8) 
);
defparam n480_s1.INIT=16'h7800;
  LUT4 n479_s1 (
    .F(n479_5),
    .I0(n481_8),
    .I1(n479_6),
    .I2(ff_rom_address[12]),
    .I3(n491_8) 
);
defparam n479_s1.INIT=16'h7800;
  LUT4 n478_s1 (
    .F(n478_5),
    .I0(n481_8),
    .I1(n478_8),
    .I2(ff_rom_address[13]),
    .I3(n491_8) 
);
defparam n478_s1.INIT=16'h7800;
  LUT3 n1604_s2 (
    .F(n1604_5),
    .I0(n1022_48),
    .I1(n1153_18),
    .I2(n1135_10) 
);
defparam n1604_s2.INIT=8'h01;
  LUT3 n1604_s3 (
    .F(n1604_6),
    .I0(ff_sdram_busy),
    .I1(w_vdp_enable_state[1]),
    .I2(w_vdp_enable_state[0]) 
);
defparam n1604_s3.INIT=8'h10;
  LUT2 n793_s3 (
    .F(n793_6),
    .I0(ff_state[6]),
    .I1(ff_state[5]) 
);
defparam n793_s3.INIT=4'h1;
  LUT4 n793_s4 (
    .F(n793_7),
    .I0(ff_state[4]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n800_7) 
);
defparam n793_s4.INIT=16'h1000;
  LUT2 n800_s4 (
    .F(n800_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n800_s4.INIT=4'h4;
  LUT2 n800_s6 (
    .F(n800_9),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n800_s6.INIT=4'h8;
  LUT2 n965_s5 (
    .F(n965_8),
    .I0(ff_state[6]),
    .I1(ff_state[5]) 
);
defparam n965_s5.INIT=4'h8;
  LUT2 n1042_s1 (
    .F(n1042_4),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n1042_s1.INIT=4'h6;
  LUT2 n1046_s1 (
    .F(n1046_4),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n1046_s1.INIT=4'h1;
  LUT4 n1050_s1 (
    .F(n1050_4),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam n1050_s1.INIT=16'hFE3D;
  LUT2 n1054_s1 (
    .F(n1054_4),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam n1054_s1.INIT=4'h8;
  LUT2 n1054_s2 (
    .F(n1054_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n1054_s2.INIT=4'h4;
  LUT4 n1062_s2 (
    .F(n1062_5),
    .I0(n1062_8),
    .I1(n793_6),
    .I2(n1046_4),
    .I3(n800_7) 
);
defparam n1062_s2.INIT=16'hE000;
  LUT4 n1062_s3 (
    .F(n1062_6),
    .I0(n1062_13),
    .I1(n1062_8),
    .I2(n1054_4),
    .I3(n1081_6) 
);
defparam n1062_s3.INIT=16'h0BBB;
  LUT4 n1066_s1 (
    .F(n1066_4),
    .I0(n1062_11),
    .I1(n1066_5),
    .I2(n1085_14),
    .I3(n1066_6) 
);
defparam n1066_s1.INIT=16'h0001;
  LUT3 n1070_s1 (
    .F(n1070_4),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1070_s1.INIT=8'h60;
  LUT4 n1070_s3 (
    .F(n1070_6),
    .I0(ff_state[3]),
    .I1(n1070_7),
    .I2(ff_state[2]),
    .I3(n800_10) 
);
defparam n1070_s3.INIT=16'h1800;
  LUT4 n1077_s1 (
    .F(n1077_4),
    .I0(ff_state[3]),
    .I1(n1077_8),
    .I2(ff_state[1]),
    .I3(n800_12) 
);
defparam n1077_s1.INIT=16'h1800;
  LUT4 n1077_s2 (
    .F(n1077_5),
    .I0(n1054_5),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n1062_8) 
);
defparam n1077_s2.INIT=16'h2C00;
  LUT4 n1077_s3 (
    .F(n1077_6),
    .I0(n1042_4),
    .I1(n1062_8),
    .I2(n1077_9),
    .I3(ff_state[3]) 
);
defparam n1077_s3.INIT=16'h00F8;
  LUT4 n1077_s4 (
    .F(n1077_7),
    .I0(n1077_15),
    .I1(n1070_9),
    .I2(n1077_13),
    .I3(n1085_12) 
);
defparam n1077_s4.INIT=16'hE0EE;
  LUT4 n1085_s3 (
    .F(n1085_6),
    .I0(n1077_15),
    .I1(n1046_4),
    .I2(n1077_5),
    .I3(n1085_9) 
);
defparam n1085_s3.INIT=16'h0007;
  LUT3 n1135_s2 (
    .F(n1135_5),
    .I0(n1135_12),
    .I1(ff_state[5]),
    .I2(ff_rom_address_13_14) 
);
defparam n1135_s2.INIT=8'h07;
  LUT4 ff_state_5_s6 (
    .F(ff_state_5_10),
    .I0(n1062_8),
    .I1(n1054_4),
    .I2(ff_state_5_19),
    .I3(n491_8) 
);
defparam ff_state_5_s6.INIT=16'h0007;
  LUT4 ff_state_5_s7 (
    .F(ff_state_5_11),
    .I0(n1022_48),
    .I1(ff_state_5_17),
    .I2(n1019_50),
    .I3(ff_state_5_21) 
);
defparam ff_state_5_s7.INIT=16'h1000;
  LUT4 ff_vdp_reg_4_s6 (
    .F(ff_vdp_reg_4_10),
    .I0(ff_sdram_busy),
    .I1(w_vdp_enable_state[1]),
    .I2(w_vdp_enable_state[0]),
    .I3(ff_reset[6]) 
);
defparam ff_vdp_reg_4_s6.INIT=16'h1000;
  LUT4 ff_vdp_data_7_s5 (
    .F(ff_vdp_data_7_9),
    .I0(n800_12),
    .I1(ff_vdp_reg_4_15),
    .I2(ff_state_5_21),
    .I3(n1085_6) 
);
defparam ff_vdp_data_7_s5.INIT=16'hF800;
  LUT2 ff_wait_count_9_s7 (
    .F(ff_wait_count_9_11),
    .I0(w_ack),
    .I1(n491_8) 
);
defparam ff_wait_count_9_s7.INIT=4'h8;
  LUT2 ff_wait_count_9_s8 (
    .F(ff_wait_count_9_12),
    .I0(n1176_24),
    .I1(n1034_60) 
);
defparam ff_wait_count_9_s8.INIT=4'h1;
  LUT2 ff_wait_count_9_s9 (
    .F(ff_wait_count_9_13),
    .I0(w_ack),
    .I1(ff_state_5_19) 
);
defparam ff_wait_count_9_s9.INIT=4'h8;
  LUT3 n1145_s11 (
    .F(n1145_15),
    .I0(n1153_18),
    .I1(w_rom_data[7]),
    .I2(n1135_10) 
);
defparam n1145_s11.INIT=8'h07;
  LUT3 n1149_s10 (
    .F(n1149_14),
    .I0(n1153_18),
    .I1(w_rom_data[6]),
    .I2(n1149_17) 
);
defparam n1149_s10.INIT=8'h07;
  LUT4 n1157_s10 (
    .F(n1157_14),
    .I0(n1153_18),
    .I1(w_rom_data[4]),
    .I2(ff_vdp_reg[4]),
    .I3(n1135_10) 
);
defparam n1157_s10.INIT=16'h0777;
  LUT4 n1161_s10 (
    .F(n1161_14),
    .I0(n1153_18),
    .I1(w_rom_data[3]),
    .I2(ff_vdp_reg[3]),
    .I3(n1135_10) 
);
defparam n1161_s10.INIT=16'h0777;
  LUT4 n1165_s10 (
    .F(n1165_14),
    .I0(n1153_18),
    .I1(w_rom_data[2]),
    .I2(ff_vdp_reg[2]),
    .I3(n1135_10) 
);
defparam n1165_s10.INIT=16'h0777;
  LUT4 n1169_s10 (
    .F(n1169_14),
    .I0(n1153_18),
    .I1(w_rom_data[1]),
    .I2(ff_vdp_reg[1]),
    .I3(n1135_10) 
);
defparam n1169_s10.INIT=16'h0777;
  LUT4 n1173_s10 (
    .F(n1173_14),
    .I0(n1153_18),
    .I1(w_rom_data[0]),
    .I2(ff_vdp_reg[0]),
    .I3(n1135_10) 
);
defparam n1173_s10.INIT=16'h0777;
  LUT3 n1016_s44 (
    .F(n1016_48),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_vdp_reg_4_15) 
);
defparam n1016_s44.INIT=8'h80;
  LUT4 n1016_s47 (
    .F(n1016_51),
    .I0(ff_next_state[5]),
    .I1(w_ack),
    .I2(ff_state_5_17),
    .I3(ff_vdp_data_7_9) 
);
defparam n1016_s47.INIT=16'h1F00;
  LUT3 n1019_s44 (
    .F(n1019_48),
    .I0(w_ack),
    .I1(n1090_97),
    .I2(ff_state[4]) 
);
defparam n1019_s44.INIT=8'h78;
  LUT4 n1019_s45 (
    .F(n1019_49),
    .I0(ff_next_state[4]),
    .I1(ff_state[4]),
    .I2(w_ack),
    .I3(ff_state_5_17) 
);
defparam n1019_s45.INIT=16'hCA00;
  LUT3 n1019_s46 (
    .F(n1019_50),
    .I0(n1016_48),
    .I1(n1135_10),
    .I2(n1016_54) 
);
defparam n1019_s46.INIT=8'h01;
  LUT4 n1022_s44 (
    .F(n1022_48),
    .I0(ff_state[4]),
    .I1(n1022_51),
    .I2(ff_state[3]),
    .I3(ff_state[5]) 
);
defparam n1022_s44.INIT=16'h1000;
  LUT4 n1022_s46 (
    .F(n1022_50),
    .I0(ff_next_state[3]),
    .I1(ff_state[3]),
    .I2(w_ack),
    .I3(ff_state_5_17) 
);
defparam n1022_s46.INIT=16'hCA00;
  LUT4 n1026_s46 (
    .F(n1026_50),
    .I0(w_ack),
    .I1(n800_9),
    .I2(ff_state_5_10),
    .I3(ff_state[2]) 
);
defparam n1026_s46.INIT=16'h0708;
  LUT4 n1026_s47 (
    .F(n1026_51),
    .I0(w_ack),
    .I1(ff_state_5_17),
    .I2(ff_next_state[2]),
    .I3(ff_vdp_reg_4_17) 
);
defparam n1026_s47.INIT=16'h00BF;
  LUT4 n1030_s46 (
    .F(n1030_50),
    .I0(ff_next_state[1]),
    .I1(w_ack),
    .I2(ff_state_5_17),
    .I3(ff_vdp_reg_4_17) 
);
defparam n1030_s46.INIT=16'h001F;
  LUT4 n1030_s47 (
    .F(n1030_51),
    .I0(n1030_52),
    .I1(n1034_60),
    .I2(n1016_54),
    .I3(n1030_53) 
);
defparam n1030_s47.INIT=16'h004F;
  LUT4 n1034_s47 (
    .F(n1034_51),
    .I0(n1016_54),
    .I1(n1030_52),
    .I2(w_ack),
    .I3(n1016_48) 
);
defparam n1034_s47.INIT=16'h7077;
  LUT4 n1034_s50 (
    .F(n1034_54),
    .I0(n1034_57),
    .I1(ff_state_5_10),
    .I2(n1153_18),
    .I3(n1135_5) 
);
defparam n1034_s50.INIT=16'h0D00;
  LUT2 n1176_s18 (
    .F(n1176_22),
    .I0(ff_wait_count[7]),
    .I1(ff_wait_count[8]) 
);
defparam n1176_s18.INIT=4'h1;
  LUT4 n1176_s19 (
    .F(n1176_23),
    .I0(ff_wait_count[4]),
    .I1(ff_wait_count[5]),
    .I2(ff_wait_count[6]),
    .I3(n1188_20) 
);
defparam n1176_s19.INIT=16'h0100;
  LUT4 n1176_s20 (
    .F(n1176_24),
    .I0(n1016_48),
    .I1(ff_state[6]),
    .I2(n1016_54),
    .I3(ff_state_5_17) 
);
defparam n1176_s20.INIT=16'h0007;
  LUT4 n1188_s16 (
    .F(n1188_20),
    .I0(ff_wait_count[0]),
    .I1(ff_wait_count[1]),
    .I2(ff_wait_count[2]),
    .I3(ff_wait_count[3]) 
);
defparam n1188_s16.INIT=16'h0001;
  LUT4 n1013_s44 (
    .F(n1013_48),
    .I0(n1016_48),
    .I1(ff_state[6]),
    .I2(n1135_10),
    .I3(ff_state_5_19) 
);
defparam n1013_s44.INIT=16'h0007;
  LUT4 n1185_s23 (
    .F(n1185_28),
    .I0(ff_wait_count[4]),
    .I1(ff_wait_count[5]),
    .I2(n1188_20),
    .I3(ff_wait_count[6]) 
);
defparam n1185_s23.INIT=16'hEF10;
  LUT3 n1194_s21 (
    .F(n1194_26),
    .I0(ff_wait_count[0]),
    .I1(ff_wait_count[1]),
    .I2(ff_wait_count[2]) 
);
defparam n1194_s21.INIT=8'h01;
  LUT2 n489_s2 (
    .F(n489_6),
    .I0(ff_rom_address[0]),
    .I1(ff_rom_address[1]) 
);
defparam n489_s2.INIT=4'h8;
  LUT2 n485_s2 (
    .F(n485_6),
    .I0(ff_rom_address[4]),
    .I1(ff_rom_address[5]) 
);
defparam n485_s2.INIT=4'h8;
  LUT2 n482_s2 (
    .F(n482_6),
    .I0(ff_rom_address[7]),
    .I1(ff_rom_address[8]) 
);
defparam n482_s2.INIT=4'h8;
  LUT2 n479_s2 (
    .F(n479_6),
    .I0(ff_rom_address[10]),
    .I1(ff_rom_address[11]) 
);
defparam n479_s2.INIT=4'h8;
  LUT2 n800_s7 (
    .F(n800_10),
    .I0(ff_state[6]),
    .I1(ff_state[4]) 
);
defparam n800_s7.INIT=4'h1;
  LUT3 n1062_s5 (
    .F(n1062_8),
    .I0(ff_state[6]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n1062_s5.INIT=8'h10;
  LUT4 n1066_s2 (
    .F(n1066_5),
    .I0(ff_state[6]),
    .I1(ff_state[3]),
    .I2(n1066_7),
    .I3(ff_state[1]) 
);
defparam n1066_s2.INIT=16'h0100;
  LUT4 n1066_s3 (
    .F(n1066_6),
    .I0(n1085_12),
    .I1(n1062_8),
    .I2(n1070_9),
    .I3(ff_state[1]) 
);
defparam n1066_s3.INIT=16'hF454;
  LUT3 n1070_s4 (
    .F(n1070_7),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state[5]) 
);
defparam n1070_s4.INIT=8'hE3;
  LUT2 n1077_s5 (
    .F(n1077_8),
    .I0(ff_state[2]),
    .I1(ff_state[0]) 
);
defparam n1077_s5.INIT=4'h1;
  LUT3 n1077_s6 (
    .F(n1077_9),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(n1070_9) 
);
defparam n1077_s6.INIT=8'h60;
  LUT4 n1085_s4 (
    .F(n1085_7),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1085_s4.INIT=16'h0100;
  LUT4 n1085_s5 (
    .F(n1085_8),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1085_s5.INIT=16'hBFFD;
  LUT4 n1085_s6 (
    .F(n1085_9),
    .I0(ff_state[2]),
    .I1(n793_6),
    .I2(n1054_5),
    .I3(n1085_10) 
);
defparam n1085_s6.INIT=16'h0040;
  LUT3 n1016_s48 (
    .F(n1016_52),
    .I0(ff_state[6]),
    .I1(ff_state[5]),
    .I2(ff_state[4]) 
);
defparam n1016_s48.INIT=8'h40;
  LUT4 n1022_s47 (
    .F(n1022_51),
    .I0(ff_state[1]),
    .I1(ff_state[6]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1022_s47.INIT=16'hFB4F;
  LUT4 n1030_s48 (
    .F(n1030_52),
    .I0(n1030_54),
    .I1(n1030_55),
    .I2(n1030_56),
    .I3(n1030_57) 
);
defparam n1030_s48.INIT=16'h8000;
  LUT4 n1030_s49 (
    .F(n1030_53),
    .I0(ff_state[0]),
    .I1(w_ack),
    .I2(ff_state_5_10),
    .I3(ff_state[1]) 
);
defparam n1030_s49.INIT=16'h0708;
  LUT4 n1034_s52 (
    .F(n1034_56),
    .I0(ff_next_state[0]),
    .I1(w_ack),
    .I2(ff_state_5_17),
    .I3(n1034_64) 
);
defparam n1034_s52.INIT=16'h1F00;
  LUT2 n1034_s53 (
    .F(n1034_57),
    .I0(ff_state[0]),
    .I1(w_ack) 
);
defparam n1034_s53.INIT=4'h6;
  LUT4 n1066_s4 (
    .F(n1066_7),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam n1066_s4.INIT=16'h9EEF;
  LUT2 n1085_s7 (
    .F(n1085_10),
    .I0(ff_state[4]),
    .I1(ff_state[3]) 
);
defparam n1085_s7.INIT=4'h6;
  LUT4 ff_state_5_s11 (
    .F(ff_state_5_15),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam ff_state_5_s11.INIT=16'hBEFD;
  LUT4 n1030_s50 (
    .F(n1030_54),
    .I0(ff_rom_address[10]),
    .I1(ff_rom_address[11]),
    .I2(ff_rom_address[12]),
    .I3(ff_rom_address[13]) 
);
defparam n1030_s50.INIT=16'h0001;
  LUT3 n1030_s51 (
    .F(n1030_55),
    .I0(ff_rom_address[6]),
    .I1(ff_rom_address[7]),
    .I2(ff_rom_address[8]) 
);
defparam n1030_s51.INIT=8'h01;
  LUT4 n1030_s52 (
    .F(n1030_56),
    .I0(ff_rom_address[3]),
    .I1(ff_rom_address[4]),
    .I2(ff_rom_address[5]),
    .I3(ff_rom_address[9]) 
);
defparam n1030_s52.INIT=16'h0001;
  LUT3 n1030_s53 (
    .F(n1030_57),
    .I0(ff_rom_address[0]),
    .I1(ff_rom_address[1]),
    .I2(ff_rom_address[2]) 
);
defparam n1030_s53.INIT=8'h01;
  LUT4 ff_state_5_s12 (
    .F(ff_state_5_17),
    .I0(ff_state[4]),
    .I1(ff_state[3]),
    .I2(n1077_13),
    .I3(n965_8) 
);
defparam ff_state_5_s12.INIT=16'h6000;
  LUT4 n1034_s55 (
    .F(n1034_60),
    .I0(ff_wait_count[9]),
    .I1(n1176_23),
    .I2(ff_wait_count[7]),
    .I3(ff_wait_count[8]) 
);
defparam n1034_s55.INIT=16'h0004;
  LUT4 n1141_s7 (
    .F(n1141_13),
    .I0(ff_state_5_10),
    .I1(w_ack),
    .I2(w_req),
    .I3(n1604_5) 
);
defparam n1141_s7.INIT=16'h10FF;
  LUT3 n478_s3 (
    .F(n478_8),
    .I0(ff_rom_address[12]),
    .I1(ff_rom_address[10]),
    .I2(ff_rom_address[11]) 
);
defparam n478_s3.INIT=8'h80;
  LUT4 n481_s3 (
    .F(n481_8),
    .I0(ff_rom_address[9]),
    .I1(n484_8),
    .I2(ff_rom_address[7]),
    .I3(ff_rom_address[8]) 
);
defparam n481_s3.INIT=16'h8000;
  LUT4 n484_s3 (
    .F(n484_8),
    .I0(ff_rom_address[6]),
    .I1(n487_8),
    .I2(ff_rom_address[4]),
    .I3(ff_rom_address[5]) 
);
defparam n484_s3.INIT=16'h8000;
  LUT3 n800_s8 (
    .F(n800_12),
    .I0(ff_state[5]),
    .I1(ff_state[6]),
    .I2(ff_state[4]) 
);
defparam n800_s8.INIT=8'h01;
  LUT4 n491_s3 (
    .F(n491_8),
    .I0(ff_state[6]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n1085_7) 
);
defparam n491_s3.INIT=16'h4000;
  LUT4 n1153_s12 (
    .F(n1153_18),
    .I0(ff_vdp_reg_4_15),
    .I1(ff_state[6]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1153_s12.INIT=16'h2000;
  LUT4 n1016_s49 (
    .F(n1016_54),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n1016_52),
    .I3(n1054_5) 
);
defparam n1016_s49.INIT=16'h1000;
  LUT4 n1062_s7 (
    .F(n1062_11),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(n800_12),
    .I3(n1054_5) 
);
defparam n1062_s7.INIT=16'h1000;
  LUT4 n1135_s4 (
    .F(n1135_8),
    .I0(n1135_10),
    .I1(n1135_12),
    .I2(ff_state[5]),
    .I3(ff_rom_address_13_14) 
);
defparam n1135_s4.INIT=16'hFFEA;
  LUT4 n1604_s4 (
    .F(n1604_8),
    .I0(n1604_5),
    .I1(ff_sdram_busy),
    .I2(w_vdp_enable_state[1]),
    .I3(w_vdp_enable_state[0]) 
);
defparam n1604_s4.INIT=16'h0100;
  LUT4 n487_s3 (
    .F(n487_8),
    .I0(ff_rom_address[2]),
    .I1(ff_rom_address[3]),
    .I2(ff_rom_address[0]),
    .I3(ff_rom_address[1]) 
);
defparam n487_s3.INIT=16'h8000;
  LUT4 n489_s3 (
    .F(n489_8),
    .I0(ff_rom_address[2]),
    .I1(ff_rom_address[0]),
    .I2(ff_rom_address[1]),
    .I3(n491_8) 
);
defparam n489_s3.INIT=16'h6A00;
  LUT3 n1098_s89 (
    .F(n1098_94),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_vdp_data_7_9) 
);
defparam n1098_s89.INIT=8'h06;
  LUT4 n1042_s2 (
    .F(n1042_6),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n800_12),
    .I3(n800_7) 
);
defparam n1042_s2.INIT=16'h6000;
  LUT4 n1085_s8 (
    .F(n1085_12),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n1085_7) 
);
defparam n1085_s8.INIT=16'h00BF;
  LUT4 n800_s9 (
    .F(n800_14),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n800_12),
    .I3(n800_9) 
);
defparam n800_s9.INIT=16'h4000;
  LUT4 ff_state_5_s13 (
    .F(ff_state_5_19),
    .I0(ff_state_5_15),
    .I1(ff_state[6]),
    .I2(ff_state[5]),
    .I3(ff_state[1]) 
);
defparam ff_state_5_s13.INIT=16'h4000;
  LUT4 n1145_s12 (
    .F(n1145_17),
    .I0(n1135_12),
    .I1(n793_7),
    .I2(ff_state[6]),
    .I3(ff_state[5]) 
);
defparam n1145_s12.INIT=16'hE000;
  LUT4 n1135_s5 (
    .F(n1135_10),
    .I0(ff_state[4]),
    .I1(n1085_7),
    .I2(ff_state[6]),
    .I3(ff_state[5]) 
);
defparam n1135_s5.INIT=16'h8000;
  LUT3 n965_s6 (
    .F(n965_10),
    .I0(ff_state[6]),
    .I1(ff_state[5]),
    .I2(n793_7) 
);
defparam n965_s6.INIT=8'h80;
  LUT4 ff_vdp_reg_4_s9 (
    .F(ff_vdp_reg_4_15),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_vdp_reg_4_s9.INIT=16'h0001;
  LUT4 ff_rom_address_13_s9 (
    .F(ff_rom_address_13_14),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n1054_4),
    .I3(n1062_8) 
);
defparam ff_rom_address_13_s9.INIT=16'h1000;
  LUT4 n1016_s50 (
    .F(n1016_56),
    .I0(n1022_48),
    .I1(n1153_18),
    .I2(n1135_10),
    .I3(ff_state_5_10) 
);
defparam n1016_s50.INIT=16'h0100;
  LUT4 ff_wdata_6_s4 (
    .F(ff_wdata_6_8),
    .I0(n1022_48),
    .I1(n1153_18),
    .I2(n1135_10),
    .I3(ff_vdp_reg_4_10) 
);
defparam ff_wdata_6_s4.INIT=16'hFE00;
  LUT3 ff_state_5_s14 (
    .F(ff_state_5_21),
    .I0(ff_state[6]),
    .I1(ff_state[5]),
    .I2(n1077_15) 
);
defparam ff_state_5_s14.INIT=8'h0E;
  LUT4 n1034_s56 (
    .F(n1034_62),
    .I0(n1034_66),
    .I1(ff_state[6]),
    .I2(ff_state[5]),
    .I3(n1034_56) 
);
defparam n1034_s56.INIT=16'hFD00;
  LUT3 n1070_s5 (
    .F(n1070_9),
    .I0(ff_state[4]),
    .I1(ff_state[6]),
    .I2(ff_state[5]) 
);
defparam n1070_s5.INIT=8'h02;
  LUT3 n793_s5 (
    .F(n793_9),
    .I0(ff_state[6]),
    .I1(ff_state[5]),
    .I2(n793_7) 
);
defparam n793_s5.INIT=8'h10;
  LUT3 n1077_s9 (
    .F(n1077_13),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1077_s9.INIT=8'h40;
  LUT4 n1096_s89 (
    .F(n1096_94),
    .I0(ff_vdp_data_7_9),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1096_s89.INIT=16'h1444;
  LUT4 n1149_s12 (
    .F(n1149_17),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1054_4),
    .I3(n1062_8) 
);
defparam n1149_s12.INIT=16'h4000;
  LUT4 n1135_s6 (
    .F(n1135_12),
    .I0(ff_state[4]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1054_4) 
);
defparam n1135_s6.INIT=16'h1000;
  LUT4 n1062_s8 (
    .F(n1062_13),
    .I0(n1054_4),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_vdp_reg_4_15) 
);
defparam n1062_s8.INIT=16'h00EF;
  LUT4 n1185_s24 (
    .F(n1185_30),
    .I0(n1185_28),
    .I1(n1176_24),
    .I2(n1034_60),
    .I3(ff_wait_count_9_11) 
);
defparam n1185_s24.INIT=16'hFF02;
  LUT3 n1203_s16 (
    .F(n1203_21),
    .I0(ff_wait_count[0]),
    .I1(n1176_24),
    .I2(n1034_60) 
);
defparam n1203_s16.INIT=8'h01;
  LUT4 n1200_s16 (
    .F(n1200_21),
    .I0(ff_wait_count[0]),
    .I1(ff_wait_count[1]),
    .I2(n1176_24),
    .I3(n1034_60) 
);
defparam n1200_s16.INIT=16'h0009;
  LUT4 n1182_s16 (
    .F(n1182_21),
    .I0(ff_wait_count[7]),
    .I1(n1176_23),
    .I2(n1176_24),
    .I3(n1034_60) 
);
defparam n1182_s16.INIT=16'h0006;
  LUT4 n1077_s10 (
    .F(n1077_15),
    .I0(ff_state[3]),
    .I1(ff_state[6]),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n1077_s10.INIT=16'h0100;
  LUT4 n1090_s91 (
    .F(n1090_97),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1090_s91.INIT=16'h8000;
  LUT4 n1034_s57 (
    .F(n1034_64),
    .I0(n1062_8),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n1070_9) 
);
defparam n1034_s57.INIT=16'h00D5;
  LUT4 n1034_s58 (
    .F(n1034_66),
    .I0(ff_vdp_reg_4_15),
    .I1(keys_d[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1034_s58.INIT=16'hD888;
  LUT4 ff_vdp_reg_4_s10 (
    .F(ff_vdp_reg_4_17),
    .I0(ff_vdp_reg_4_15),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n800_12) 
);
defparam ff_vdp_reg_4_s10.INIT=16'h1500;
  LUT2 ff_next_state_6_s4 (
    .F(ff_next_state_6_9),
    .I0(ff_vdp_data_7_9),
    .I1(ff_vdp_reg_4_10) 
);
defparam ff_next_state_6_s4.INIT=4'h4;
  LUT3 n1013_s46 (
    .F(n1013_51),
    .I0(w_ack),
    .I1(ff_state_5_17),
    .I2(n1145_17) 
);
defparam n1013_s46.INIT=8'h07;
  LUT4 n1022_s48 (
    .F(n1022_53),
    .I0(ff_state_5_10),
    .I1(w_ack),
    .I2(n1090_97),
    .I3(ff_state[4]) 
);
defparam n1022_s48.INIT=16'h4015;
  LUT4 ff_rom_address_13_s10 (
    .F(ff_rom_address_13_16),
    .I0(w_ack),
    .I1(n491_8),
    .I2(ff_rom_address_13_14),
    .I3(ff_vdp_reg_4_10) 
);
defparam ff_rom_address_13_s10.INIT=16'hF800;
  LUT4 n1081_s2 (
    .F(n1081_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[6]),
    .I3(ff_state[5]) 
);
defparam n1081_s2.INIT=16'h0004;
  LUT4 n1050_s2 (
    .F(n1050_6),
    .I0(n1050_4),
    .I1(ff_state[5]),
    .I2(ff_state[6]),
    .I3(ff_state[4]) 
);
defparam n1050_s2.INIT=16'h0001;
  LUT4 n1085_s9 (
    .F(n1085_14),
    .I0(n1085_8),
    .I1(ff_state[5]),
    .I2(ff_state[6]),
    .I3(ff_state[4]) 
);
defparam n1085_s9.INIT=16'h0001;
  LUT4 n1100_s93 (
    .F(n1100_100),
    .I0(ff_vdp_data_7_9),
    .I1(ff_vdp_reg_4_10),
    .I2(ff_next_state[0]),
    .I3(ff_state[0]) 
);
defparam n1100_s93.INIT=16'hB0F4;
  DFFRE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n1016_47),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n204_5) 
);
  DFFRE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n1019_47),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n204_5) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1022_47),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n204_5) 
);
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1026_49),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n204_5) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1030_49),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n204_5) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1034_50),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n204_5) 
);
  DFFRE ff_req_s0 (
    .Q(w_req),
    .D(n1141_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_7),
    .RESET(n204_5) 
);
  DFFRE ff_wr_s0 (
    .Q(w_wr),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n1604_8),
    .RESET(n204_5) 
);
  DFFSE ff_sdram_busy_s0 (
    .Q(ff_sdram_busy),
    .D(GND),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdram_busy_6),
    .SET(n204_5) 
);
  DFFE ff_vdp_reg_4_s0 (
    .Q(ff_vdp_reg[4]),
    .D(n800_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdp_reg_0_7) 
);
  DFFE ff_vdp_reg_3_s0 (
    .Q(ff_vdp_reg[3]),
    .D(n1042_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdp_reg_0_7) 
);
  DFFE ff_vdp_reg_2_s0 (
    .Q(ff_vdp_reg[2]),
    .D(n1046_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdp_reg_0_7) 
);
  DFFE ff_vdp_reg_1_s0 (
    .Q(ff_vdp_reg[1]),
    .D(n1050_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdp_reg_0_7) 
);
  DFFE ff_vdp_reg_0_s0 (
    .Q(ff_vdp_reg[0]),
    .D(n1054_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdp_reg_0_7) 
);
  DFFE ff_vdp_data_7_s0 (
    .Q(ff_vdp_data[7]),
    .D(n1058_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_6_s0 (
    .Q(ff_vdp_data[6]),
    .D(n1062_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_5_s0 (
    .Q(ff_vdp_data[5]),
    .D(n1066_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_4_s0 (
    .Q(ff_vdp_data[4]),
    .D(n1070_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_3_s0 (
    .Q(ff_vdp_data[3]),
    .D(n793_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_2_s0 (
    .Q(ff_vdp_data[2]),
    .D(n1077_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_1_s0 (
    .Q(ff_vdp_data[1]),
    .D(n1081_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_0_s0 (
    .Q(ff_vdp_data[0]),
    .D(n1085_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1090_92),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1092_92),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1094_92),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1096_94),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1098_94),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_rom_address_13_s0 (
    .Q(ff_rom_address[13]),
    .D(n478_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_12_s0 (
    .Q(ff_rom_address[12]),
    .D(n479_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_11_s0 (
    .Q(ff_rom_address[11]),
    .D(n480_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_10_s0 (
    .Q(ff_rom_address[10]),
    .D(n481_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_9_s0 (
    .Q(ff_rom_address[9]),
    .D(n482_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_8_s0 (
    .Q(ff_rom_address[8]),
    .D(n483_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_7_s0 (
    .Q(ff_rom_address[7]),
    .D(n484_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_6_s0 (
    .Q(ff_rom_address[6]),
    .D(n485_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_5_s0 (
    .Q(ff_rom_address[5]),
    .D(n486_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_4_s0 (
    .Q(ff_rom_address[4]),
    .D(n487_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_3_s0 (
    .Q(ff_rom_address[3]),
    .D(n488_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_2_s0 (
    .Q(ff_rom_address[2]),
    .D(n489_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_1_s0 (
    .Q(ff_rom_address[1]),
    .D(n490_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_rom_address_0_s0 (
    .Q(ff_rom_address[0]),
    .D(n491_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_16) 
);
  DFFE ff_address_1_s0 (
    .Q(w_a[1]),
    .D(n965_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_address_0_s0 (
    .Q(w_a[0]),
    .D(n1135_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_7_s0 (
    .Q(w_wdata[7]),
    .D(n1145_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_6_s0 (
    .Q(w_wdata[6]),
    .D(n1149_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_5_s0 (
    .Q(w_wdata[5]),
    .D(n1153_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_4_s0 (
    .Q(w_wdata[4]),
    .D(n1157_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_3_s0 (
    .Q(w_wdata[3]),
    .D(n1161_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_2_s0 (
    .Q(w_wdata[2]),
    .D(n1165_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_1_s0 (
    .Q(w_wdata[1]),
    .D(n1169_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_0_s0 (
    .Q(w_wdata[0]),
    .D(n1173_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wait_count_9_s0 (
    .Q(ff_wait_count[9]),
    .D(n1176_21),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_6_9) 
);
  DFFE ff_wait_count_8_s0 (
    .Q(ff_wait_count[8]),
    .D(n1179_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_6_9) 
);
  DFFE ff_wait_count_7_s0 (
    .Q(ff_wait_count[7]),
    .D(n1182_21),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_6_9) 
);
  DFFE ff_wait_count_6_s0 (
    .Q(ff_wait_count[6]),
    .D(n1185_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_6_9) 
);
  DFFE ff_wait_count_5_s0 (
    .Q(ff_wait_count[5]),
    .D(n1188_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_6_9) 
);
  DFFE ff_wait_count_4_s0 (
    .Q(ff_wait_count[4]),
    .D(n1191_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_6_9) 
);
  DFFE ff_wait_count_3_s0 (
    .Q(ff_wait_count[3]),
    .D(n1194_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_6_9) 
);
  DFFE ff_wait_count_2_s0 (
    .Q(ff_wait_count[2]),
    .D(n1197_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_6_9) 
);
  DFFE ff_wait_count_1_s0 (
    .Q(ff_wait_count[1]),
    .D(n1200_21),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_6_9) 
);
  DFFE ff_wait_count_0_s0 (
    .Q(ff_wait_count[0]),
    .D(n1203_21),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_6_9) 
);
  DFFRE ff_state_6_s0 (
    .Q(ff_state[6]),
    .D(n1013_47),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n204_5) 
);
  DFF ff_next_state_0_s3 (
    .Q(ff_next_state[0]),
    .D(n1100_100),
    .CLK(O_sdram_clk_d) 
);
defparam ff_next_state_0_s3.INIT=1'b0;
  vram_image_rom u_rom (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_rom_address(ff_rom_address[13:0]),
    .w_rom_data(w_rom_data[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module ip_sdram (
  O_sdram_clk_d,
  n204_5,
  w_dl_clk,
  w_dh_clk,
  w_sdram_write_n,
  w_sdram_wdata,
  ff_reset,
  IO_sdram_dq_in,
  w_sdram_address,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n687_3,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata,
  O_sdram_dqm_d
)
;
input O_sdram_clk_d;
input n204_5;
input w_dl_clk;
input w_dh_clk;
input w_sdram_write_n;
input [7:0] w_sdram_wdata;
input [6:6] ff_reset;
input [31:0] IO_sdram_dq_in;
input [16:0] w_sdram_address;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n687_3;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [15:0] w_sdram_rdata;
output [3:0] O_sdram_dqm_d;
wire n128_5;
wire n164_3;
wire n243_3;
wire n82_3;
wire n476_3;
wire n477_4;
wire n481_4;
wire n1357_3;
wire n1037_3;
wire n1038_3;
wire n1039_3;
wire n1040_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1045_3;
wire n1046_3;
wire n1047_3;
wire n1048_3;
wire n1049_3;
wire n1050_3;
wire n1051_3;
wire n1052_3;
wire ff_main_timer_12_6;
wire ff_sdr_address_12_6;
wire n131_12;
wire n136_13;
wire n139_13;
wire n141_12;
wire n252_11;
wire n347_10;
wire n350_10;
wire n353_10;
wire n356_10;
wire n359_10;
wire n362_10;
wire n17_6;
wire n12_6;
wire n11_6;
wire n9_6;
wire n8_6;
wire n345_5;
wire n180_10;
wire n179_10;
wire n177_10;
wire n175_10;
wire n214_5;
wire n207_5;
wire n205_5;
wire n128_6;
wire n79_4;
wire n132_4;
wire n164_4;
wire n249_5;
wire n476_4;
wire n476_5;
wire n477_5;
wire n481_5;
wire n686_4;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_do_main_state_10;
wire ff_sdr_address_12_7;
wire n131_13;
wire n136_14;
wire n139_14;
wire n139_15;
wire n141_13;
wire n347_11;
wire n353_11;
wire n356_11;
wire n359_11;
wire n362_11;
wire n467_18;
wire n469_18;
wire n470_18;
wire n471_18;
wire n472_18;
wire n473_18;
wire n13_7;
wire n10_7;
wire n8_7;
wire n345_6;
wire n180_11;
wire n213_6;
wire n207_6;
wire n481_6;
wire ff_main_timer_12_9;
wire n347_12;
wire n350_13;
wire n350_14;
wire n353_12;
wire n353_13;
wire n356_12;
wire n359_12;
wire n362_12;
wire n8_9;
wire n8_10;
wire n345_7;
wire n177_13;
wire n132_6;
wire n133_15;
wire n203_8;
wire n173_12;
wire n350_16;
wire n217_5;
wire n249_8;
wire n8_12;
wire n14_9;
wire n15_8;
wire n16_9;
wire n350_18;
wire n10_9;
wire n14_11;
wire ff_refresh_timer_9_10;
wire n79_6;
wire n473_20;
wire n472_20;
wire n471_20;
wire n470_20;
wire n469_20;
wire n467_20;
wire n466_20;
wire n686_6;
wire ff_do_main_state_19;
wire n203_11;
wire n203_13;
wire ff_main_timer_13_19;
wire n209_8;
wire n209_10;
wire n212_8;
wire n212_10;
wire n213_9;
wire n213_11;
wire n215_8;
wire n215_10;
wire n143_20;
wire n684_6;
wire n230_6;
wire n249_10;
wire n13_9;
wire n249_12;
wire ff_do_refresh;
wire ff_do_main_state;
wire n552_9;
wire n18_8;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire [10:0] ff_refresh_timer;
wire VCC;
wire GND;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n128_6) 
);
defparam n128_s2.INIT=16'h4000;
  LUT4 n164_s0 (
    .F(n164_3),
    .I0(ff_main_timer_12_6),
    .I1(n128_6),
    .I2(ff_main_state[0]),
    .I3(n164_4) 
);
defparam n164_s0.INIT=16'h4000;
  LUT3 n243_s0 (
    .F(n243_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n132_6) 
);
defparam n243_s0.INIT=8'hB0;
  LUT2 n1347_s2 (
    .F(n82_3),
    .I0(ff_reset[6]),
    .I1(ff_sdr_ready) 
);
defparam n1347_s2.INIT=4'h7;
  LUT3 n476_s0 (
    .F(n476_3),
    .I0(n476_4),
    .I1(ff_sdr_ready),
    .I2(n476_5) 
);
defparam n476_s0.INIT=8'h0E;
  LUT4 n477_s1 (
    .F(n477_4),
    .I0(n477_5),
    .I1(O_sdram_addr_d_9),
    .I2(n476_4),
    .I3(ff_sdr_ready) 
);
defparam n477_s1.INIT=16'h440F;
  LUT3 n481_s1 (
    .F(n481_4),
    .I0(n476_4),
    .I1(n481_5),
    .I2(ff_sdr_ready) 
);
defparam n481_s1.INIT=8'h35;
  LUT4 n1357_s0 (
    .F(n1357_3),
    .I0(w_dl_clk),
    .I1(ff_main_state[4]),
    .I2(n128_6),
    .I3(n132_4) 
);
defparam n1357_s0.INIT=16'h8000;
  LUT3 n1037_s0 (
    .F(n1037_3),
    .I0(IO_sdram_dq_in[31]),
    .I1(IO_sdram_dq_in[15]),
    .I2(w_sdram_address[0]) 
);
defparam n1037_s0.INIT=8'hAC;
  LUT3 n1038_s0 (
    .F(n1038_3),
    .I0(IO_sdram_dq_in[14]),
    .I1(IO_sdram_dq_in[30]),
    .I2(w_sdram_address[0]) 
);
defparam n1038_s0.INIT=8'hCA;
  LUT3 n1039_s0 (
    .F(n1039_3),
    .I0(IO_sdram_dq_in[13]),
    .I1(IO_sdram_dq_in[29]),
    .I2(w_sdram_address[0]) 
);
defparam n1039_s0.INIT=8'hCA;
  LUT3 n1040_s0 (
    .F(n1040_3),
    .I0(IO_sdram_dq_in[12]),
    .I1(IO_sdram_dq_in[28]),
    .I2(w_sdram_address[0]) 
);
defparam n1040_s0.INIT=8'hCA;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(IO_sdram_dq_in[11]),
    .I1(IO_sdram_dq_in[27]),
    .I2(w_sdram_address[0]) 
);
defparam n1041_s0.INIT=8'hCA;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(IO_sdram_dq_in[10]),
    .I1(IO_sdram_dq_in[26]),
    .I2(w_sdram_address[0]) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(IO_sdram_dq_in[9]),
    .I1(IO_sdram_dq_in[25]),
    .I2(w_sdram_address[0]) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(IO_sdram_dq_in[8]),
    .I1(IO_sdram_dq_in[24]),
    .I2(w_sdram_address[0]) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(IO_sdram_dq_in[7]),
    .I1(IO_sdram_dq_in[23]),
    .I2(w_sdram_address[0]) 
);
defparam n1045_s0.INIT=8'hCA;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(IO_sdram_dq_in[6]),
    .I1(IO_sdram_dq_in[22]),
    .I2(w_sdram_address[0]) 
);
defparam n1046_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(IO_sdram_dq_in[5]),
    .I1(IO_sdram_dq_in[21]),
    .I2(w_sdram_address[0]) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(IO_sdram_dq_in[4]),
    .I1(IO_sdram_dq_in[20]),
    .I2(w_sdram_address[0]) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT3 n1049_s0 (
    .F(n1049_3),
    .I0(IO_sdram_dq_in[3]),
    .I1(IO_sdram_dq_in[19]),
    .I2(w_sdram_address[0]) 
);
defparam n1049_s0.INIT=8'hCA;
  LUT3 n1050_s0 (
    .F(n1050_3),
    .I0(IO_sdram_dq_in[2]),
    .I1(IO_sdram_dq_in[18]),
    .I2(w_sdram_address[0]) 
);
defparam n1050_s0.INIT=8'hCA;
  LUT3 n1051_s0 (
    .F(n1051_3),
    .I0(IO_sdram_dq_in[1]),
    .I1(IO_sdram_dq_in[17]),
    .I2(w_sdram_address[0]) 
);
defparam n1051_s0.INIT=8'hCA;
  LUT3 n1052_s0 (
    .F(n1052_3),
    .I0(IO_sdram_dq_in[0]),
    .I1(IO_sdram_dq_in[16]),
    .I2(w_sdram_address[0]) 
);
defparam n1052_s0.INIT=8'hCA;
  LUT4 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[12]),
    .I1(ff_main_timer[13]),
    .I2(ff_main_timer_12_7),
    .I3(ff_main_timer_12_8) 
);
defparam ff_main_timer_12_s2.INIT=16'hEFFF;
  LUT4 ff_sdr_address_12_s3 (
    .F(ff_sdr_address_12_6),
    .I0(n686_4),
    .I1(ff_sdr_address_12_7),
    .I2(ff_sdr_ready),
    .I3(n477_5) 
);
defparam ff_sdr_address_12_s3.INIT=16'hFF0E;
  LUT4 n131_s8 (
    .F(n131_12),
    .I0(ff_main_state[3]),
    .I1(n131_13),
    .I2(ff_do_main_state_10),
    .I3(ff_main_state[4]) 
);
defparam n131_s8.INIT=16'h0788;
  LUT4 n136_s9 (
    .F(n136_13),
    .I0(n136_14),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n136_s9.INIT=16'h7F80;
  LUT4 n139_s9 (
    .F(n139_13),
    .I0(ff_main_state[0]),
    .I1(n136_14),
    .I2(n139_14),
    .I3(n139_15) 
);
defparam n139_s9.INIT=16'h8F70;
  LUT4 n141_s8 (
    .F(n141_12),
    .I0(n141_13),
    .I1(n136_14),
    .I2(ff_main_state[0]),
    .I3(n139_14) 
);
defparam n141_s8.INIT=16'h7D55;
  LUT3 n252_s6 (
    .F(n252_11),
    .I0(ff_main_timer[0]),
    .I1(n230_6),
    .I2(ff_main_timer_12_6) 
);
defparam n252_s6.INIT=8'h10;
  LUT4 n347_s5 (
    .F(n347_10),
    .I0(n477_5),
    .I1(n686_4),
    .I2(n347_11),
    .I3(n249_10) 
);
defparam n347_s5.INIT=16'h004F;
  LUT4 n350_s5 (
    .F(n350_10),
    .I0(n350_18),
    .I1(n350_16),
    .I2(n249_5),
    .I3(n476_4) 
);
defparam n350_s5.INIT=16'h0007;
  LUT3 n353_s5 (
    .F(n353_10),
    .I0(n353_11),
    .I1(n350_16),
    .I2(n249_12) 
);
defparam n353_s5.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_10),
    .I0(n356_11),
    .I1(n350_16),
    .I2(n249_12) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_10),
    .I0(n359_11),
    .I1(n350_16),
    .I2(n249_12) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_10),
    .I0(n362_11),
    .I1(n350_16),
    .I2(n249_12) 
);
defparam n362_s5.INIT=8'h07;
  LUT2 n17_s2 (
    .F(n17_6),
    .I0(ff_refresh_timer[0]),
    .I1(ff_refresh_timer[1]) 
);
defparam n17_s2.INIT=4'h6;
  LUT4 n12_s2 (
    .F(n12_6),
    .I0(ff_refresh_timer[5]),
    .I1(n13_7),
    .I2(n79_4),
    .I3(ff_refresh_timer[6]) 
);
defparam n12_s2.INIT=16'h0708;
  LUT4 n11_s2 (
    .F(n11_6),
    .I0(ff_refresh_timer[5]),
    .I1(ff_refresh_timer[6]),
    .I2(n13_7),
    .I3(ff_refresh_timer[7]) 
);
defparam n11_s2.INIT=16'h7F80;
  LUT3 n9_s2 (
    .F(n9_6),
    .I0(ff_refresh_timer[8]),
    .I1(n10_7),
    .I2(ff_refresh_timer[9]) 
);
defparam n9_s2.INIT=8'h78;
  LUT4 n8_s2 (
    .F(n8_6),
    .I0(n10_7),
    .I1(n8_7),
    .I2(n8_12),
    .I3(ff_refresh_timer[10]) 
);
defparam n8_s2.INIT=16'h0708;
  LUT3 n345_s1 (
    .F(n345_5),
    .I0(n249_10),
    .I1(n476_4),
    .I2(n345_6) 
);
defparam n345_s1.INIT=8'h01;
  LUT3 n180_s4 (
    .F(n180_10),
    .I0(ff_main_timer[4]),
    .I1(n180_11),
    .I2(ff_main_timer[5]) 
);
defparam n180_s4.INIT=8'hB4;
  LUT4 n179_s4 (
    .F(n179_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n180_11),
    .I3(ff_main_timer[6]) 
);
defparam n179_s4.INIT=16'hEF10;
  LUT3 n177_s4 (
    .F(n177_10),
    .I0(ff_main_timer[7]),
    .I1(n177_13),
    .I2(ff_main_timer[8]) 
);
defparam n177_s4.INIT=8'hB4;
  LUT2 n175_s4 (
    .F(n175_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_7) 
);
defparam n175_s4.INIT=4'h6;
  LUT4 n214_s1 (
    .F(n214_5),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n230_6),
    .I3(ff_main_timer[2]) 
);
defparam n214_s1.INIT=16'h0E01;
  LUT4 n207_s1 (
    .F(n207_5),
    .I0(n177_13),
    .I1(n207_6),
    .I2(n230_6),
    .I3(ff_main_timer[9]) 
);
defparam n207_s1.INIT=16'h0708;
  LUT4 n205_s1 (
    .F(n205_5),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_7),
    .I2(n230_6),
    .I3(ff_main_timer[11]) 
);
defparam n205_s1.INIT=16'h0B04;
  LUT2 n128_s3 (
    .F(n128_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n128_s3.INIT=4'h1;
  LUT2 n79_s1 (
    .F(n79_4),
    .I0(ff_refresh_timer[10]),
    .I1(n8_12) 
);
defparam n79_s1.INIT=4'h8;
  LUT2 n132_s1 (
    .F(n132_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]) 
);
defparam n132_s1.INIT=4'h1;
  LUT2 n164_s1 (
    .F(n164_4),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n164_s1.INIT=4'h4;
  LUT2 n249_s2 (
    .F(n249_5),
    .I0(ff_main_state[1]),
    .I1(n249_8) 
);
defparam n249_s2.INIT=4'h4;
  LUT3 n476_s1 (
    .F(n476_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n132_6) 
);
defparam n476_s1.INIT=8'h40;
  LUT4 n476_s2 (
    .F(n476_5),
    .I0(ff_sdr_ready),
    .I1(O_sdram_addr_d_10),
    .I2(n686_4),
    .I3(n477_5) 
);
defparam n476_s2.INIT=16'h0A32;
  LUT4 n477_s2 (
    .F(n477_5),
    .I0(ff_do_refresh),
    .I1(w_dl_clk),
    .I2(ff_sdr_address_12_7),
    .I3(n686_4) 
);
defparam n477_s2.INIT=16'hCEC0;
  LUT4 n481_s2 (
    .F(n481_5),
    .I0(n477_5),
    .I1(O_sdram_addr_d_5),
    .I2(n481_6),
    .I3(w_dl_clk) 
);
defparam n481_s2.INIT=16'hB0BB;
  LUT4 n686_s1 (
    .F(n686_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[2]),
    .I3(n164_4) 
);
defparam n686_s1.INIT=16'h4000;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[9]),
    .I1(n180_11),
    .I2(ff_main_timer_12_9),
    .I3(n207_6) 
);
defparam ff_main_timer_12_s3.INIT=16'h4000;
  LUT2 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]) 
);
defparam ff_main_timer_12_s4.INIT=4'h1;
  LUT2 ff_do_main_state_s5 (
    .F(ff_do_main_state_10),
    .I0(w_dh_clk),
    .I1(n128_5) 
);
defparam ff_do_main_state_s5.INIT=4'h4;
  LUT4 ff_sdr_address_12_s4 (
    .F(ff_sdr_address_12_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n164_4) 
);
defparam ff_sdr_address_12_s4.INIT=16'h1000;
  LUT4 n131_s9 (
    .F(n131_13),
    .I0(n136_14),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[0]) 
);
defparam n131_s9.INIT=16'h8000;
  LUT3 n136_s10 (
    .F(n136_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n136_s10.INIT=8'hC5;
  LUT2 n139_s10 (
    .F(n139_14),
    .I0(n128_5),
    .I1(n249_8) 
);
defparam n139_s10.INIT=4'h1;
  LUT4 n139_s11 (
    .F(n139_15),
    .I0(w_dh_clk),
    .I1(n128_5),
    .I2(ff_main_state[1]),
    .I3(n249_8) 
);
defparam n139_s11.INIT=16'h7007;
  LUT4 n141_s9 (
    .F(n141_13),
    .I0(n128_5),
    .I1(ff_sdr_address_12_7),
    .I2(w_dh_clk),
    .I3(n230_6) 
);
defparam n141_s9.INIT=16'h001F;
  LUT4 n347_s6 (
    .F(n347_11),
    .I0(O_sdram_cas_n_d),
    .I1(w_dh_clk),
    .I2(ff_sdr_address_12_7),
    .I3(n347_12) 
);
defparam n347_s6.INIT=16'h1F00;
  LUT4 n353_s6 (
    .F(n353_11),
    .I0(n353_12),
    .I1(n353_13),
    .I2(O_sdram_dqm_d[3]),
    .I3(n350_13) 
);
defparam n353_s6.INIT=16'h0BBB;
  LUT4 n356_s6 (
    .F(n356_11),
    .I0(n356_12),
    .I1(n353_13),
    .I2(O_sdram_dqm_d[2]),
    .I3(n350_13) 
);
defparam n356_s6.INIT=16'h0BBB;
  LUT4 n359_s6 (
    .F(n359_11),
    .I0(n359_12),
    .I1(n353_13),
    .I2(O_sdram_dqm_d[1]),
    .I3(n350_13) 
);
defparam n359_s6.INIT=16'h0BBB;
  LUT4 n362_s6 (
    .F(n362_11),
    .I0(n362_12),
    .I1(n353_13),
    .I2(O_sdram_dqm_d[0]),
    .I3(n350_13) 
);
defparam n362_s6.INIT=16'h0BBB;
  LUT4 n467_s13 (
    .F(n467_18),
    .I0(n686_4),
    .I1(w_sdram_address[7]),
    .I2(w_sdram_address[15]),
    .I3(ff_sdr_address_12_7) 
);
defparam n467_s13.INIT=16'h0777;
  LUT4 n469_s13 (
    .F(n469_18),
    .I0(n686_4),
    .I1(w_sdram_address[5]),
    .I2(w_sdram_address[13]),
    .I3(ff_sdr_address_12_7) 
);
defparam n469_s13.INIT=16'h0777;
  LUT4 n470_s13 (
    .F(n470_18),
    .I0(n686_4),
    .I1(w_sdram_address[4]),
    .I2(w_sdram_address[12]),
    .I3(ff_sdr_address_12_7) 
);
defparam n470_s13.INIT=16'h0777;
  LUT4 n471_s13 (
    .F(n471_18),
    .I0(n686_4),
    .I1(w_sdram_address[3]),
    .I2(w_sdram_address[11]),
    .I3(ff_sdr_address_12_7) 
);
defparam n471_s13.INIT=16'h0777;
  LUT4 n472_s13 (
    .F(n472_18),
    .I0(n686_4),
    .I1(w_sdram_address[2]),
    .I2(w_sdram_address[10]),
    .I3(ff_sdr_address_12_7) 
);
defparam n472_s13.INIT=16'h0777;
  LUT4 n473_s13 (
    .F(n473_18),
    .I0(n686_4),
    .I1(w_sdram_address[1]),
    .I2(w_sdram_address[9]),
    .I3(ff_sdr_address_12_7) 
);
defparam n473_s13.INIT=16'h0777;
  LUT2 n13_s3 (
    .F(n13_7),
    .I0(ff_refresh_timer[4]),
    .I1(n14_9) 
);
defparam n13_s3.INIT=4'h8;
  LUT4 n10_s3 (
    .F(n10_7),
    .I0(ff_refresh_timer[5]),
    .I1(ff_refresh_timer[6]),
    .I2(ff_refresh_timer[7]),
    .I3(n13_7) 
);
defparam n10_s3.INIT=16'h8000;
  LUT2 n8_s3 (
    .F(n8_7),
    .I0(ff_refresh_timer[8]),
    .I1(ff_refresh_timer[9]) 
);
defparam n8_s3.INIT=4'h8;
  LUT4 n345_s2 (
    .F(n345_6),
    .I0(n345_7),
    .I1(ff_sdr_address_12_7),
    .I2(n353_13),
    .I3(n347_12) 
);
defparam n345_s2.INIT=16'h0B00;
  LUT4 n180_s5 (
    .F(n180_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n180_s5.INIT=16'h0001;
  LUT3 n213_s2 (
    .F(n213_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n213_s2.INIT=8'h01;
  LUT2 n207_s2 (
    .F(n207_6),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n207_s2.INIT=4'h1;
  LUT4 n481_s3 (
    .F(n481_6),
    .I0(n686_4),
    .I1(w_sdram_address[6]),
    .I2(w_sdram_address[14]),
    .I3(ff_sdr_address_12_7) 
);
defparam n481_s3.INIT=16'h0777;
  LUT3 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s5.INIT=8'h01;
  LUT3 n347_s7 (
    .F(n347_12),
    .I0(ff_sdr_address_12_7),
    .I1(n686_4),
    .I2(ff_sdr_ready) 
);
defparam n347_s7.INIT=8'hE0;
  LUT2 n350_s8 (
    .F(n350_13),
    .I0(w_dh_clk),
    .I1(ff_sdr_address_12_7) 
);
defparam n350_s8.INIT=4'h4;
  LUT4 n350_s9 (
    .F(n350_14),
    .I0(ff_do_refresh),
    .I1(w_sdram_write_n),
    .I2(w_dl_clk),
    .I3(n686_4) 
);
defparam n350_s9.INIT=16'hEF00;
  LUT4 n353_s7 (
    .F(n353_12),
    .I0(w_sdram_address[0]),
    .I1(w_sdram_address[16]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n353_s7.INIT=16'hF800;
  LUT2 n353_s8 (
    .F(n353_13),
    .I0(ff_do_refresh),
    .I1(n686_4) 
);
defparam n353_s8.INIT=4'h4;
  LUT4 n356_s7 (
    .F(n356_12),
    .I0(w_sdram_address[16]),
    .I1(w_sdram_address[0]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n356_s7.INIT=16'hF400;
  LUT4 n359_s7 (
    .F(n359_12),
    .I0(w_sdram_address[0]),
    .I1(w_sdram_address[16]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n359_s7.INIT=16'hF400;
  LUT4 n362_s7 (
    .F(n362_12),
    .I0(w_sdram_address[0]),
    .I1(w_sdram_address[16]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n362_s7.INIT=16'hF100;
  LUT4 n8_s5 (
    .F(n8_9),
    .I0(ff_refresh_timer[7]),
    .I1(ff_refresh_timer[9]),
    .I2(ff_refresh_timer[8]),
    .I3(ff_refresh_timer[6]) 
);
defparam n8_s5.INIT=16'h1000;
  LUT4 n8_s6 (
    .F(n8_10),
    .I0(ff_refresh_timer[2]),
    .I1(ff_refresh_timer[3]),
    .I2(ff_refresh_timer[5]),
    .I3(ff_refresh_timer[4]) 
);
defparam n8_s6.INIT=16'h0100;
  LUT4 n345_s3 (
    .F(n345_7),
    .I0(ff_do_refresh),
    .I1(w_dl_clk),
    .I2(O_sdram_ras_n_d),
    .I3(w_dh_clk) 
);
defparam n345_s3.INIT=16'hEE0F;
  LUT4 n177_s6 (
    .F(n177_13),
    .I0(n180_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n177_s6.INIT=16'h0002;
  LUT3 n132_s2 (
    .F(n132_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]) 
);
defparam n132_s2.INIT=8'h01;
  LUT4 n133_s10 (
    .F(n133_15),
    .I0(w_dh_clk),
    .I1(n128_5),
    .I2(ff_main_state[3]),
    .I3(n131_13) 
);
defparam n133_s10.INIT=16'h4FF4;
  LUT4 n203_s3 (
    .F(n203_8),
    .I0(ff_main_timer[12]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[10]),
    .I3(ff_main_timer[11]) 
);
defparam n203_s3.INIT=16'h0004;
  LUT4 n173_s5 (
    .F(n173_12),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[10]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam n173_s5.INIT=16'hFD02;
  LUT4 n350_s10 (
    .F(n350_16),
    .I0(w_dh_clk),
    .I1(ff_sdr_address_12_7),
    .I2(ff_do_refresh),
    .I3(n347_12) 
);
defparam n350_s10.INIT=16'hF700;
  LUT3 n217_s1 (
    .F(n217_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n132_6) 
);
defparam n217_s1.INIT=8'h10;
  LUT4 n249_s4 (
    .F(n249_8),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n249_s4.INIT=16'h0100;
  LUT4 n8_s7 (
    .F(n8_12),
    .I0(n8_9),
    .I1(ff_refresh_timer[0]),
    .I2(ff_refresh_timer[1]),
    .I3(n8_10) 
);
defparam n8_s7.INIT=16'h8000;
  LUT4 n14_s4 (
    .F(n14_9),
    .I0(ff_refresh_timer[2]),
    .I1(ff_refresh_timer[3]),
    .I2(ff_refresh_timer[0]),
    .I3(ff_refresh_timer[1]) 
);
defparam n14_s4.INIT=16'h8000;
  LUT4 n15_s3 (
    .F(n15_8),
    .I0(ff_refresh_timer[2]),
    .I1(ff_refresh_timer[0]),
    .I2(ff_refresh_timer[1]),
    .I3(ff_refresh_timer[3]) 
);
defparam n15_s3.INIT=16'h7F80;
  LUT4 n16_s4 (
    .F(n16_9),
    .I0(n79_4),
    .I1(ff_refresh_timer[2]),
    .I2(ff_refresh_timer[0]),
    .I3(ff_refresh_timer[1]) 
);
defparam n16_s4.INIT=16'h1444;
  LUT4 n350_s11 (
    .F(n350_18),
    .I0(w_dh_clk),
    .I1(ff_sdr_address_12_7),
    .I2(O_sdram_wen_n_d),
    .I3(n350_14) 
);
defparam n350_s11.INIT=16'h00BF;
  LUT4 n10_s4 (
    .F(n10_9),
    .I0(ff_refresh_timer[10]),
    .I1(n8_12),
    .I2(ff_refresh_timer[8]),
    .I3(n10_7) 
);
defparam n10_s4.INIT=16'h0770;
  LUT4 n14_s5 (
    .F(n14_11),
    .I0(ff_refresh_timer[10]),
    .I1(n8_12),
    .I2(ff_refresh_timer[4]),
    .I3(n14_9) 
);
defparam n14_s5.INIT=16'h0770;
  LUT4 ff_refresh_timer_9_s4 (
    .F(ff_refresh_timer_9_10),
    .I0(w_dl_clk),
    .I1(ff_do_refresh),
    .I2(ff_refresh_timer[10]),
    .I3(n8_12) 
);
defparam ff_refresh_timer_9_s4.INIT=16'h4FFF;
  LUT3 n79_s2 (
    .F(n79_6),
    .I0(w_dl_clk),
    .I1(ff_refresh_timer[10]),
    .I2(n8_12) 
);
defparam n79_s2.INIT=8'h80;
  LUT3 n473_s14 (
    .F(n473_20),
    .I0(n473_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n473_s14.INIT=8'h40;
  LUT3 n472_s14 (
    .F(n472_20),
    .I0(n472_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n472_s14.INIT=8'h40;
  LUT3 n471_s14 (
    .F(n471_20),
    .I0(n471_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n471_s14.INIT=8'h40;
  LUT3 n470_s14 (
    .F(n470_20),
    .I0(n470_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n470_s14.INIT=8'h40;
  LUT3 n469_s14 (
    .F(n469_20),
    .I0(n469_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n469_s14.INIT=8'h40;
  LUT3 n467_s14 (
    .F(n467_20),
    .I0(n467_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n467_s14.INIT=8'h40;
  LUT4 n466_s14 (
    .F(n466_20),
    .I0(w_sdram_address[8]),
    .I1(n686_4),
    .I2(ff_sdr_ready),
    .I3(w_dl_clk) 
);
defparam n466_s14.INIT=16'h8000;
  LUT3 n686_s2 (
    .F(n686_6),
    .I0(ff_reset[6]),
    .I1(ff_sdr_ready),
    .I2(n686_4) 
);
defparam n686_s2.INIT=8'h80;
  LUT3 ff_do_main_state_s9 (
    .F(ff_do_main_state_19),
    .I0(w_dh_clk),
    .I1(ff_sdr_address_12_7),
    .I2(n128_5) 
);
defparam ff_do_main_state_s9.INIT=8'hD8;
  LUT3 n203_s5 (
    .F(n203_11),
    .I0(ff_main_timer_13_19),
    .I1(n203_13),
    .I2(ff_main_timer[13]) 
);
defparam n203_s5.INIT=8'hD8;
  LUT3 n203_s6 (
    .F(n203_13),
    .I0(ff_main_timer[13]),
    .I1(n230_6),
    .I2(n203_8) 
);
defparam n203_s6.INIT=8'h12;
  LUT2 ff_main_timer_13_s7 (
    .F(ff_main_timer_13_19),
    .I0(n230_6),
    .I1(ff_main_timer_12_6) 
);
defparam ff_main_timer_13_s7.INIT=4'hE;
  LUT3 n209_s3 (
    .F(n209_8),
    .I0(ff_main_timer_13_19),
    .I1(n209_10),
    .I2(ff_main_timer[7]) 
);
defparam n209_s3.INIT=8'hD8;
  LUT3 n209_s4 (
    .F(n209_10),
    .I0(n230_6),
    .I1(ff_main_timer[7]),
    .I2(n177_13) 
);
defparam n209_s4.INIT=8'h14;
  LUT3 n212_s3 (
    .F(n212_8),
    .I0(ff_main_timer_13_19),
    .I1(n212_10),
    .I2(ff_main_timer[4]) 
);
defparam n212_s3.INIT=8'hD8;
  LUT3 n212_s4 (
    .F(n212_10),
    .I0(n230_6),
    .I1(ff_main_timer[4]),
    .I2(n180_11) 
);
defparam n212_s4.INIT=8'h14;
  LUT3 n213_s4 (
    .F(n213_9),
    .I0(ff_main_timer_13_19),
    .I1(n213_11),
    .I2(ff_main_timer[3]) 
);
defparam n213_s4.INIT=8'hD8;
  LUT3 n213_s5 (
    .F(n213_11),
    .I0(n230_6),
    .I1(ff_main_timer[3]),
    .I2(n213_6) 
);
defparam n213_s5.INIT=8'h14;
  LUT3 n215_s3 (
    .F(n215_8),
    .I0(ff_main_timer_13_19),
    .I1(n215_10),
    .I2(ff_main_timer[1]) 
);
defparam n215_s3.INIT=8'hD8;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(n230_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n215_s4.INIT=8'h41;
  LUT4 n143_s13 (
    .F(n143_20),
    .I0(w_dh_clk),
    .I1(ff_sdr_address_12_7),
    .I2(ff_do_main_state_19),
    .I3(ff_do_main_state) 
);
defparam n143_s13.INIT=16'h8F88;
  LUT4 n684_s2 (
    .F(n684_6),
    .I0(w_dl_clk),
    .I1(ff_reset[6]),
    .I2(ff_sdr_ready),
    .I3(n686_4) 
);
defparam n684_s2.INIT=16'hBFFF;
  LUT3 n230_s2 (
    .F(n230_6),
    .I0(n132_6),
    .I1(ff_main_state[1]),
    .I2(n249_8) 
);
defparam n230_s2.INIT=8'hBA;
  LUT3 n249_s5 (
    .F(n249_10),
    .I0(n249_12),
    .I1(ff_main_state[1]),
    .I2(n249_8) 
);
defparam n249_s5.INIT=8'hBA;
  LUT3 n13_s4 (
    .F(n13_9),
    .I0(ff_refresh_timer[5]),
    .I1(ff_refresh_timer[4]),
    .I2(n14_9) 
);
defparam n13_s4.INIT=8'h6A;
  LUT4 n249_s6 (
    .F(n249_12),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[3]) 
);
defparam n249_s6.INIT=16'h0002;
  DFFRE ff_do_refresh_s0 (
    .Q(ff_do_refresh),
    .D(n79_6),
    .CLK(O_sdram_clk_d),
    .CE(n128_5),
    .RESET(n82_3) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n131_12),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n133_15),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n136_13),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n139_13),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n141_12),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n164_3),
    .RESET(n204_5) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n173_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n230_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n175_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n230_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n177_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n230_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n179_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n230_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n180_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n230_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n345_5),
    .CLK(O_sdram_clk_d),
    .SET(n204_5) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n347_10),
    .CLK(O_sdram_clk_d),
    .SET(n204_5) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n350_10),
    .CLK(O_sdram_clk_d),
    .SET(n204_5) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_10_s0 (
    .Q(O_sdram_addr_d_10),
    .D(n476_3),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_sdr_address_10_s0.INIT=1'b0;
  DFFR ff_sdr_address_9_s0 (
    .Q(O_sdram_addr_d_9),
    .D(n477_4),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_sdr_address_9_s0.INIT=1'b0;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n481_4),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFRE n648_s0 (
    .Q(n648_3),
    .D(w_sdram_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n684_6),
    .RESET(n552_9) 
);
  DFFRE n649_s0 (
    .Q(n649_3),
    .D(w_sdram_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n684_6),
    .RESET(n552_9) 
);
  DFFRE n650_s0 (
    .Q(n650_3),
    .D(w_sdram_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n684_6),
    .RESET(n552_9) 
);
  DFFRE n651_s0 (
    .Q(n651_3),
    .D(w_sdram_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n684_6),
    .RESET(n552_9) 
);
  DFFRE n652_s0 (
    .Q(n652_3),
    .D(w_sdram_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n684_6),
    .RESET(n552_9) 
);
  DFFRE n653_s0 (
    .Q(n653_3),
    .D(w_sdram_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n684_6),
    .RESET(n552_9) 
);
  DFFRE n654_s0 (
    .Q(n654_3),
    .D(w_sdram_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n684_6),
    .RESET(n552_9) 
);
  DFFRE n655_s0 (
    .Q(n655_3),
    .D(w_sdram_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n684_6),
    .RESET(n552_9) 
);
  DFFE n687_s0 (
    .Q(n687_3),
    .D(n686_6),
    .CLK(O_sdram_clk_d),
    .CE(n684_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(n1037_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_15_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(n1038_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_14_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(n1039_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_13_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(n1040_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_12_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(n1041_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_11_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(n1042_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_10_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(n1043_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_9_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(n1044_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_8_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(n1045_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_7_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(n1046_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_6_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(n1047_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_5_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(n1048_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_4_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(n1049_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_3_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(n1050_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_2_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(n1051_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_1_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(n1052_3),
    .CLK(O_sdram_clk_d),
    .CE(n1357_3),
    .RESET(n204_5) 
);
defparam ff_sdr_read_data_0_s0.INIT=1'b0;
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n362_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n359_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n356_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n353_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_refresh_timer_9_s1 (
    .Q(ff_refresh_timer[9]),
    .D(n9_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n204_5) 
);
defparam ff_refresh_timer_9_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_8_s1 (
    .Q(ff_refresh_timer[8]),
    .D(n10_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n204_5) 
);
defparam ff_refresh_timer_8_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_7_s1 (
    .Q(ff_refresh_timer[7]),
    .D(n11_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n204_5) 
);
defparam ff_refresh_timer_7_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_6_s1 (
    .Q(ff_refresh_timer[6]),
    .D(n12_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n204_5) 
);
defparam ff_refresh_timer_6_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_5_s1 (
    .Q(ff_refresh_timer[5]),
    .D(n13_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n204_5) 
);
defparam ff_refresh_timer_5_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_4_s1 (
    .Q(ff_refresh_timer[4]),
    .D(n14_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n204_5) 
);
defparam ff_refresh_timer_4_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_3_s1 (
    .Q(ff_refresh_timer[3]),
    .D(n15_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n204_5) 
);
defparam ff_refresh_timer_3_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_2_s1 (
    .Q(ff_refresh_timer[2]),
    .D(n16_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n204_5) 
);
defparam ff_refresh_timer_2_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_1_s1 (
    .Q(ff_refresh_timer[1]),
    .D(n17_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n204_5) 
);
defparam ff_refresh_timer_1_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_0_s1 (
    .Q(ff_refresh_timer[0]),
    .D(n18_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n204_5) 
);
defparam ff_refresh_timer_0_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_10_s1 (
    .Q(ff_refresh_timer[10]),
    .D(n8_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n204_5) 
);
defparam ff_refresh_timer_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n466_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n467_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n469_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n470_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n471_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n472_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n473_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n252_11),
    .CLK(O_sdram_clk_d),
    .SET(n132_6) 
);
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n205_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_19),
    .SET(n217_5) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n207_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_19),
    .SET(n217_5) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n214_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_19),
    .SET(n132_6) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFR ff_do_main_state_s8 (
    .Q(ff_do_main_state),
    .D(n143_20),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_do_main_state_s8.INIT=1'b0;
  DFFS ff_main_timer_13_s6 (
    .Q(ff_main_timer[13]),
    .D(n203_11),
    .CLK(O_sdram_clk_d),
    .SET(n217_5) 
);
defparam ff_main_timer_13_s6.INIT=1'b1;
  DFFS ff_main_timer_7_s5 (
    .Q(ff_main_timer[7]),
    .D(n209_8),
    .CLK(O_sdram_clk_d),
    .SET(n217_5) 
);
defparam ff_main_timer_7_s5.INIT=1'b1;
  DFFS ff_main_timer_4_s5 (
    .Q(ff_main_timer[4]),
    .D(n212_8),
    .CLK(O_sdram_clk_d),
    .SET(n217_5) 
);
defparam ff_main_timer_4_s5.INIT=1'b1;
  DFFS ff_main_timer_3_s5 (
    .Q(ff_main_timer[3]),
    .D(n213_9),
    .CLK(O_sdram_clk_d),
    .SET(n243_3) 
);
defparam ff_main_timer_3_s5.INIT=1'b1;
  DFFS ff_main_timer_1_s5 (
    .Q(ff_main_timer[1]),
    .D(n215_8),
    .CLK(O_sdram_clk_d),
    .SET(n249_10) 
);
defparam ff_main_timer_1_s5.INIT=1'b1;
  INV n552_s6 (
    .O(n552_9),
    .I(ff_sdr_ready) 
);
  INV n18_s4 (
    .O(n18_8),
    .I(ff_refresh_timer[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module vdp_color_bus (
  O_sdram_clk_d,
  n204_5,
  ff_enable,
  n557_7,
  pcolorcode_7_5,
  n1786_6,
  w_vram_rd_req,
  w_vram_addr_set_req,
  n135_4,
  w_logical_vram_addr_nam_11_5,
  w_vram_write_req,
  w_prewindow_y,
  ff_prewindow_x,
  reg_r1_disp_on_Z,
  ff_local_dot_counter_x_8_7,
  n251_18,
  ff_vram_wr_req,
  n1967_6,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  ff_tx_vram_read_en2,
  ff_tx_vram_read_en,
  n240_6,
  w_vdpcmd_vram_read_req,
  n884_8,
  n1465_8,
  n2386_8,
  n1017_7,
  w_sdram_rdata,
  w_vram_address_cpu,
  w_vdpcmd_vram_wdata,
  w_vram_wdata_cpu,
  w_dot_state,
  w_vram_address_text12,
  w_vram_address_graphic123m,
  w_vram_address_graphic4567,
  ff_preread_address,
  w_vdpcmd_vram_address,
  w_eight_dot_state,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_wait_cnt,
  ff_y_test_address,
  ff_main_state,
  w_sdram_write_n,
  w_vdp_command_drive,
  n515_25,
  n1472_7,
  w_vram_addr_set_ack,
  w_vdpcmd_vram_read_ack,
  w_vram_write_ack,
  w_vdpcmd_vram_write_ack,
  n1470_5,
  n1431_7,
  n1429_7,
  n939_12,
  n936_10,
  w_vdpcmd_vram_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_vram_data_Z
)
;
input O_sdram_clk_d;
input n204_5;
input ff_enable;
input n557_7;
input pcolorcode_7_5;
input n1786_6;
input w_vram_rd_req;
input w_vram_addr_set_req;
input n135_4;
input w_logical_vram_addr_nam_11_5;
input w_vram_write_req;
input w_prewindow_y;
input ff_prewindow_x;
input reg_r1_disp_on_Z;
input ff_local_dot_counter_x_8_7;
input n251_18;
input ff_vram_wr_req;
input n1967_6;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input ff_tx_vram_read_en2;
input ff_tx_vram_read_en;
input n240_6;
input w_vdpcmd_vram_read_req;
input n884_8;
input n1465_8;
input n2386_8;
input n1017_7;
input [15:0] w_sdram_rdata;
input [16:0] w_vram_address_cpu;
input [7:0] w_vdpcmd_vram_wdata;
input [7:0] w_vram_wdata_cpu;
input [1:0] w_dot_state;
input [16:0] w_vram_address_text12;
input [16:0] w_vram_address_graphic123m;
input [16:0] w_vram_address_graphic4567;
input [16:0] ff_preread_address;
input [16:0] w_vdpcmd_vram_address;
input [2:0] w_eight_dot_state;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [15:15] ff_wait_cnt;
input [16:2] ff_y_test_address;
input [1:0] ff_main_state;
output w_sdram_write_n;
output w_vdp_command_drive;
output n515_25;
output n1472_7;
output w_vram_addr_set_ack;
output w_vdpcmd_vram_read_ack;
output w_vram_write_ack;
output w_vdpcmd_vram_write_ack;
output n1470_5;
output n1431_7;
output n1429_7;
output n939_12;
output n936_10;
output [7:0] w_vdpcmd_vram_rdata;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [7:0] w_vram_data_Z;
wire n774_6;
wire n775_4;
wire n776_4;
wire n777_4;
wire n778_4;
wire n779_4;
wire n780_4;
wire n781_4;
wire n782_4;
wire n783_4;
wire n784_4;
wire n785_4;
wire n786_4;
wire n787_4;
wire n802_5;
wire n803_5;
wire n804_5;
wire n805_5;
wire n806_5;
wire n807_5;
wire n808_5;
wire n809_5;
wire n810_5;
wire n811_5;
wire n812_5;
wire n813_5;
wire n814_5;
wire n815_5;
wire n816_5;
wire n817_5;
wire n818_5;
wire n819_3;
wire n820_3;
wire n821_3;
wire n836_3;
wire n837_3;
wire n838_3;
wire n839_3;
wire n840_3;
wire n841_3;
wire n842_3;
wire n843_3;
wire n1472_3;
wire ff_vram_access_address_16_6;
wire ff_vram_access_address_13_6;
wire n774_7;
wire n774_8;
wire n775_5;
wire n775_6;
wire n775_7;
wire n776_5;
wire n776_6;
wire n777_5;
wire n777_6;
wire n778_5;
wire n778_7;
wire n779_5;
wire n779_6;
wire n780_5;
wire n780_6;
wire n782_5;
wire n782_6;
wire n783_5;
wire n783_6;
wire n784_5;
wire n785_5;
wire n785_6;
wire n786_5;
wire n802_6;
wire n802_7;
wire n802_8;
wire n802_9;
wire n803_6;
wire n803_7;
wire n803_8;
wire n803_9;
wire n804_6;
wire n804_7;
wire n804_8;
wire n804_9;
wire n805_6;
wire n805_7;
wire n805_8;
wire n806_6;
wire n806_7;
wire n806_8;
wire n806_9;
wire n807_6;
wire n807_7;
wire n807_8;
wire n807_9;
wire n808_6;
wire n808_7;
wire n808_8;
wire n808_9;
wire n809_6;
wire n809_7;
wire n809_8;
wire n809_9;
wire n810_6;
wire n810_7;
wire n810_8;
wire n811_6;
wire n811_7;
wire n811_8;
wire n811_9;
wire n812_6;
wire n812_7;
wire n812_8;
wire n812_9;
wire n813_6;
wire n813_7;
wire n813_8;
wire n813_9;
wire n814_6;
wire n814_7;
wire n814_8;
wire n814_9;
wire n815_6;
wire n815_7;
wire n815_8;
wire n815_9;
wire n816_6;
wire n816_7;
wire n816_8;
wire n816_9;
wire n817_6;
wire n817_7;
wire n817_8;
wire n817_9;
wire n818_7;
wire n819_4;
wire n820_4;
wire n820_5;
wire n821_4;
wire n821_5;
wire n1472_5;
wire n1472_6;
wire ff_vram_access_address_13_7;
wire ff_dram_address_16_8;
wire n293_6;
wire n293_7;
wire n774_12;
wire n775_8;
wire n775_9;
wire n775_10;
wire n775_11;
wire n775_12;
wire n778_8;
wire n778_9;
wire n778_11;
wire n778_12;
wire n781_6;
wire n782_7;
wire n782_8;
wire n783_7;
wire n783_8;
wire n784_6;
wire n784_7;
wire n784_8;
wire n785_7;
wire n785_8;
wire n785_9;
wire n786_6;
wire n802_10;
wire n802_12;
wire n802_13;
wire n802_14;
wire n803_10;
wire n803_11;
wire n803_12;
wire n803_13;
wire n803_14;
wire n804_10;
wire n804_11;
wire n804_12;
wire n804_13;
wire n805_9;
wire n805_10;
wire n805_11;
wire n805_12;
wire n805_13;
wire n806_10;
wire n806_11;
wire n806_12;
wire n806_13;
wire n807_10;
wire n807_11;
wire n807_12;
wire n807_13;
wire n808_10;
wire n808_11;
wire n808_12;
wire n808_13;
wire n809_10;
wire n809_11;
wire n809_12;
wire n809_13;
wire n810_9;
wire n810_10;
wire n810_11;
wire n811_10;
wire n811_11;
wire n811_12;
wire n811_13;
wire n812_10;
wire n812_11;
wire n812_12;
wire n812_13;
wire n813_10;
wire n813_11;
wire n813_12;
wire n813_13;
wire n814_10;
wire n814_11;
wire n814_12;
wire n814_13;
wire n815_10;
wire n815_11;
wire n815_12;
wire n815_13;
wire n816_10;
wire n816_11;
wire n816_12;
wire n816_13;
wire n817_10;
wire n817_11;
wire n817_13;
wire n818_9;
wire n818_10;
wire n818_11;
wire n818_12;
wire n818_13;
wire n819_8;
wire n820_6;
wire n820_8;
wire ff_dram_address_16_9;
wire ff_dram_address_16_10;
wire n293_8;
wire n293_9;
wire n775_15;
wire n775_16;
wire n775_17;
wire n781_8;
wire n802_17;
wire n802_18;
wire n802_19;
wire n810_12;
wire n810_13;
wire n817_14;
wire n818_14;
wire n775_20;
wire n778_16;
wire n781_10;
wire ff_vram_access_address_16_9;
wire n802_21;
wire n836_8;
wire ff_dram_address_16_12;
wire n1472_10;
wire n293_11;
wire n1472_12;
wire n821_8;
wire n820_10;
wire n819_10;
wire n776_10;
wire n776_12;
wire n775_22;
wire n774_14;
wire n802_23;
wire n810_16;
wire ff_dram_address_16_14;
wire n816_16;
wire n815_16;
wire n814_16;
wire n813_16;
wire n812_16;
wire n811_17;
wire n811_19;
wire n809_16;
wire n808_16;
wire n807_16;
wire n806_16;
wire n805_16;
wire n804_16;
wire n803_17;
wire n802_25;
wire n819_12;
wire n818_16;
wire n787_7;
wire n781_12;
wire n778_18;
wire n774_16;
wire n1210_5;
wire n936_7;
wire n836_10;
wire n293_13;
wire n774_18;
wire n819_14;
wire n836_12;
wire n939_11;
wire n818_18;
wire n817_16;
wire n845_8;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_rd_ack;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(w_sdram_rdata[15]),
    .I1(w_sdram_rdata[7]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_7_s.INIT=8'hAC;
  LUT3 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_6_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_5_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_4_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_3_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_2_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_1_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_Z_0_s.INIT=8'hCA;
  LUT4 n774_s3 (
    .F(n774_6),
    .I0(n774_7),
    .I1(ff_vram_access_address[13]),
    .I2(n774_8),
    .I3(n774_16) 
);
defparam n774_s3.INIT=16'h3CAA;
  LUT4 n775_s1 (
    .F(n775_4),
    .I0(n775_5),
    .I1(w_vram_address_cpu[12]),
    .I2(n775_6),
    .I3(n775_7) 
);
defparam n775_s1.INIT=16'h000E;
  LUT4 n776_s1 (
    .F(n776_4),
    .I0(n775_5),
    .I1(w_vram_address_cpu[11]),
    .I2(n776_5),
    .I3(n776_6) 
);
defparam n776_s1.INIT=16'hFFF4;
  LUT4 n777_s1 (
    .F(n777_4),
    .I0(n777_5),
    .I1(ff_vram_access_address[10]),
    .I2(n777_6),
    .I3(n774_16) 
);
defparam n777_s1.INIT=16'h3CAA;
  LUT3 n778_s1 (
    .F(n778_4),
    .I0(n778_5),
    .I1(n778_18),
    .I2(n778_7) 
);
defparam n778_s1.INIT=8'h70;
  LUT4 n779_s1 (
    .F(n779_4),
    .I0(n779_5),
    .I1(n779_6),
    .I2(w_vram_address_cpu[8]),
    .I3(n775_5) 
);
defparam n779_s1.INIT=16'h11F0;
  LUT4 n780_s1 (
    .F(n780_4),
    .I0(n780_5),
    .I1(ff_vram_access_address[7]),
    .I2(n780_6),
    .I3(n774_16) 
);
defparam n780_s1.INIT=16'h3CAA;
  LUT3 n781_s1 (
    .F(n781_4),
    .I0(n781_12),
    .I1(w_vram_address_cpu[6]),
    .I2(n775_5) 
);
defparam n781_s1.INIT=8'h5C;
  LUT3 n782_s1 (
    .F(n782_4),
    .I0(n782_5),
    .I1(n782_6),
    .I2(n774_16) 
);
defparam n782_s1.INIT=8'hCA;
  LUT4 n783_s1 (
    .F(n783_4),
    .I0(n783_5),
    .I1(ff_vram_access_address[4]),
    .I2(n783_6),
    .I3(n774_16) 
);
defparam n783_s1.INIT=16'h3CAA;
  LUT3 n784_s1 (
    .F(n784_4),
    .I0(n784_5),
    .I1(w_vram_address_cpu[3]),
    .I2(n775_5) 
);
defparam n784_s1.INIT=8'hAC;
  LUT4 n785_s1 (
    .F(n785_4),
    .I0(n775_5),
    .I1(w_vram_address_cpu[2]),
    .I2(n785_5),
    .I3(n785_6) 
);
defparam n785_s1.INIT=16'h000E;
  LUT3 n786_s1 (
    .F(n786_4),
    .I0(n786_5),
    .I1(w_vram_address_cpu[1]),
    .I2(n775_5) 
);
defparam n786_s1.INIT=8'h5C;
  LUT3 n787_s1 (
    .F(n787_4),
    .I0(n787_7),
    .I1(w_vram_address_cpu[0]),
    .I2(n775_5) 
);
defparam n787_s1.INIT=8'hAC;
  LUT4 n802_s2 (
    .F(n802_5),
    .I0(n802_6),
    .I1(n802_7),
    .I2(n802_8),
    .I3(n802_9) 
);
defparam n802_s2.INIT=16'hFF0B;
  LUT4 n803_s2 (
    .F(n803_5),
    .I0(n803_6),
    .I1(n803_7),
    .I2(n803_8),
    .I3(n803_9) 
);
defparam n803_s2.INIT=16'h00F4;
  LUT4 n804_s2 (
    .F(n804_5),
    .I0(n804_6),
    .I1(n804_7),
    .I2(n804_8),
    .I3(n804_9) 
);
defparam n804_s2.INIT=16'h00F4;
  LUT3 n805_s2 (
    .F(n805_5),
    .I0(n805_6),
    .I1(n805_7),
    .I2(n805_8) 
);
defparam n805_s2.INIT=8'h0D;
  LUT4 n806_s2 (
    .F(n806_5),
    .I0(n806_6),
    .I1(n806_7),
    .I2(n806_8),
    .I3(n806_9) 
);
defparam n806_s2.INIT=16'h00F4;
  LUT4 n807_s2 (
    .F(n807_5),
    .I0(n807_6),
    .I1(n807_7),
    .I2(n807_8),
    .I3(n807_9) 
);
defparam n807_s2.INIT=16'h00F4;
  LUT4 n808_s2 (
    .F(n808_5),
    .I0(n808_6),
    .I1(n808_7),
    .I2(n808_8),
    .I3(n808_9) 
);
defparam n808_s2.INIT=16'h00F4;
  LUT4 n809_s2 (
    .F(n809_5),
    .I0(n809_6),
    .I1(n809_7),
    .I2(n809_8),
    .I3(n809_9) 
);
defparam n809_s2.INIT=16'h00F4;
  LUT4 n810_s2 (
    .F(n810_5),
    .I0(n810_6),
    .I1(n810_7),
    .I2(n810_8),
    .I3(n774_16) 
);
defparam n810_s2.INIT=16'hF0EE;
  LUT4 n811_s2 (
    .F(n811_5),
    .I0(n811_6),
    .I1(n811_7),
    .I2(n811_8),
    .I3(n811_9) 
);
defparam n811_s2.INIT=16'h00F4;
  LUT4 n812_s2 (
    .F(n812_5),
    .I0(n812_6),
    .I1(n812_7),
    .I2(n812_8),
    .I3(n812_9) 
);
defparam n812_s2.INIT=16'h00F4;
  LUT4 n813_s2 (
    .F(n813_5),
    .I0(n813_6),
    .I1(n813_7),
    .I2(n813_8),
    .I3(n813_9) 
);
defparam n813_s2.INIT=16'h00F4;
  LUT4 n814_s2 (
    .F(n814_5),
    .I0(n814_6),
    .I1(n814_7),
    .I2(n814_8),
    .I3(n814_9) 
);
defparam n814_s2.INIT=16'h00F4;
  LUT4 n815_s2 (
    .F(n815_5),
    .I0(n815_6),
    .I1(n815_7),
    .I2(n815_8),
    .I3(n815_9) 
);
defparam n815_s2.INIT=16'h00F4;
  LUT4 n816_s2 (
    .F(n816_5),
    .I0(n816_6),
    .I1(n816_7),
    .I2(n816_8),
    .I3(n816_9) 
);
defparam n816_s2.INIT=16'h00F4;
  LUT4 n817_s2 (
    .F(n817_5),
    .I0(n817_6),
    .I1(n817_7),
    .I2(n817_8),
    .I3(n817_9) 
);
defparam n817_s2.INIT=16'h00F4;
  LUT4 n818_s2 (
    .F(n818_5),
    .I0(n818_18),
    .I1(n818_7),
    .I2(n818_16),
    .I3(n775_5) 
);
defparam n818_s2.INIT=16'h0F44;
  LUT4 n819_s0 (
    .F(n819_3),
    .I0(n819_4),
    .I1(n819_12),
    .I2(w_vram_address_cpu[16]),
    .I3(n775_5) 
);
defparam n819_s0.INIT=16'hEEF0;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(n775_5),
    .I1(w_vram_address_cpu[15]),
    .I2(n820_4),
    .I3(n820_5) 
);
defparam n820_s0.INIT=16'h000E;
  LUT4 n821_s0 (
    .F(n821_3),
    .I0(n775_5),
    .I1(w_vram_address_cpu[14]),
    .I2(n821_4),
    .I3(n821_5) 
);
defparam n821_s0.INIT=16'hFFF4;
  LUT4 n836_s0 (
    .F(n836_3),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n836_10),
    .I2(w_vram_wdata_cpu[7]),
    .I3(n774_16) 
);
defparam n836_s0.INIT=16'hF888;
  LUT4 n837_s0 (
    .F(n837_3),
    .I0(w_vdpcmd_vram_wdata[6]),
    .I1(n836_10),
    .I2(w_vram_wdata_cpu[6]),
    .I3(n774_16) 
);
defparam n837_s0.INIT=16'hF888;
  LUT4 n838_s0 (
    .F(n838_3),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(n836_10),
    .I2(w_vram_wdata_cpu[5]),
    .I3(n774_16) 
);
defparam n838_s0.INIT=16'hF888;
  LUT4 n839_s0 (
    .F(n839_3),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n836_10),
    .I2(w_vram_wdata_cpu[4]),
    .I3(n774_16) 
);
defparam n839_s0.INIT=16'hF888;
  LUT4 n840_s0 (
    .F(n840_3),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(n836_10),
    .I2(w_vram_wdata_cpu[3]),
    .I3(n774_16) 
);
defparam n840_s0.INIT=16'hF888;
  LUT4 n841_s0 (
    .F(n841_3),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(n836_10),
    .I2(w_vram_wdata_cpu[2]),
    .I3(n774_16) 
);
defparam n841_s0.INIT=16'hF888;
  LUT4 n842_s0 (
    .F(n842_3),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n836_10),
    .I2(w_vram_wdata_cpu[1]),
    .I3(n774_16) 
);
defparam n842_s0.INIT=16'hF888;
  LUT4 n843_s0 (
    .F(n843_3),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(n836_10),
    .I2(w_vram_wdata_cpu[0]),
    .I3(n774_16) 
);
defparam n843_s0.INIT=16'hF888;
  LUT3 n1472_s0 (
    .F(n1472_3),
    .I0(n1472_10),
    .I1(n1472_5),
    .I2(n1472_6) 
);
defparam n1472_s0.INIT=8'h80;
  LUT2 n515_s21 (
    .F(n515_25),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n515_s21.INIT=4'hB;
  LUT3 ff_vram_access_address_16_s2 (
    .F(ff_vram_access_address_16_6),
    .I0(ff_vram_access_address_16_9),
    .I1(n775_5),
    .I2(ff_vram_access_address_13_6) 
);
defparam ff_vram_access_address_16_s2.INIT=8'h70;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(ff_vram_access_address_13_7),
    .I1(n557_7),
    .I2(ff_enable),
    .I3(n775_5) 
);
defparam ff_vram_access_address_13_s2.INIT=16'hF888;
  LUT4 n774_s4 (
    .F(n774_7),
    .I0(w_vram_address_cpu[13]),
    .I1(n774_14),
    .I2(n774_18),
    .I3(n778_18) 
);
defparam n774_s4.INIT=16'h3CAA;
  LUT4 n774_s5 (
    .F(n774_8),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[11]),
    .I2(ff_vram_access_address[10]),
    .I3(n777_6) 
);
defparam n774_s5.INIT=16'h8000;
  LUT4 n775_s2 (
    .F(n775_5),
    .I0(n775_8),
    .I1(n775_9),
    .I2(n293_6),
    .I3(n775_10) 
);
defparam n775_s2.INIT=16'h0D00;
  LUT3 n775_s3 (
    .F(n775_6),
    .I0(ff_vram_access_address[12]),
    .I1(n775_11),
    .I2(n774_16) 
);
defparam n775_s3.INIT=8'h90;
  LUT4 n775_s4 (
    .F(n775_7),
    .I0(n775_12),
    .I1(n775_20),
    .I2(n775_22),
    .I3(n778_18) 
);
defparam n775_s4.INIT=16'h8700;
  LUT4 n776_s2 (
    .F(n776_5),
    .I0(n776_12),
    .I1(n775_20),
    .I2(n776_10),
    .I3(n778_18) 
);
defparam n776_s2.INIT=16'h7800;
  LUT4 n776_s3 (
    .F(n776_6),
    .I0(ff_vram_access_address[10]),
    .I1(n777_6),
    .I2(ff_vram_access_address[11]),
    .I3(n774_16) 
);
defparam n776_s3.INIT=16'h7800;
  LUT4 n777_s2 (
    .F(n777_5),
    .I0(w_vram_address_cpu[10]),
    .I1(n776_12),
    .I2(n775_20),
    .I3(n778_18) 
);
defparam n777_s2.INIT=16'h3CAA;
  LUT4 n777_s3 (
    .F(n777_6),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(n780_6) 
);
defparam n777_s3.INIT=16'h8000;
  LUT4 n778_s2 (
    .F(n778_5),
    .I0(n778_8),
    .I1(n778_9),
    .I2(n778_16),
    .I3(n778_11) 
);
defparam n778_s2.INIT=16'h807F;
  LUT4 n778_s4 (
    .F(n778_7),
    .I0(n774_12),
    .I1(n778_12),
    .I2(w_vram_address_cpu[9]),
    .I3(n775_5) 
);
defparam n778_s4.INIT=16'hDDF0;
  LUT4 n779_s2 (
    .F(n779_5),
    .I0(ff_vram_access_address[7]),
    .I1(n780_6),
    .I2(n774_12),
    .I3(ff_vram_access_address[8]) 
);
defparam n779_s2.INIT=16'h8070;
  LUT4 n779_s3 (
    .F(n779_6),
    .I0(n778_9),
    .I1(n778_16),
    .I2(n778_8),
    .I3(n774_12) 
);
defparam n779_s3.INIT=16'h0087;
  LUT4 n780_s2 (
    .F(n780_5),
    .I0(w_vram_address_cpu[7]),
    .I1(n778_9),
    .I2(n778_16),
    .I3(n778_18) 
);
defparam n780_s2.INIT=16'h3CAA;
  LUT4 n780_s3 (
    .F(n780_6),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(ff_vram_access_address[4]),
    .I3(n783_6) 
);
defparam n780_s3.INIT=16'h8000;
  LUT4 n782_s2 (
    .F(n782_5),
    .I0(w_vram_address_cpu[5]),
    .I1(n782_7),
    .I2(n782_8),
    .I3(n778_18) 
);
defparam n782_s2.INIT=16'h3CAA;
  LUT3 n782_s3 (
    .F(n782_6),
    .I0(ff_vram_access_address[4]),
    .I1(n783_6),
    .I2(ff_vram_access_address[5]) 
);
defparam n782_s3.INIT=8'h78;
  LUT4 n783_s2 (
    .F(n783_5),
    .I0(w_vram_address_cpu[4]),
    .I1(n783_7),
    .I2(n783_8),
    .I3(n778_18) 
);
defparam n783_s2.INIT=16'h3CAA;
  LUT4 n783_s3 (
    .F(n783_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[3]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n783_s3.INIT=16'h8000;
  LUT4 n784_s2 (
    .F(n784_5),
    .I0(n784_6),
    .I1(n784_7),
    .I2(n784_8),
    .I3(n774_12) 
);
defparam n784_s2.INIT=16'hAA3C;
  LUT4 n785_s2 (
    .F(n785_5),
    .I0(n785_7),
    .I1(n785_8),
    .I2(n785_9),
    .I3(n778_18) 
);
defparam n785_s2.INIT=16'h8700;
  LUT4 n785_s3 (
    .F(n785_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[2]),
    .I3(n774_16) 
);
defparam n785_s3.INIT=16'h8700;
  LUT4 n786_s2 (
    .F(n786_5),
    .I0(n786_6),
    .I1(n785_7),
    .I2(n785_8),
    .I3(n774_12) 
);
defparam n786_s2.INIT=16'h55C3;
  LUT4 n802_s3 (
    .F(n802_6),
    .I0(n802_10),
    .I1(w_vram_address_text12[16]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n802_s3.INIT=16'h0C0A;
  LUT4 n802_s4 (
    .F(n802_7),
    .I0(n802_12),
    .I1(n293_11),
    .I2(n778_18),
    .I3(n802_13) 
);
defparam n802_s4.INIT=16'h000B;
  LUT2 n802_s5 (
    .F(n802_8),
    .I0(n802_14),
    .I1(n775_5) 
);
defparam n802_s5.INIT=4'h4;
  LUT4 n802_s6 (
    .F(n802_9),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[16]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n802_s6.INIT=16'hAC00;
  LUT4 n803_s3 (
    .F(n803_6),
    .I0(n803_10),
    .I1(w_vram_address_text12[15]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n803_s3.INIT=16'h0305;
  LUT4 n803_s4 (
    .F(n803_7),
    .I0(n803_11),
    .I1(n803_12),
    .I2(n778_18),
    .I3(n803_13) 
);
defparam n803_s4.INIT=16'h000D;
  LUT2 n803_s5 (
    .F(n803_8),
    .I0(n803_14),
    .I1(n775_5) 
);
defparam n803_s5.INIT=4'h4;
  LUT4 n803_s6 (
    .F(n803_9),
    .I0(ff_vram_access_address[15]),
    .I1(ff_vram_access_address[16]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n803_s6.INIT=16'h3500;
  LUT4 n804_s3 (
    .F(n804_6),
    .I0(n804_10),
    .I1(w_vram_address_text12[14]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n804_s3.INIT=16'h0305;
  LUT4 n804_s4 (
    .F(n804_7),
    .I0(n804_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n804_12) 
);
defparam n804_s4.INIT=16'h000B;
  LUT2 n804_s5 (
    .F(n804_8),
    .I0(n804_13),
    .I1(n775_5) 
);
defparam n804_s5.INIT=4'h4;
  LUT4 n804_s6 (
    .F(n804_9),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[15]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n804_s6.INIT=16'h3500;
  LUT4 n805_s3 (
    .F(n805_6),
    .I0(n805_9),
    .I1(n803_11),
    .I2(n775_5),
    .I3(n805_10) 
);
defparam n805_s3.INIT=16'h0007;
  LUT4 n805_s4 (
    .F(n805_7),
    .I0(n805_11),
    .I1(w_vram_address_text12[13]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n805_s4.INIT=16'h0C0A;
  LUT4 n805_s5 (
    .F(n805_8),
    .I0(n805_12),
    .I1(n805_13),
    .I2(n774_12),
    .I3(n775_5) 
);
defparam n805_s5.INIT=16'h5C00;
  LUT4 n806_s3 (
    .F(n806_6),
    .I0(n806_10),
    .I1(w_vram_address_text12[12]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n806_s3.INIT=16'h0305;
  LUT4 n806_s4 (
    .F(n806_7),
    .I0(n806_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n806_12) 
);
defparam n806_s4.INIT=16'h000B;
  LUT2 n806_s5 (
    .F(n806_8),
    .I0(n806_13),
    .I1(n775_5) 
);
defparam n806_s5.INIT=4'h4;
  LUT4 n806_s6 (
    .F(n806_9),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[13]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n806_s6.INIT=16'h3500;
  LUT4 n807_s3 (
    .F(n807_6),
    .I0(n807_10),
    .I1(w_vram_address_text12[11]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n807_s3.INIT=16'h0305;
  LUT4 n807_s4 (
    .F(n807_7),
    .I0(n807_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n807_12) 
);
defparam n807_s4.INIT=16'h000B;
  LUT2 n807_s5 (
    .F(n807_8),
    .I0(n807_13),
    .I1(n775_5) 
);
defparam n807_s5.INIT=4'h4;
  LUT4 n807_s6 (
    .F(n807_9),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[12]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n807_s6.INIT=16'h3500;
  LUT4 n808_s3 (
    .F(n808_6),
    .I0(n808_10),
    .I1(w_vram_address_text12[10]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n808_s3.INIT=16'h0305;
  LUT4 n808_s4 (
    .F(n808_7),
    .I0(n808_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n808_12) 
);
defparam n808_s4.INIT=16'h000B;
  LUT2 n808_s5 (
    .F(n808_8),
    .I0(n808_13),
    .I1(n775_5) 
);
defparam n808_s5.INIT=4'h4;
  LUT4 n808_s6 (
    .F(n808_9),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[11]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n808_s6.INIT=16'h3500;
  LUT4 n809_s3 (
    .F(n809_6),
    .I0(n809_10),
    .I1(w_vram_address_text12[9]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n809_s3.INIT=16'h0305;
  LUT4 n809_s4 (
    .F(n809_7),
    .I0(n809_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n809_12) 
);
defparam n809_s4.INIT=16'h000B;
  LUT2 n809_s5 (
    .F(n809_8),
    .I0(n809_13),
    .I1(n775_5) 
);
defparam n809_s5.INIT=4'h4;
  LUT4 n809_s6 (
    .F(n809_9),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[10]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n809_s6.INIT=16'h3500;
  LUT4 n810_s3 (
    .F(n810_6),
    .I0(n810_9),
    .I1(ff_dram_address_16_8),
    .I2(n810_10),
    .I3(n810_11) 
);
defparam n810_s3.INIT=16'h0D00;
  LUT4 n810_s4 (
    .F(n810_7),
    .I0(n778_8),
    .I1(n778_11),
    .I2(pcolorcode_7_5),
    .I3(n775_5) 
);
defparam n810_s4.INIT=16'hCA00;
  LUT3 n810_s5 (
    .F(n810_8),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[9]),
    .I2(pcolorcode_7_5) 
);
defparam n810_s5.INIT=8'hCA;
  LUT4 n811_s3 (
    .F(n811_6),
    .I0(n811_10),
    .I1(w_vram_address_text12[7]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n811_s3.INIT=16'h0305;
  LUT4 n811_s4 (
    .F(n811_7),
    .I0(n811_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n811_12) 
);
defparam n811_s4.INIT=16'h000B;
  LUT2 n811_s5 (
    .F(n811_8),
    .I0(n811_13),
    .I1(n775_5) 
);
defparam n811_s5.INIT=4'h4;
  LUT4 n811_s6 (
    .F(n811_9),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[8]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n811_s6.INIT=16'h3500;
  LUT4 n812_s3 (
    .F(n812_6),
    .I0(n812_10),
    .I1(w_vram_address_text12[6]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n812_s3.INIT=16'h0305;
  LUT4 n812_s4 (
    .F(n812_7),
    .I0(n812_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n812_12) 
);
defparam n812_s4.INIT=16'h000B;
  LUT2 n812_s5 (
    .F(n812_8),
    .I0(n812_13),
    .I1(n775_5) 
);
defparam n812_s5.INIT=4'h4;
  LUT4 n812_s6 (
    .F(n812_9),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[7]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n812_s6.INIT=16'h3500;
  LUT4 n813_s3 (
    .F(n813_6),
    .I0(n813_10),
    .I1(w_vram_address_text12[5]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n813_s3.INIT=16'h0305;
  LUT4 n813_s4 (
    .F(n813_7),
    .I0(n813_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n813_12) 
);
defparam n813_s4.INIT=16'h000B;
  LUT2 n813_s5 (
    .F(n813_8),
    .I0(n813_13),
    .I1(n775_5) 
);
defparam n813_s5.INIT=4'h4;
  LUT4 n813_s6 (
    .F(n813_9),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[6]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n813_s6.INIT=16'h3500;
  LUT4 n814_s3 (
    .F(n814_6),
    .I0(n814_10),
    .I1(w_vram_address_text12[4]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n814_s3.INIT=16'h0305;
  LUT4 n814_s4 (
    .F(n814_7),
    .I0(n814_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n814_12) 
);
defparam n814_s4.INIT=16'h000B;
  LUT2 n814_s5 (
    .F(n814_8),
    .I0(n814_13),
    .I1(n775_5) 
);
defparam n814_s5.INIT=4'h4;
  LUT4 n814_s6 (
    .F(n814_9),
    .I0(ff_vram_access_address[4]),
    .I1(ff_vram_access_address[5]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n814_s6.INIT=16'h3500;
  LUT4 n815_s3 (
    .F(n815_6),
    .I0(n815_10),
    .I1(w_vram_address_text12[3]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n815_s3.INIT=16'h0305;
  LUT4 n815_s4 (
    .F(n815_7),
    .I0(n815_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n815_12) 
);
defparam n815_s4.INIT=16'h000B;
  LUT2 n815_s5 (
    .F(n815_8),
    .I0(n815_13),
    .I1(n775_5) 
);
defparam n815_s5.INIT=4'h4;
  LUT4 n815_s6 (
    .F(n815_9),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[4]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n815_s6.INIT=16'h3500;
  LUT4 n816_s3 (
    .F(n816_6),
    .I0(n816_10),
    .I1(w_vram_address_text12[2]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n816_s3.INIT=16'h0305;
  LUT4 n816_s4 (
    .F(n816_7),
    .I0(n816_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n816_12) 
);
defparam n816_s4.INIT=16'h000B;
  LUT2 n816_s5 (
    .F(n816_8),
    .I0(n816_13),
    .I1(n775_5) 
);
defparam n816_s5.INIT=4'h4;
  LUT4 n816_s6 (
    .F(n816_9),
    .I0(ff_vram_access_address[2]),
    .I1(ff_vram_access_address[3]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n816_s6.INIT=16'h3500;
  LUT4 n817_s3 (
    .F(n817_6),
    .I0(n817_10),
    .I1(w_vram_address_text12[1]),
    .I2(ff_dram_address_16_8),
    .I3(n802_23) 
);
defparam n817_s3.INIT=16'h0305;
  LUT4 n817_s4 (
    .F(n817_7),
    .I0(n817_11),
    .I1(n803_11),
    .I2(n778_18),
    .I3(n817_16) 
);
defparam n817_s4.INIT=16'h000B;
  LUT2 n817_s5 (
    .F(n817_8),
    .I0(n817_13),
    .I1(n775_5) 
);
defparam n817_s5.INIT=4'h4;
  LUT4 n817_s6 (
    .F(n817_9),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[2]),
    .I2(pcolorcode_7_5),
    .I3(n774_16) 
);
defparam n817_s6.INIT=16'h3500;
  LUT4 n818_s4 (
    .F(n818_7),
    .I0(n818_10),
    .I1(n803_11),
    .I2(ff_dram_address_16_8),
    .I3(n818_11) 
);
defparam n818_s4.INIT=16'hB0BB;
  LUT4 n819_s1 (
    .F(n819_4),
    .I0(n774_18),
    .I1(n819_14),
    .I2(n819_10),
    .I3(n774_12) 
);
defparam n819_s1.INIT=16'h0078;
  LUT4 n820_s1 (
    .F(n820_4),
    .I0(n774_18),
    .I1(n820_6),
    .I2(n820_10),
    .I3(n778_18) 
);
defparam n820_s1.INIT=16'h8700;
  LUT4 n820_s2 (
    .F(n820_5),
    .I0(n774_8),
    .I1(n820_8),
    .I2(ff_vram_access_address[15]),
    .I3(n774_16) 
);
defparam n820_s2.INIT=16'h8700;
  LUT4 n821_s1 (
    .F(n821_4),
    .I0(n774_14),
    .I1(n774_18),
    .I2(n821_8),
    .I3(n778_18) 
);
defparam n821_s1.INIT=16'h7800;
  LUT4 n821_s2 (
    .F(n821_5),
    .I0(ff_vram_access_address[13]),
    .I1(n774_8),
    .I2(ff_vram_access_address[14]),
    .I3(n774_16) 
);
defparam n821_s2.INIT=16'h7800;
  LUT4 n1472_s2 (
    .F(n1472_5),
    .I0(n1472_7),
    .I1(n1786_6),
    .I2(n293_6),
    .I3(n1472_12) 
);
defparam n1472_s2.INIT=16'h0D00;
  LUT4 n1472_s3 (
    .F(n1472_6),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack),
    .I2(ff_enable),
    .I3(n774_12) 
);
defparam n1472_s3.INIT=16'h0090;
  LUT2 ff_vram_access_address_13_s3 (
    .F(ff_vram_access_address_13_7),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam ff_vram_access_address_13_s3.INIT=4'h6;
  LUT2 ff_dram_address_16_s5 (
    .F(ff_dram_address_16_8),
    .I0(ff_dram_address_16_10),
    .I1(n1472_10) 
);
defparam ff_dram_address_16_s5.INIT=4'h4;
  LUT4 n293_s3 (
    .F(n293_6),
    .I0(n135_4),
    .I1(w_logical_vram_addr_nam_11_5),
    .I2(n293_8),
    .I3(n293_9) 
);
defparam n293_s3.INIT=16'h0700;
  LUT4 n293_s4 (
    .F(n293_7),
    .I0(n774_12),
    .I1(w_vram_rd_req),
    .I2(w_vram_rd_ack),
    .I3(n293_6) 
);
defparam n293_s4.INIT=16'h00BE;
  LUT2 n774_s9 (
    .F(n774_12),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack) 
);
defparam n774_s9.INIT=4'h6;
  LUT3 n775_s5 (
    .F(n775_8),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n775_s5.INIT=8'h80;
  LUT4 n775_s6 (
    .F(n775_9),
    .I0(n775_15),
    .I1(n135_4),
    .I2(w_logical_vram_addr_nam_11_5),
    .I3(ff_local_dot_counter_x_8_7) 
);
defparam n775_s6.INIT=16'hBF00;
  LUT4 n775_s7 (
    .F(n775_10),
    .I0(n774_12),
    .I1(w_vram_rd_req),
    .I2(w_vram_rd_ack),
    .I3(n515_25) 
);
defparam n775_s7.INIT=16'h00BE;
  LUT4 n775_s8 (
    .F(n775_11),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n780_6),
    .I3(n775_16) 
);
defparam n775_s8.INIT=16'h8000;
  LUT2 n775_s9 (
    .F(n775_12),
    .I0(n776_12),
    .I1(n776_10) 
);
defparam n775_s9.INIT=4'h8;
  LUT4 n778_s5 (
    .F(n778_8),
    .I0(ff_vram_access_address[8]),
    .I1(w_vram_address_cpu[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n778_s5.INIT=16'hACCA;
  LUT4 n778_s6 (
    .F(n778_9),
    .I0(ff_vram_access_address[7]),
    .I1(w_vram_address_cpu[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n778_s6.INIT=16'hACCA;
  LUT4 n778_s8 (
    .F(n778_11),
    .I0(ff_vram_access_address[9]),
    .I1(w_vram_address_cpu[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n778_s8.INIT=16'hACCA;
  LUT4 n778_s9 (
    .F(n778_12),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]),
    .I2(n780_6),
    .I3(ff_vram_access_address[9]) 
);
defparam n778_s9.INIT=16'h7F80;
  LUT4 n781_s3 (
    .F(n781_6),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n783_6),
    .I3(ff_vram_access_address[6]) 
);
defparam n781_s3.INIT=16'h7F80;
  LUT4 n782_s4 (
    .F(n782_7),
    .I0(ff_vram_access_address[5]),
    .I1(w_vram_address_cpu[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n782_s4.INIT=16'hACCA;
  LUT2 n782_s5 (
    .F(n782_8),
    .I0(n783_8),
    .I1(n783_7) 
);
defparam n782_s5.INIT=4'h8;
  LUT4 n783_s4 (
    .F(n783_7),
    .I0(n784_7),
    .I1(n785_7),
    .I2(n785_8),
    .I3(n785_9) 
);
defparam n783_s4.INIT=16'h8000;
  LUT4 n783_s5 (
    .F(n783_8),
    .I0(ff_vram_access_address[4]),
    .I1(w_vram_address_cpu[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n783_s5.INIT=16'hACCA;
  LUT4 n784_s3 (
    .F(n784_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]),
    .I3(ff_vram_access_address[3]) 
);
defparam n784_s3.INIT=16'h7F80;
  LUT4 n784_s4 (
    .F(n784_7),
    .I0(ff_vram_access_address[3]),
    .I1(w_vram_address_cpu[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n784_s4.INIT=16'hACCA;
  LUT3 n784_s5 (
    .F(n784_8),
    .I0(n785_7),
    .I1(n785_8),
    .I2(n785_9) 
);
defparam n784_s5.INIT=8'h80;
  LUT4 n785_s4 (
    .F(n785_7),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n785_s4.INIT=16'hACCA;
  LUT4 n785_s5 (
    .F(n785_8),
    .I0(ff_vram_access_address[1]),
    .I1(w_vram_address_cpu[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n785_s5.INIT=16'hACCA;
  LUT4 n785_s6 (
    .F(n785_9),
    .I0(ff_vram_access_address[2]),
    .I1(w_vram_address_cpu[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n785_s6.INIT=16'hACCA;
  LUT2 n786_s3 (
    .F(n786_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]) 
);
defparam n786_s3.INIT=4'h6;
  LUT3 n802_s7 (
    .F(n802_10),
    .I0(w_vram_address_graphic123m[16]),
    .I1(w_vram_address_graphic4567[16]),
    .I2(n802_21) 
);
defparam n802_s7.INIT=8'hAC;
  LUT4 n802_s9 (
    .F(n802_12),
    .I0(n251_18),
    .I1(ff_preread_address[0]),
    .I2(n802_25),
    .I3(n802_17) 
);
defparam n802_s9.INIT=16'hBB0F;
  LUT3 n802_s10 (
    .F(n802_13),
    .I0(n802_18),
    .I1(n802_19),
    .I2(n1472_10) 
);
defparam n802_s10.INIT=8'h80;
  LUT4 n802_s11 (
    .F(n802_14),
    .I0(n819_10),
    .I1(n785_7),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n802_s11.INIT=16'h00CA;
  LUT3 n803_s7 (
    .F(n803_10),
    .I0(w_vram_address_graphic123m[15]),
    .I1(w_vram_address_graphic4567[15]),
    .I2(n802_21) 
);
defparam n803_s7.INIT=8'hAC;
  LUT2 n803_s8 (
    .F(n803_11),
    .I0(n1472_10),
    .I1(n802_19) 
);
defparam n803_s8.INIT=4'h8;
  LUT3 n803_s9 (
    .F(n803_12),
    .I0(w_vdpcmd_vram_address[15]),
    .I1(w_vdpcmd_vram_address[16]),
    .I2(pcolorcode_7_5) 
);
defparam n803_s9.INIT=8'hCA;
  LUT4 n803_s10 (
    .F(n803_13),
    .I0(n803_17),
    .I1(n802_25),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n803_s10.INIT=16'h3500;
  LUT4 n803_s11 (
    .F(n803_14),
    .I0(n820_10),
    .I1(n819_10),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n803_s11.INIT=16'h0035;
  LUT3 n804_s7 (
    .F(n804_10),
    .I0(w_vram_address_graphic123m[14]),
    .I1(w_vram_address_graphic4567[14]),
    .I2(n802_21) 
);
defparam n804_s7.INIT=8'hAC;
  LUT3 n804_s8 (
    .F(n804_11),
    .I0(w_vdpcmd_vram_address[14]),
    .I1(w_vdpcmd_vram_address[15]),
    .I2(pcolorcode_7_5) 
);
defparam n804_s8.INIT=8'hCA;
  LUT4 n804_s9 (
    .F(n804_12),
    .I0(n804_16),
    .I1(n803_17),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n804_s9.INIT=16'h3500;
  LUT4 n804_s10 (
    .F(n804_13),
    .I0(n821_8),
    .I1(n820_10),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n804_s10.INIT=16'h0035;
  LUT3 n805_s6 (
    .F(n805_9),
    .I0(w_vdpcmd_vram_address[13]),
    .I1(w_vdpcmd_vram_address[14]),
    .I2(pcolorcode_7_5) 
);
defparam n805_s6.INIT=8'hCA;
  LUT4 n805_s7 (
    .F(n805_10),
    .I0(n805_16),
    .I1(n804_16),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n805_s7.INIT=16'hCA00;
  LUT3 n805_s8 (
    .F(n805_11),
    .I0(w_vram_address_graphic123m[13]),
    .I1(w_vram_address_graphic4567[13]),
    .I2(n802_21) 
);
defparam n805_s8.INIT=8'hAC;
  LUT3 n805_s9 (
    .F(n805_12),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(pcolorcode_7_5) 
);
defparam n805_s9.INIT=8'hCA;
  LUT3 n805_s10 (
    .F(n805_13),
    .I0(n821_8),
    .I1(n774_14),
    .I2(pcolorcode_7_5) 
);
defparam n805_s10.INIT=8'h53;
  LUT3 n806_s7 (
    .F(n806_10),
    .I0(w_vram_address_graphic123m[12]),
    .I1(w_vram_address_graphic4567[12]),
    .I2(n802_21) 
);
defparam n806_s7.INIT=8'hAC;
  LUT3 n806_s8 (
    .F(n806_11),
    .I0(w_vdpcmd_vram_address[12]),
    .I1(w_vdpcmd_vram_address[13]),
    .I2(pcolorcode_7_5) 
);
defparam n806_s8.INIT=8'hCA;
  LUT4 n806_s9 (
    .F(n806_12),
    .I0(n806_16),
    .I1(n805_16),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n806_s9.INIT=16'h3500;
  LUT4 n806_s10 (
    .F(n806_13),
    .I0(n775_22),
    .I1(n774_14),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n806_s10.INIT=16'h0035;
  LUT3 n807_s7 (
    .F(n807_10),
    .I0(w_vram_address_graphic123m[11]),
    .I1(w_vram_address_graphic4567[11]),
    .I2(n802_21) 
);
defparam n807_s7.INIT=8'hAC;
  LUT3 n807_s8 (
    .F(n807_11),
    .I0(w_vdpcmd_vram_address[11]),
    .I1(w_vdpcmd_vram_address[12]),
    .I2(pcolorcode_7_5) 
);
defparam n807_s8.INIT=8'hCA;
  LUT4 n807_s9 (
    .F(n807_12),
    .I0(n807_16),
    .I1(n806_16),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n807_s9.INIT=16'h3500;
  LUT4 n807_s10 (
    .F(n807_13),
    .I0(n776_10),
    .I1(n775_22),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n807_s10.INIT=16'h0035;
  LUT3 n808_s7 (
    .F(n808_10),
    .I0(w_vram_address_graphic123m[10]),
    .I1(w_vram_address_graphic4567[10]),
    .I2(n802_21) 
);
defparam n808_s7.INIT=8'hAC;
  LUT3 n808_s8 (
    .F(n808_11),
    .I0(w_vdpcmd_vram_address[10]),
    .I1(w_vdpcmd_vram_address[11]),
    .I2(pcolorcode_7_5) 
);
defparam n808_s8.INIT=8'hCA;
  LUT4 n808_s9 (
    .F(n808_12),
    .I0(n808_16),
    .I1(n807_16),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n808_s9.INIT=16'h3500;
  LUT4 n808_s10 (
    .F(n808_13),
    .I0(n776_10),
    .I1(n776_12),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n808_s10.INIT=16'h0053;
  LUT3 n809_s7 (
    .F(n809_10),
    .I0(w_vram_address_graphic123m[9]),
    .I1(w_vram_address_graphic4567[9]),
    .I2(n802_21) 
);
defparam n809_s7.INIT=8'hAC;
  LUT3 n809_s8 (
    .F(n809_11),
    .I0(w_vdpcmd_vram_address[9]),
    .I1(w_vdpcmd_vram_address[10]),
    .I2(pcolorcode_7_5) 
);
defparam n809_s8.INIT=8'hCA;
  LUT4 n809_s9 (
    .F(n809_12),
    .I0(n809_16),
    .I1(n808_16),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n809_s9.INIT=16'h3500;
  LUT4 n809_s10 (
    .F(n809_13),
    .I0(n778_11),
    .I1(n776_12),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n809_s10.INIT=16'h0035;
  LUT3 n810_s6 (
    .F(n810_9),
    .I0(n810_12),
    .I1(w_vram_address_text12[8]),
    .I2(n802_23) 
);
defparam n810_s6.INIT=8'h35;
  LUT3 n810_s7 (
    .F(n810_10),
    .I0(n1472_10),
    .I1(n802_19),
    .I2(n810_13) 
);
defparam n810_s7.INIT=8'h08;
  LUT3 n810_s8 (
    .F(n810_11),
    .I0(n775_5),
    .I1(n810_16),
    .I2(n293_11) 
);
defparam n810_s8.INIT=8'h15;
  LUT3 n811_s7 (
    .F(n811_10),
    .I0(w_vram_address_graphic123m[7]),
    .I1(w_vram_address_graphic4567[7]),
    .I2(n802_21) 
);
defparam n811_s7.INIT=8'hAC;
  LUT3 n811_s8 (
    .F(n811_11),
    .I0(w_vdpcmd_vram_address[7]),
    .I1(w_vdpcmd_vram_address[8]),
    .I2(pcolorcode_7_5) 
);
defparam n811_s8.INIT=8'hCA;
  LUT4 n811_s9 (
    .F(n811_12),
    .I0(n811_19),
    .I1(n811_17),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n811_s9.INIT=16'h3500;
  LUT4 n811_s10 (
    .F(n811_13),
    .I0(n778_9),
    .I1(n778_8),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n811_s10.INIT=16'h0035;
  LUT3 n812_s7 (
    .F(n812_10),
    .I0(w_vram_address_graphic123m[6]),
    .I1(w_vram_address_graphic4567[6]),
    .I2(n802_21) 
);
defparam n812_s7.INIT=8'hAC;
  LUT3 n812_s8 (
    .F(n812_11),
    .I0(w_vdpcmd_vram_address[6]),
    .I1(w_vdpcmd_vram_address[7]),
    .I2(pcolorcode_7_5) 
);
defparam n812_s8.INIT=8'hCA;
  LUT4 n812_s9 (
    .F(n812_12),
    .I0(n812_16),
    .I1(n811_19),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n812_s9.INIT=16'h3500;
  LUT4 n812_s10 (
    .F(n812_13),
    .I0(n778_9),
    .I1(n781_8),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n812_s10.INIT=16'h0053;
  LUT3 n813_s7 (
    .F(n813_10),
    .I0(w_vram_address_graphic123m[5]),
    .I1(w_vram_address_graphic4567[5]),
    .I2(n802_21) 
);
defparam n813_s7.INIT=8'hAC;
  LUT3 n813_s8 (
    .F(n813_11),
    .I0(w_vdpcmd_vram_address[5]),
    .I1(w_vdpcmd_vram_address[6]),
    .I2(pcolorcode_7_5) 
);
defparam n813_s8.INIT=8'hCA;
  LUT4 n813_s9 (
    .F(n813_12),
    .I0(n813_16),
    .I1(n812_16),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n813_s9.INIT=16'h3500;
  LUT4 n813_s10 (
    .F(n813_13),
    .I0(n781_8),
    .I1(n782_7),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n813_s10.INIT=16'h0053;
  LUT3 n814_s7 (
    .F(n814_10),
    .I0(w_vram_address_graphic123m[4]),
    .I1(w_vram_address_graphic4567[4]),
    .I2(n802_21) 
);
defparam n814_s7.INIT=8'hAC;
  LUT3 n814_s8 (
    .F(n814_11),
    .I0(w_vdpcmd_vram_address[4]),
    .I1(w_vdpcmd_vram_address[5]),
    .I2(pcolorcode_7_5) 
);
defparam n814_s8.INIT=8'hCA;
  LUT4 n814_s9 (
    .F(n814_12),
    .I0(n814_16),
    .I1(n813_16),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n814_s9.INIT=16'h3500;
  LUT4 n814_s10 (
    .F(n814_13),
    .I0(n783_8),
    .I1(n782_7),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n814_s10.INIT=16'h0035;
  LUT3 n815_s7 (
    .F(n815_10),
    .I0(w_vram_address_graphic123m[3]),
    .I1(w_vram_address_graphic4567[3]),
    .I2(n802_21) 
);
defparam n815_s7.INIT=8'hAC;
  LUT3 n815_s8 (
    .F(n815_11),
    .I0(w_vdpcmd_vram_address[3]),
    .I1(w_vdpcmd_vram_address[4]),
    .I2(pcolorcode_7_5) 
);
defparam n815_s8.INIT=8'hCA;
  LUT4 n815_s9 (
    .F(n815_12),
    .I0(n815_16),
    .I1(n814_16),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n815_s9.INIT=16'h3500;
  LUT4 n815_s10 (
    .F(n815_13),
    .I0(n783_8),
    .I1(n784_7),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n815_s10.INIT=16'h0053;
  LUT3 n816_s7 (
    .F(n816_10),
    .I0(w_vram_address_graphic123m[2]),
    .I1(w_vram_address_graphic4567[2]),
    .I2(n802_21) 
);
defparam n816_s7.INIT=8'hAC;
  LUT3 n816_s8 (
    .F(n816_11),
    .I0(w_vdpcmd_vram_address[2]),
    .I1(w_vdpcmd_vram_address[3]),
    .I2(pcolorcode_7_5) 
);
defparam n816_s8.INIT=8'hCA;
  LUT4 n816_s9 (
    .F(n816_12),
    .I0(n816_16),
    .I1(n815_16),
    .I2(n802_17),
    .I3(n293_11) 
);
defparam n816_s9.INIT=16'h3500;
  LUT4 n816_s10 (
    .F(n816_13),
    .I0(n785_9),
    .I1(n784_7),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n816_s10.INIT=16'h0035;
  LUT3 n817_s7 (
    .F(n817_10),
    .I0(w_vram_address_graphic123m[1]),
    .I1(w_vram_address_graphic4567[1]),
    .I2(n802_21) 
);
defparam n817_s7.INIT=8'hAC;
  LUT3 n817_s8 (
    .F(n817_11),
    .I0(w_vdpcmd_vram_address[1]),
    .I1(w_vdpcmd_vram_address[2]),
    .I2(pcolorcode_7_5) 
);
defparam n817_s8.INIT=8'hCA;
  LUT4 n817_s10 (
    .F(n817_13),
    .I0(n785_9),
    .I1(n785_8),
    .I2(pcolorcode_7_5),
    .I3(n774_12) 
);
defparam n817_s10.INIT=16'h0053;
  LUT4 n818_s6 (
    .F(n818_9),
    .I0(ff_preread_address[1]),
    .I1(ff_preread_address[0]),
    .I2(n251_18),
    .I3(n802_17) 
);
defparam n818_s6.INIT=16'h0A0C;
  LUT3 n818_s7 (
    .F(n818_10),
    .I0(w_vdpcmd_vram_address[1]),
    .I1(w_vdpcmd_vram_address[0]),
    .I2(pcolorcode_7_5) 
);
defparam n818_s7.INIT=8'hAC;
  LUT3 n818_s8 (
    .F(n818_11),
    .I0(n818_14),
    .I1(w_vram_address_text12[0]),
    .I2(n802_23) 
);
defparam n818_s8.INIT=8'h35;
  LUT3 n818_s9 (
    .F(n818_12),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[0]),
    .I2(pcolorcode_7_5) 
);
defparam n818_s9.INIT=8'hAC;
  LUT3 n818_s10 (
    .F(n818_13),
    .I0(n785_8),
    .I1(n785_7),
    .I2(pcolorcode_7_5) 
);
defparam n818_s10.INIT=8'h53;
  LUT4 n819_s5 (
    .F(n819_8),
    .I0(ff_vram_access_address[15]),
    .I1(ff_vram_access_address[12]),
    .I2(n775_11),
    .I3(n820_8) 
);
defparam n819_s5.INIT=16'h8000;
  LUT2 n820_s3 (
    .F(n820_6),
    .I0(n774_14),
    .I1(n821_8) 
);
defparam n820_s3.INIT=4'h8;
  LUT2 n820_s5 (
    .F(n820_8),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[13]) 
);
defparam n820_s5.INIT=4'h8;
  LUT2 n1472_s4 (
    .F(n1472_7),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam n1472_s4.INIT=4'h6;
  LUT4 ff_dram_address_16_s6 (
    .F(ff_dram_address_16_9),
    .I0(n802_23),
    .I1(pcolorcode_7_5),
    .I2(n802_21),
    .I3(n1967_6) 
);
defparam ff_dram_address_16_s6.INIT=16'h0001;
  LUT4 ff_dram_address_16_s7 (
    .F(ff_dram_address_16_10),
    .I0(n836_8),
    .I1(n1786_6),
    .I2(n293_6),
    .I3(n1472_12) 
);
defparam ff_dram_address_16_s7.INIT=16'h000D;
  LUT3 n293_s5 (
    .F(n293_8),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(ff_prewindow_x) 
);
defparam n293_s5.INIT=8'h70;
  LUT4 n293_s6 (
    .F(n293_9),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_prewindow_y_sp),
    .I3(w_sp_vram_accessing) 
);
defparam n293_s6.INIT=16'h7000;
  LUT3 n775_s12 (
    .F(n775_15),
    .I0(reg_r0_disp_mode[2]),
    .I1(ff_tx_vram_read_en2),
    .I2(ff_tx_vram_read_en) 
);
defparam n775_s12.INIT=8'h07;
  LUT3 n775_s13 (
    .F(n775_16),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(ff_vram_access_address[9]) 
);
defparam n775_s13.INIT=8'h80;
  LUT4 n775_s14 (
    .F(n775_17),
    .I0(n778_11),
    .I1(n778_8),
    .I2(n783_8),
    .I3(n778_9) 
);
defparam n775_s14.INIT=16'h8000;
  LUT4 n781_s5 (
    .F(n781_8),
    .I0(ff_vram_access_address[6]),
    .I1(w_vram_address_cpu[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n781_s5.INIT=16'hACCA;
  LUT2 n802_s14 (
    .F(n802_17),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n802_s14.INIT=4'h8;
  LUT3 n802_s15 (
    .F(n802_18),
    .I0(w_vdpcmd_vram_address[0]),
    .I1(w_vdpcmd_vram_address[16]),
    .I2(pcolorcode_7_5) 
);
defparam n802_s15.INIT=8'hAC;
  LUT4 n802_s16 (
    .F(n802_19),
    .I0(n1786_6),
    .I1(n836_8),
    .I2(n1472_12),
    .I3(n293_6) 
);
defparam n802_s16.INIT=16'h00F4;
  LUT3 n810_s9 (
    .F(n810_12),
    .I0(w_vram_address_graphic123m[8]),
    .I1(w_vram_address_graphic4567[8]),
    .I2(n802_21) 
);
defparam n810_s9.INIT=8'hAC;
  LUT3 n810_s10 (
    .F(n810_13),
    .I0(w_vdpcmd_vram_address[8]),
    .I1(w_vdpcmd_vram_address[9]),
    .I2(pcolorcode_7_5) 
);
defparam n810_s10.INIT=8'hCA;
  LUT4 n817_s11 (
    .F(n817_14),
    .I0(n251_18),
    .I1(ff_preread_address[1]),
    .I2(n816_16),
    .I3(n802_17) 
);
defparam n817_s11.INIT=16'h0FBB;
  LUT3 n818_s11 (
    .F(n818_14),
    .I0(w_vram_address_graphic123m[0]),
    .I1(w_vram_address_graphic4567[0]),
    .I2(n802_21) 
);
defparam n818_s11.INIT=8'hAC;
  LUT4 n775_s16 (
    .F(n775_20),
    .I0(n783_7),
    .I1(n775_17),
    .I2(n782_7),
    .I3(n781_8) 
);
defparam n775_s16.INIT=16'h8000;
  LUT4 n778_s11 (
    .F(n778_16),
    .I0(n782_7),
    .I1(n781_8),
    .I2(n783_8),
    .I3(n783_7) 
);
defparam n778_s11.INIT=16'h8000;
  LUT4 n781_s6 (
    .F(n781_10),
    .I0(n782_7),
    .I1(n783_8),
    .I2(n783_7),
    .I3(n781_8) 
);
defparam n781_s6.INIT=16'h807F;
  LUT4 ff_vram_access_address_16_s4 (
    .F(ff_vram_access_address_16_9),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam ff_vram_access_address_16_s4.INIT=16'h0007;
  LUT4 n802_s17 (
    .F(n802_21),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n240_6) 
);
defparam n802_s17.INIT=16'h1F00;
  LUT3 n836_s4 (
    .F(n836_8),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(ff_wait_cnt[15]) 
);
defparam n836_s4.INIT=8'h60;
  LUT4 ff_dram_address_16_s8 (
    .F(ff_dram_address_16_12),
    .I0(ff_dram_address_16_9),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(n775_5) 
);
defparam ff_dram_address_16_s8.INIT=16'h00EF;
  LUT4 n1472_s6 (
    .F(n1472_10),
    .I0(n775_8),
    .I1(n775_9),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n1472_s6.INIT=16'h0D00;
  LUT3 n293_s7 (
    .F(n293_11),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n293_6) 
);
defparam n293_s7.INIT=8'h40;
  LUT3 n1472_s7 (
    .F(n1472_12),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_wait_cnt[15]) 
);
defparam n1472_s7.INIT=8'h60;
  LUT4 n821_s4 (
    .F(n821_8),
    .I0(w_vram_address_cpu[14]),
    .I1(ff_vram_access_address[14]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n821_s4.INIT=16'hCAAC;
  LUT4 n820_s6 (
    .F(n820_10),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n820_s6.INIT=16'hCAAC;
  LUT4 n819_s6 (
    .F(n819_10),
    .I0(w_vram_address_cpu[16]),
    .I1(ff_vram_access_address[16]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n819_s6.INIT=16'hCAAC;
  LUT4 n776_s6 (
    .F(n776_10),
    .I0(w_vram_address_cpu[11]),
    .I1(ff_vram_access_address[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n776_s6.INIT=16'hCAAC;
  LUT4 n776_s7 (
    .F(n776_12),
    .I0(w_vram_address_cpu[10]),
    .I1(ff_vram_access_address[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n776_s7.INIT=16'hCAAC;
  LUT4 n775_s17 (
    .F(n775_22),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n775_s17.INIT=16'hCAAC;
  LUT4 n774_s10 (
    .F(n774_14),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n774_s10.INIT=16'hCAAC;
  LUT4 n802_s18 (
    .F(n802_23),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n802_s18.INIT=16'h002A;
  LUT4 n810_s12 (
    .F(n810_16),
    .I0(n811_17),
    .I1(n809_16),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n810_s12.INIT=16'h3555;
  LUT4 ff_dram_address_16_s9 (
    .F(ff_dram_address_16_14),
    .I0(ff_dram_address_16_12),
    .I1(ff_dram_address_16_10),
    .I2(n1472_10),
    .I3(ff_enable) 
);
defparam ff_dram_address_16_s9.INIT=16'h7500;
  LUT4 n816_s12 (
    .F(n816_16),
    .I0(ff_preread_address[2]),
    .I1(ff_y_test_address[2]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n816_s12.INIT=16'hACAA;
  LUT4 n815_s12 (
    .F(n815_16),
    .I0(ff_preread_address[3]),
    .I1(ff_y_test_address[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n815_s12.INIT=16'hACAA;
  LUT4 n814_s12 (
    .F(n814_16),
    .I0(ff_preread_address[4]),
    .I1(ff_y_test_address[4]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n814_s12.INIT=16'hACAA;
  LUT4 n813_s12 (
    .F(n813_16),
    .I0(ff_preread_address[5]),
    .I1(ff_y_test_address[5]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n813_s12.INIT=16'hACAA;
  LUT4 n812_s12 (
    .F(n812_16),
    .I0(ff_preread_address[6]),
    .I1(ff_y_test_address[6]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n812_s12.INIT=16'hACAA;
  LUT4 n811_s13 (
    .F(n811_17),
    .I0(ff_preread_address[8]),
    .I1(ff_y_test_address[8]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n811_s13.INIT=16'hACAA;
  LUT4 n811_s14 (
    .F(n811_19),
    .I0(ff_preread_address[7]),
    .I1(ff_y_test_address[7]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n811_s14.INIT=16'hACAA;
  LUT4 n809_s12 (
    .F(n809_16),
    .I0(ff_preread_address[9]),
    .I1(ff_y_test_address[9]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n809_s12.INIT=16'hACAA;
  LUT4 n808_s12 (
    .F(n808_16),
    .I0(ff_preread_address[10]),
    .I1(ff_y_test_address[10]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n808_s12.INIT=16'hACAA;
  LUT4 n807_s12 (
    .F(n807_16),
    .I0(ff_preread_address[11]),
    .I1(ff_y_test_address[11]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n807_s12.INIT=16'hACAA;
  LUT4 n806_s12 (
    .F(n806_16),
    .I0(ff_preread_address[12]),
    .I1(ff_y_test_address[12]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n806_s12.INIT=16'hACAA;
  LUT4 n805_s12 (
    .F(n805_16),
    .I0(ff_preread_address[13]),
    .I1(ff_y_test_address[13]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n805_s12.INIT=16'hACAA;
  LUT4 n804_s12 (
    .F(n804_16),
    .I0(ff_preread_address[14]),
    .I1(ff_y_test_address[14]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n804_s12.INIT=16'hACAA;
  LUT4 n803_s13 (
    .F(n803_17),
    .I0(ff_preread_address[15]),
    .I1(ff_y_test_address[15]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n803_s13.INIT=16'hACAA;
  LUT4 n802_s19 (
    .F(n802_25),
    .I0(ff_preread_address[16]),
    .I1(ff_y_test_address[16]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n802_s19.INIT=16'hACAA;
  LUT4 n819_s7 (
    .F(n819_12),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(ff_vram_access_address[16]),
    .I3(n819_8) 
);
defparam n819_s7.INIT=16'h0660;
  LUT4 n818_s12 (
    .F(n818_16),
    .I0(n818_12),
    .I1(n818_13),
    .I2(w_vram_write_req),
    .I3(w_vram_write_ack) 
);
defparam n818_s12.INIT=16'hC55C;
  LUT4 n787_s3 (
    .F(n787_7),
    .I0(n785_7),
    .I1(ff_vram_access_address[0]),
    .I2(w_vram_write_req),
    .I3(w_vram_write_ack) 
);
defparam n787_s3.INIT=16'h5335;
  LUT4 n781_s7 (
    .F(n781_12),
    .I0(n781_6),
    .I1(n781_10),
    .I2(w_vram_write_req),
    .I3(w_vram_write_ack) 
);
defparam n781_s7.INIT=16'hC55C;
  LUT3 n778_s12 (
    .F(n778_18),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n775_5) 
);
defparam n778_s12.INIT=8'h90;
  LUT3 n774_s11 (
    .F(n774_16),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n775_5) 
);
defparam n774_s11.INIT=8'h60;
  LUT3 n1210_s1 (
    .F(n1210_5),
    .I0(n1017_7),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req) 
);
defparam n1210_s1.INIT=8'h28;
  LUT2 n936_s3 (
    .F(n936_7),
    .I0(n1431_7),
    .I1(w_vram_rd_ack) 
);
defparam n936_s3.INIT=4'h6;
  LUT2 n1470_s1 (
    .F(n1470_5),
    .I0(ff_enable),
    .I1(n836_10) 
);
defparam n1470_s1.INIT=4'h8;
  LUT4 n836_s5 (
    .F(n836_10),
    .I0(n293_6),
    .I1(n836_12),
    .I2(n293_7),
    .I3(n1472_10) 
);
defparam n836_s5.INIT=16'h0400;
  LUT3 n293_s8 (
    .F(n293_13),
    .I0(n293_11),
    .I1(n293_7),
    .I2(n1472_10) 
);
defparam n293_s8.INIT=8'h10;
  LUT4 n774_s12 (
    .F(n774_18),
    .I0(n775_22),
    .I1(n776_12),
    .I2(n776_10),
    .I3(n775_20) 
);
defparam n774_s12.INIT=16'h8000;
  LUT3 n819_s8 (
    .F(n819_14),
    .I0(n820_10),
    .I1(n774_14),
    .I2(n821_8) 
);
defparam n819_s8.INIT=8'h80;
  LUT4 n836_s6 (
    .F(n836_12),
    .I0(n1786_6),
    .I1(w_vdpcmd_vram_write_ack),
    .I2(ff_vram_wr_req),
    .I3(ff_wait_cnt[15]) 
);
defparam n836_s6.INIT=16'h1400;
  LUT4 n939_s5 (
    .F(n939_11),
    .I0(n1017_7),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req),
    .I3(w_vdpcmd_vram_read_ack) 
);
defparam n939_s5.INIT=16'hD728;
  LUT4 n818_s13 (
    .F(n818_18),
    .I0(n818_9),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(n293_6) 
);
defparam n818_s13.INIT=16'h1000;
  LUT4 n817_s12 (
    .F(n817_16),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n293_6),
    .I3(n817_14) 
);
defparam n817_s12.INIT=16'h4000;
  LUT4 n1431_s2 (
    .F(n1431_7),
    .I0(ff_enable),
    .I1(w_vram_write_req),
    .I2(w_vram_write_ack),
    .I3(n775_5) 
);
defparam n1431_s2.INIT=16'h8200;
  LUT4 n1429_s2 (
    .F(n1429_7),
    .I0(ff_enable),
    .I1(w_vram_write_req),
    .I2(w_vram_write_ack),
    .I3(n775_5) 
);
defparam n1429_s2.INIT=16'h2800;
  LUT4 n845_s3 (
    .F(n845_8),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n775_5),
    .I3(n836_10) 
);
defparam n845_s3.INIT=16'h009F;
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n204_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n204_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n204_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n204_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n204_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n204_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n204_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1210_5),
    .RESET(n204_5) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n802_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n803_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n804_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n805_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n806_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n807_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n808_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n809_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n810_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n811_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n812_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n813_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n814_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n815_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n816_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_sdram_address[1]),
    .D(n817_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_sdram_address[0]),
    .D(n818_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_dram_address_16_14),
    .SET(n204_5) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n836_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n837_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n838_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n839_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n840_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n841_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n842_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n843_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_sdram_write_n),
    .D(n845_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .SET(n204_5) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n819_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n820_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n821_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n774_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n775_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n776_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n777_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n778_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n779_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n780_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n781_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n782_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n783_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n784_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n785_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n786_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n787_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_6),
    .RESET(n204_5) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n939_12),
    .CLK(O_sdram_clk_d),
    .CE(n1472_3),
    .RESET(n204_5) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n293_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFR ff_vram_address_set_ack_s6 (
    .Q(w_vram_addr_set_ack),
    .D(n884_8),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_vram_address_set_ack_s6.INIT=1'b0;
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n939_11),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n936_7),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n1465_8),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  DFFR ff_vdpcmd_vram_write_ack_s2 (
    .Q(w_vdpcmd_vram_write_ack),
    .D(n2386_8),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_vdpcmd_vram_write_ack_s2.INIT=1'b0;
  INV n939_s6 (
    .O(n939_12),
    .I(w_vdpcmd_vram_read_ack) 
);
  INV n936_s5 (
    .O(n936_10),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  O_sdram_clk_d,
  ff_enable,
  n204_5,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  n79_8,
  n263_16,
  n1011_12,
  n263_12,
  n79_10,
  ff_prewindow_x_7,
  reg_r25_msk_Z,
  reg_r27_h_scroll_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  ff_reset,
  w_dh_clk,
  w_dl_clk,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  n1171_1,
  n1170_1,
  n1169_1,
  n1168_1,
  n1167_1,
  n1166_1,
  n1165_1,
  n1164_1,
  n1163_1,
  n1607_3,
  n1470_5,
  n969_5,
  n1638_4,
  n189_7,
  n188_7,
  n186_7,
  n553_7,
  w_field,
  n1607_6,
  w_h_count,
  w_v_count,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_y
)
;
input O_sdram_clk_d;
input ff_enable;
input n204_5;
input reg_r9_pal_mode_Z;
input reg_r9_interlace_mode_Z;
input reg_r9_y_dots_Z;
input n79_8;
input n263_16;
input n1011_12;
input n263_12;
input n79_10;
input ff_prewindow_x_7;
input reg_r25_msk_Z;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r18_adj;
input [7:0] reg_r23_vstart_line_Z;
input [6:6] ff_reset;
output w_dh_clk;
output w_dl_clk;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output n1171_1;
output n1170_1;
output n1169_1;
output n1168_1;
output n1167_1;
output n1166_1;
output n1165_1;
output n1164_1;
output n1163_1;
output n1607_3;
output n1470_5;
output n969_5;
output n1638_4;
output n189_7;
output n188_7;
output n186_7;
output n553_7;
output w_field;
output n1607_6;
output [10:0] w_h_count;
output [10:0] w_v_count;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output [8:0] w_pre_dot_counter_yp;
output [8:0] w_pre_dot_counter_y;
wire n1470_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_4;
wire n790_4;
wire n964_3;
wire n965_3;
wire n966_3;
wire n967_3;
wire n968_3;
wire n969_3;
wire n970_3;
wire n971_3;
wire n973_3;
wire n1041_3;
wire n1043_3;
wire n1044_3;
wire n1046_3;
wire n1047_3;
wire n1048_3;
wire n1049_3;
wire w_v_blanking_end;
wire n1521_3;
wire ff_window_x_5;
wire ff_pre_window_y_6;
wire n931_7;
wire n405_7;
wire n404_6;
wire n378_7;
wire n377_6;
wire n190_6;
wire n187_6;
wire n185_6;
wire n183_6;
wire n126_6;
wire n125_6;
wire n124_6;
wire n123_6;
wire n122_6;
wire n120_6;
wire n119_6;
wire n118_6;
wire n117_6;
wire n44_6;
wire n42_6;
wire n41_6;
wire n40_6;
wire n39_6;
wire n37_6;
wire n36_6;
wire n35_6;
wire n932_6;
wire n697_5;
wire n694_5;
wire n692_5;
wire n797_6;
wire n796_6;
wire n794_14;
wire n1470_4;
wire n1472_4;
wire n1670_4;
wire n550_4;
wire n552_4;
wire n556_4;
wire n790_5;
wire n790_7;
wire n790_8;
wire n964_4;
wire n966_4;
wire n969_4;
wire n973_4;
wire n973_5;
wire n973_6;
wire w_v_blanking_end_4;
wire w_v_blanking_end_5;
wire w_v_blanking_end_6;
wire ff_window_x_6;
wire ff_pre_window_y_7;
wire n698_7;
wire n191_7;
wire n184_7;
wire n123_7;
wire n121_7;
wire n117_7;
wire n42_7;
wire n39_7;
wire n38_7;
wire n695_6;
wire n1670_5;
wire n1670_6;
wire n1670_7;
wire n1670_8;
wire n790_9;
wire n790_10;
wire n966_5;
wire n966_6;
wire n966_7;
wire n973_7;
wire w_v_blanking_end_7;
wire w_v_blanking_end_8;
wire ff_pre_window_y_8;
wire ff_pre_window_y_9;
wire n42_9;
wire n42_10;
wire n1670_9;
wire n1670_10;
wire n1670_11;
wire n790_11;
wire ff_pre_window_y_10;
wire ff_pre_window_y_11;
wire ff_pre_window_y_12;
wire n122_9;
wire n191_9;
wire n790_13;
wire n1042_5;
wire n1045_5;
wire n551_6;
wire n119_9;
wire n121_9;
wire ff_pre_x_cnt_8_7;
wire n188_9;
wire n36_9;
wire n38_9;
wire n554_6;
wire n696_8;
wire n698_9;
wire n794_16;
wire n378_12;
wire n42_12;
wire n43_8;
wire n1481_6;
wire n379_7;
wire n555_6;
wire n972_6;
wire n693_8;
wire n695_8;
wire n696_10;
wire n699_8;
wire n700_8;
wire n184_9;
wire n186_9;
wire n189_9;
wire n192_8;
wire n193_9;
wire n1472_6;
wire n403_8;
wire ff_pre_y_cnt_8_17;
wire n1122_12;
wire n1123_12;
wire n1124_12;
wire n1125_12;
wire n1126_12;
wire n1127_12;
wire n1128_12;
wire n1129_12;
wire n1130_12;
wire n336_11;
wire n380_8;
wire n693_10;
wire n1513_5;
wire ff_pre_window_y_sp_7;
wire \window_y.pre_dot_counter_yp_v_8_8 ;
wire ff_pal_mode;
wire ff_interlace_mode;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n1171_2;
wire n1170_2;
wire n1169_2;
wire n1168_2;
wire n1167_2;
wire n1166_2;
wire n1165_2;
wire n1164_2;
wire n1163_0_COUT;
wire n944_2;
wire n944_3;
wire n943_2;
wire n943_3;
wire n942_2;
wire n942_3;
wire n941_2;
wire n941_3;
wire n940_2;
wire n940_3;
wire n939_2;
wire n939_3;
wire n938_2;
wire n938_3;
wire n936_2;
wire n936_0_COUT;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n855_1_SUM;
wire n855_3;
wire n45_8;
wire w_pre_x_cnt_start0_3_9;
wire n933_7;
wire n929_9;
wire [9:0] ff_v_cnt_in_field;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT4 n1470_s0 (
    .F(n1470_3),
    .I0(n79_8),
    .I1(n1470_4),
    .I2(n1470_5),
    .I3(n1481_6) 
);
defparam n1470_s0.INIT=16'hF800;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n263_16),
    .I3(n550_4) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT3 n551_s0 (
    .F(n551_3),
    .I0(n551_6),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(n550_4) 
);
defparam n551_s0.INIT=8'hCA;
  LUT3 n552_s0 (
    .F(n552_3),
    .I0(n552_4),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(n550_4) 
);
defparam n552_s0.INIT=8'hCA;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n553_7),
    .I3(n550_4) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT3 n554_s0 (
    .F(n554_3),
    .I0(n554_6),
    .I1(ff_pre_x_cnt_start1_0[4]),
    .I2(n550_4) 
);
defparam n554_s0.INIT=8'hCA;
  LUT3 n555_s0 (
    .F(n555_3),
    .I0(n555_6),
    .I1(ff_pre_x_cnt_start1_0[3]),
    .I2(n550_4) 
);
defparam n555_s0.INIT=8'hCA;
  LUT4 n556_s0 (
    .F(n556_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n556_4),
    .I3(n550_4) 
);
defparam n556_s0.INIT=16'hAA3C;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n550_4) 
);
defparam n557_s0.INIT=16'hAA3C;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n550_4) 
);
defparam n558_s1.INIT=8'hA3;
  LUT4 n790_s1 (
    .F(n790_4),
    .I0(n790_5),
    .I1(n790_13),
    .I2(n790_7),
    .I3(n790_8) 
);
defparam n790_s1.INIT=16'h1000;
  LUT3 n964_s0 (
    .F(n964_3),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(n964_4),
    .I2(w_pre_dot_counter_yp[8]) 
);
defparam n964_s0.INIT=8'h78;
  LUT2 n965_s0 (
    .F(n965_3),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(n964_4) 
);
defparam n965_s0.INIT=4'h6;
  LUT4 n966_s0 (
    .F(n966_3),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(n966_4),
    .I3(w_pre_dot_counter_yp[6]) 
);
defparam n966_s0.INIT=16'h7F80;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n966_4),
    .I2(w_pre_dot_counter_yp[5]) 
);
defparam n967_s0.INIT=8'h78;
  LUT2 n968_s0 (
    .F(n968_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n966_4) 
);
defparam n968_s0.INIT=4'h6;
  LUT3 n969_s0 (
    .F(n969_3),
    .I0(n969_4),
    .I1(n969_5),
    .I2(w_pre_dot_counter_yp[3]) 
);
defparam n969_s0.INIT=8'hB4;
  LUT4 n970_s0 (
    .F(n970_3),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n970_s0.INIT=16'hBF40;
  LUT3 n971_s0 (
    .F(n971_3),
    .I0(n969_4),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(w_pre_dot_counter_yp[1]) 
);
defparam n971_s0.INIT=8'hB4;
  LUT3 n973_s0 (
    .F(n973_3),
    .I0(n973_4),
    .I1(n973_5),
    .I2(n973_6) 
);
defparam n973_s0.INIT=8'h10;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(n964_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1041_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n966_3),
    .I1(n938_2),
    .I2(w_v_blanking_end) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n967_3),
    .I1(n939_2),
    .I2(w_v_blanking_end) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(n969_3),
    .I1(n941_2),
    .I2(w_v_blanking_end) 
);
defparam n1046_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(n970_3),
    .I1(n942_2),
    .I2(w_v_blanking_end) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(n971_3),
    .I1(n943_2),
    .I2(w_v_blanking_end) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT3 n1049_s0 (
    .F(n1049_3),
    .I0(n972_6),
    .I1(n944_2),
    .I2(w_v_blanking_end) 
);
defparam n1049_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(w_v_blanking_end_4),
    .I1(w_field),
    .I2(w_v_blanking_end_5),
    .I3(w_v_blanking_end_6) 
);
defparam w_v_blanking_end_s0.INIT=16'h7000;
  LUT2 n1521_s0 (
    .F(n1521_3),
    .I0(ff_enable),
    .I1(n790_4) 
);
defparam n1521_s0.INIT=4'h8;
  LUT2 n1607_s0 (
    .F(n1607_3),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n1607_6) 
);
defparam n1607_s0.INIT=4'h8;
  LUT4 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(n855_3),
    .I1(ff_window_x_6),
    .I2(n790_4),
    .I3(ff_enable) 
);
defparam ff_window_x_s2.INIT=16'hF400;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(ff_pre_window_y_7),
    .I1(n973_3),
    .I2(w_v_blanking_end),
    .I3(n1607_3) 
);
defparam ff_pre_window_y_s3.INIT=16'h0E00;
  LUT2 n931_s3 (
    .F(n931_7),
    .I0(reg_r9_y_dots_Z),
    .I1(ff_pal_mode) 
);
defparam n931_s3.INIT=4'h4;
  LUT2 n405_s3 (
    .F(n405_7),
    .I0(w_eight_dot_state[0]),
    .I1(n1011_12) 
);
defparam n405_s3.INIT=4'h1;
  LUT3 n404_s2 (
    .F(n404_6),
    .I0(n1011_12),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n404_s2.INIT=8'h14;
  LUT2 n378_s3 (
    .F(n378_7),
    .I0(w_dot_state[1]),
    .I1(n378_12) 
);
defparam n378_s3.INIT=4'h1;
  LUT2 n377_s2 (
    .F(n377_6),
    .I0(n378_12),
    .I1(w_dot_state[0]) 
);
defparam n377_s2.INIT=4'h4;
  LUT4 n190_s2 (
    .F(n190_6),
    .I0(w_v_count[2]),
    .I1(n191_7),
    .I2(n1472_4),
    .I3(w_v_count[3]) 
);
defparam n190_s2.INIT=16'h0708;
  LUT4 n187_s2 (
    .F(n187_6),
    .I0(w_v_count[5]),
    .I1(n188_7),
    .I2(n1472_4),
    .I3(w_v_count[6]) 
);
defparam n187_s2.INIT=16'h0708;
  LUT4 n185_s2 (
    .F(n185_6),
    .I0(w_v_count[7]),
    .I1(n186_7),
    .I2(n1472_4),
    .I3(w_v_count[8]) 
);
defparam n185_s2.INIT=16'h0708;
  LUT4 n183_s2 (
    .F(n183_6),
    .I0(w_v_count[9]),
    .I1(n184_7),
    .I2(n1472_4),
    .I3(w_v_count[10]) 
);
defparam n183_s2.INIT=16'h0708;
  LUT2 n126_s2 (
    .F(n126_6),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n1670_4) 
);
defparam n126_s2.INIT=4'h1;
  LUT3 n125_s2 (
    .F(n125_6),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n125_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_6),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[0]),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT4 n123_s2 (
    .F(n123_6),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n123_7),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n123_s2.INIT=16'h0708;
  LUT3 n122_s2 (
    .F(n122_6),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_9) 
);
defparam n122_s2.INIT=8'h14;
  LUT4 n120_s2 (
    .F(n120_6),
    .I0(ff_v_cnt_in_field[5]),
    .I1(n121_7),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n120_s2.INIT=16'h0708;
  LUT2 n119_s2 (
    .F(n119_6),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_9) 
);
defparam n119_s2.INIT=4'h6;
  LUT3 n118_s2 (
    .F(n118_6),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n119_9),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n118_s2.INIT=8'h78;
  LUT4 n117_s2 (
    .F(n117_6),
    .I0(n119_9),
    .I1(n117_7),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[9]) 
);
defparam n117_s2.INIT=16'h0708;
  LUT2 n44_s2 (
    .F(n44_6),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n44_s2.INIT=4'h6;
  LUT3 n42_s2 (
    .F(n42_6),
    .I0(n42_7),
    .I1(w_h_count[3]),
    .I2(n42_12) 
);
defparam n42_s2.INIT=8'h1C;
  LUT4 n41_s2 (
    .F(n41_6),
    .I0(n42_7),
    .I1(n42_12),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n41_s2.INIT=16'h3740;
  LUT4 n40_s2 (
    .F(n40_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(n42_12),
    .I3(w_h_count[5]) 
);
defparam n40_s2.INIT=16'h7F80;
  LUT3 n39_s2 (
    .F(n39_6),
    .I0(n378_12),
    .I1(w_h_count[6]),
    .I2(n39_7) 
);
defparam n39_s2.INIT=8'h14;
  LUT4 n37_s2 (
    .F(n37_6),
    .I0(w_h_count[7]),
    .I1(n38_7),
    .I2(n378_12),
    .I3(w_h_count[8]) 
);
defparam n37_s2.INIT=16'h0708;
  LUT2 n36_s2 (
    .F(n36_6),
    .I0(w_h_count[9]),
    .I1(n36_9) 
);
defparam n36_s2.INIT=4'h6;
  LUT4 n35_s2 (
    .F(n35_6),
    .I0(w_h_count[9]),
    .I1(n36_9),
    .I2(n378_12),
    .I3(w_h_count[10]) 
);
defparam n35_s2.INIT=16'h0708;
  LUT2 n932_s2 (
    .F(n932_6),
    .I0(ff_pal_mode),
    .I1(reg_r9_y_dots_Z) 
);
defparam n932_s2.INIT=4'h9;
  LUT4 n697_s1 (
    .F(n697_5),
    .I0(ff_x_cnt[2]),
    .I1(n698_7),
    .I2(n263_12),
    .I3(ff_x_cnt[3]) 
);
defparam n697_s1.INIT=16'hF7F8;
  LUT4 n694_s1 (
    .F(n694_5),
    .I0(ff_x_cnt[5]),
    .I1(n695_6),
    .I2(n263_12),
    .I3(ff_x_cnt[6]) 
);
defparam n694_s1.INIT=16'hF7F8;
  LUT4 n692_s1 (
    .F(n692_5),
    .I0(ff_x_cnt[7]),
    .I1(n693_10),
    .I2(n263_12),
    .I3(ff_x_cnt[8]) 
);
defparam n692_s1.INIT=16'hF7F8;
  LUT2 n797_s1 (
    .F(n797_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n797_s1.INIT=4'h6;
  LUT3 n796_s1 (
    .F(n796_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I2(reg_r27_h_scroll_Z[2]) 
);
defparam n796_s1.INIT=8'h1E;
  LUT3 n794_s6 (
    .F(n794_14),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s6.INIT=8'h01;
  LUT4 n1470_s1 (
    .F(n1470_4),
    .I0(w_h_count[6]),
    .I1(w_h_count[5]),
    .I2(w_h_count[9]),
    .I3(n79_10) 
);
defparam n1470_s1.INIT=16'h4000;
  LUT2 n1470_s2 (
    .F(n1470_5),
    .I0(w_h_count[2]),
    .I1(n42_7) 
);
defparam n1470_s2.INIT=4'h8;
  LUT2 n1472_s1 (
    .F(n1472_4),
    .I0(w_field),
    .I1(n1670_4) 
);
defparam n1472_s1.INIT=4'h8;
  LUT4 n1670_s1 (
    .F(n1670_4),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(n1670_7),
    .I3(n1670_8) 
);
defparam n1670_s1.INIT=16'h0100;
  LUT4 n550_s1 (
    .F(n550_4),
    .I0(w_h_count[2]),
    .I1(ff_pal_mode),
    .I2(n1638_4),
    .I3(ff_prewindow_x_7) 
);
defparam n550_s1.INIT=16'h9000;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(w_pre_dot_counter_x[5]),
    .I1(n553_7),
    .I2(w_pre_dot_counter_x[6]) 
);
defparam n552_s1.INIT=8'h78;
  LUT2 n556_s1 (
    .F(n556_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n556_s1.INIT=4'h8;
  LUT3 n790_s2 (
    .F(n790_5),
    .I0(n796_6),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[2]) 
);
defparam n790_s2.INIT=8'h70;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(reg_r25_msk_Z),
    .I1(n794_14),
    .I2(n790_9),
    .I3(ff_x_cnt[3]) 
);
defparam n790_s4.INIT=16'h0807;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[0]),
    .I3(n790_10) 
);
defparam n790_s5.INIT=16'h8700;
  LUT4 n964_s1 (
    .F(n964_4),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[4]),
    .I3(n966_4) 
);
defparam n964_s1.INIT=16'h8000;
  LUT4 n966_s1 (
    .F(n966_4),
    .I0(n966_5),
    .I1(n966_6),
    .I2(\window_y.pre_dot_counter_yp_v [0]),
    .I3(n966_7) 
);
defparam n966_s1.INIT=16'h7F00;
  LUT3 n969_s1 (
    .F(n969_4),
    .I0(\window_y.pre_dot_counter_yp_v [0]),
    .I1(n966_5),
    .I2(n966_6) 
);
defparam n969_s1.INIT=8'h80;
  LUT3 n969_s2 (
    .F(n969_5),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n969_s2.INIT=8'h80;
  LUT4 n973_s1 (
    .F(n973_4),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[4]),
    .I3(n966_4) 
);
defparam n973_s1.INIT=16'h7FFE;
  LUT3 n973_s2 (
    .F(n973_5),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(n969_4) 
);
defparam n973_s2.INIT=8'hE7;
  LUT4 n973_s3 (
    .F(n973_6),
    .I0(n973_7),
    .I1(w_pre_dot_counter_yp[2]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n973_s3.INIT=16'h4001;
  LUT2 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_4),
    .I0(ff_interlace_mode),
    .I1(ff_v_cnt_in_field[0]) 
);
defparam w_v_blanking_end_s1.INIT=4'h6;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(ff_v_cnt_in_field[9]),
    .I3(w_v_blanking_end_7) 
);
defparam w_v_blanking_end_s2.INIT=16'h0100;
  LUT3 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_pal_mode),
    .I2(w_v_blanking_end_8) 
);
defparam w_v_blanking_end_s3.INIT=8'h90;
  LUT2 n1638_s1 (
    .F(n1638_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n1638_s1.INIT=4'h4;
  LUT2 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_h_count[1]),
    .I1(w_h_count[0]) 
);
defparam ff_window_x_s3.INIT=4'h4;
  LUT3 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(ff_pre_window_y_8),
    .I1(ff_pre_window_y_9),
    .I2(n966_3) 
);
defparam ff_pre_window_y_s4.INIT=8'h40;
  LUT2 n698_s3 (
    .F(n698_7),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]) 
);
defparam n698_s3.INIT=4'h8;
  LUT2 n191_s3 (
    .F(n191_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n191_s3.INIT=4'h8;
  LUT4 n189_s3 (
    .F(n189_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n189_s3.INIT=16'h8000;
  LUT2 n188_s3 (
    .F(n188_7),
    .I0(w_v_count[4]),
    .I1(n189_7) 
);
defparam n188_s3.INIT=4'h8;
  LUT4 n186_s3 (
    .F(n186_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n189_7) 
);
defparam n186_s3.INIT=16'h8000;
  LUT3 n184_s3 (
    .F(n184_7),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(n186_7) 
);
defparam n184_s3.INIT=8'h80;
  LUT2 n123_s3 (
    .F(n123_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]) 
);
defparam n123_s3.INIT=4'h8;
  LUT2 n121_s3 (
    .F(n121_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_9) 
);
defparam n121_s3.INIT=4'h8;
  LUT2 n117_s3 (
    .F(n117_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]) 
);
defparam n117_s3.INIT=4'h8;
  LUT4 n42_s3 (
    .F(n42_7),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(n42_9),
    .I3(n42_10) 
);
defparam n42_s3.INIT=16'h4000;
  LUT4 n39_s3 (
    .F(n39_7),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n42_12) 
);
defparam n39_s3.INIT=16'h8000;
  LUT2 n38_s3 (
    .F(n38_7),
    .I0(w_h_count[6]),
    .I1(n39_7) 
);
defparam n38_s3.INIT=4'h8;
  LUT2 n695_s2 (
    .F(n695_6),
    .I0(ff_x_cnt[4]),
    .I1(n696_8) 
);
defparam n695_s2.INIT=4'h8;
  LUT4 n1670_s2 (
    .F(n1670_5),
    .I0(ff_interlace_mode),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_pal_mode) 
);
defparam n1670_s2.INIT=16'hFCC8;
  LUT4 n1670_s3 (
    .F(n1670_6),
    .I0(ff_v_cnt_in_field[3]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[5]),
    .I3(ff_pal_mode) 
);
defparam n1670_s3.INIT=16'hBF00;
  LUT3 n1670_s4 (
    .F(n1670_7),
    .I0(n1670_9),
    .I1(n1670_10),
    .I2(ff_pal_mode) 
);
defparam n1670_s4.INIT=8'h0B;
  LUT4 n1670_s5 (
    .F(n1670_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(w_v_blanking_end_4),
    .I3(n1670_11) 
);
defparam n1670_s5.INIT=16'h1000;
  LUT3 n790_s6 (
    .F(n790_9),
    .I0(ff_x_cnt[2]),
    .I1(reg_r25_msk_Z),
    .I2(n796_6) 
);
defparam n790_s6.INIT=8'h40;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(ff_x_cnt[4]),
    .I1(ff_x_cnt[5]),
    .I2(ff_window_x_6),
    .I3(n790_11) 
);
defparam n790_s7.INIT=16'h1000;
  LUT4 n966_s2 (
    .F(n966_5),
    .I0(\window_y.pre_dot_counter_yp_v [2]),
    .I1(\window_y.pre_dot_counter_yp_v [3]),
    .I2(\window_y.pre_dot_counter_yp_v [4]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n966_s2.INIT=16'h8000;
  LUT4 n966_s3 (
    .F(n966_6),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [6]),
    .I2(\window_y.pre_dot_counter_yp_v [7]),
    .I3(\window_y.pre_dot_counter_yp_v [1]) 
);
defparam n966_s3.INIT=16'h4000;
  LUT4 n966_s4 (
    .F(n966_7),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(w_pre_dot_counter_yp[2]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n966_s4.INIT=16'h8000;
  LUT3 n973_s4 (
    .F(n973_7),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[6]) 
);
defparam n973_s4.INIT=8'h7E;
  LUT4 w_v_blanking_end_s4 (
    .F(w_v_blanking_end_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[5]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s4.INIT=16'h1000;
  LUT3 w_v_blanking_end_s5 (
    .F(w_v_blanking_end_8),
    .I0(ff_v_cnt_in_field[0]),
    .I1(w_field),
    .I2(ff_v_cnt_in_field[1]) 
);
defparam w_v_blanking_end_s5.INIT=8'h0D;
  LUT3 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_8),
    .I0(ff_pre_window_y_10),
    .I1(n970_3),
    .I2(ff_pre_window_y_11) 
);
defparam ff_pre_window_y_s5.INIT=8'h07;
  LUT3 ff_pre_window_y_s6 (
    .F(ff_pre_window_y_9),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(n973_5),
    .I2(w_pre_dot_counter_yp[7]) 
);
defparam ff_pre_window_y_s6.INIT=8'h10;
  LUT2 n42_s5 (
    .F(n42_9),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam n42_s5.INIT=4'h1;
  LUT4 n42_s6 (
    .F(n42_10),
    .I0(w_h_count[5]),
    .I1(w_h_count[6]),
    .I2(w_h_count[8]),
    .I3(w_h_count[10]) 
);
defparam n42_s6.INIT=16'h4000;
  LUT3 n1670_s6 (
    .F(n1670_9),
    .I0(ff_interlace_mode),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[1]) 
);
defparam n1670_s6.INIT=8'h07;
  LUT3 n1670_s7 (
    .F(n1670_10),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[3]) 
);
defparam n1670_s7.INIT=8'h10;
  LUT3 n1670_s8 (
    .F(n1670_11),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n1670_s8.INIT=8'hD0;
  LUT3 n790_s8 (
    .F(n790_11),
    .I0(ff_x_cnt[6]),
    .I1(ff_x_cnt[7]),
    .I2(ff_x_cnt[8]) 
);
defparam n790_s8.INIT=8'h01;
  LUT4 ff_pre_window_y_s7 (
    .F(ff_pre_window_y_10),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[3]),
    .I2(w_pre_dot_counter_yp[4]),
    .I3(reg_r9_y_dots_Z) 
);
defparam ff_pre_window_y_s7.INIT=16'h1000;
  LUT4 ff_pre_window_y_s8 (
    .F(ff_pre_window_y_11),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(n966_4),
    .I3(ff_pre_window_y_12) 
);
defparam ff_pre_window_y_s8.INIT=16'h8100;
  LUT4 ff_pre_window_y_s9 (
    .F(ff_pre_window_y_12),
    .I0(reg_r9_y_dots_Z),
    .I1(w_pre_dot_counter_yp[3]),
    .I2(w_pre_dot_counter_yp[2]),
    .I3(w_pre_dot_counter_yp[1]) 
);
defparam ff_pre_window_y_s9.INIT=16'h4001;
  LUT4 n122_s4 (
    .F(n122_9),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[3]),
    .I2(ff_v_cnt_in_field[1]),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n122_s4.INIT=16'h8000;
  LUT4 n191_s4 (
    .F(n191_9),
    .I0(n1472_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n191_s4.INIT=16'h1444;
  LUT4 n790_s9 (
    .F(n790_13),
    .I0(reg_r25_msk_Z),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n790_s9.INIT=16'hD728;
  LUT4 n1042_s1 (
    .F(n1042_5),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(n964_4),
    .I2(n936_2),
    .I3(w_v_blanking_end) 
);
defparam n1042_s1.INIT=16'hF066;
  LUT4 n1045_s1 (
    .F(n1045_5),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n966_4),
    .I2(n940_2),
    .I3(w_v_blanking_end) 
);
defparam n1045_s1.INIT=16'hF066;
  LUT4 n551_s2 (
    .F(n551_6),
    .I0(n553_7),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n551_s2.INIT=16'h7F80;
  LUT4 n119_s4 (
    .F(n119_9),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[4]),
    .I3(n122_9) 
);
defparam n119_s4.INIT=16'h8000;
  LUT4 n121_s4 (
    .F(n121_9),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[4]),
    .I3(n122_9) 
);
defparam n121_s4.INIT=16'h1444;
  LUT3 ff_pre_x_cnt_8_s3 (
    .F(ff_pre_x_cnt_8_7),
    .I0(ff_enable),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam ff_pre_x_cnt_8_s3.INIT=8'h20;
  LUT4 n188_s4 (
    .F(n188_9),
    .I0(n1472_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n189_7) 
);
defparam n188_s4.INIT=16'h1444;
  LUT4 n36_s4 (
    .F(n36_9),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(w_h_count[6]),
    .I3(n39_7) 
);
defparam n36_s4.INIT=16'h8000;
  LUT3 n38_s4 (
    .F(n38_9),
    .I0(w_h_count[7]),
    .I1(w_h_count[6]),
    .I2(n39_7) 
);
defparam n38_s4.INIT=8'h6A;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(n556_4),
    .I1(w_pre_dot_counter_x[2]),
    .I2(w_pre_dot_counter_x[3]),
    .I3(w_pre_dot_counter_x[4]) 
);
defparam n554_s2.INIT=16'h7F80;
  LUT4 n553_s3 (
    .F(n553_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n556_4),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n553_s3.INIT=16'h8000;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n696_s3.INIT=16'h8000;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(n263_12),
    .I1(ff_x_cnt[2]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n698_s4.INIT=16'h1444;
  LUT3 n794_s7 (
    .F(n794_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s7.INIT=8'hFE;
  LUT4 n378_s6 (
    .F(n378_12),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(n42_7) 
);
defparam n378_s6.INIT=16'h8000;
  LUT3 n42_s7 (
    .F(n42_12),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n42_s7.INIT=8'h80;
  LUT3 n43_s3 (
    .F(n43_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n43_s3.INIT=8'h6A;
  LUT3 n1481_s2 (
    .F(n1481_6),
    .I0(ff_enable),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n1481_s2.INIT=8'h80;
  LUT3 n379_s2 (
    .F(n379_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n378_12) 
);
defparam n379_s2.INIT=8'hF6;
  LUT4 n555_s2 (
    .F(n555_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n555_s2.INIT=16'h7F80;
  LUT4 n972_s2 (
    .F(n972_6),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(n966_5),
    .I3(n966_6) 
);
defparam n972_s2.INIT=16'h9555;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n263_16),
    .I2(ff_x_cnt[7]),
    .I3(n693_10) 
);
defparam n693_s3.INIT=16'h8FF8;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n263_16),
    .I2(ff_x_cnt[5]),
    .I3(n695_6) 
);
defparam n695_s3.INIT=16'h8FF8;
  LUT4 n696_s4 (
    .F(n696_10),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n263_16),
    .I2(ff_x_cnt[4]),
    .I3(n696_8) 
);
defparam n696_s4.INIT=16'h8FF8;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n263_16),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n699_s3.INIT=16'h0770;
  LUT3 n700_s3 (
    .F(n700_8),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n263_16) 
);
defparam n700_s3.INIT=8'h15;
  LUT4 n184_s4 (
    .F(n184_9),
    .I0(w_field),
    .I1(n1670_4),
    .I2(w_v_count[9]),
    .I3(n184_7) 
);
defparam n184_s4.INIT=16'h0770;
  LUT4 n186_s4 (
    .F(n186_9),
    .I0(w_field),
    .I1(n1670_4),
    .I2(w_v_count[7]),
    .I3(n186_7) 
);
defparam n186_s4.INIT=16'h0770;
  LUT4 n189_s4 (
    .F(n189_9),
    .I0(w_field),
    .I1(n1670_4),
    .I2(w_v_count[4]),
    .I3(n189_7) 
);
defparam n189_s4.INIT=16'h0770;
  LUT4 n192_s3 (
    .F(n192_8),
    .I0(w_field),
    .I1(n1670_4),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n192_s3.INIT=16'h0770;
  LUT3 n193_s4 (
    .F(n193_9),
    .I0(w_v_count[0]),
    .I1(w_field),
    .I2(n1670_4) 
);
defparam n193_s4.INIT=8'h15;
  LUT3 n1472_s2 (
    .F(n1472_6),
    .I0(n1470_3),
    .I1(w_field),
    .I2(n1670_4) 
);
defparam n1472_s2.INIT=8'h80;
  LUT4 n403_s3 (
    .F(n403_8),
    .I0(n1011_12),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n403_s3.INIT=16'h1444;
  LUT2 ff_pre_y_cnt_8_s5 (
    .F(ff_pre_y_cnt_8_17),
    .I0(ff_reset[6]),
    .I1(ff_enable) 
);
defparam ff_pre_y_cnt_8_s5.INIT=4'hD;
  LUT4 n1122_s5 (
    .F(n1122_12),
    .I0(ff_pre_y_cnt_8_17),
    .I1(ff_enable),
    .I2(n1163_1),
    .I3(w_pre_dot_counter_y[8]) 
);
defparam n1122_s5.INIT=16'hD5C0;
  LUT4 n1123_s5 (
    .F(n1123_12),
    .I0(ff_pre_y_cnt_8_17),
    .I1(ff_enable),
    .I2(n1164_1),
    .I3(w_pre_dot_counter_y[7]) 
);
defparam n1123_s5.INIT=16'hD5C0;
  LUT4 n1124_s5 (
    .F(n1124_12),
    .I0(ff_pre_y_cnt_8_17),
    .I1(ff_enable),
    .I2(n1165_1),
    .I3(w_pre_dot_counter_y[6]) 
);
defparam n1124_s5.INIT=16'hD5C0;
  LUT4 n1125_s5 (
    .F(n1125_12),
    .I0(ff_pre_y_cnt_8_17),
    .I1(ff_enable),
    .I2(n1166_1),
    .I3(w_pre_dot_counter_y[5]) 
);
defparam n1125_s5.INIT=16'hD5C0;
  LUT4 n1126_s5 (
    .F(n1126_12),
    .I0(ff_pre_y_cnt_8_17),
    .I1(ff_enable),
    .I2(n1167_1),
    .I3(w_pre_dot_counter_y[4]) 
);
defparam n1126_s5.INIT=16'hD5C0;
  LUT4 n1127_s5 (
    .F(n1127_12),
    .I0(ff_pre_y_cnt_8_17),
    .I1(ff_enable),
    .I2(n1168_1),
    .I3(w_pre_dot_counter_y[3]) 
);
defparam n1127_s5.INIT=16'hD5C0;
  LUT4 n1128_s5 (
    .F(n1128_12),
    .I0(ff_pre_y_cnt_8_17),
    .I1(ff_enable),
    .I2(n1169_1),
    .I3(w_pre_dot_counter_y[2]) 
);
defparam n1128_s5.INIT=16'hD5C0;
  LUT4 n1129_s5 (
    .F(n1129_12),
    .I0(ff_pre_y_cnt_8_17),
    .I1(ff_enable),
    .I2(n1170_1),
    .I3(w_pre_dot_counter_y[1]) 
);
defparam n1129_s5.INIT=16'hD5C0;
  LUT4 n1130_s5 (
    .F(n1130_12),
    .I0(ff_pre_y_cnt_8_17),
    .I1(n1171_1),
    .I2(ff_enable),
    .I3(w_pre_dot_counter_y[0]) 
);
defparam n1130_s5.INIT=16'hD5C0;
  LUT3 n336_s5 (
    .F(n336_11),
    .I0(n1470_3),
    .I1(n1670_4),
    .I2(w_field) 
);
defparam n336_s5.INIT=8'h78;
  LUT2 n380_s3 (
    .F(n380_8),
    .I0(n378_12),
    .I1(w_dot_state[0]) 
);
defparam n380_s3.INIT=4'hB;
  LUT4 n693_s4 (
    .F(n693_10),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[4]),
    .I3(n696_8) 
);
defparam n693_s4.INIT=16'h8000;
  LUT4 n1513_s1 (
    .F(n1513_5),
    .I0(n550_4),
    .I1(ff_enable),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam n1513_s1.INIT=16'h0400;
  LUT4 n1607_s2 (
    .F(n1607_6),
    .I0(n263_16),
    .I1(ff_enable),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam n1607_s2.INIT=16'h0800;
  LUT4 ff_pre_window_y_sp_s3 (
    .F(ff_pre_window_y_sp_7),
    .I0(ff_pre_window_y_7),
    .I1(w_v_blanking_end),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n1607_6) 
);
defparam ff_pre_window_y_sp_s3.INIT=16'hE000;
  LUT4 \window_y.pre_dot_counter_yp_v_8_s3  (
    .F(\window_y.pre_dot_counter_yp_v_8_8 ),
    .I0(w_v_blanking_end),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n1607_6) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s3 .INIT=16'h4000;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_h_count[9]),
    .D(n36_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_h_count[8]),
    .D(n37_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_h_count[7]),
    .D(n38_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_h_count[6]),
    .D(n39_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_h_count[5]),
    .D(n40_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_h_count[4]),
    .D(n41_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_h_count[3]),
    .D(n42_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_h_count[2]),
    .D(n43_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_h_count[1]),
    .D(n44_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_h_count[0]),
    .D(n45_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_v_count[10]),
    .D(n183_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_v_count[9]),
    .D(n184_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_v_count[8]),
    .D(n185_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_v_count[7]),
    .D(n186_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_v_count[6]),
    .D(n187_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_v_count[5]),
    .D(n188_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_v_count[4]),
    .D(n189_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_v_count[3]),
    .D(n190_6),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_v_count[2]),
    .D(n191_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_v_count[1]),
    .D(n192_8),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_v_count[0]),
    .D(n193_9),
    .CLK(O_sdram_clk_d),
    .CE(n1470_3),
    .RESET(n204_5) 
);
  DFFRE ff_pal_mode_s0 (
    .Q(ff_pal_mode),
    .D(reg_r9_pal_mode_Z),
    .CLK(O_sdram_clk_d),
    .CE(n1472_6),
    .RESET(n204_5) 
);
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(O_sdram_clk_d),
    .CE(n1472_6),
    .RESET(n204_5) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFSE ff_video_dh_clk_s0 (
    .Q(w_dh_clk),
    .D(n379_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .SET(n204_5) 
);
  DFFSE ff_video_dl_clk_s0 (
    .Q(w_dl_clk),
    .D(n380_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .SET(n204_5) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_8),
    .CLK(O_sdram_clk_d),
    .CE(n1481_6),
    .RESET(n204_5) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_6),
    .CLK(O_sdram_clk_d),
    .CE(n1481_6),
    .RESET(n204_5) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_7),
    .CLK(O_sdram_clk_d),
    .CE(n1481_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n432_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n432_2),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n433_2),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n434_2),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n435_2),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n204_5) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n204_5) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n692_5),
    .CLK(O_sdram_clk_d),
    .CE(n1513_5),
    .RESET(n204_5) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n693_8),
    .CLK(O_sdram_clk_d),
    .CE(n1513_5),
    .RESET(n204_5) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n694_5),
    .CLK(O_sdram_clk_d),
    .CE(n1513_5),
    .RESET(n204_5) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n695_8),
    .CLK(O_sdram_clk_d),
    .CE(n1513_5),
    .RESET(n204_5) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n696_10),
    .CLK(O_sdram_clk_d),
    .CE(n1513_5),
    .RESET(n204_5) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n697_5),
    .CLK(O_sdram_clk_d),
    .CE(n1513_5),
    .RESET(n204_5) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n698_9),
    .CLK(O_sdram_clk_d),
    .CE(n1513_5),
    .RESET(n204_5) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n699_8),
    .CLK(O_sdram_clk_d),
    .CE(n1513_5),
    .RESET(n204_5) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n700_8),
    .CLK(O_sdram_clk_d),
    .CE(n1513_5),
    .RESET(n204_5) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n794_14),
    .CLK(O_sdram_clk_d),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n794_16),
    .CLK(O_sdram_clk_d),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n796_6),
    .CLK(O_sdram_clk_d),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n797_6),
    .CLK(O_sdram_clk_d),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1521_3) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n790_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_window_x_5),
    .RESET(n204_5) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp[8]),
    .D(n1041_3),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp[7]),
    .D(n1042_5),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp[6]),
    .D(n1043_3),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp[5]),
    .D(n1044_3),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp[4]),
    .D(n1045_5),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp[3]),
    .D(n1046_3),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp[2]),
    .D(n1047_3),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp[1]),
    .D(n1048_3),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp[0]),
    .D(n1049_3),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n973_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_window_y_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_window_y_sp_7),
    .RESET(n204_5) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_8 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_8 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_8 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_8 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_8 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_8 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_8 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_8 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_6),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_8 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_h_count[10]),
    .D(n35_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFR ff_field_s2 (
    .Q(w_field),
    .D(n336_11),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_field_s2.INIT=1'b0;
  DFF ff_pre_y_cnt_8_s4 (
    .Q(w_pre_dot_counter_y[8]),
    .D(n1122_12),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_8_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s3 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_12),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_7_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_12),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_12),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_12),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_12),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_12),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_12),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_12),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(w_pre_x_cnt_start0_3_9),
    .I1(GND),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n1171_s (
    .SUM(n1171_1),
    .COUT(n1171_2),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_1),
    .COUT(n1170_2),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n1171_2) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_1),
    .COUT(n1169_2),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n1170_2) 
);
defparam n1169_s.ALU_MODE=0;
  ALU n1168_s (
    .SUM(n1168_1),
    .COUT(n1168_2),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n1169_2) 
);
defparam n1168_s.ALU_MODE=0;
  ALU n1167_s (
    .SUM(n1167_1),
    .COUT(n1167_2),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n1168_2) 
);
defparam n1167_s.ALU_MODE=0;
  ALU n1166_s (
    .SUM(n1166_1),
    .COUT(n1166_2),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n1167_2) 
);
defparam n1166_s.ALU_MODE=0;
  ALU n1165_s (
    .SUM(n1165_1),
    .COUT(n1165_2),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n1166_2) 
);
defparam n1165_s.ALU_MODE=0;
  ALU n1164_s (
    .SUM(n1164_1),
    .COUT(n1164_2),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n1165_2) 
);
defparam n1164_s.ALU_MODE=0;
  ALU n1163_s (
    .SUM(n1163_1),
    .COUT(n1163_0_COUT),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n1164_2) 
);
defparam n1163_s.ALU_MODE=0;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_3),
    .I0(ff_pal_mode),
    .I1(reg_r18_adj[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n944_s.ALU_MODE=0;
  ALU n943_s (
    .SUM(n943_2),
    .COUT(n943_3),
    .I0(n933_7),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(n944_3) 
);
defparam n943_s.ALU_MODE=0;
  ALU n942_s (
    .SUM(n942_2),
    .COUT(n942_3),
    .I0(n932_6),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n943_3) 
);
defparam n942_s.ALU_MODE=0;
  ALU n941_s (
    .SUM(n941_2),
    .COUT(n941_3),
    .I0(n931_7),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n942_3) 
);
defparam n941_s.ALU_MODE=0;
  ALU n940_s (
    .SUM(n940_2),
    .COUT(n940_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n941_3) 
);
defparam n940_s.ALU_MODE=0;
  ALU n939_s (
    .SUM(n939_2),
    .COUT(n939_3),
    .I0(n929_9),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n940_3) 
);
defparam n939_s.ALU_MODE=0;
  ALU n938_s (
    .SUM(n938_2),
    .COUT(n938_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n938_s.ALU_MODE=0;
  ALU n936_s (
    .SUM(n936_2),
    .COUT(n936_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n936_s.ALU_MODE=0;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n855_s0 (
    .SUM(n855_1_SUM),
    .COUT(n855_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n854_3) 
);
defparam n855_s0.ALU_MODE=3;
  INV n45_s4 (
    .O(n45_8),
    .I(w_h_count[0]) 
);
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_9),
    .I(reg_r18_adj[3]) 
);
  INV n933_s3 (
    .O(n933_7),
    .I(reg_r9_y_dots_Z) 
);
  INV n929_s4 (
    .O(n929_9),
    .I(ff_pal_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  O_sdram_clk_d,
  n204_5,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  n190_5,
  pcolorcode_7_5,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  reg_r8_col0_on_Z,
  n240_6,
  w_logical_vram_addr_nam_11_5,
  n135_4,
  ff_enable,
  w_vdp_mode_is_highres,
  w_color_code_graphic4567,
  w_sp_color_code,
  w_yjk_r,
  reg_r7_frame_col_Z,
  w_yjk_g,
  w_yjk_b,
  w_palette_rdata_r,
  reg_r0_disp_mode,
  w_palette_rdata_g,
  w_palette_rdata_b,
  w_dot_state,
  w_color_code_graphic123m,
  reg_r1_disp_mode,
  w_color_code_text12,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_palette_rd_address
)
;
input O_sdram_clk_d;
input n204_5;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input n190_5;
input pcolorcode_7_5;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input reg_r8_col0_on_Z;
input n240_6;
input w_logical_vram_addr_nam_11_5;
input n135_4;
input ff_enable;
input w_vdp_mode_is_highres;
input [7:0] w_color_code_graphic4567;
input [3:0] w_sp_color_code;
input [5:1] w_yjk_r;
input [7:0] reg_r7_frame_col_Z;
input [5:1] w_yjk_g;
input [5:1] w_yjk_b;
input [4:2] w_palette_rdata_r;
input [2:1] reg_r0_disp_mode;
input [4:2] w_palette_rdata_g;
input [4:2] w_palette_rdata_b;
input [1:0] w_dot_state;
input [3:0] w_color_code_graphic123m;
input [1:0] reg_r1_disp_mode;
input [3:0] w_color_code_text12;
output [5:1] w_video_r_vdp;
output [5:1] w_video_g_vdp;
output [5:1] w_video_b_vdp;
output [3:0] w_palette_rd_address;
wire n61_3;
wire n62_3;
wire n63_3;
wire n64_3;
wire n65_3;
wire n67_3;
wire n68_3;
wire n69_3;
wire n70_3;
wire n71_3;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n218_3;
wire n219_3;
wire n238_3;
wire n239_3;
wire n240_3;
wire n241_3;
wire n242_3;
wire n243_3;
wire n244_3;
wire n245_3;
wire n288_3;
wire n289_3;
wire n290_3;
wire n294_3;
wire n295_3;
wire n296_3;
wire n300_3;
wire n301_3;
wire n302_3;
wire n324_3;
wire ff_yjk_r_5_6;
wire n217_6;
wire n216_6;
wire n61_4;
wire n61_5;
wire n62_4;
wire n63_4;
wire n64_4;
wire n67_4;
wire n68_4;
wire n69_4;
wire n73_4;
wire n74_4;
wire n75_4;
wire n218_4;
wire n218_6;
wire n218_7;
wire n219_4;
wire n219_5;
wire n219_6;
wire n219_7;
wire n238_4;
wire n241_4;
wire n245_4;
wire n281_4;
wire n217_7;
wire n216_7;
wire n218_8;
wire n218_10;
wire n218_12;
wire n218_13;
wire n218_14;
wire n219_8;
wire n219_11;
wire n219_13;
wire n217_9;
wire n217_10;
wire n216_8;
wire n216_9;
wire n218_15;
wire n219_14;
wire n219_15;
wire n217_12;
wire n218_16;
wire n218_17;
wire n217_14;
wire n218_20;
wire n466_5;
wire n218_22;
wire n219_18;
wire n216_12;
wire n217_16;
wire n219_20;
wire n219_22;
wire n219_24;
wire n218_24;
wire n218_26;
wire n291_7;
wire n292_7;
wire n297_7;
wire n298_7;
wire n303_7;
wire n304_7;
wire n281_6;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire [7:0] ff_grp7_color_code;
wire [5:1] ff_yjk_r;
wire [5:1] ff_yjk_g;
wire [5:1] ff_yjk_b;
wire VCC;
wire GND;
  LUT3 n61_s0 (
    .F(n61_3),
    .I0(n61_4),
    .I1(ff_yjk_r[5]),
    .I2(n61_5) 
);
defparam n61_s0.INIT=8'hCA;
  LUT3 n62_s0 (
    .F(n62_3),
    .I0(n62_4),
    .I1(ff_yjk_r[4]),
    .I2(n61_5) 
);
defparam n62_s0.INIT=8'hCA;
  LUT3 n63_s0 (
    .F(n63_3),
    .I0(n63_4),
    .I1(ff_yjk_r[3]),
    .I2(n61_5) 
);
defparam n63_s0.INIT=8'hCA;
  LUT4 n64_s0 (
    .F(n64_3),
    .I0(ff_grp7_color_code[4]),
    .I1(n64_4),
    .I2(ff_yjk_r[2]),
    .I3(n61_5) 
);
defparam n64_s0.INIT=16'hF088;
  LUT4 n65_s0 (
    .F(n65_3),
    .I0(ff_grp7_color_code[3]),
    .I1(n64_4),
    .I2(ff_yjk_r[1]),
    .I3(n61_5) 
);
defparam n65_s0.INIT=16'hF088;
  LUT3 n67_s0 (
    .F(n67_3),
    .I0(n67_4),
    .I1(ff_yjk_g[5]),
    .I2(n61_5) 
);
defparam n67_s0.INIT=8'hCA;
  LUT3 n68_s0 (
    .F(n68_3),
    .I0(n68_4),
    .I1(ff_yjk_g[4]),
    .I2(n61_5) 
);
defparam n68_s0.INIT=8'hCA;
  LUT3 n69_s0 (
    .F(n69_3),
    .I0(n69_4),
    .I1(ff_yjk_g[3]),
    .I2(n61_5) 
);
defparam n69_s0.INIT=8'hCA;
  LUT4 n70_s0 (
    .F(n70_3),
    .I0(ff_grp7_color_code[7]),
    .I1(n64_4),
    .I2(ff_yjk_g[2]),
    .I3(n61_5) 
);
defparam n70_s0.INIT=16'hF088;
  LUT4 n71_s0 (
    .F(n71_3),
    .I0(ff_grp7_color_code[6]),
    .I1(n64_4),
    .I2(ff_yjk_g[1]),
    .I3(n61_5) 
);
defparam n71_s0.INIT=16'hF088;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(n73_4),
    .I1(ff_yjk_b[5]),
    .I2(n61_5) 
);
defparam n73_s0.INIT=8'hCA;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(n74_4),
    .I1(ff_yjk_b[4]),
    .I2(n61_5) 
);
defparam n74_s0.INIT=8'hCA;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(n75_4),
    .I1(ff_yjk_b[3]),
    .I2(n61_5) 
);
defparam n75_s0.INIT=8'hCA;
  LUT4 n76_s0 (
    .F(n76_3),
    .I0(ff_grp7_color_code[0]),
    .I1(n64_4),
    .I2(ff_yjk_b[2]),
    .I3(n61_5) 
);
defparam n76_s0.INIT=16'hF088;
  LUT4 n77_s0 (
    .F(n77_3),
    .I0(n64_4),
    .I1(ff_yjk_b[1]),
    .I2(n61_5),
    .I3(ff_grp7_color_code[1]) 
);
defparam n77_s0.INIT=16'hCAC0;
  LUT4 n218_s0 (
    .F(n218_3),
    .I0(n218_4),
    .I1(n218_20),
    .I2(n218_6),
    .I3(n218_7) 
);
defparam n218_s0.INIT=16'h1F11;
  LUT4 n219_s0 (
    .F(n219_3),
    .I0(n219_4),
    .I1(n219_5),
    .I2(n219_6),
    .I3(n219_7) 
);
defparam n219_s0.INIT=16'h0001;
  LUT3 n238_s0 (
    .F(n238_3),
    .I0(w_color_code_graphic4567[7]),
    .I1(n238_4),
    .I2(w_sp_color_code_en) 
);
defparam n238_s0.INIT=8'hCA;
  LUT3 n239_s0 (
    .F(n239_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n239_s0.INIT=8'hCA;
  LUT3 n240_s0 (
    .F(n240_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n240_s0.INIT=8'hCA;
  LUT4 n241_s0 (
    .F(n241_3),
    .I0(n241_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n241_s0.INIT=16'h44F0;
  LUT3 n242_s0 (
    .F(n242_3),
    .I0(n241_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n242_s0.INIT=8'h5C;
  LUT3 n243_s0 (
    .F(n243_3),
    .I0(n241_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n243_s0.INIT=8'h5C;
  LUT4 n244_s0 (
    .F(n244_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n244_s0.INIT=16'h88F0;
  LUT3 n245_s0 (
    .F(n245_3),
    .I0(n245_4),
    .I1(w_color_code_graphic4567[0]),
    .I2(w_sp_color_code_en) 
);
defparam n245_s0.INIT=8'h5C;
  LUT3 n288_s0 (
    .F(n288_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n281_4) 
);
defparam n288_s0.INIT=8'hAC;
  LUT3 n289_s0 (
    .F(n289_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n281_4) 
);
defparam n289_s0.INIT=8'hAC;
  LUT3 n290_s0 (
    .F(n290_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n281_4) 
);
defparam n290_s0.INIT=8'hAC;
  LUT3 n294_s0 (
    .F(n294_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n281_4) 
);
defparam n294_s0.INIT=8'hAC;
  LUT3 n295_s0 (
    .F(n295_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n281_4) 
);
defparam n295_s0.INIT=8'hAC;
  LUT3 n296_s0 (
    .F(n296_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n281_4) 
);
defparam n296_s0.INIT=8'hAC;
  LUT3 n300_s0 (
    .F(n300_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n281_4) 
);
defparam n300_s0.INIT=8'hAC;
  LUT3 n301_s0 (
    .F(n301_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n281_4) 
);
defparam n301_s0.INIT=8'hAC;
  LUT3 n302_s0 (
    .F(n302_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n281_4) 
);
defparam n302_s0.INIT=8'hAC;
  LUT3 n324_s0 (
    .F(n324_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n281_4) 
);
defparam n324_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n281_4),
    .I1(reg_r25_yjk_Z),
    .I2(n466_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT4 n217_s2 (
    .F(n217_6),
    .I0(n217_7),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n190_5),
    .I3(n217_14) 
);
defparam n217_s2.INIT=16'h0A0C;
  LUT4 n216_s2 (
    .F(n216_6),
    .I0(n216_7),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n190_5),
    .I3(n217_14) 
);
defparam n216_s2.INIT=16'h0A0C;
  LUT3 n61_s1 (
    .F(n61_4),
    .I0(w_palette_rdata_r[4]),
    .I1(ff_grp7_color_code[4]),
    .I2(n64_4) 
);
defparam n61_s1.INIT=8'hCA;
  LUT4 n61_s2 (
    .F(n61_5),
    .I0(ff_sprite_color_out),
    .I1(ff_yjk_en),
    .I2(reg_r0_disp_mode[2]),
    .I3(pcolorcode_7_5) 
);
defparam n61_s2.INIT=16'h4000;
  LUT3 n62_s1 (
    .F(n62_4),
    .I0(w_palette_rdata_r[3]),
    .I1(ff_grp7_color_code[3]),
    .I2(n64_4) 
);
defparam n62_s1.INIT=8'hCA;
  LUT3 n63_s1 (
    .F(n63_4),
    .I0(w_palette_rdata_r[2]),
    .I1(ff_grp7_color_code[2]),
    .I2(n64_4) 
);
defparam n63_s1.INIT=8'hCA;
  LUT3 n64_s1 (
    .F(n64_4),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode[2]),
    .I2(pcolorcode_7_5) 
);
defparam n64_s1.INIT=8'h40;
  LUT3 n67_s1 (
    .F(n67_4),
    .I0(w_palette_rdata_g[4]),
    .I1(ff_grp7_color_code[7]),
    .I2(n64_4) 
);
defparam n67_s1.INIT=8'hCA;
  LUT3 n68_s1 (
    .F(n68_4),
    .I0(w_palette_rdata_g[3]),
    .I1(ff_grp7_color_code[6]),
    .I2(n64_4) 
);
defparam n68_s1.INIT=8'hCA;
  LUT3 n69_s1 (
    .F(n69_4),
    .I0(w_palette_rdata_g[2]),
    .I1(ff_grp7_color_code[5]),
    .I2(n64_4) 
);
defparam n69_s1.INIT=8'hCA;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(w_palette_rdata_b[4]),
    .I1(ff_grp7_color_code[1]),
    .I2(n64_4) 
);
defparam n73_s1.INIT=8'hCA;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(w_palette_rdata_b[3]),
    .I1(ff_grp7_color_code[0]),
    .I2(n64_4) 
);
defparam n74_s1.INIT=8'hCA;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(w_palette_rdata_b[2]),
    .I1(ff_grp7_color_code[1]),
    .I2(n64_4) 
);
defparam n75_s1.INIT=8'hCA;
  LUT3 n218_s1 (
    .F(n218_4),
    .I0(n218_8),
    .I1(n281_4),
    .I2(n218_26) 
);
defparam n218_s1.INIT=8'h0B;
  LUT4 n218_s3 (
    .F(n218_6),
    .I0(n218_10),
    .I1(w_dot_state[1]),
    .I2(n218_12),
    .I3(n218_13) 
);
defparam n218_s3.INIT=16'h4F00;
  LUT4 n218_s4 (
    .F(n218_7),
    .I0(n281_4),
    .I1(n218_14),
    .I2(n190_5),
    .I3(n218_13) 
);
defparam n218_s4.INIT=16'hC0E0;
  LUT4 n219_s1 (
    .F(n219_4),
    .I0(n218_8),
    .I1(n218_10),
    .I2(n219_8),
    .I3(n219_24) 
);
defparam n219_s1.INIT=16'h7000;
  LUT3 n219_s2 (
    .F(n219_5),
    .I0(n218_8),
    .I1(n281_4),
    .I2(n219_22) 
);
defparam n219_s2.INIT=8'hB0;
  LUT4 n219_s3 (
    .F(n219_6),
    .I0(n218_12),
    .I1(n218_13),
    .I2(n219_11),
    .I3(n219_20) 
);
defparam n219_s3.INIT=16'h7000;
  LUT3 n219_s4 (
    .F(n219_7),
    .I0(n219_11),
    .I1(n281_4),
    .I2(n219_13) 
);
defparam n219_s4.INIT=8'hB0;
  LUT4 n238_s1 (
    .F(n238_4),
    .I0(w_sp_color_code[1]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[2]),
    .I3(w_sp_color_code[3]) 
);
defparam n238_s1.INIT=16'hF100;
  LUT4 n241_s1 (
    .F(n241_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n241_s1.INIT=16'h00EF;
  LUT4 n245_s1 (
    .F(n245_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[0]) 
);
defparam n245_s1.INIT=16'h00EF;
  LUT3 n281_s1 (
    .F(n281_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n281_s1.INIT=8'h80;
  LUT4 n217_s3 (
    .F(n217_7),
    .I0(n217_9),
    .I1(w_sp_color_code_en),
    .I2(n217_10),
    .I3(n217_16) 
);
defparam n217_s3.INIT=16'h002F;
  LUT4 n216_s3 (
    .F(n216_7),
    .I0(n216_8),
    .I1(w_sp_color_code_en),
    .I2(n216_9),
    .I3(n216_12) 
);
defparam n216_s3.INIT=16'h002F;
  LUT3 n218_s5 (
    .F(n218_8),
    .I0(reg_r8_col0_on_Z),
    .I1(n218_15),
    .I2(n219_8) 
);
defparam n218_s5.INIT=8'h40;
  LUT2 n218_s7 (
    .F(n218_10),
    .I0(n216_7),
    .I1(n217_7) 
);
defparam n218_s7.INIT=4'h1;
  LUT3 n218_s9 (
    .F(n218_12),
    .I0(n219_8),
    .I1(w_dot_state[1]),
    .I2(reg_r8_col0_on_Z) 
);
defparam n218_s9.INIT=8'h0E;
  LUT4 n218_s10 (
    .F(n218_13),
    .I0(n218_15),
    .I1(n216_7),
    .I2(w_dot_state[1]),
    .I3(n281_4) 
);
defparam n218_s10.INIT=16'h3A00;
  LUT3 n218_s11 (
    .F(n218_14),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]) 
);
defparam n218_s11.INIT=8'hCA;
  LUT4 n219_s5 (
    .F(n219_8),
    .I0(w_sp_color_code_en),
    .I1(n219_14),
    .I2(n219_15),
    .I3(n219_18) 
);
defparam n219_s5.INIT=16'h001F;
  LUT3 n219_s8 (
    .F(n219_11),
    .I0(n219_8),
    .I1(n217_7),
    .I2(w_dot_state[1]) 
);
defparam n219_s8.INIT=8'h3A;
  LUT4 n219_s10 (
    .F(n219_13),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]),
    .I3(n190_5) 
);
defparam n219_s10.INIT=16'h3500;
  LUT4 n217_s5 (
    .F(n217_9),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(n217_12),
    .I3(n240_6) 
);
defparam n217_s5.INIT=16'hCACC;
  LUT4 n217_s6 (
    .F(n217_10),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n135_4),
    .I2(w_sp_color_code_en),
    .I3(w_sp_color_code[2]) 
);
defparam n217_s6.INIT=16'h0777;
  LUT4 n216_s4 (
    .F(n216_8),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(n217_12),
    .I3(n240_6) 
);
defparam n216_s4.INIT=16'hCACC;
  LUT4 n216_s5 (
    .F(n216_9),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n135_4),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code_en) 
);
defparam n216_s5.INIT=16'h0777;
  LUT4 n218_s12 (
    .F(n218_15),
    .I0(w_sp_color_code_en),
    .I1(n218_16),
    .I2(n218_17),
    .I3(n218_22) 
);
defparam n218_s12.INIT=16'h001F;
  LUT4 n219_s11 (
    .F(n219_14),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(n217_12),
    .I3(n240_6) 
);
defparam n219_s11.INIT=16'hCACC;
  LUT4 n219_s12 (
    .F(n219_15),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n135_4),
    .I2(w_sp_color_code[0]),
    .I3(w_sp_color_code_en) 
);
defparam n219_s12.INIT=16'h7077;
  LUT3 n217_s8 (
    .F(n217_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n217_s8.INIT=8'hE0;
  LUT4 n218_s13 (
    .F(n218_16),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(n217_12),
    .I3(n240_6) 
);
defparam n218_s13.INIT=16'hCACC;
  LUT4 n218_s14 (
    .F(n218_17),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n135_4),
    .I2(w_sp_color_code[1]),
    .I3(w_sp_color_code_en) 
);
defparam n218_s14.INIT=16'h7077;
  LUT4 n217_s9 (
    .F(n217_14),
    .I0(n218_8),
    .I1(n216_7),
    .I2(n217_7),
    .I3(n281_4) 
);
defparam n217_s9.INIT=16'hFD00;
  LUT4 n218_s16 (
    .F(n218_20),
    .I0(n218_8),
    .I1(n216_7),
    .I2(n217_7),
    .I3(n218_24) 
);
defparam n218_s16.INIT=16'hFD00;
  LUT3 n466_s1 (
    .F(n466_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_enable) 
);
defparam n466_s1.INIT=8'h90;
  LUT4 n218_s17 (
    .F(n218_22),
    .I0(w_color_code_text12[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n135_4) 
);
defparam n218_s17.INIT=16'h2000;
  LUT4 n219_s14 (
    .F(n219_18),
    .I0(w_color_code_text12[0]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n135_4) 
);
defparam n219_s14.INIT=16'h2000;
  LUT4 n216_s7 (
    .F(n216_12),
    .I0(w_color_code_text12[3]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n135_4) 
);
defparam n216_s7.INIT=16'h1000;
  LUT4 n217_s10 (
    .F(n217_16),
    .I0(w_color_code_text12[2]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n135_4) 
);
defparam n217_s10.INIT=16'h1000;
  LUT3 n219_s15 (
    .F(n219_20),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres),
    .I2(n281_4) 
);
defparam n219_s15.INIT=8'h40;
  LUT3 n219_s16 (
    .F(n219_22),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_vdp_mode_is_highres) 
);
defparam n219_s16.INIT=8'h45;
  LUT3 n219_s17 (
    .F(n219_24),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres),
    .I2(n281_4) 
);
defparam n219_s17.INIT=8'hB0;
  LUT4 n218_s18 (
    .F(n218_24),
    .I0(n218_15),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_vdp_mode_is_highres),
    .I3(n281_4) 
);
defparam n218_s18.INIT=16'hBA00;
  LUT3 n218_s19 (
    .F(n218_26),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres),
    .I2(reg_r7_frame_col_Z[1]) 
);
defparam n218_s19.INIT=8'hB0;
  LUT4 n291_s2 (
    .F(n291_7),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n291_s2.INIT=16'h8000;
  LUT4 n292_s2 (
    .F(n292_7),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n292_s2.INIT=16'h8000;
  LUT4 n297_s2 (
    .F(n297_7),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n297_s2.INIT=16'h8000;
  LUT4 n298_s2 (
    .F(n298_7),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n298_s2.INIT=16'h8000;
  LUT4 n303_s2 (
    .F(n303_7),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n303_s2.INIT=16'h8000;
  LUT4 n304_s2 (
    .F(n304_7),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n304_s2.INIT=16'h8000;
  LUT4 n281_s2 (
    .F(n281_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n281_s2.INIT=16'h8000;
  DFFRE ff_video_r_4_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n62_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n63_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n64_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n65_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_g_5_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n67_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n68_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n69_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n70_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n71_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_b_5_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n73_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n74_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n75_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n76_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n77_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_rd_address[3]),
    .D(n216_6),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_rd_address[2]),
    .D(n217_6),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_rd_address[1]),
    .D(n218_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_rd_address[0]),
    .D(n219_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n238_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n239_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n240_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n241_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n242_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n243_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n244_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n245_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n281_6),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n288_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n289_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n290_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n291_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n292_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n294_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n295_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n296_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n297_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n298_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n300_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n301_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n302_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n303_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n304_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n204_5) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n324_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  DFFRE ff_video_r_5_s0 (
    .Q(w_video_r_vdp[5]),
    .D(n61_3),
    .CLK(O_sdram_clk_d),
    .CE(n466_5),
    .RESET(n204_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  O_sdram_clk_d,
  n204_5,
  reg_r1_bl_clks_Z,
  ff_pattern_generator_7_9,
  n2424_5,
  ff_enable,
  ff_pattern_generator_7_7,
  n557_7,
  n1079_6,
  n1079_7,
  n263_14,
  n969_5,
  n515_25,
  n1912_5,
  w_vram_data_Z,
  w_dot_state,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_x,
  reg_r4_pattern_generator_Z,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z,
  w_pre_dot_counter_yp,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  reg_r13_blink_period_Z,
  ff_reset,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  w_logical_vram_addr_nam_11_5,
  n1011_10,
  n100_9,
  n1017_7,
  n1011_12,
  n1018_6,
  w_vram_address_text12,
  w_color_code_text12
)
;
input O_sdram_clk_d;
input n204_5;
input reg_r1_bl_clks_Z;
input ff_pattern_generator_7_9;
input n2424_5;
input ff_enable;
input ff_pattern_generator_7_7;
input n557_7;
input n1079_6;
input n1079_7;
input n263_14;
input n969_5;
input n515_25;
input n1912_5;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input [6:0] reg_r2_pattern_name_Z;
input [8:0] w_pre_dot_counter_x;
input [5:0] reg_r4_pattern_generator_Z;
input [2:0] w_pre_dot_counter_y;
input [10:3] reg_r10r3_color_Z;
input [8:0] w_pre_dot_counter_yp;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [7:0] reg_r13_blink_period_Z;
input [6:6] ff_reset;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output w_logical_vram_addr_nam_11_5;
output n1011_10;
output n100_9;
output n1017_7;
output n1011_12;
output n1018_6;
output [16:0] w_vram_address_text12;
output [3:0] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire w_tx_color_4_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n89_2;
wire n1011_3;
wire n74_3;
wire n83_3;
wire n967_3;
wire n100_5;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n236_24;
wire n237_19;
wire n238_19;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n507_4;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_is_foreground_7;
wire ff_blink_period_cnt_3_6;
wire ff_tx_vram_read_en2_6;
wire ff_pattern_7_6;
wire ff_tx_char_counter_x_6_7;
wire ff_ramadr_16_7;
wire n427_12;
wire n426_12;
wire n424_12;
wire n423_12;
wire n422_12;
wire n421_14;
wire n715_12;
wire n111_6;
wire n849_6;
wire n847_6;
wire n112_6;
wire n361_6;
wire n360_6;
wire n359_6;
wire n358_6;
wire n357_6;
wire n356_6;
wire n355_6;
wire n354_6;
wire n353_6;
wire n352_6;
wire n351_6;
wire n350_6;
wire n818_6;
wire n817_6;
wire n816_6;
wire n800_5;
wire n689_5;
wire n120_7;
wire n119_6;
wire n118_6;
wire n241_22;
wire n242_23;
wire n242_22;
wire n1011_4;
wire w_logical_vram_addr_nam_11_6;
wire n74_4;
wire n682_4;
wire n1017_5;
wire n1016_4;
wire n236_26;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_pattern_7_7;
wire ff_tx_char_counter_x_6_8;
wire n425_13;
wire n421_15;
wire n848_7;
wire n1011_6;
wire n1011_7;
wire n682_5;
wire n1016_5;
wire n1016_6;
wire n236_27;
wire ff_pattern_7_8;
wire ff_tx_char_counter_x_6_9;
wire n1016_7;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire n848_9;
wire n423_15;
wire n425_15;
wire ff_prepattern_7_10;
wire ff_tx_prewindow_x_12;
wire n708_14;
wire ff_ramadr_16_10;
wire ff_tx_vram_read_en2_10;
wire n507_7;
wire ff_tx_vram_read_en2_12;
wire ff_tx_vram_read_en_9;
wire n166_7;
wire ff_tx_char_counter_start_of_line_11_11;
wire ff_tx_char_counter_start_of_line_11_13;
wire ff_dot_counter24_3_9;
wire n850_8;
wire n1016_12;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n238_22;
wire n237_22;
wire n236_29;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_8;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_3) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_3) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_3) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s1 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_3) 
);
defparam w_color_code_text12_0_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam w_color_code_text12_0_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(reg_r1_bl_clks_Z),
    .I2(n1011_12),
    .I3(ff_pattern_generator_7_9) 
);
defparam n1011_s0.INIT=16'hE000;
  LUT4 n241_s21 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z[1]),
    .I1(w_tx_char_counter[11]),
    .I2(w_logical_vram_addr_nam_11_5),
    .I3(w_logical_vram_addr_nam_11_6) 
);
defparam n241_s21.INIT=16'hACCC;
  LUT4 n242_s20 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z[0]),
    .I1(w_tx_char_counter[10]),
    .I2(w_logical_vram_addr_nam_11_5),
    .I3(w_logical_vram_addr_nam_11_6) 
);
defparam n242_s20.INIT=16'hACCC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'h80;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_3) 
);
defparam n967_s0.INIT=8'h40;
  LUT2 n100_s2 (
    .F(n100_5),
    .I0(w_pre_dot_counter_x[3]),
    .I1(n100_9) 
);
defparam n100_s2.INIT=4'h8;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_7) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_4) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_4) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_4) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_4) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_4) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_4) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_4) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(n236_29),
    .I1(reg_r4_pattern_generator_Z[5]),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'hCA;
  LUT3 n237_s15 (
    .F(n237_19),
    .I0(n237_22),
    .I1(reg_r4_pattern_generator_Z[4]),
    .I2(n236_26) 
);
defparam n237_s15.INIT=8'hCA;
  LUT3 n238_s15 (
    .F(n238_19),
    .I0(n238_22),
    .I1(reg_r4_pattern_generator_Z[3]),
    .I2(n236_26) 
);
defparam n238_s15.INIT=8'hCA;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(n239_22),
    .I1(reg_r4_pattern_generator_Z[2]),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'hCA;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(n240_22),
    .I1(reg_r4_pattern_generator_Z[1]),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'hCA;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(n243_22),
    .I1(ff_pattern_num[6]),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'hCA;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(n244_22),
    .I1(ff_pattern_num[5]),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'hCA;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(n245_22),
    .I1(ff_pattern_num[4]),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'hCA;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(n246_22),
    .I1(ff_pattern_num[3]),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'hCA;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(n247_22),
    .I1(ff_pattern_num[2]),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'hCA;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(n248_22),
    .I1(ff_pattern_num[1]),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'hCA;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(n249_22),
    .I1(ff_pattern_num[0]),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'hCA;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(n250_22),
    .I1(w_pre_dot_counter_y[2]),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'hCA;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(n251_22),
    .I1(w_pre_dot_counter_y[1]),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'hCA;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(n252_22),
    .I1(w_pre_dot_counter_y[0]),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'hCA;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_14) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_14) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_14) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_14) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_14) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_14) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_14) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n507_s1 (
    .F(n507_4),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(n1017_7),
    .I3(n507_7) 
);
defparam n507_s1.INIT=16'h4000;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24_3_9),
    .I2(n1018_6),
    .I3(n236_26) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hD0C0;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(n2424_5),
    .I2(ff_tx_prewindow_x_12),
    .I3(n1018_6) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n1017_7),
    .I3(n166_7) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1017_7) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n1011_4),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_pattern_generator_7_9),
    .I3(ff_tx_char_counter_start_of_line_11_8) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hFF80;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_prepattern_7_10) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT2 ff_is_foreground_s3 (
    .F(ff_is_foreground_7),
    .I0(n708_14),
    .I1(ff_enable) 
);
defparam ff_is_foreground_s3.INIT=4'h4;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(ff_blink_period_cnt_3_7),
    .I1(n1016_4),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hB0;
  LUT3 ff_tx_vram_read_en2_s2 (
    .F(ff_tx_vram_read_en2_6),
    .I0(ff_tx_vram_read_en2_10),
    .I1(ff_tx_vram_read_en2_12),
    .I2(n1018_6) 
);
defparam ff_tx_vram_read_en2_s2.INIT=8'hF4;
  LUT3 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(ff_pattern_7_7),
    .I1(n708_14),
    .I2(ff_enable) 
);
defparam ff_pattern_7_s2.INIT=8'hB0;
  LUT4 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_7),
    .I0(ff_pattern_generator_7_7),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_x_6_8),
    .I3(ff_enable) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=16'hF800;
  LUT3 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_tx_prewindow_x),
    .I1(n557_7),
    .I2(ff_ramadr_16_10) 
);
defparam ff_ramadr_16_s4.INIT=8'h80;
  LUT2 n427_s7 (
    .F(n427_12),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n427_s7.INIT=4'h4;
  LUT3 n426_s7 (
    .F(n426_12),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n426_s7.INIT=8'h60;
  LUT4 n424_s7 (
    .F(n424_12),
    .I0(ff_tx_char_counter_x[2]),
    .I1(n425_13),
    .I2(ff_tx_char_counter_x[3]),
    .I3(w_dot_state[1]) 
);
defparam n424_s7.INIT=16'h7800;
  LUT3 n423_s7 (
    .F(n423_12),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_15),
    .I2(w_dot_state[1]) 
);
defparam n423_s7.INIT=8'h60;
  LUT4 n422_s7 (
    .F(n422_12),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_15),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n422_s7.INIT=16'h7800;
  LUT4 n421_s9 (
    .F(n421_14),
    .I0(n423_15),
    .I1(n421_15),
    .I2(ff_tx_char_counter_x[6]),
    .I3(w_dot_state[1]) 
);
defparam n421_s9.INIT=16'h7800;
  LUT2 n715_s7 (
    .F(n715_12),
    .I0(ff_prepattern[0]),
    .I1(n708_14) 
);
defparam n715_s7.INIT=4'h8;
  LUT3 n111_s2 (
    .F(n111_6),
    .I0(ff_dot_counter24_3_9),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n111_s2.INIT=8'h14;
  LUT3 n849_s2 (
    .F(n849_6),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt[0]),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n849_s2.INIT=8'h28;
  LUT4 n847_s2 (
    .F(n847_6),
    .I0(ff_blink_period_cnt[2]),
    .I1(n848_7),
    .I2(n1016_4),
    .I3(ff_blink_period_cnt[3]) 
);
defparam n847_s2.INIT=16'h7080;
  LUT2 n112_s2 (
    .F(n112_6),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24_3_9) 
);
defparam n112_s2.INIT=4'h1;
  LUT2 n361_s2 (
    .F(n361_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[0]) 
);
defparam n361_s2.INIT=4'h4;
  LUT2 n360_s2 (
    .F(n360_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[1]) 
);
defparam n360_s2.INIT=4'h4;
  LUT2 n359_s2 (
    .F(n359_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[2]) 
);
defparam n359_s2.INIT=4'h4;
  LUT2 n358_s2 (
    .F(n358_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[3]) 
);
defparam n358_s2.INIT=4'h4;
  LUT2 n357_s2 (
    .F(n357_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[4]) 
);
defparam n357_s2.INIT=4'h4;
  LUT2 n356_s2 (
    .F(n356_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[5]) 
);
defparam n356_s2.INIT=4'h4;
  LUT2 n355_s2 (
    .F(n355_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[6]) 
);
defparam n355_s2.INIT=4'h4;
  LUT2 n354_s2 (
    .F(n354_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[7]) 
);
defparam n354_s2.INIT=4'h4;
  LUT2 n353_s2 (
    .F(n353_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[8]) 
);
defparam n353_s2.INIT=4'h4;
  LUT2 n352_s2 (
    .F(n352_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[9]) 
);
defparam n352_s2.INIT=4'h4;
  LUT2 n351_s2 (
    .F(n351_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[10]) 
);
defparam n351_s2.INIT=4'h4;
  LUT2 n350_s2 (
    .F(n350_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(w_tx_char_counter[11]) 
);
defparam n350_s2.INIT=4'h4;
  LUT4 n818_s2 (
    .F(n818_6),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_6),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_6),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_5),
    .I0(n1079_6),
    .I1(ff_blink_state),
    .I2(n1079_7) 
);
defparam n800_s1.INIT=8'h0B;
  LUT2 n689_s1 (
    .F(n689_5),
    .I0(ff_preblink[0]),
    .I1(n682_4) 
);
defparam n689_s1.INIT=4'h8;
  LUT2 n120_s3 (
    .F(n120_7),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24_3_9) 
);
defparam n120_s3.INIT=4'h1;
  LUT4 n119_s2 (
    .F(n119_6),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24_3_9),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24_3_9),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s20 (
    .F(n241_22),
    .I0(reg_r10r3_color_Z[5]),
    .I1(reg_r4_pattern_generator_Z[0]),
    .I2(n236_26) 
);
defparam n241_s20.INIT=8'hCA;
  LUT3 n241_s19 (
    .F(n242_23),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n241_s19.INIT=8'h1C;
  LUT3 n242_s19 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_color_Z[4]),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'hAC;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n1011_6),
    .I2(n1011_7) 
);
defparam n1011_s1.INIT=8'h40;
  LUT2 w_logical_vram_addr_nam_11_s2 (
    .F(w_logical_vram_addr_nam_11_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s2.INIT=4'h4;
  LUT2 w_logical_vram_addr_nam_11_s3 (
    .F(w_logical_vram_addr_nam_11_6),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam w_logical_vram_addr_nam_11_s3.INIT=4'h1;
  LUT4 n74_s1 (
    .F(n74_4),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(w_logical_vram_addr_nam_11_5) 
);
defparam n74_s1.INIT=16'h1000;
  LUT4 n682_s1 (
    .F(n682_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(n682_5) 
);
defparam n682_s1.INIT=16'h1000;
  LUT2 n1017_s2 (
    .F(n1017_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n1017_s2.INIT=4'h4;
  LUT3 n1016_s1 (
    .F(n1016_4),
    .I0(ff_blink_period_cnt[3]),
    .I1(n1016_5),
    .I2(n1016_6) 
);
defparam n1016_s1.INIT=8'hD4;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'hCA;
  LUT4 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n263_14) 
);
defparam ff_tx_prewindow_x_s3.INIT=16'h4000;
  LUT4 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(n969_5),
    .I1(ff_pattern_generator_7_9),
    .I2(ff_tx_prewindow_x_7),
    .I3(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=16'h8000;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_pattern_7_8) 
);
defparam ff_pattern_7_s3.INIT=16'h2C00;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_char_counter_x_6_9) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'h2C00;
  LUT2 n425_s8 (
    .F(n425_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]) 
);
defparam n425_s8.INIT=4'h8;
  LUT2 n421_s10 (
    .F(n421_15),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]) 
);
defparam n421_s10.INIT=4'h8;
  LUT2 n848_s3 (
    .F(n848_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]) 
);
defparam n848_s3.INIT=4'h8;
  LUT4 n1011_s3 (
    .F(n1011_6),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n1011_s3.INIT=16'h0001;
  LUT4 n1011_s4 (
    .F(n1011_7),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[3]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n1011_s4.INIT=16'h0001;
  LUT2 n682_s2 (
    .F(n682_5),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]) 
);
defparam n682_s2.INIT=4'h1;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s2.INIT=8'hCA;
  LUT3 n1016_s3 (
    .F(n1016_6),
    .I0(ff_blink_period_cnt[2]),
    .I1(n1016_7),
    .I2(n1016_8) 
);
defparam n1016_s3.INIT=8'hD4;
  LUT2 n236_s23 (
    .F(n236_27),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=4'h1;
  LUT2 ff_pattern_7_s4 (
    .F(ff_pattern_7_8),
    .I0(w_dot_state[1]),
    .I1(ff_dot_counter24[1]) 
);
defparam ff_pattern_7_s4.INIT=4'h1;
  LUT4 ff_tx_char_counter_x_6_s5 (
    .F(ff_tx_char_counter_x_6_9),
    .I0(ff_dot_counter24[1]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_char_counter_x_6_s5.INIT=16'h4000;
  LUT3 n1016_s4 (
    .F(n1016_7),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state) 
);
defparam n1016_s4.INIT=8'hCA;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(ff_blink_period_cnt[1]),
    .I1(n1016_9),
    .I2(n1016_10) 
);
defparam n1016_s5.INIT=8'hD4;
  LUT4 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s6.INIT=16'h0C0A;
  LUT3 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s7.INIT=8'hCA;
  LUT4 n848_s4 (
    .F(n848_9),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt[2]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_period_cnt[1]) 
);
defparam n848_s4.INIT=16'h2888;
  LUT4 n423_s9 (
    .F(n423_15),
    .I0(ff_tx_char_counter_x[2]),
    .I1(ff_tx_char_counter_x[3]),
    .I2(ff_tx_char_counter_x[1]),
    .I3(ff_tx_char_counter_x[0]) 
);
defparam n423_s9.INIT=16'h8000;
  LUT4 n425_s9 (
    .F(n425_15),
    .I0(ff_tx_char_counter_x[2]),
    .I1(ff_tx_char_counter_x[1]),
    .I2(ff_tx_char_counter_x[0]),
    .I3(w_dot_state[1]) 
);
defparam n425_s9.INIT=16'h6A00;
  LUT4 ff_prepattern_7_s5 (
    .F(ff_prepattern_7_10),
    .I0(ff_dot_counter24[2]),
    .I1(n1017_5),
    .I2(ff_reset[6]),
    .I3(ff_enable) 
);
defparam ff_prepattern_7_s5.INIT=16'h4000;
  LUT4 ff_tx_prewindow_x_s6 (
    .F(ff_tx_prewindow_x_12),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_prewindow_x_s6.INIT=16'h0008;
  LUT4 n1011_s6 (
    .F(n1011_10),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n1011_s6.INIT=16'h0001;
  LUT4 n100_s5 (
    .F(n100_9),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n2424_5) 
);
defparam n100_s5.INIT=16'h0200;
  LUT4 n708_s9 (
    .F(n708_14),
    .I0(n74_4),
    .I1(n515_25),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n708_s9.INIT=16'hD0DD;
  LUT3 n1017_s3 (
    .F(n1017_7),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n1017_s3.INIT=8'h20;
  LUT4 ff_ramadr_16_s6 (
    .F(ff_ramadr_16_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n236_27) 
);
defparam ff_ramadr_16_s6.INIT=16'hF10F;
  LUT4 ff_tx_vram_read_en2_s5 (
    .F(ff_tx_vram_read_en2_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam ff_tx_vram_read_en2_s5.INIT=16'h00FE;
  LUT3 n507_s3 (
    .F(n507_7),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n507_s3.INIT=8'h01;
  LUT4 ff_tx_vram_read_en2_s6 (
    .F(ff_tx_vram_read_en2_12),
    .I0(ff_dot_counter24[1]),
    .I1(ff_tx_prewindow_x),
    .I2(ff_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_tx_vram_read_en2_s6.INIT=16'h4000;
  LUT4 ff_tx_vram_read_en_s4 (
    .F(ff_tx_vram_read_en_9),
    .I0(ff_tx_vram_read_en_7),
    .I1(w_dot_state[0]),
    .I2(ff_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_tx_vram_read_en_s4.INIT=16'hB000;
  LUT4 n166_s3 (
    .F(n166_7),
    .I0(n1011_10),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n166_s3.INIT=16'h0002;
  LUT4 ff_tx_char_counter_start_of_line_11_s6 (
    .F(ff_tx_char_counter_start_of_line_11_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_start_of_line_11_s6.INIT=16'h4000;
  LUT4 ff_tx_char_counter_start_of_line_11_s7 (
    .F(ff_tx_char_counter_start_of_line_11_13),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n1912_5),
    .I3(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s7.INIT=16'h1000;
  LUT4 ff_dot_counter24_3_s4 (
    .F(ff_dot_counter24_3_9),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n1912_5),
    .I3(ff_tx_prewindow_x_12) 
);
defparam ff_dot_counter24_3_s4.INIT=16'h1000;
  LUT4 n1011_s7 (
    .F(n1011_12),
    .I0(n1011_10),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n1912_5) 
);
defparam n1011_s7.INIT=16'h0200;
  LUT4 n850_s3 (
    .F(n850_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_5),
    .I3(n1016_6) 
);
defparam n850_s3.INIT=16'h5110;
  LUT4 n1016_s8 (
    .F(n1016_12),
    .I0(n1011_3),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_5),
    .I3(n1016_6) 
);
defparam n1016_s8.INIT=16'h088A;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(ff_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'hAAAC;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'hAAAC;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'hAAAC;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'hAAAC;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'hAAAC;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'hAAAC;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'hAAAC;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'hAAAC;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'hAAAC;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_color_Z[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'hAAAC;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pattern_name_Z[2]),
    .I1(reg_r10r3_color_Z[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'hAAAC;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pattern_name_Z[3]),
    .I1(reg_r10r3_color_Z[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'hAAAC;
  LUT4 n238_s17 (
    .F(n238_22),
    .I0(reg_r2_pattern_name_Z[4]),
    .I1(reg_r10r3_color_Z[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n238_s17.INIT=16'hAAAC;
  LUT4 n237_s17 (
    .F(n237_22),
    .I0(reg_r2_pattern_name_Z[5]),
    .I1(reg_r10r3_color_Z[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n237_s17.INIT=16'hAAAC;
  LUT4 n236_s24 (
    .F(n236_29),
    .I0(reg_r2_pattern_name_Z[6]),
    .I1(reg_r10r3_color_Z[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s24.INIT=16'hAAAC;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_dot_counter24_3_6),
    .RESET(n204_5) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n204_5) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n204_5) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_7),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_window_x_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12[16]),
    .D(n236_24),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_15_s0 (
    .Q(w_vram_address_text12[15]),
    .D(n237_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_14_s0 (
    .Q(w_vram_address_text12[14]),
    .D(n238_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12[13]),
    .D(n239_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12[12]),
    .D(n240_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12[11]),
    .D(n241_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12[10]),
    .D(n242_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12[9]),
    .D(n243_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12[8]),
    .D(n244_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12[7]),
    .D(n245_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12[6]),
    .D(n246_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12[5]),
    .D(n247_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12[4]),
    .D(n248_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12[3]),
    .D(n249_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12[2]),
    .D(n250_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12[1]),
    .D(n251_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12[0]),
    .D(n252_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_vram_read_en_9),
    .RESET(n204_5) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(w_dot_state[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_vram_read_en2_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n421_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n422_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n423_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n424_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n425_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n426_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n427_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n204_5) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n204_5) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n204_5) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n204_5) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n204_5) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n204_5) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n204_5) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n204_5) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n204_5) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_is_foreground_7),
    .RESET(n204_5) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n204_5) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n204_5) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n204_5) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n204_5) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n204_5) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n204_5) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n204_5) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_5),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n204_5) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_5),
    .CLK(O_sdram_clk_d),
    .CE(n1016_12),
    .RESET(n204_5) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_6),
    .CLK(O_sdram_clk_d),
    .CE(n1011_3),
    .RESET(n204_5) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_6),
    .CLK(O_sdram_clk_d),
    .CE(n1011_3),
    .RESET(n204_5) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_6),
    .CLK(O_sdram_clk_d),
    .CE(n1011_3),
    .RESET(n204_5) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_8),
    .CLK(O_sdram_clk_d),
    .CE(n1011_3),
    .RESET(n204_5) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n204_5) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n204_5) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n204_5) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n204_5) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_dot_counter24_3_6),
    .RESET(n204_5) 
);
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_0_s (
    .O(w_color_code_text12[0]),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_23) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_23) 
);
  INV n819_s4 (
    .O(n819_8),
    .I(ff_blink_clk_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  O_sdram_clk_d,
  n1017_7,
  n204_5,
  n1482_4,
  ff_enable,
  n317_7,
  n1018_6,
  w_vram_data_Z,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_y,
  w_eight_dot_state,
  w_dot_state,
  reg_r4_pattern_generator_Z,
  reg_r10r3_color_Z,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  n557_5,
  n621_4,
  ff_pattern_generator_7_7,
  n240_6,
  n605_6,
  n557_7,
  n637_6,
  ff_pattern_generator_7_9,
  w_vram_address_graphic123m,
  w_color_code_graphic123m
)
;
input O_sdram_clk_d;
input n1017_7;
input n204_5;
input n1482_4;
input ff_enable;
input n317_7;
input n1018_6;
input [7:0] w_vram_data_Z;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input [6:0] reg_r2_pattern_name_Z;
input [7:0] w_pre_dot_counter_y;
input [2:0] w_eight_dot_state;
input [1:0] w_dot_state;
input [5:0] reg_r4_pattern_generator_Z;
input [10:0] reg_r10r3_color_Z;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output n557_5;
output n621_4;
output ff_pattern_generator_7_7;
output n240_6;
output n605_6;
output n557_7;
output n637_6;
output ff_pattern_generator_7_9;
output [16:0] w_vram_address_graphic123m;
output [3:0] w_color_code_graphic123m;
wire n240_3;
wire n241_3;
wire n242_3;
wire n243_3;
wire n421_3;
wire n422_3;
wire n423_3;
wire n424_3;
wire n425_3;
wire n426_3;
wire n427_3;
wire n151_11;
wire n152_11;
wire n153_11;
wire n154_11;
wire n155_11;
wire n156_11;
wire n157_11;
wire n158_11;
wire n159_11;
wire n160_11;
wire n161_11;
wire n162_11;
wire n163_11;
wire n164_11;
wire n165_11;
wire n166_11;
wire n167_11;
wire n240_4;
wire n589_4;
wire n151_12;
wire n151_13;
wire n152_12;
wire n152_13;
wire n153_12;
wire n153_13;
wire n154_12;
wire n154_13;
wire n155_12;
wire n155_13;
wire n156_12;
wire n156_13;
wire n157_12;
wire n158_12;
wire n159_12;
wire n160_12;
wire n161_12;
wire n162_12;
wire n163_12;
wire n163_13;
wire n164_12;
wire n165_12;
wire n165_13;
wire n166_12;
wire n166_13;
wire n167_12;
wire n167_13;
wire n155_14;
wire n156_14;
wire n157_13;
wire n158_13;
wire n159_13;
wire n160_13;
wire n161_13;
wire n165_14;
wire n166_14;
wire n167_14;
wire n240_8;
wire n421_6;
wire ff_vram_address_16_7;
wire n621_6;
wire n589_6;
wire n428_7;
wire n605_8;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire [7:0] ff_ram_dat;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n240_s0 (
    .F(n240_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n240_4) 
);
defparam n240_s0.INIT=8'hAC;
  LUT3 n241_s0 (
    .F(n241_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n240_4) 
);
defparam n241_s0.INIT=8'hAC;
  LUT3 n242_s0 (
    .F(n242_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n240_4) 
);
defparam n242_s0.INIT=8'hAC;
  LUT3 n243_s0 (
    .F(n243_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n240_4) 
);
defparam n243_s0.INIT=8'hAC;
  LUT3 n421_s0 (
    .F(n421_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n421_6) 
);
defparam n421_s0.INIT=8'hAC;
  LUT3 n422_s0 (
    .F(n422_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n421_6) 
);
defparam n422_s0.INIT=8'hAC;
  LUT3 n423_s0 (
    .F(n423_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n421_6) 
);
defparam n423_s0.INIT=8'hAC;
  LUT3 n424_s0 (
    .F(n424_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n421_6) 
);
defparam n424_s0.INIT=8'hAC;
  LUT3 n425_s0 (
    .F(n425_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n421_6) 
);
defparam n425_s0.INIT=8'hAC;
  LUT3 n426_s0 (
    .F(n426_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n421_6) 
);
defparam n426_s0.INIT=8'hAC;
  LUT3 n427_s0 (
    .F(n427_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n421_6) 
);
defparam n427_s0.INIT=8'hAC;
  LUT2 n151_s7 (
    .F(n151_11),
    .I0(n151_12),
    .I1(n151_13) 
);
defparam n151_s7.INIT=4'hB;
  LUT2 n152_s7 (
    .F(n152_11),
    .I0(n152_12),
    .I1(n152_13) 
);
defparam n152_s7.INIT=4'hB;
  LUT2 n153_s7 (
    .F(n153_11),
    .I0(n153_12),
    .I1(n153_13) 
);
defparam n153_s7.INIT=4'hB;
  LUT2 n154_s7 (
    .F(n154_11),
    .I0(n154_12),
    .I1(n154_13) 
);
defparam n154_s7.INIT=4'hB;
  LUT4 n155_s7 (
    .F(n155_11),
    .I0(n637_6),
    .I1(reg_r2_pattern_name_Z[2]),
    .I2(n155_12),
    .I3(n155_13) 
);
defparam n155_s7.INIT=16'hFFF8;
  LUT4 n156_s7 (
    .F(n156_11),
    .I0(n637_6),
    .I1(reg_r2_pattern_name_Z[1]),
    .I2(n156_12),
    .I3(n156_13) 
);
defparam n156_s7.INIT=16'hFFF8;
  LUT3 n157_s7 (
    .F(n157_11),
    .I0(n637_6),
    .I1(reg_r2_pattern_name_Z[0]),
    .I2(n157_12) 
);
defparam n157_s7.INIT=8'hF8;
  LUT3 n158_s7 (
    .F(n158_11),
    .I0(n637_6),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n158_12) 
);
defparam n158_s7.INIT=8'hF8;
  LUT3 n159_s7 (
    .F(n159_11),
    .I0(n637_6),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n159_12) 
);
defparam n159_s7.INIT=8'hF8;
  LUT3 n160_s7 (
    .F(n160_11),
    .I0(n637_6),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n160_12) 
);
defparam n160_s7.INIT=8'hF8;
  LUT3 n161_s7 (
    .F(n161_11),
    .I0(n637_6),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n161_12) 
);
defparam n161_s7.INIT=8'hF8;
  LUT4 n162_s7 (
    .F(n162_11),
    .I0(n162_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n637_6) 
);
defparam n162_s7.INIT=16'hF444;
  LUT4 n163_s7 (
    .F(n163_11),
    .I0(n605_6),
    .I1(n163_12),
    .I2(ff_pre_pattern_num[7]),
    .I3(n163_13) 
);
defparam n163_s7.INIT=16'h80FF;
  LUT4 n164_s7 (
    .F(n164_11),
    .I0(n605_6),
    .I1(n163_12),
    .I2(ff_pre_pattern_num[6]),
    .I3(n164_12) 
);
defparam n164_s7.INIT=16'h80FF;
  LUT3 n165_s7 (
    .F(n165_11),
    .I0(w_eight_dot_state[2]),
    .I1(n165_12),
    .I2(n165_13) 
);
defparam n165_s7.INIT=8'h04;
  LUT3 n166_s7 (
    .F(n166_11),
    .I0(w_eight_dot_state[2]),
    .I1(n166_12),
    .I2(n166_13) 
);
defparam n166_s7.INIT=8'h04;
  LUT3 n167_s7 (
    .F(n167_11),
    .I0(w_eight_dot_state[2]),
    .I1(n167_12),
    .I2(n167_13) 
);
defparam n167_s7.INIT=8'h04;
  LUT2 n557_s2 (
    .F(n557_5),
    .I0(ff_enable),
    .I1(w_dot_state[1]) 
);
defparam n557_s2.INIT=4'h8;
  LUT3 n240_s1 (
    .F(n240_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n240_8) 
);
defparam n240_s1.INIT=8'h3A;
  LUT3 n589_s1 (
    .F(n589_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n589_s1.INIT=8'h10;
  LUT2 n621_s1 (
    .F(n621_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n621_s1.INIT=4'h8;
  LUT2 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s3.INIT=4'h1;
  LUT4 n151_s8 (
    .F(n151_12),
    .I0(reg_r4_pattern_generator_Z[5]),
    .I1(reg_r10r3_color_Z[10]),
    .I2(n240_8),
    .I3(n605_6) 
);
defparam n151_s8.INIT=16'hAC00;
  LUT4 n151_s9 (
    .F(n151_13),
    .I0(n637_6),
    .I1(reg_r2_pattern_name_Z[6]),
    .I2(reg_r4_pattern_generator_Z[5]),
    .I3(n589_4) 
);
defparam n151_s9.INIT=16'h0777;
  LUT4 n152_s8 (
    .F(n152_12),
    .I0(reg_r4_pattern_generator_Z[4]),
    .I1(reg_r10r3_color_Z[9]),
    .I2(n240_8),
    .I3(n605_6) 
);
defparam n152_s8.INIT=16'hAC00;
  LUT4 n152_s9 (
    .F(n152_13),
    .I0(n637_6),
    .I1(reg_r2_pattern_name_Z[5]),
    .I2(reg_r4_pattern_generator_Z[4]),
    .I3(n589_4) 
);
defparam n152_s9.INIT=16'h0777;
  LUT4 n153_s8 (
    .F(n153_12),
    .I0(reg_r4_pattern_generator_Z[3]),
    .I1(reg_r10r3_color_Z[8]),
    .I2(n240_8),
    .I3(n605_6) 
);
defparam n153_s8.INIT=16'hAC00;
  LUT4 n153_s9 (
    .F(n153_13),
    .I0(n637_6),
    .I1(reg_r2_pattern_name_Z[4]),
    .I2(reg_r4_pattern_generator_Z[3]),
    .I3(n589_4) 
);
defparam n153_s9.INIT=16'h0777;
  LUT4 n154_s8 (
    .F(n154_12),
    .I0(reg_r4_pattern_generator_Z[2]),
    .I1(reg_r10r3_color_Z[7]),
    .I2(n240_8),
    .I3(n605_6) 
);
defparam n154_s8.INIT=16'hAC00;
  LUT4 n154_s9 (
    .F(n154_13),
    .I0(n637_6),
    .I1(reg_r2_pattern_name_Z[3]),
    .I2(reg_r4_pattern_generator_Z[2]),
    .I3(n589_4) 
);
defparam n154_s9.INIT=16'h0777;
  LUT4 n155_s8 (
    .F(n155_12),
    .I0(n155_14),
    .I1(reg_r4_pattern_generator_Z[1]),
    .I2(n240_8),
    .I3(n605_6) 
);
defparam n155_s8.INIT=16'hCA00;
  LUT4 n155_s9 (
    .F(n155_13),
    .I0(n163_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n589_4),
    .I3(reg_r4_pattern_generator_Z[1]) 
);
defparam n155_s9.INIT=16'hE000;
  LUT4 n156_s8 (
    .F(n156_12),
    .I0(n156_14),
    .I1(reg_r4_pattern_generator_Z[0]),
    .I2(n240_8),
    .I3(n605_6) 
);
defparam n156_s8.INIT=16'hCA00;
  LUT4 n156_s9 (
    .F(n156_13),
    .I0(n163_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n589_4),
    .I3(reg_r4_pattern_generator_Z[0]) 
);
defparam n156_s9.INIT=16'hE000;
  LUT4 n157_s8 (
    .F(n157_12),
    .I0(n589_4),
    .I1(n163_12),
    .I2(ff_pre_pattern_num[7]),
    .I3(n157_13) 
);
defparam n157_s8.INIT=16'hFCA0;
  LUT4 n158_s8 (
    .F(n158_12),
    .I0(n589_4),
    .I1(n163_12),
    .I2(ff_pre_pattern_num[6]),
    .I3(n158_13) 
);
defparam n158_s8.INIT=16'hFCA0;
  LUT4 n159_s8 (
    .F(n159_12),
    .I0(n589_4),
    .I1(n163_12),
    .I2(ff_pre_pattern_num[5]),
    .I3(n159_13) 
);
defparam n159_s8.INIT=16'hFCA0;
  LUT4 n160_s8 (
    .F(n160_12),
    .I0(n589_4),
    .I1(n163_12),
    .I2(ff_pre_pattern_num[4]),
    .I3(n160_13) 
);
defparam n160_s8.INIT=16'hFCA0;
  LUT4 n161_s8 (
    .F(n161_12),
    .I0(n589_4),
    .I1(n163_12),
    .I2(ff_pre_pattern_num[3]),
    .I3(n161_13) 
);
defparam n161_s8.INIT=16'hFCA0;
  LUT3 n162_s8 (
    .F(n162_12),
    .I0(n163_12),
    .I1(n605_6),
    .I2(n589_4) 
);
defparam n162_s8.INIT=8'h0B;
  LUT4 n163_s8 (
    .F(n163_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n317_7) 
);
defparam n163_s8.INIT=16'h0100;
  LUT4 n163_s9 (
    .F(n163_13),
    .I0(n637_6),
    .I1(w_dot_counter_x[7]),
    .I2(n162_12),
    .I3(ff_pre_pattern_num[1]) 
);
defparam n163_s9.INIT=16'h7077;
  LUT4 n164_s8 (
    .F(n164_12),
    .I0(n637_6),
    .I1(w_dot_counter_x[6]),
    .I2(n162_12),
    .I3(ff_pre_pattern_num[0]) 
);
defparam n164_s8.INIT=16'h7077;
  LUT4 n165_s8 (
    .F(n165_12),
    .I0(w_dot_counter_x[5]),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n165_s8.INIT=16'h0CFA;
  LUT4 n165_s9 (
    .F(n165_13),
    .I0(n165_14),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n240_8),
    .I3(w_eight_dot_state[1]) 
);
defparam n165_s9.INIT=16'h3500;
  LUT4 n166_s8 (
    .F(n166_12),
    .I0(w_dot_counter_x[4]),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n166_s8.INIT=16'h0CFA;
  LUT4 n166_s9 (
    .F(n166_13),
    .I0(n166_14),
    .I1(w_pre_dot_counter_y[3]),
    .I2(n240_8),
    .I3(w_eight_dot_state[1]) 
);
defparam n166_s9.INIT=16'h3500;
  LUT4 n167_s8 (
    .F(n167_12),
    .I0(w_dot_counter_x[3]),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n167_s8.INIT=16'h0CFA;
  LUT4 n167_s9 (
    .F(n167_13),
    .I0(n167_14),
    .I1(w_pre_dot_counter_y[2]),
    .I2(n240_8),
    .I3(w_eight_dot_state[1]) 
);
defparam n167_s9.INIT=16'h3500;
  LUT3 n155_s10 (
    .F(n155_14),
    .I0(n163_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r10r3_color_Z[6]) 
);
defparam n155_s10.INIT=8'hE0;
  LUT3 n156_s10 (
    .F(n156_14),
    .I0(n163_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r10r3_color_Z[5]) 
);
defparam n156_s10.INIT=8'hE0;
  LUT3 n157_s9 (
    .F(n157_13),
    .I0(n240_8),
    .I1(reg_r10r3_color_Z[4]),
    .I2(n605_6) 
);
defparam n157_s9.INIT=8'hE0;
  LUT3 n158_s9 (
    .F(n158_13),
    .I0(n240_8),
    .I1(reg_r10r3_color_Z[3]),
    .I2(n605_6) 
);
defparam n158_s9.INIT=8'hE0;
  LUT3 n159_s9 (
    .F(n159_13),
    .I0(n240_8),
    .I1(reg_r10r3_color_Z[2]),
    .I2(n605_6) 
);
defparam n159_s9.INIT=8'hE0;
  LUT3 n160_s9 (
    .F(n160_13),
    .I0(n240_8),
    .I1(reg_r10r3_color_Z[1]),
    .I2(n605_6) 
);
defparam n160_s9.INIT=8'hE0;
  LUT3 n161_s9 (
    .F(n161_13),
    .I0(n240_8),
    .I1(reg_r10r3_color_Z[0]),
    .I2(n605_6) 
);
defparam n161_s9.INIT=8'hE0;
  LUT3 n165_s10 (
    .F(n165_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n163_12) 
);
defparam n165_s10.INIT=8'hCA;
  LUT3 n166_s10 (
    .F(n166_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n163_12) 
);
defparam n166_s10.INIT=8'hCA;
  LUT3 n167_s10 (
    .F(n167_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n163_12) 
);
defparam n167_s10.INIT=8'hCA;
  LUT2 n240_s3 (
    .F(n240_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n240_s3.INIT=4'h1;
  LUT3 n605_s2 (
    .F(n605_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n605_s2.INIT=8'h10;
  LUT3 n557_s3 (
    .F(n557_7),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]) 
);
defparam n557_s3.INIT=8'h80;
  LUT3 n637_s2 (
    .F(n637_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n637_s2.INIT=8'h01;
  LUT4 n240_s4 (
    .F(n240_8),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n240_s4.INIT=16'h0004;
  LUT3 n421_s2 (
    .F(n421_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n637_6) 
);
defparam n421_s2.INIT=8'h10;
  LUT3 ff_pattern_generator_7_s4 (
    .F(ff_pattern_generator_7_9),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s4.INIT=8'h02;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_7),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n557_7) 
);
defparam ff_vram_address_16_s3.INIT=16'h1500;
  LUT4 n621_s2 (
    .F(n621_6),
    .I0(w_eight_dot_state[2]),
    .I1(n1018_6),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n621_s2.INIT=16'h4000;
  LUT4 n589_s2 (
    .F(n589_6),
    .I0(n1018_6),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[0]) 
);
defparam n589_s2.INIT=16'h0200;
  LUT4 n428_s2 (
    .F(n428_7),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n637_6) 
);
defparam n428_s2.INIT=16'h0200;
  LUT4 n605_s3 (
    .F(n605_8),
    .I0(n1018_6),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n605_s3.INIT=16'h0200;
  DFFE ff_ram_dat_6_s0 (
    .Q(ff_ram_dat[6]),
    .D(w_vram_data_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7) 
);
  DFFE ff_ram_dat_5_s0 (
    .Q(ff_ram_dat[5]),
    .D(w_vram_data_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7) 
);
  DFFE ff_ram_dat_4_s0 (
    .Q(ff_ram_dat[4]),
    .D(w_vram_data_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7) 
);
  DFFE ff_ram_dat_3_s0 (
    .Q(ff_ram_dat[3]),
    .D(w_vram_data_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7) 
);
  DFFE ff_ram_dat_2_s0 (
    .Q(ff_ram_dat[2]),
    .D(w_vram_data_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7) 
);
  DFFE ff_ram_dat_1_s0 (
    .Q(ff_ram_dat[1]),
    .D(w_vram_data_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7) 
);
  DFFE ff_ram_dat_0_s0 (
    .Q(ff_ram_dat[0]),
    .D(w_vram_data_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vram_address_graphic123m[16]),
    .D(n151_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_15_s0 (
    .Q(w_vram_address_graphic123m[15]),
    .D(n152_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vram_address_graphic123m[14]),
    .D(n153_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m[13]),
    .D(n154_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m[12]),
    .D(n155_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m[11]),
    .D(n156_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m[10]),
    .D(n157_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m[9]),
    .D(n158_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m[8]),
    .D(n159_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m[7]),
    .D(n160_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m[6]),
    .D(n161_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m[5]),
    .D(n162_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m[4]),
    .D(n163_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m[3]),
    .D(n164_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m[2]),
    .D(n165_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m[1]),
    .D(n166_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m[0]),
    .D(n167_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_7),
    .RESET(n204_5) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n240_3),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n241_3),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n242_3),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n243_3),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(ff_ram_dat[7]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(ff_ram_dat[6]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(ff_ram_dat[5]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(ff_ram_dat[4]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(ff_ram_dat[3]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(ff_ram_dat[2]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(ff_ram_dat[1]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(ff_ram_dat[0]),
    .CLK(O_sdram_clk_d),
    .CE(n589_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(ff_ram_dat[7]),
    .CLK(O_sdram_clk_d),
    .CE(n605_8),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(ff_ram_dat[6]),
    .CLK(O_sdram_clk_d),
    .CE(n605_8),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(ff_ram_dat[5]),
    .CLK(O_sdram_clk_d),
    .CE(n605_8),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(ff_ram_dat[4]),
    .CLK(O_sdram_clk_d),
    .CE(n605_8),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(ff_ram_dat[3]),
    .CLK(O_sdram_clk_d),
    .CE(n605_8),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(ff_ram_dat[2]),
    .CLK(O_sdram_clk_d),
    .CE(n605_8),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(ff_ram_dat[1]),
    .CLK(O_sdram_clk_d),
    .CE(n605_8),
    .RESET(n204_5) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(ff_ram_dat[0]),
    .CLK(O_sdram_clk_d),
    .CE(n605_8),
    .RESET(n204_5) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(ff_ram_dat[7]),
    .CLK(O_sdram_clk_d),
    .CE(n621_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(ff_ram_dat[6]),
    .CLK(O_sdram_clk_d),
    .CE(n621_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(ff_ram_dat[5]),
    .CLK(O_sdram_clk_d),
    .CE(n621_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(ff_ram_dat[4]),
    .CLK(O_sdram_clk_d),
    .CE(n621_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(ff_ram_dat[3]),
    .CLK(O_sdram_clk_d),
    .CE(n621_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(ff_ram_dat[2]),
    .CLK(O_sdram_clk_d),
    .CE(n621_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(ff_ram_dat[1]),
    .CLK(O_sdram_clk_d),
    .CE(n621_6),
    .RESET(n204_5) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(ff_ram_dat[0]),
    .CLK(O_sdram_clk_d),
    .CE(n621_6),
    .RESET(n204_5) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n421_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n422_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n423_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n424_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n425_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n426_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n427_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n428_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_generator_7_9),
    .RESET(n204_5) 
);
  DFFE ff_ram_dat_7_s0 (
    .Q(ff_ram_dat[7]),
    .D(w_vram_data_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  O_sdram_clk_d,
  ff_enable,
  w_ram_we,
  w_fifo_address,
  w_fifo_wdata,
  n13_5,
  w_fifo_rdata
)
;
input O_sdram_clk_d;
input ff_enable;
input w_ram_we;
input [7:0] w_fifo_address;
input [7:0] w_fifo_wdata;
output n13_5;
output [7:0] w_fifo_rdata;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_fifo_address[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_fifo_address[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_fifo_address[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_fifo_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_fifo_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_fifo_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_fifo_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_we),
    .CLK(O_sdram_clk_d),
    .RESET(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_fifo_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_fifo_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_fifo_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_fifo_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_fifo_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_fifo_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_fifo_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_fifo_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_fifo_address[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b1;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(ff_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  O_sdram_clk_d,
  n204_5,
  n1017_7,
  ff_enable,
  n621_4,
  n1011_12,
  ff_pattern_generator_7_7,
  n1018_6,
  n100_9,
  n637_6,
  n557_7,
  n1967_6,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r1_bl_clks_Z,
  reg_r25_sp2_Z,
  ff_pattern_generator_7_9,
  n1977_8,
  n313_5,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  w_eight_dot_state,
  reg_r0_disp_mode,
  w_dot_state,
  w_pre_dot_counter_y,
  reg_r1_disp_mode,
  reg_r13_blink_period_Z,
  w_sdram_rdata,
  w_sdram_address,
  ff_reset,
  w_yjk_en,
  n110_5,
  pcolorcode_7_5,
  ff_local_dot_counter_x_8_7,
  n1079_6,
  n1079_7,
  n1482_4,
  n13_5,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567
)
;
input O_sdram_clk_d;
input n204_5;
input n1017_7;
input ff_enable;
input n621_4;
input n1011_12;
input ff_pattern_generator_7_7;
input n1018_6;
input n100_9;
input n637_6;
input n557_7;
input n1967_6;
input reg_r25_yae_Z;
input reg_r25_yjk_Z;
input reg_r1_bl_clks_Z;
input reg_r25_sp2_Z;
input ff_pattern_generator_7_9;
input n1977_8;
input n313_5;
input [6:0] reg_r2_pattern_name_Z;
input [8:3] w_pre_dot_counter_x;
input [8:3] reg_r26_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [3:1] reg_r0_disp_mode;
input [1:0] w_dot_state;
input [8:0] w_pre_dot_counter_y;
input [1:0] reg_r1_disp_mode;
input [7:0] reg_r13_blink_period_Z;
input [15:0] w_sdram_rdata;
input [16:16] w_sdram_address;
input [6:6] ff_reset;
output w_yjk_en;
output n110_5;
output pcolorcode_7_5;
output ff_local_dot_counter_x_8_7;
output n1079_6;
output n1079_7;
output n1482_4;
output n13_5;
output [7:0] w_color_code_graphic4567;
output [5:1] w_yjk_r;
output [5:1] w_yjk_g;
output [5:1] w_yjk_b;
output [16:0] w_vram_address_graphic4567;
wire w_ram_we;
wire n576_8;
wire n577_8;
wire n578_8;
wire n579_8;
wire n989_14;
wire n990_14;
wire n991_14;
wire n992_14;
wire n993_14;
wire n994_14;
wire n118_4;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_blink_period_cnt_3_6;
wire ff_fifo_write_7;
wire n995_17;
wire n510_7;
wire n1072_6;
wire n1070_6;
wire n454_12;
wire n453_12;
wire n452_12;
wire n451_12;
wire n450_12;
wire n449_12;
wire n448_12;
wire n447_12;
wire n370_5;
wire n367_5;
wire n365_5;
wire n850_5;
wire n849_5;
wire n848_5;
wire n847_5;
wire n846_5;
wire n844_5;
wire n1079_5;
wire n1068_6;
wire n1067_6;
wire n1066_6;
wire n838_5;
wire w_pix_7_4;
wire w_pix_7_5;
wire w_pix_6_4;
wire w_pix_6_5;
wire w_pix_5_4;
wire w_pix_5_5;
wire w_pix_4_4;
wire w_pix_4_5;
wire w_pix_3_4;
wire w_pix_3_5;
wire w_pix_2_4;
wire w_pix_2_5;
wire w_pix_1_4;
wire w_pix_1_5;
wire w_pix_0_4;
wire w_pix_0_5;
wire n1517_4;
wire n1531_4;
wire n576_9;
wire n576_10;
wire n577_9;
wire n578_9;
wire n579_9;
wire n989_15;
wire n990_15;
wire n991_15;
wire n994_15;
wire ff_fifo_read_address_7_7;
wire ff_blink_period_cnt_3_7;
wire ff_fifo_write_8;
wire n1071_7;
wire n451_13;
wire n450_13;
wire n448_13;
wire n447_13;
wire n369_6;
wire n368_6;
wire n366_6;
wire n845_6;
wire w_b_1_7;
wire w_b_2_7;
wire w_b_5_7;
wire n1517_5;
wire n1517_6;
wire n1531_5;
wire n1531_6;
wire n1531_7;
wire n1531_8;
wire n1531_9;
wire n1531_10;
wire n1071_9;
wire ff_local_dot_counter_x_8_9;
wire n993_17;
wire n992_17;
wire w_b_4_9;
wire w_b_3_9;
wire n110_7;
wire n989_18;
wire n126_7;
wire n1344_6;
wire n1073_8;
wire n1531_12;
wire n366_8;
wire n368_8;
wire n369_8;
wire n371_7;
wire n372_7;
wire n102_6;
wire n1517_8;
wire n845_9;
wire n851_8;
wire n852_8;
wire n853_8;
wire n854_8;
wire n855_8;
wire n856_8;
wire n857_8;
wire n858_8;
wire n859_8;
wire n860_8;
wire ff_color_data_3_9;
wire n572_14;
wire n573_13;
wire n574_13;
wire n575_14;
wire n1069_14;
wire n996_20;
wire ff_color_data_3_11;
wire n860_12;
wire n859_12;
wire n858_12;
wire n857_12;
wire n856_12;
wire n855_12;
wire n854_12;
wire n853_12;
wire n852_12;
wire n851_12;
wire p_vram_address_16_19;
wire n845_13;
wire ff_fifo_write;
wire ff_blink_state;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_2;
wire w_dot_counter_x_8_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_pix;
wire [5:1] w_b;
wire [5:1] w_g;
wire [5:1] w_r;
wire [7:0] w_fifo_wdata;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [8:1] ff_local_dot_counter_x;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [8:3] w_dot_counter_x;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s0 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s0.INIT=8'hAC;
  LUT3 w_fifo_address_6_s0 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s0.INIT=8'hCA;
  LUT3 w_fifo_address_5_s0 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s0.INIT=8'hCA;
  LUT3 w_fifo_address_4_s0 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s0.INIT=8'hCA;
  LUT3 w_fifo_address_3_s0 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s0.INIT=8'hCA;
  LUT3 w_fifo_address_2_s0 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s0.INIT=8'hCA;
  LUT3 w_fifo_address_1_s0 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s0.INIT=8'hCA;
  LUT3 w_fifo_address_0_s0 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s0.INIT=8'hCA;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(ff_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(w_pix_7_4),
    .I1(w_pix_7_5),
    .I2(ff_pix3[7]),
    .I3(n621_4) 
);
defparam w_pix_7_s0.INIT=16'hD0DD;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(w_pix_6_4),
    .I1(w_pix_6_5),
    .I2(ff_pix3[6]),
    .I3(n621_4) 
);
defparam w_pix_6_s0.INIT=16'hD0DD;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(w_pix_5_4),
    .I1(w_pix_5_5),
    .I2(ff_pix3[5]),
    .I3(n621_4) 
);
defparam w_pix_5_s0.INIT=16'hD0DD;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(w_pix_4_4),
    .I1(w_pix_4_5),
    .I2(ff_pix3[4]),
    .I3(n621_4) 
);
defparam w_pix_4_s0.INIT=16'hD0DD;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(w_pix_3_4),
    .I1(w_pix_3_5),
    .I2(ff_pix3[3]),
    .I3(n621_4) 
);
defparam w_pix_3_s0.INIT=16'hD0DD;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(w_pix_2_4),
    .I1(w_pix_2_5),
    .I2(ff_pix3[2]),
    .I3(n621_4) 
);
defparam w_pix_2_s0.INIT=16'hD0DD;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(w_pix_1_4),
    .I1(w_pix_1_5),
    .I2(ff_pix3[1]),
    .I3(n621_4) 
);
defparam w_pix_1_s0.INIT=16'hD0DD;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(w_pix_0_4),
    .I1(w_pix_0_5),
    .I2(ff_pix3[0]),
    .I3(n621_4) 
);
defparam w_pix_0_s0.INIT=16'hD0DD;
  LUT3 n576_s4 (
    .F(n576_8),
    .I0(n576_9),
    .I1(w_pix[7]),
    .I2(n576_10) 
);
defparam n576_s4.INIT=8'hCA;
  LUT3 n577_s4 (
    .F(n577_8),
    .I0(n577_9),
    .I1(w_pix[6]),
    .I2(n576_10) 
);
defparam n577_s4.INIT=8'hCA;
  LUT3 n578_s4 (
    .F(n578_8),
    .I0(n578_9),
    .I1(w_pix[5]),
    .I2(n576_10) 
);
defparam n578_s4.INIT=8'hCA;
  LUT3 n579_s4 (
    .F(n579_8),
    .I0(n579_9),
    .I1(w_pix[4]),
    .I2(n576_10) 
);
defparam n579_s4.INIT=8'hCA;
  LUT4 n989_s10 (
    .F(n989_14),
    .I0(w_dot_counter_x[8]),
    .I1(ff_local_dot_counter_x[8]),
    .I2(n989_15),
    .I3(n989_18) 
);
defparam n989_s10.INIT=16'hAA3C;
  LUT3 n990_s10 (
    .F(n990_14),
    .I0(n990_15),
    .I1(w_dot_counter_x[7]),
    .I2(n989_18) 
);
defparam n990_s10.INIT=8'hCA;
  LUT3 n991_s10 (
    .F(n991_14),
    .I0(n991_15),
    .I1(w_dot_counter_x[6]),
    .I2(n989_18) 
);
defparam n991_s10.INIT=8'hCA;
  LUT4 n992_s10 (
    .F(n992_14),
    .I0(w_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n992_17),
    .I3(n989_18) 
);
defparam n992_s10.INIT=16'hAA3C;
  LUT3 n993_s10 (
    .F(n993_14),
    .I0(n993_17),
    .I1(w_dot_counter_x[4]),
    .I2(n989_18) 
);
defparam n993_s10.INIT=8'hCA;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(w_dot_counter_x[3]),
    .I1(ff_local_dot_counter_x[3]),
    .I2(n994_15),
    .I3(n989_18) 
);
defparam n994_s10.INIT=16'hAA3C;
  LUT3 n118_s1 (
    .F(n118_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_7) 
);
defparam n118_s1.INIT=8'h40;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(n1482_4),
    .I1(n1011_12),
    .I2(ff_pattern_generator_7_7),
    .I3(w_ram_we) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'h8F88;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(w_pre_dot_counter_x[3]),
    .I1(n1018_6),
    .I2(n100_9),
    .I3(ff_fifo_read_address_7_7) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hFF40;
  LUT4 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(pcolorcode_7_5),
    .I2(n1018_6),
    .I3(n1017_7) 
);
defparam pcolorcode_7_s2.INIT=16'hFF40;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(ff_blink_period_cnt_3_7),
    .I1(n1531_4),
    .I2(n1517_8) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hE0;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(ff_pattern_generator_7_7),
    .I1(ff_local_dot_counter_x_8_7),
    .I2(ff_fifo_write_8),
    .I3(ff_enable) 
);
defparam ff_fifo_write_s3.INIT=16'h0700;
  LUT3 n995_s12 (
    .F(n995_17),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(n989_18) 
);
defparam n995_s12.INIT=8'h06;
  LUT3 n510_s3 (
    .F(n510_7),
    .I0(n637_6),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n510_s3.INIT=8'hC1;
  LUT3 n1072_s2 (
    .F(n1072_6),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1531_4) 
);
defparam n1072_s2.INIT=8'h06;
  LUT4 n1070_s2 (
    .F(n1070_6),
    .I0(ff_blink_period_cnt[2]),
    .I1(n1071_7),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1531_4) 
);
defparam n1070_s2.INIT=16'h0078;
  LUT2 n454_s7 (
    .F(n454_12),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_12),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_12),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT2 n451_s7 (
    .F(n451_12),
    .I0(w_dot_state[1]),
    .I1(n451_13) 
);
defparam n451_s7.INIT=4'h4;
  LUT3 n450_s7 (
    .F(n450_12),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_13) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_12),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_13),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT4 n448_s7 (
    .F(n448_12),
    .I0(n450_13),
    .I1(n448_13),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=16'h0708;
  LUT4 n447_s7 (
    .F(n447_12),
    .I0(n450_13),
    .I1(n447_13),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=16'h0708;
  LUT4 n370_s1 (
    .F(n370_5),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_5),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_6),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT4 n365_s1 (
    .F(n365_5),
    .I0(ff_fifo_write_address[6]),
    .I1(n366_6),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s1.INIT=16'h0708;
  LUT3 n850_s1 (
    .F(n850_5),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]),
    .I2(n557_7) 
);
defparam n850_s1.INIT=8'h80;
  LUT3 n849_s1 (
    .F(n849_5),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]),
    .I2(n557_7) 
);
defparam n849_s1.INIT=8'h80;
  LUT3 n848_s1 (
    .F(n848_5),
    .I0(ff_pattern_name_base_address[2]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n557_7) 
);
defparam n848_s1.INIT=8'h80;
  LUT3 n847_s1 (
    .F(n847_5),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]),
    .I2(n557_7) 
);
defparam n847_s1.INIT=8'h80;
  LUT3 n846_s1 (
    .F(n846_5),
    .I0(w_pre_dot_counter_y[7]),
    .I1(ff_pattern_name_base_address[4]),
    .I2(n557_7) 
);
defparam n846_s1.INIT=8'h80;
  LUT3 n844_s1 (
    .F(n844_5),
    .I0(ff_pattern_name_base_address[6]),
    .I1(n557_7),
    .I2(n1967_6) 
);
defparam n844_s1.INIT=8'h80;
  LUT3 n1079_s1 (
    .F(n1079_5),
    .I0(n1079_6),
    .I1(ff_blink_state),
    .I2(n1079_7) 
);
defparam n1079_s1.INIT=8'h0B;
  LUT4 n1068_s2 (
    .F(n1068_6),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n1068_s2.INIT=16'h0DF0;
  LUT3 n1067_s2 (
    .F(n1067_6),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n1067_s2.INIT=8'h78;
  LUT4 n1066_s2 (
    .F(n1066_6),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n1066_s2.INIT=16'h7D80;
  LUT3 n838_s1 (
    .F(n838_5),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n838_s1.INIT=8'h70;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b_1_7),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n696_2) 
);
defparam w_b_1_s2.INIT=16'h00BE;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b_1_7),
    .I1(n701_2),
    .I2(w_b_2_7),
    .I3(n696_2) 
);
defparam w_b_2_s2.INIT=16'h00BE;
  LUT3 w_b_3_s2 (
    .F(w_b[3]),
    .I0(w_b_3_9),
    .I1(w_b_1_7),
    .I2(n696_2) 
);
defparam w_b_3_s2.INIT=8'h0E;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b_1_7),
    .I1(n699_2),
    .I2(w_b_4_9),
    .I3(n696_2) 
);
defparam w_b_4_s2.INIT=16'h00BE;
  LUT2 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n696_2),
    .I1(w_b_5_7) 
);
defparam w_b_5_s2.INIT=4'h4;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix0[7]),
    .I1(ff_pix2[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'h03F5;
  LUT2 w_pix_7_s2 (
    .F(w_pix_7_5),
    .I0(w_eight_dot_state[0]),
    .I1(ff_pix1[7]) 
);
defparam w_pix_7_s2.INIT=4'h8;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix0[6]),
    .I1(ff_pix2[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'h03F5;
  LUT2 w_pix_6_s2 (
    .F(w_pix_6_5),
    .I0(w_eight_dot_state[0]),
    .I1(ff_pix1[6]) 
);
defparam w_pix_6_s2.INIT=4'h8;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix0[5]),
    .I1(ff_pix2[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'h03F5;
  LUT2 w_pix_5_s2 (
    .F(w_pix_5_5),
    .I0(w_eight_dot_state[0]),
    .I1(ff_pix1[5]) 
);
defparam w_pix_5_s2.INIT=4'h8;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix0[4]),
    .I1(ff_pix2[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'h03F5;
  LUT2 w_pix_4_s2 (
    .F(w_pix_4_5),
    .I0(w_eight_dot_state[0]),
    .I1(ff_pix1[4]) 
);
defparam w_pix_4_s2.INIT=4'h8;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix0[3]),
    .I1(ff_pix2[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'h03F5;
  LUT2 w_pix_3_s2 (
    .F(w_pix_3_5),
    .I0(w_eight_dot_state[0]),
    .I1(ff_pix1[3]) 
);
defparam w_pix_3_s2.INIT=4'h8;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix0[2]),
    .I1(ff_pix2[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'h03F5;
  LUT2 w_pix_2_s2 (
    .F(w_pix_2_5),
    .I0(w_eight_dot_state[0]),
    .I1(ff_pix1[2]) 
);
defparam w_pix_2_s2.INIT=4'h8;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix0[1]),
    .I1(ff_pix2[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'h03F5;
  LUT2 w_pix_1_s2 (
    .F(w_pix_1_5),
    .I0(w_eight_dot_state[0]),
    .I1(ff_pix1[1]) 
);
defparam w_pix_1_s2.INIT=4'h8;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix0[0]),
    .I1(ff_pix2[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'h03F5;
  LUT2 w_pix_0_s2 (
    .F(w_pix_0_5),
    .I0(w_eight_dot_state[0]),
    .I1(ff_pix1[0]) 
);
defparam w_pix_0_s2.INIT=4'h8;
  LUT4 n1517_s1 (
    .F(n1517_4),
    .I0(w_pre_dot_counter_y[6]),
    .I1(n1517_5),
    .I2(n1517_6),
    .I3(reg_r1_bl_clks_Z) 
);
defparam n1517_s1.INIT=16'h00BF;
  LUT3 n1531_s1 (
    .F(n1531_4),
    .I0(ff_blink_period_cnt[3]),
    .I1(n1531_5),
    .I2(n1531_6) 
);
defparam n1531_s1.INIT=8'hB2;
  LUT4 n576_s5 (
    .F(n576_9),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(w_dot_state[1]),
    .I3(n1967_6) 
);
defparam n576_s5.INIT=16'hCCCA;
  LUT4 n576_s6 (
    .F(n576_10),
    .I0(n1967_6),
    .I1(w_eight_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(ff_color_data_3_11) 
);
defparam n576_s6.INIT=16'h0007;
  LUT4 n577_s5 (
    .F(n577_9),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(w_dot_state[1]),
    .I3(n1967_6) 
);
defparam n577_s5.INIT=16'hCCCA;
  LUT4 n578_s5 (
    .F(n578_9),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(w_dot_state[1]),
    .I3(n1967_6) 
);
defparam n578_s5.INIT=16'hCCCA;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(w_dot_state[1]),
    .I3(n1967_6) 
);
defparam n579_s5.INIT=16'hCCCA;
  LUT4 n989_s11 (
    .F(n989_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n992_17) 
);
defparam n989_s11.INIT=16'h8000;
  LUT4 n990_s11 (
    .F(n990_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n992_17),
    .I3(ff_local_dot_counter_x[7]) 
);
defparam n990_s11.INIT=16'h7F80;
  LUT3 n991_s11 (
    .F(n991_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n992_17),
    .I2(ff_local_dot_counter_x[6]) 
);
defparam n991_s11.INIT=8'h78;
  LUT2 n994_s11 (
    .F(n994_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n994_s11.INIT=4'h8;
  LUT2 n110_s2 (
    .F(n110_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n110_s2.INIT=4'h4;
  LUT3 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(n1967_6),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_7) 
);
defparam ff_fifo_read_address_7_s3.INIT=8'h70;
  LUT4 pcolorcode_7_s3 (
    .F(pcolorcode_7_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam pcolorcode_7_s3.INIT=16'h1000;
  LUT3 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=8'hE0;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(n989_18),
    .I1(pcolorcode_7_5),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam ff_fifo_write_s4.INIT=16'hB000;
  LUT2 n1071_s3 (
    .F(n1071_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]) 
);
defparam n1071_s3.INIT=4'h8;
  LUT4 n451_s8 (
    .F(n451_13),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]),
    .I3(ff_fifo_read_address[3]) 
);
defparam n451_s8.INIT=16'h7F80;
  LUT4 n450_s8 (
    .F(n450_13),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT2 n448_s8 (
    .F(n448_13),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]) 
);
defparam n448_s8.INIT=4'h8;
  LUT3 n447_s8 (
    .F(n447_13),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]) 
);
defparam n447_s8.INIT=8'h80;
  LUT4 n369_s2 (
    .F(n369_6),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s2.INIT=16'h7F80;
  LUT4 n368_s2 (
    .F(n368_6),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT3 n366_s2 (
    .F(n366_6),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]),
    .I2(n368_6) 
);
defparam n366_s2.INIT=8'h80;
  LUT4 n845_s2 (
    .F(n845_6),
    .I0(ff_blink_state),
    .I1(ff_local_dot_counter_x[8]),
    .I2(reg_r25_sp2_Z),
    .I3(ff_pattern_name_base_address[5]) 
);
defparam n845_s2.INIT=16'hC500;
  LUT4 n1079_s2 (
    .F(n1079_6),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n1079_s2.INIT=16'h0001;
  LUT4 n1079_s3 (
    .F(n1079_7),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n1079_s3.INIT=16'h0001;
  LUT4 w_b_1_s3 (
    .F(w_b_1_7),
    .I0(n699_2),
    .I1(n698_2),
    .I2(w_b_4_9),
    .I3(n697_2) 
);
defparam w_b_1_s3.INIT=16'h7F80;
  LUT2 w_b_2_s3 (
    .F(w_b_2_7),
    .I0(n702_2),
    .I1(n703_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT4 w_b_5_s3 (
    .F(w_b_5_7),
    .I0(n699_2),
    .I1(w_b_4_9),
    .I2(n697_2),
    .I3(n698_2) 
);
defparam w_b_5_s3.INIT=16'h7FF8;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_pre_dot_counter_y[0]),
    .I3(w_pre_dot_counter_y[4]) 
);
defparam n1517_s2.INIT=16'h0001;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(w_pre_dot_counter_y[7]),
    .I1(w_pre_dot_counter_y[3]),
    .I2(w_pre_dot_counter_y[5]),
    .I3(w_pre_dot_counter_y[8]) 
);
defparam n1517_s3.INIT=16'h0001;
  LUT3 n1531_s2 (
    .F(n1531_5),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[3]),
    .I2(ff_blink_state) 
);
defparam n1531_s2.INIT=8'hCA;
  LUT3 n1531_s3 (
    .F(n1531_6),
    .I0(ff_blink_period_cnt[2]),
    .I1(n1531_7),
    .I2(n1531_8) 
);
defparam n1531_s3.INIT=8'hB2;
  LUT3 n1531_s4 (
    .F(n1531_7),
    .I0(reg_r13_blink_period_Z[6]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(ff_blink_state) 
);
defparam n1531_s4.INIT=8'hCA;
  LUT3 n1531_s5 (
    .F(n1531_8),
    .I0(ff_blink_period_cnt[1]),
    .I1(n1531_9),
    .I2(n1531_10) 
);
defparam n1531_s5.INIT=8'h2B;
  LUT3 n1531_s6 (
    .F(n1531_9),
    .I0(reg_r13_blink_period_Z[5]),
    .I1(reg_r13_blink_period_Z[1]),
    .I2(ff_blink_state) 
);
defparam n1531_s6.INIT=8'hCA;
  LUT4 n1531_s7 (
    .F(n1531_10),
    .I0(reg_r13_blink_period_Z[4]),
    .I1(reg_r13_blink_period_Z[0]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1531_s7.INIT=16'h0C0A;
  LUT4 n1071_s4 (
    .F(n1071_9),
    .I0(ff_blink_period_cnt[2]),
    .I1(ff_blink_period_cnt[0]),
    .I2(ff_blink_period_cnt[1]),
    .I3(n1531_4) 
);
defparam n1071_s4.INIT=16'h006A;
  LUT4 ff_local_dot_counter_x_8_s4 (
    .F(ff_local_dot_counter_x_8_9),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_local_dot_counter_x_8_s4.INIT=16'h1F00;
  LUT4 n993_s12 (
    .F(n993_17),
    .I0(ff_local_dot_counter_x[3]),
    .I1(ff_local_dot_counter_x[2]),
    .I2(ff_local_dot_counter_x[1]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n993_s12.INIT=16'h7F80;
  LUT4 n992_s12 (
    .F(n992_17),
    .I0(ff_local_dot_counter_x[3]),
    .I1(ff_local_dot_counter_x[4]),
    .I2(ff_local_dot_counter_x[2]),
    .I3(ff_local_dot_counter_x[1]) 
);
defparam n992_s12.INIT=16'h8000;
  LUT4 w_b_4_s4 (
    .F(w_b_4_9),
    .I0(n701_2),
    .I1(n700_2),
    .I2(n702_2),
    .I3(n703_2) 
);
defparam w_b_4_s4.INIT=16'h8000;
  LUT4 w_b_3_s4 (
    .F(w_b_3_9),
    .I0(n701_2),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n700_2) 
);
defparam w_b_3_s4.INIT=16'h7F80;
  LUT3 n110_s3 (
    .F(n110_7),
    .I0(n1017_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n110_s3.INIT=8'h20;
  LUT3 n989_s13 (
    .F(n989_18),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n989_s13.INIT=8'hA9;
  LUT3 n126_s3 (
    .F(n126_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_7) 
);
defparam n126_s3.INIT=8'h10;
  LUT3 n1344_s2 (
    .F(n1344_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n1344_s2.INIT=8'h10;
  LUT4 n1073_s3 (
    .F(n1073_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1531_5),
    .I3(n1531_6) 
);
defparam n1073_s3.INIT=16'h1051;
  LUT4 n1531_s8 (
    .F(n1531_12),
    .I0(ff_blink_period_cnt[3]),
    .I1(n1531_5),
    .I2(n1531_6),
    .I3(n1517_8) 
);
defparam n1531_s8.INIT=16'hB200;
  LUT4 w_fifo_wdata_0_s1 (
    .F(w_fifo_wdata[0]),
    .I0(w_sdram_rdata[8]),
    .I1(w_sdram_rdata[0]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_0_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_1_s1 (
    .F(w_fifo_wdata[1]),
    .I0(w_sdram_rdata[9]),
    .I1(w_sdram_rdata[1]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_1_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_2_s1 (
    .F(w_fifo_wdata[2]),
    .I0(w_sdram_rdata[10]),
    .I1(w_sdram_rdata[2]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_2_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_3_s1 (
    .F(w_fifo_wdata[3]),
    .I0(w_sdram_rdata[11]),
    .I1(w_sdram_rdata[3]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_3_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_4_s1 (
    .F(w_fifo_wdata[4]),
    .I0(w_sdram_rdata[12]),
    .I1(w_sdram_rdata[4]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_4_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_5_s1 (
    .F(w_fifo_wdata[5]),
    .I0(w_sdram_rdata[13]),
    .I1(w_sdram_rdata[5]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_5_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_6_s1 (
    .F(w_fifo_wdata[6]),
    .I0(w_sdram_rdata[14]),
    .I1(w_sdram_rdata[6]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_6_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_7_s2 (
    .F(w_fifo_wdata[7]),
    .I0(w_sdram_rdata[15]),
    .I1(w_sdram_rdata[7]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_7_s2.INIT=16'hCAAC;
  LUT4 n366_s3 (
    .F(n366_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[6]),
    .I3(n366_6) 
);
defparam n366_s3.INIT=16'h0EE0;
  LUT4 n368_s3 (
    .F(n368_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_6) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT3 n369_s3 (
    .F(n369_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_6) 
);
defparam n369_s3.INIT=8'hE0;
  LUT4 n371_s2 (
    .F(n371_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_7),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT3 n102_s2 (
    .F(n102_6),
    .I0(n1017_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n102_s2.INIT=8'h80;
  LUT3 n1517_s4 (
    .F(n1517_8),
    .I0(n1517_4),
    .I1(n1011_12),
    .I2(ff_pattern_generator_7_9) 
);
defparam n1517_s4.INIT=8'h40;
  LUT3 n845_s4 (
    .F(n845_9),
    .I0(p_vram_address_16_19),
    .I1(n845_13),
    .I2(w_vram_address_graphic4567[15]) 
);
defparam n845_s4.INIT=8'hDC;
  LUT3 n851_s3 (
    .F(n851_8),
    .I0(p_vram_address_16_19),
    .I1(n851_12),
    .I2(w_vram_address_graphic4567[9]) 
);
defparam n851_s3.INIT=8'hDC;
  LUT3 n852_s3 (
    .F(n852_8),
    .I0(p_vram_address_16_19),
    .I1(n852_12),
    .I2(w_vram_address_graphic4567[8]) 
);
defparam n852_s3.INIT=8'hDC;
  LUT3 n853_s3 (
    .F(n853_8),
    .I0(p_vram_address_16_19),
    .I1(n853_12),
    .I2(w_vram_address_graphic4567[7]) 
);
defparam n853_s3.INIT=8'hDC;
  LUT3 n854_s3 (
    .F(n854_8),
    .I0(p_vram_address_16_19),
    .I1(n854_12),
    .I2(w_vram_address_graphic4567[6]) 
);
defparam n854_s3.INIT=8'hDC;
  LUT3 n855_s3 (
    .F(n855_8),
    .I0(p_vram_address_16_19),
    .I1(n855_12),
    .I2(w_vram_address_graphic4567[5]) 
);
defparam n855_s3.INIT=8'hDC;
  LUT3 n856_s3 (
    .F(n856_8),
    .I0(p_vram_address_16_19),
    .I1(n856_12),
    .I2(w_vram_address_graphic4567[4]) 
);
defparam n856_s3.INIT=8'hDC;
  LUT3 n857_s3 (
    .F(n857_8),
    .I0(p_vram_address_16_19),
    .I1(n857_12),
    .I2(w_vram_address_graphic4567[3]) 
);
defparam n857_s3.INIT=8'hDC;
  LUT3 n858_s3 (
    .F(n858_8),
    .I0(p_vram_address_16_19),
    .I1(n858_12),
    .I2(w_vram_address_graphic4567[2]) 
);
defparam n858_s3.INIT=8'hDC;
  LUT3 n859_s3 (
    .F(n859_8),
    .I0(p_vram_address_16_19),
    .I1(n859_12),
    .I2(w_vram_address_graphic4567[1]) 
);
defparam n859_s3.INIT=8'hDC;
  LUT3 n860_s3 (
    .F(n860_8),
    .I0(p_vram_address_16_19),
    .I1(n860_12),
    .I2(w_vram_address_graphic4567[0]) 
);
defparam n860_s3.INIT=8'hDC;
  LUT4 ff_color_data_3_s4 (
    .F(ff_color_data_3_9),
    .I0(ff_color_data_3_11),
    .I1(n1967_6),
    .I2(w_eight_dot_state[0]),
    .I3(n1017_7) 
);
defparam ff_color_data_3_s4.INIT=16'h1500;
  LUT4 n572_s8 (
    .F(n572_14),
    .I0(w_pix[7]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n1977_8) 
);
defparam n572_s8.INIT=16'h0002;
  LUT4 n573_s7 (
    .F(n573_13),
    .I0(w_pix[6]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n1977_8) 
);
defparam n573_s7.INIT=16'h0002;
  LUT4 n574_s7 (
    .F(n574_13),
    .I0(w_pix[5]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n1977_8) 
);
defparam n574_s7.INIT=16'h0002;
  LUT4 n575_s8 (
    .F(n575_14),
    .I0(w_pix[4]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n1977_8) 
);
defparam n575_s8.INIT=16'h0002;
  LUT4 n1069_s7 (
    .F(n1069_14),
    .I0(n1517_4),
    .I1(n1011_12),
    .I2(ff_pattern_generator_7_9),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n1069_s7.INIT=16'hBF40;
  LUT4 n996_s14 (
    .F(n996_20),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n996_s14.INIT=16'h1114;
  LUT4 n1482_s0 (
    .F(n1482_4),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n637_6) 
);
defparam n1482_s0.INIT=16'h0200;
  LUT4 ff_color_data_3_s5 (
    .F(ff_color_data_3_11),
    .I0(reg_r25_yae_Z),
    .I1(n313_5),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam ff_color_data_3_s5.INIT=16'h5554;
  LUT4 n860_s5 (
    .F(n860_12),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[1]) 
);
defparam n860_s5.INIT=16'h8000;
  LUT4 n859_s5 (
    .F(n859_12),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[2]) 
);
defparam n859_s5.INIT=16'h8000;
  LUT4 n858_s5 (
    .F(n858_12),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[3]) 
);
defparam n858_s5.INIT=16'h8000;
  LUT4 n857_s5 (
    .F(n857_12),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n857_s5.INIT=16'h8000;
  LUT4 n856_s5 (
    .F(n856_12),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[5]) 
);
defparam n856_s5.INIT=16'h8000;
  LUT4 n855_s5 (
    .F(n855_12),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[6]) 
);
defparam n855_s5.INIT=16'h8000;
  LUT4 n854_s5 (
    .F(n854_12),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[7]) 
);
defparam n854_s5.INIT=16'h8000;
  LUT4 n853_s5 (
    .F(n853_12),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(w_pre_dot_counter_y[0]) 
);
defparam n853_s5.INIT=16'h8000;
  LUT4 n852_s5 (
    .F(n852_12),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(w_pre_dot_counter_y[1]) 
);
defparam n852_s5.INIT=16'h8000;
  LUT4 n851_s5 (
    .F(n851_12),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(w_pre_dot_counter_y[2]) 
);
defparam n851_s5.INIT=16'h8000;
  LUT4 p_vram_address_16_s5 (
    .F(p_vram_address_16_19),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(ff_reset[6]) 
);
defparam p_vram_address_16_s5.INIT=16'h80FF;
  LUT4 n845_s6 (
    .F(n845_13),
    .I0(w_dot_state[0]),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(n845_6) 
);
defparam n845_s6.INIT=16'h8000;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n102_6) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n102_6) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n102_6) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n102_6) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n102_6) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n102_6) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n102_6) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n110_7) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n110_7) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n110_7) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n110_7) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n110_7) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n110_7) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n110_7) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n110_7) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n118_4) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n126_7) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n126_7) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1344_6) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n510_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_7),
    .RESET(n204_5) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_color_data_3_9),
    .RESET(n204_5) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_color_data_3_9),
    .RESET(n204_5) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_color_data_3_9),
    .RESET(n204_5) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_color_data_3_9),
    .RESET(n204_5) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n572_14),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n204_5) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n573_13),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n204_5) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n574_13),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n204_5) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n575_14),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n204_5) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n576_8),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n204_5) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n577_8),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n204_5) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n578_8),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n204_5) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n579_8),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n204_5) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n838_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pattern_name_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_name_base_address_5_s0 (
    .Q(ff_pattern_name_base_address[5]),
    .D(reg_r2_pattern_name_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_name_base_address_4_s0 (
    .Q(ff_pattern_name_base_address[4]),
    .D(reg_r2_pattern_name_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pattern_name_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pattern_name_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pattern_name_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pattern_name_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1482_4),
    .RESET(n204_5) 
);
  DFFRE ff_local_dot_counter_x_8_s0 (
    .Q(ff_local_dot_counter_x[8]),
    .D(n989_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n204_5) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n990_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n204_5) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n991_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n204_5) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n992_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n204_5) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n993_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n204_5) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n994_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n204_5) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n995_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n204_5) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n996_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n204_5) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n1066_6),
    .CLK(O_sdram_clk_d),
    .CE(n1517_8),
    .RESET(n204_5) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n1067_6),
    .CLK(O_sdram_clk_d),
    .CE(n1517_8),
    .RESET(n204_5) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n1068_6),
    .CLK(O_sdram_clk_d),
    .CE(n1517_8),
    .RESET(n204_5) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n1079_5),
    .CLK(O_sdram_clk_d),
    .CE(n1531_12),
    .RESET(n204_5) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n1070_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n204_5) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n1071_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n204_5) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n1072_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n204_5) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n1073_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n204_5) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n102_6) 
);
  DFFE p_vram_address_16_s1 (
    .Q(w_vram_address_graphic4567[16]),
    .D(n844_5),
    .CLK(O_sdram_clk_d),
    .CE(p_vram_address_16_19) 
);
defparam p_vram_address_16_s1.INIT=1'b0;
  DFFE p_vram_address_14_s1 (
    .Q(w_vram_address_graphic4567[14]),
    .D(n846_5),
    .CLK(O_sdram_clk_d),
    .CE(p_vram_address_16_19) 
);
defparam p_vram_address_14_s1.INIT=1'b0;
  DFFE p_vram_address_13_s1 (
    .Q(w_vram_address_graphic4567[13]),
    .D(n847_5),
    .CLK(O_sdram_clk_d),
    .CE(p_vram_address_16_19) 
);
defparam p_vram_address_13_s1.INIT=1'b0;
  DFFE p_vram_address_12_s1 (
    .Q(w_vram_address_graphic4567[12]),
    .D(n848_5),
    .CLK(O_sdram_clk_d),
    .CE(p_vram_address_16_19) 
);
defparam p_vram_address_12_s1.INIT=1'b0;
  DFFE p_vram_address_11_s1 (
    .Q(w_vram_address_graphic4567[11]),
    .D(n849_5),
    .CLK(O_sdram_clk_d),
    .CE(p_vram_address_16_19) 
);
defparam p_vram_address_11_s1.INIT=1'b0;
  DFFE p_vram_address_10_s1 (
    .Q(w_vram_address_graphic4567[10]),
    .D(n850_5),
    .CLK(O_sdram_clk_d),
    .CE(p_vram_address_16_19) 
);
defparam p_vram_address_10_s1.INIT=1'b0;
  DFFR ff_blink_clk_cnt_0_s1 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n1069_14),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_blink_clk_cnt_0_s1.INIT=1'b0;
  DFF p_vram_address_15_s3 (
    .Q(w_vram_address_graphic4567[15]),
    .D(n845_9),
    .CLK(O_sdram_clk_d) 
);
defparam p_vram_address_15_s3.INIT=1'b0;
  DFF p_vram_address_9_s3 (
    .Q(w_vram_address_graphic4567[9]),
    .D(n851_8),
    .CLK(O_sdram_clk_d) 
);
defparam p_vram_address_9_s3.INIT=1'b0;
  DFF p_vram_address_8_s3 (
    .Q(w_vram_address_graphic4567[8]),
    .D(n852_8),
    .CLK(O_sdram_clk_d) 
);
defparam p_vram_address_8_s3.INIT=1'b0;
  DFF p_vram_address_7_s3 (
    .Q(w_vram_address_graphic4567[7]),
    .D(n853_8),
    .CLK(O_sdram_clk_d) 
);
defparam p_vram_address_7_s3.INIT=1'b0;
  DFF p_vram_address_6_s3 (
    .Q(w_vram_address_graphic4567[6]),
    .D(n854_8),
    .CLK(O_sdram_clk_d) 
);
defparam p_vram_address_6_s3.INIT=1'b0;
  DFF p_vram_address_5_s3 (
    .Q(w_vram_address_graphic4567[5]),
    .D(n855_8),
    .CLK(O_sdram_clk_d) 
);
defparam p_vram_address_5_s3.INIT=1'b0;
  DFF p_vram_address_4_s3 (
    .Q(w_vram_address_graphic4567[4]),
    .D(n856_8),
    .CLK(O_sdram_clk_d) 
);
defparam p_vram_address_4_s3.INIT=1'b0;
  DFF p_vram_address_3_s3 (
    .Q(w_vram_address_graphic4567[3]),
    .D(n857_8),
    .CLK(O_sdram_clk_d) 
);
defparam p_vram_address_3_s3.INIT=1'b0;
  DFF p_vram_address_2_s3 (
    .Q(w_vram_address_graphic4567[2]),
    .D(n858_8),
    .CLK(O_sdram_clk_d) 
);
defparam p_vram_address_2_s3.INIT=1'b0;
  DFF p_vram_address_1_s3 (
    .Q(w_vram_address_graphic4567[1]),
    .D(n859_8),
    .CLK(O_sdram_clk_d) 
);
defparam p_vram_address_1_s3.INIT=1'b0;
  DFF p_vram_address_0_s3 (
    .Q(w_vram_address_graphic4567[0]),
    .D(n860_8),
    .CLK(O_sdram_clk_d) 
);
defparam p_vram_address_0_s3.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_2),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_8_s (
    .SUM(w_dot_counter_x[8]),
    .COUT(w_dot_counter_x_8_0_COUT),
    .I0(w_pre_dot_counter_x[8]),
    .I1(reg_r26_h_scroll_Z[8]),
    .I3(GND),
    .CIN(w_dot_counter_x_7_2) 
);
defparam w_dot_counter_x_8_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=1;
  vdp_ram_256byte u_fifo_ram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .w_ram_we(w_ram_we),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .n13_5(n13_5),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  O_sdram_clk_d,
  ff_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input O_sdram_clk_d;
input ff_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_5;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_5),
    .I0(ff_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte_0 (
  O_sdram_clk_d,
  ff_enable,
  w_ram_even_we,
  n13_5,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  w_line_buf_rdata_even
)
;
input O_sdram_clk_d;
input ff_enable;
input w_ram_even_we;
input n13_5;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(O_sdram_clk_d),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b1;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_ram_256byte_1 (
  O_sdram_clk_d,
  ff_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_4,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input O_sdram_clk_d;
input ff_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_4;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(O_sdram_clk_d),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b1;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_1 */
module vdp_sprite (
  O_sdram_clk_d,
  n204_5,
  n557_7,
  n1018_6,
  n515_25,
  n1017_7,
  ff_bwindow_y,
  reg_r1_sp_size_Z,
  ff_enable,
  reg_r1_sp_zoom_Z,
  n1011_12,
  n110_5,
  n1170_1,
  n1171_1,
  n1169_1,
  n1168_1,
  n1167_1,
  n1166_1,
  n1165_1,
  n1164_1,
  n1163_1,
  reg_r8_sp_off_Z,
  n557_5,
  n1011_10,
  reg_r8_col0_on_Z,
  ff_pattern_generator_7_9,
  n605_6,
  n13_5,
  reg_r6_sp_gen_addr_Z,
  reg_r11r5_sp_atr_addr_Z,
  w_vram_data_Z,
  w_dot_state,
  w_pre_dot_counter_yp,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  w_pre_dot_counter_x,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_reset,
  w_sdram_rdata,
  w_sdram_address,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n251_18,
  n2424_5,
  n1912_5,
  ff_main_state,
  ff_y_test_address,
  ff_preread_address,
  w_sp_color_code
)
;
input O_sdram_clk_d;
input n204_5;
input n557_7;
input n1018_6;
input n515_25;
input n1017_7;
input ff_bwindow_y;
input reg_r1_sp_size_Z;
input ff_enable;
input reg_r1_sp_zoom_Z;
input n1011_12;
input n110_5;
input n1170_1;
input n1171_1;
input n1169_1;
input n1168_1;
input n1167_1;
input n1166_1;
input n1165_1;
input n1164_1;
input n1163_1;
input reg_r8_sp_off_Z;
input n557_5;
input n1011_10;
input reg_r8_col0_on_Z;
input ff_pattern_generator_7_9;
input n605_6;
input n13_5;
input [5:0] reg_r6_sp_gen_addr_Z;
input [9:0] reg_r11r5_sp_atr_addr_Z;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [0:0] w_pre_dot_counter_yp;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [8:0] w_pre_dot_counter_x;
input [3:2] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [6:6] ff_reset;
input [15:0] w_sdram_rdata;
input [16:16] w_sdram_address;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n251_18;
output n2424_5;
output n1912_5;
output [1:0] ff_main_state;
output [16:2] ff_y_test_address;
output [16:0] ff_preread_address;
output [3:0] w_sp_color_code;
wire w_read_pattern_address_3_2;
wire n1646_10;
wire n1646_11;
wire n1646_12;
wire n1646_13;
wire n1647_10;
wire n1647_11;
wire n1647_12;
wire n1647_13;
wire n1648_10;
wire n1648_11;
wire n1648_12;
wire n1648_13;
wire n1649_10;
wire n1649_11;
wire n1649_12;
wire n1649_13;
wire n1650_10;
wire n1650_11;
wire n1650_12;
wire n1650_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n1271_3;
wire n1272_3;
wire n1273_3;
wire n1274_3;
wire n1727_3;
wire n1730_3;
wire n1732_3;
wire n1733_3;
wire n1736_3;
wire n1737_3;
wire n1738_3;
wire n1807_3;
wire n1808_3;
wire n1809_3;
wire n1810_4;
wire n1811_4;
wire n1812_4;
wire n1813_4;
wire n2439_3;
wire n2440_3;
wire n2441_4;
wire n3141_3;
wire n3181_3;
wire n1161_13;
wire n1161_15;
wire n1162_13;
wire n1163_13;
wire n1164_13;
wire n1165_13;
wire n1166_13;
wire n1167_13;
wire n1169_15;
wire n1170_15;
wire n1171_15;
wire n1172_15;
wire n1173_15;
wire n1175_15;
wire n1177_20;
wire n1361_14;
wire n1362_14;
wire n1363_14;
wire n376_4;
wire n1284_5;
wire n1912_4;
wire w_line_buf_wdata_even_7_5;
wire w_line_buf_wdata_odd_7_4;
wire sp_vram_accessing_4;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_preread_address_16_6;
wire ff_prepare_plane_num_4_5;
wire ff_prepare_end_6;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire ff_window_x_6;
wire n1644_7;
wire n1643_5;
wire n286_8;
wire n285_8;
wire n284_8;
wire n283_8;
wire n282_8;
wire n281_8;
wire n280_8;
wire n279_6;
wire ff_main_state_1_7;
wire n617_6;
wire n616_6;
wire n615_6;
wire n567_7;
wire n566_6;
wire n564_6;
wire n563_6;
wire n531_5;
wire n1360_17;
wire n442_11;
wire n2517_5;
wire n2516_5;
wire n2515_5;
wire n2514_5;
wire n2513_5;
wire n2438_6;
wire n2437_6;
wire n2436_6;
wire n2435_6;
wire n2434_6;
wire n252_18;
wire n1353_10;
wire n1911_6;
wire ff_info_ram_we_7;
wire n1168_16;
wire n1168_18;
wire n1894_4;
wire w_read_color_address_9_5;
wire n1684_4;
wire n1726_4;
wire n1727_4;
wire n1728_4;
wire n1729_4;
wire n1732_4;
wire n1810_5;
wire n1810_6;
wire n1811_5;
wire n1812_5;
wire n1813_5;
wire n2439_4;
wire n3153_5;
wire n3161_4;
wire n3171_4;
wire n1175_16;
wire n1176_21;
wire n1177_21;
wire n1361_15;
wire sp_vram_accessing_5;
wire sp_vram_accessing_6;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_prepare_end_7;
wire ff_prepare_end_8;
wire ff_line_buf_draw_we_7;
wire ff_sp_predraw_end_7;
wire ff_sp_predraw_end_8;
wire ff_line_buf_draw_color_7_7;
wire ff_line_buf_draw_color_7_8;
wire n283_9;
wire n280_9;
wire n615_7;
wire n565_7;
wire n1360_18;
wire n442_12;
wire n2435_7;
wire n1919_7;
wire n1806_6;
wire n1911_7;
wire n1911_8;
wire n1911_9;
wire n1911_10;
wire ff_info_ram_we_8;
wire n1684_5;
wire n3141_5;
wire sp_vram_accessing_7;
wire ff_y_test_en_8;
wire ff_y_test_en_9;
wire ff_y_test_en_10;
wire ff_info_pattern_15_8;
wire ff_line_buf_draw_color_7_9;
wire ff_line_buf_draw_color_7_10;
wire n1911_11;
wire n1911_13;
wire n1911_14;
wire n1911_15;
wire n1911_16;
wire n1911_17;
wire n1911_18;
wire n1911_19;
wire n1911_20;
wire ff_y_test_en_11;
wire ff_y_test_en_12;
wire ff_y_test_en_13;
wire n1911_21;
wire n1911_22;
wire n1911_23;
wire n1911_24;
wire n1911_25;
wire n1911_27;
wire n1911_29;
wire n1911_31;
wire ff_window_x_9;
wire n1731_6;
wire n1730_6;
wire n1916_8;
wire n1917_8;
wire n1918_8;
wire n2437_9;
wire n3171_6;
wire n3161_6;
wire n3153_7;
wire n3211_5;
wire n3201_5;
wire n3191_6;
wire n563_9;
wire n565_9;
wire n1542_8;
wire n1542_10;
wire n1176_23;
wire n1807_6;
wire n1806_8;
wire n1919_9;
wire n2424_8;
wire ff_line_buf_disp_we_8;
wire n1173_19;
wire n1173_21;
wire n1172_18;
wire n1171_18;
wire n1170_18;
wire n1169_20;
wire n1174_17;
wire n1350_11;
wire n2424_10;
wire n1377_18;
wire n1378_17;
wire n1379_17;
wire n1380_17;
wire n1381_17;
wire n1382_17;
wire n1383_17;
wire n1384_18;
wire n1372_17;
wire n1376_17;
wire n1375_17;
wire n1374_17;
wire n1373_17;
wire n1371_17;
wire n1285_5;
wire n1370_17;
wire n1369_17;
wire n1573_6;
wire n1581_6;
wire n1351_13;
wire n3314_9;
wire n1352_12;
wire n1655_5;
wire n1654_5;
wire n1653_5;
wire n1652_5;
wire n1651_5;
wire ff_line_buf_draw_we_9;
wire n2124_7;
wire n2120_7;
wire n2084_6;
wire n1699_7;
wire n1734_5;
wire n1731_8;
wire n1729_6;
wire n1728_6;
wire n1726_6;
wire n1698_5;
wire n1697_5;
wire n1696_5;
wire n1695_5;
wire n1694_5;
wire n1693_5;
wire n1692_5;
wire n1691_5;
wire n1690_5;
wire n1689_5;
wire n1688_5;
wire n1687_5;
wire n1686_5;
wire n1685_5;
wire n1684_7;
wire n287_12;
wire n618_10;
wire n618_12;
wire ff_y_test_listup_addr_3_9;
wire n1895_7;
wire n1896_8;
wire ff_predraw_local_plane_num_2_11;
wire n1542_12;
wire ff_y_test_sp_num_4_10;
wire n1552_6;
wire ff_info_pattern_15_10;
wire n2241_7;
wire n2910_7;
wire n3141_7;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire n1318_9_SUM;
wire n1318_12;
wire n1318_10_SUM;
wire n1318_14;
wire n1318_11_SUM;
wire n1318_16;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1750_1_SUM;
wire n1750_3;
wire n1751_1_SUM;
wire n1751_3;
wire n1752_1_SUM;
wire n1752_3;
wire n1174_15;
wire n1646_15;
wire n1646_17;
wire n1647_15;
wire n1647_17;
wire n1648_15;
wire n1648_17;
wire n1649_15;
wire n1649_17;
wire n1650_15;
wire n1650_17;
wire n1646_19;
wire n1647_19;
wire n1648_19;
wire n1649_19;
wire n1650_19;
wire n1168_14;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [2:0] w_info_address;
wire [8:0] ff_cur_y;
wire [8:0] ff_prev_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1174_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1174_s13.INIT=8'hCA;
  LUT3 n1646_s16 (
    .F(n1646_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1646_s16.INIT=8'hCA;
  LUT3 n1646_s17 (
    .F(n1646_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1646_s17.INIT=8'hCA;
  LUT3 n1646_s18 (
    .F(n1646_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1646_s18.INIT=8'hCA;
  LUT3 n1646_s19 (
    .F(n1646_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1646_s19.INIT=8'hCA;
  LUT3 n1647_s16 (
    .F(n1647_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1647_s16.INIT=8'hCA;
  LUT3 n1647_s17 (
    .F(n1647_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1647_s17.INIT=8'hCA;
  LUT3 n1647_s18 (
    .F(n1647_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1647_s18.INIT=8'hCA;
  LUT3 n1647_s19 (
    .F(n1647_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1647_s19.INIT=8'hCA;
  LUT3 n1648_s16 (
    .F(n1648_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1648_s16.INIT=8'hCA;
  LUT3 n1648_s17 (
    .F(n1648_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1648_s17.INIT=8'hCA;
  LUT3 n1648_s18 (
    .F(n1648_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1648_s18.INIT=8'hCA;
  LUT3 n1648_s19 (
    .F(n1648_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1648_s19.INIT=8'hCA;
  LUT3 n1649_s16 (
    .F(n1649_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1649_s16.INIT=8'hCA;
  LUT3 n1649_s17 (
    .F(n1649_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1649_s17.INIT=8'hCA;
  LUT3 n1649_s18 (
    .F(n1649_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1649_s18.INIT=8'hCA;
  LUT3 n1649_s19 (
    .F(n1649_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1649_s19.INIT=8'hCA;
  LUT3 n1650_s16 (
    .F(n1650_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1650_s16.INIT=8'hCA;
  LUT3 n1650_s17 (
    .F(n1650_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1650_s17.INIT=8'hCA;
  LUT3 n1650_s18 (
    .F(n1650_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1650_s18.INIT=8'hCA;
  LUT3 n1650_s19 (
    .F(n1650_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1650_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT2 n1168_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_5) 
);
defparam n1168_s15.INIT=4'h6;
  LUT3 n1271_s0 (
    .F(n1271_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1271_s0.INIT=8'hAC;
  LUT3 n1272_s0 (
    .F(n1272_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1272_s0.INIT=8'hCA;
  LUT3 n1273_s0 (
    .F(n1273_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1273_s0.INIT=8'hCA;
  LUT3 n1274_s0 (
    .F(n1274_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1274_s0.INIT=8'hCA;
  LUT4 n1727_s0 (
    .F(n1727_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1727_4),
    .I3(n1684_4) 
);
defparam n1727_s0.INIT=16'hAA3C;
  LUT4 n1730_s0 (
    .F(n1730_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1730_6),
    .I3(n1684_4) 
);
defparam n1730_s0.INIT=16'hAA3C;
  LUT4 n1732_s0 (
    .F(n1732_3),
    .I0(w_info_rdata[24]),
    .I1(ff_draw_x[2]),
    .I2(n1732_4),
    .I3(n1684_4) 
);
defparam n1732_s0.INIT=16'hAA3C;
  LUT4 n1733_s0 (
    .F(n1733_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1684_4) 
);
defparam n1733_s0.INIT=16'hAA3C;
  LUT3 n1736_s0 (
    .F(n1736_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1736_s0.INIT=8'hAC;
  LUT3 n1737_s0 (
    .F(n1737_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1737_s0.INIT=8'hAC;
  LUT3 n1738_s0 (
    .F(n1738_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1738_s0.INIT=8'hAC;
  LUT3 n1807_s0 (
    .F(n1807_3),
    .I0(n1736_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1807_6) 
);
defparam n1807_s0.INIT=8'hAC;
  LUT3 n1808_s0 (
    .F(n1808_3),
    .I0(n1737_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1807_6) 
);
defparam n1808_s0.INIT=8'hAC;
  LUT3 n1809_s0 (
    .F(n1809_3),
    .I0(n1738_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1807_6) 
);
defparam n1809_s0.INIT=8'hAC;
  LUT4 n1810_s1 (
    .F(n1810_4),
    .I0(n1807_6),
    .I1(n1810_5),
    .I2(ff_draw_color[3]),
    .I3(n1810_6) 
);
defparam n1810_s1.INIT=16'h44F4;
  LUT4 n1811_s1 (
    .F(n1811_4),
    .I0(n1807_6),
    .I1(n1811_5),
    .I2(ff_draw_color[2]),
    .I3(n1810_6) 
);
defparam n1811_s1.INIT=16'h44F4;
  LUT4 n1812_s1 (
    .F(n1812_4),
    .I0(n1807_6),
    .I1(n1812_5),
    .I2(ff_draw_color[1]),
    .I3(n1810_6) 
);
defparam n1812_s1.INIT=16'h44F4;
  LUT4 n1813_s1 (
    .F(n1813_4),
    .I0(n1807_6),
    .I1(n1813_5),
    .I2(ff_draw_color[0]),
    .I3(n1810_6) 
);
defparam n1813_s1.INIT=16'h44F4;
  LUT4 n2439_s0 (
    .F(n2439_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2439_4),
    .I3(n2424_10) 
);
defparam n2439_s0.INIT=16'hAA3C;
  LUT4 n2440_s0 (
    .F(n2440_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2424_10) 
);
defparam n2440_s0.INIT=16'hAA3C;
  LUT3 n2441_s1 (
    .F(n2441_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2424_10) 
);
defparam n2441_s1.INIT=8'hA3;
  LUT4 n3141_s0 (
    .F(n3141_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3141_7),
    .I3(n618_12) 
);
defparam n3141_s0.INIT=16'h1000;
  LUT4 n3181_s0 (
    .F(n3181_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n3141_7),
    .I3(n618_12) 
);
defparam n3181_s0.INIT=16'h4000;
  LUT3 n1161_s9 (
    .F(n1161_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1161_15) 
);
defparam n1161_s9.INIT=8'hAC;
  LUT3 n1161_s10 (
    .F(n1161_15),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1161_s10.INIT=8'hD3;
  LUT3 n1162_s9 (
    .F(n1162_13),
    .I0(ff_attribute_base_address[8]),
    .I1(ff_pattern_gen_base_address[4]),
    .I2(n1161_15) 
);
defparam n1162_s9.INIT=8'hAC;
  LUT3 n1163_s9 (
    .F(n1163_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1161_15) 
);
defparam n1163_s9.INIT=8'hAC;
  LUT3 n1164_s9 (
    .F(n1164_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1161_15) 
);
defparam n1164_s9.INIT=8'hAC;
  LUT3 n1165_s9 (
    .F(n1165_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1161_15) 
);
defparam n1165_s9.INIT=8'hAC;
  LUT3 n1166_s9 (
    .F(n1166_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1161_15) 
);
defparam n1166_s9.INIT=8'hAC;
  LUT3 n1167_s9 (
    .F(n1167_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1161_15) 
);
defparam n1167_s9.INIT=8'hAC;
  LUT3 n1169_s11 (
    .F(n1169_15),
    .I0(n1169_20),
    .I1(ff_prepare_pattern_num[5]),
    .I2(n1161_15) 
);
defparam n1169_s11.INIT=8'hAC;
  LUT3 n1170_s11 (
    .F(n1170_15),
    .I0(n1170_18),
    .I1(ff_prepare_pattern_num[4]),
    .I2(n1161_15) 
);
defparam n1170_s11.INIT=8'hAC;
  LUT3 n1171_s11 (
    .F(n1171_15),
    .I0(n1171_18),
    .I1(ff_prepare_pattern_num[3]),
    .I2(n1161_15) 
);
defparam n1171_s11.INIT=8'hAC;
  LUT3 n1172_s11 (
    .F(n1172_15),
    .I0(n1172_18),
    .I1(ff_prepare_pattern_num[2]),
    .I2(n1161_15) 
);
defparam n1172_s11.INIT=8'hAC;
  LUT3 n1173_s11 (
    .F(n1173_15),
    .I0(n1173_19),
    .I1(n1173_21),
    .I2(n1161_15) 
);
defparam n1173_s11.INIT=8'hCA;
  LUT3 n1175_s11 (
    .F(n1175_15),
    .I0(ff_prepare_line_num[2]),
    .I1(ff_prepare_plane_num[0]),
    .I2(n1175_16) 
);
defparam n1175_s11.INIT=8'hAC;
  LUT4 n1177_s13 (
    .F(n1177_20),
    .I0(w_read_color_address_9_5),
    .I1(n1177_21),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1177_s13.INIT=16'h7330;
  LUT3 n1361_s10 (
    .F(n1361_14),
    .I0(w_vram_data_Z[7]),
    .I1(n1361_15),
    .I2(w_eight_dot_state[2]) 
);
defparam n1361_s10.INIT=8'hCA;
  LUT4 n1362_s10 (
    .F(n1362_14),
    .I0(w_vram_data_Z[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1362_s10.INIT=16'hC3AA;
  LUT3 n1363_s10 (
    .F(n1363_14),
    .I0(w_vram_data_Z[5]),
    .I1(ff_info_x[5]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1363_s10.INIT=8'h3A;
  LUT2 n376_s1 (
    .F(n376_4),
    .I0(n2910_7),
    .I1(w_read_color_address_9_5) 
);
defparam n376_s1.INIT=4'h8;
  LUT2 n1284_s2 (
    .F(n1284_5),
    .I0(w_read_color_address_9_5),
    .I1(n1542_12) 
);
defparam n1284_s2.INIT=4'h4;
  LUT3 n1912_s1 (
    .F(n1912_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n1912_5),
    .I2(ff_predraw_local_plane_num_2_11) 
);
defparam n1912_s1.INIT=8'h40;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s1 (
    .F(w_line_buf_wdata_odd_7_4),
    .I0(ff_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s1.INIT=4'h8;
  LUT2 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(sp_vram_accessing_5),
    .I1(sp_vram_accessing_6) 
);
defparam sp_vram_accessing_s2.INIT=4'h4;
  LUT4 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(n1542_10),
    .I2(n1011_12),
    .I3(n1017_7) 
);
defparam ff_y_test_en_s2.INIT=16'hF400;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num_4_7),
    .I1(ff_y_test_sp_num_4_10),
    .I2(n1011_12),
    .I3(n1017_7) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hF400;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n557_7) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT4 ff_prepare_local_plane_num_2_s2 (
    .F(ff_prepare_plane_num_4_5),
    .I0(n1168_18),
    .I1(w_eight_dot_state[1]),
    .I2(n1353_10),
    .I3(n1017_7) 
);
defparam ff_prepare_local_plane_num_2_s2.INIT=16'h8F00;
  LUT4 ff_prepare_end_s2 (
    .F(ff_prepare_end_6),
    .I0(ff_prepare_end_7),
    .I1(ff_prepare_end_8),
    .I2(n1353_10),
    .I3(n1017_7) 
);
defparam ff_prepare_end_s2.INIT=16'h4F00;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(w_vram_data_Z[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n110_5),
    .I3(n1542_8) 
);
defparam ff_info_x_8_s2.INIT=16'hB000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_10) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_10) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n1912_5),
    .I2(ff_sp_predraw_end_7),
    .I3(ff_sp_predraw_end_8) 
);
defparam ff_sp_predraw_end_s2.INIT=16'hF400;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n2124_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT3 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(ff_line_buf_draw_color_7_7),
    .I1(ff_line_buf_draw_color_7_8),
    .I2(n2084_6) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=8'h40;
  LUT4 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_window_x_9),
    .I2(n2424_10),
    .I3(n1018_6) 
);
defparam ff_window_x_s2.INIT=16'hF800;
  LUT2 n1644_s3 (
    .F(n1644_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1644_s3.INIT=4'h6;
  LUT3 n1643_s2 (
    .F(n1643_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1643_s2.INIT=8'h78;
  LUT2 n286_s3 (
    .F(n286_8),
    .I0(n1170_1),
    .I1(n1171_1) 
);
defparam n286_s3.INIT=4'h6;
  LUT3 n285_s3 (
    .F(n285_8),
    .I0(n1170_1),
    .I1(n1171_1),
    .I2(n1169_1) 
);
defparam n285_s3.INIT=8'h78;
  LUT4 n284_s3 (
    .F(n284_8),
    .I0(n1170_1),
    .I1(n1171_1),
    .I2(n1169_1),
    .I3(n1168_1) 
);
defparam n284_s3.INIT=16'h7F80;
  LUT2 n283_s3 (
    .F(n283_8),
    .I0(n1167_1),
    .I1(n283_9) 
);
defparam n283_s3.INIT=4'h6;
  LUT3 n282_s3 (
    .F(n282_8),
    .I0(n1167_1),
    .I1(n283_9),
    .I2(n1166_1) 
);
defparam n282_s3.INIT=8'h78;
  LUT4 n281_s3 (
    .F(n281_8),
    .I0(n1167_1),
    .I1(n1166_1),
    .I2(n283_9),
    .I3(n1165_1) 
);
defparam n281_s3.INIT=16'h7F80;
  LUT2 n280_s3 (
    .F(n280_8),
    .I0(n1164_1),
    .I1(n280_9) 
);
defparam n280_s3.INIT=4'h6;
  LUT3 n279_s2 (
    .F(n279_6),
    .I0(n1164_1),
    .I1(n280_9),
    .I2(n1163_1) 
);
defparam n279_s2.INIT=8'h78;
  LUT4 ff_main_state_1_s3 (
    .F(ff_main_state_1_7),
    .I0(n1353_10),
    .I1(ff_prepare_end),
    .I2(sp_vram_accessing_5),
    .I3(n1018_6) 
);
defparam ff_main_state_1_s3.INIT=16'h0D00;
  LUT3 n617_s2 (
    .F(n617_6),
    .I0(n1011_12),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n617_s2.INIT=8'h14;
  LUT4 n616_s2 (
    .F(n616_6),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_12),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n616_s2.INIT=16'h0708;
  LUT2 n615_s2 (
    .F(n615_6),
    .I0(n1011_12),
    .I1(n615_7) 
);
defparam n615_s2.INIT=4'h4;
  LUT2 n567_s3 (
    .F(n567_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(n1011_12) 
);
defparam n567_s3.INIT=4'h1;
  LUT3 n566_s2 (
    .F(n566_6),
    .I0(n1011_12),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n566_s2.INIT=8'h14;
  LUT4 n564_s2 (
    .F(n564_6),
    .I0(ff_y_test_sp_num[2]),
    .I1(n565_7),
    .I2(n1011_12),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n564_s2.INIT=16'h0708;
  LUT3 n563_s2 (
    .F(n563_6),
    .I0(n1011_12),
    .I1(ff_y_test_sp_num[4]),
    .I2(n563_9) 
);
defparam n563_s2.INIT=8'h14;
  LUT2 n531_s1 (
    .F(n531_5),
    .I0(ff_sp_en),
    .I1(n1011_12) 
);
defparam n531_s1.INIT=4'h8;
  LUT3 n1360_s12 (
    .F(n1360_17),
    .I0(ff_info_x[8]),
    .I1(n1360_18),
    .I2(w_eight_dot_state[2]) 
);
defparam n1360_s12.INIT=8'h60;
  LUT3 n442_s6 (
    .F(n442_11),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_main_state[1]),
    .I2(n442_12) 
);
defparam n442_s6.INIT=8'h10;
  LUT4 n2517_s1 (
    .F(n2517_5),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2517_s1.INIT=16'hCA00;
  LUT4 n2516_s1 (
    .F(n2516_5),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2516_s1.INIT=16'hCA00;
  LUT4 n2515_s1 (
    .F(n2515_5),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2515_s1.INIT=16'hCA00;
  LUT4 n2514_s1 (
    .F(n2514_5),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2514_s1.INIT=16'hCA00;
  LUT4 n2513_s1 (
    .F(n2513_5),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2513_s1.INIT=16'hCA00;
  LUT4 n2438_s2 (
    .F(n2438_6),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2439_4),
    .I2(n2424_10),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2438_s2.INIT=16'h0708;
  LUT3 n2437_s2 (
    .F(n2437_6),
    .I0(n2424_10),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2437_9) 
);
defparam n2437_s2.INIT=8'h14;
  LUT4 n2436_s2 (
    .F(n2436_6),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2437_9),
    .I2(n2424_10),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2436_s2.INIT=16'h0708;
  LUT3 n2435_s2 (
    .F(n2435_6),
    .I0(n2424_10),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2435_7) 
);
defparam n2435_s2.INIT=8'h14;
  LUT3 n2434_s2 (
    .F(n2434_6),
    .I0(n2424_10),
    .I1(ff_line_buf_disp_x[7]),
    .I2(ff_window_x_9) 
);
defparam n2434_s2.INIT=8'h14;
  LUT2 n252_s11 (
    .F(n252_18),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n252_s11.INIT=4'h1;
  LUT2 n251_s11 (
    .F(n251_18),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n251_s11.INIT=4'h4;
  LUT2 n1353_s5 (
    .F(n1353_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1353_s5.INIT=4'h4;
  LUT4 n1911_s2 (
    .F(n1911_6),
    .I0(n1911_7),
    .I1(n1911_8),
    .I2(n1911_9),
    .I3(n1911_10) 
);
defparam n1911_s2.INIT=16'hFFEF;
  LUT4 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(n1542_10),
    .I1(w_dot_state[1]),
    .I2(n1353_10),
    .I3(ff_info_ram_we_8) 
);
defparam ff_info_ram_we_s3.INIT=16'hEF00;
  LUT3 n1168_s14 (
    .F(n1168_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1161_15) 
);
defparam n1168_s14.INIT=8'hCA;
  LUT2 n1168_s13 (
    .F(n1168_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1168_s13.INIT=4'h8;
  LUT3 n1894_s0 (
    .F(n1894_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(ff_predraw_local_plane_num[2]) 
);
defparam n1894_s0.INIT=8'h78;
  LUT4 w_read_color_address_9_s2 (
    .F(w_read_color_address_9_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s2.INIT=16'h000E;
  LUT2 n1684_s1 (
    .F(n1684_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(n1684_5) 
);
defparam n1684_s1.INIT=4'h8;
  LUT3 n1726_s1 (
    .F(n1726_4),
    .I0(ff_draw_x[7]),
    .I1(n1727_4),
    .I2(ff_draw_x[8]) 
);
defparam n1726_s1.INIT=8'h78;
  LUT4 n1727_s1 (
    .F(n1727_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1730_6) 
);
defparam n1727_s1.INIT=16'h8000;
  LUT4 n1728_s1 (
    .F(n1728_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1730_6),
    .I3(ff_draw_x[6]) 
);
defparam n1728_s1.INIT=16'h7F80;
  LUT3 n1729_s1 (
    .F(n1729_4),
    .I0(ff_draw_x[4]),
    .I1(n1730_6),
    .I2(ff_draw_x[5]) 
);
defparam n1729_s1.INIT=8'h78;
  LUT2 n1732_s1 (
    .F(n1732_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1732_s1.INIT=4'h8;
  LUT3 n1810_s2 (
    .F(n1810_5),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1810_s2.INIT=8'hCA;
  LUT4 n1810_s3 (
    .F(n1810_6),
    .I0(n1752_3),
    .I1(w_info_rdata[1]),
    .I2(n1919_7),
    .I3(n1806_6) 
);
defparam n1810_s3.INIT=16'hBBF0;
  LUT3 n1811_s2 (
    .F(n1811_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1811_s2.INIT=8'hCA;
  LUT3 n1812_s2 (
    .F(n1812_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1812_s2.INIT=8'hCA;
  LUT3 n1813_s2 (
    .F(n1813_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1813_s2.INIT=8'hCA;
  LUT3 n2424_s2 (
    .F(n2424_5),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n1912_5) 
);
defparam n2424_s2.INIT=8'h10;
  LUT2 n2439_s1 (
    .F(n2439_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2439_s1.INIT=4'h8;
  LUT4 n3153_s2 (
    .F(n3153_5),
    .I0(ff_y_test_listup_addr[1]),
    .I1(n1011_12),
    .I2(n1017_7),
    .I3(ff_y_test_listup_addr[0]) 
);
defparam n3153_s2.INIT=16'h1000;
  LUT4 n3161_s1 (
    .F(n3161_4),
    .I0(ff_y_test_listup_addr[0]),
    .I1(n1011_12),
    .I2(n1017_7),
    .I3(ff_y_test_listup_addr[1]) 
);
defparam n3161_s1.INIT=16'h1000;
  LUT4 n3171_s1 (
    .F(n3171_4),
    .I0(n1011_12),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1017_7),
    .I3(ff_y_test_listup_addr[1]) 
);
defparam n3171_s1.INIT=16'h4000;
  LUT4 n1175_s12 (
    .F(n1175_16),
    .I0(w_read_color_address_9_5),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1175_s12.INIT=16'hAFC0;
  LUT4 n1176_s14 (
    .F(n1176_21),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prepare_line_num[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[1]) 
);
defparam n1176_s14.INIT=16'hCDC0;
  LUT3 n1177_s14 (
    .F(n1177_21),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_prepare_line_num[0]) 
);
defparam n1177_s14.INIT=8'h0E;
  LUT3 n1361_s11 (
    .F(n1361_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]),
    .I2(ff_info_x[7]) 
);
defparam n1361_s11.INIT=8'hE1;
  LUT3 n1912_s2 (
    .F(n1912_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]) 
);
defparam n1912_s2.INIT=8'h01;
  LUT4 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(n1011_12),
    .I1(sp_vram_accessing_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam sp_vram_accessing_s3.INIT=16'h0305;
  LUT4 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(n1018_6) 
);
defparam sp_vram_accessing_s4.INIT=16'h4F00;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(ff_y_test_en_8),
    .I1(ff_y_test_en_9),
    .I2(ff_y_test_en_10),
    .I3(ff_y_test_sp_num_4_7) 
);
defparam ff_y_test_en_s3.INIT=16'h000B;
  LUT2 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[4]),
    .I1(n563_9) 
);
defparam ff_y_test_sp_num_4_s3.INIT=4'h8;
  LUT2 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(w_read_color_address_9_5) 
);
defparam ff_prepare_end_s3.INIT=4'h4;
  LUT4 ff_prepare_end_s4 (
    .F(ff_prepare_end_8),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(n1168_18) 
);
defparam ff_prepare_end_s4.INIT=16'h8000;
  LUT4 ff_line_buf_draw_we_s3 (
    .F(ff_line_buf_draw_we_7),
    .I0(n557_5),
    .I1(n1810_6),
    .I2(ff_line_buf_draw_color_7_8),
    .I3(n1018_6) 
);
defparam ff_line_buf_draw_we_s3.INIT=16'h00DF;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_read_color_address_9_5),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(ff_predraw_local_plane_num[1]) 
);
defparam ff_sp_predraw_end_s3.INIT=16'hD000;
  LUT3 ff_sp_predraw_end_s4 (
    .F(ff_sp_predraw_end_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n1011_10),
    .I2(n2084_6) 
);
defparam ff_sp_predraw_end_s4.INIT=8'h40;
  LUT3 ff_line_buf_draw_color_7_s3 (
    .F(ff_line_buf_draw_color_7_7),
    .I0(n1806_6),
    .I1(w_info_rdata_Z[0]),
    .I2(n1810_6) 
);
defparam ff_line_buf_draw_color_7_s3.INIT=8'hD0;
  LUT3 ff_line_buf_draw_color_7_s4 (
    .F(ff_line_buf_draw_color_7_8),
    .I0(ff_line_buf_draw_color_7_9),
    .I1(reg_r8_col0_on_Z),
    .I2(ff_line_buf_draw_color_7_10) 
);
defparam ff_line_buf_draw_color_7_s4.INIT=8'hD0;
  LUT4 n283_s4 (
    .F(n283_9),
    .I0(n1170_1),
    .I1(n1171_1),
    .I2(n1169_1),
    .I3(n1168_1) 
);
defparam n283_s4.INIT=16'h8000;
  LUT4 n280_s4 (
    .F(n280_9),
    .I0(n1167_1),
    .I1(n1166_1),
    .I2(n1165_1),
    .I3(n283_9) 
);
defparam n280_s4.INIT=16'h8000;
  LUT4 n615_s3 (
    .F(n615_7),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam n615_s3.INIT=16'h7F80;
  LUT2 n565_s3 (
    .F(n565_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]) 
);
defparam n565_s3.INIT=4'h8;
  LUT3 n1360_s13 (
    .F(n1360_18),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]),
    .I2(ff_info_x[7]) 
);
defparam n1360_s13.INIT=8'h01;
  LUT3 n442_s7 (
    .F(n442_12),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n442_s7.INIT=8'hAC;
  LUT3 n2435_s3 (
    .F(n2435_7),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2437_9) 
);
defparam n2435_s3.INIT=8'h80;
  LUT2 n1919_s3 (
    .F(n1919_7),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]) 
);
defparam n1919_s3.INIT=4'h4;
  LUT3 n1806_s2 (
    .F(n1806_6),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1806_s2.INIT=8'hCA;
  LUT4 n1911_s3 (
    .F(n1911_7),
    .I0(n1911_11),
    .I1(ff_prev_cur_y[1]),
    .I2(ff_prev_cur_y[0]),
    .I3(ff_cur_y[1]) 
);
defparam n1911_s3.INIT=16'hC354;
  LUT3 n1911_s4 (
    .F(n1911_8),
    .I0(n1911_29),
    .I1(n1911_13),
    .I2(n1911_14) 
);
defparam n1911_s4.INIT=8'hC5;
  LUT4 n1911_s5 (
    .F(n1911_9),
    .I0(n1911_15),
    .I1(n1911_16),
    .I2(n1911_17),
    .I3(n1011_12) 
);
defparam n1911_s5.INIT=16'h4000;
  LUT4 n1911_s6 (
    .F(n1911_10),
    .I0(n1911_18),
    .I1(n1911_19),
    .I2(ff_cur_y[3]),
    .I3(n1911_20) 
);
defparam n1911_s6.INIT=16'hFCA0;
  LUT2 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(ff_enable),
    .I1(w_dot_state[0]) 
);
defparam ff_info_ram_we_s4.INIT=4'h8;
  LUT4 n1684_s2 (
    .F(n1684_5),
    .I0(w_pre_dot_counter_x[1]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(w_pre_dot_counter_x[3]),
    .I3(w_pre_dot_counter_x[4]) 
);
defparam n1684_s2.INIT=16'h0001;
  LUT4 n3141_s2 (
    .F(n3141_5),
    .I0(ff_y_test_en_10),
    .I1(ff_y_test_en_9),
    .I2(ff_y_test_sp_num_4_10),
    .I3(ff_y_test_en_8) 
);
defparam n3141_s2.INIT=16'h4000;
  LUT4 sp_vram_accessing_s5 (
    .F(sp_vram_accessing_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n1912_5),
    .I3(n2424_8) 
);
defparam sp_vram_accessing_s5.INIT=16'h4000;
  LUT3 ff_y_test_en_s4 (
    .F(ff_y_test_en_8),
    .I0(w_read_color_address_9_5),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam ff_y_test_en_s4.INIT=8'h0B;
  LUT4 ff_y_test_en_s5 (
    .F(ff_y_test_en_9),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(ff_y_test_en_11) 
);
defparam ff_y_test_en_s5.INIT=16'h0100;
  LUT3 ff_y_test_en_s6 (
    .F(ff_y_test_en_10),
    .I0(w_vram_data_Z[6]),
    .I1(ff_y_test_en_12),
    .I2(ff_y_test_en_13) 
);
defparam ff_y_test_en_s6.INIT=8'h80;
  LUT4 ff_info_pattern_15_s4 (
    .F(ff_info_pattern_15_8),
    .I0(ff_y_test_listup_addr[3]),
    .I1(n1318_16),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_info_pattern_15_s4.INIT=16'h4F00;
  LUT4 ff_line_buf_draw_color_7_s5 (
    .F(ff_line_buf_draw_color_7_9),
    .I0(ff_draw_color[0]),
    .I1(ff_draw_color[1]),
    .I2(ff_draw_color[2]),
    .I3(ff_draw_color[3]) 
);
defparam ff_line_buf_draw_color_7_s5.INIT=16'h0001;
  LUT3 ff_line_buf_draw_color_7_s6 (
    .F(ff_line_buf_draw_color_7_10),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(ff_draw_pattern[15]) 
);
defparam ff_line_buf_draw_color_7_s6.INIT=8'h10;
  LUT2 n1911_s7 (
    .F(n1911_11),
    .I0(ff_cur_y[2]),
    .I1(ff_prev_cur_y[2]) 
);
defparam n1911_s7.INIT=4'h6;
  LUT4 n1911_s9 (
    .F(n1911_13),
    .I0(n1911_22),
    .I1(n1911_21),
    .I2(ff_cur_y[6]),
    .I3(ff_prev_cur_y[6]) 
);
defparam n1911_s9.INIT=16'hFACF;
  LUT3 n1911_s10 (
    .F(n1911_14),
    .I0(ff_prev_cur_y[4]),
    .I1(ff_prev_cur_y[5]),
    .I2(n1911_20) 
);
defparam n1911_s10.INIT=8'h80;
  LUT4 n1911_s11 (
    .F(n1911_15),
    .I0(ff_prev_cur_y[4]),
    .I1(n1911_20),
    .I2(ff_prev_cur_y[5]),
    .I3(ff_cur_y[5]) 
);
defparam n1911_s11.INIT=16'h0770;
  LUT4 n1911_s12 (
    .F(n1911_16),
    .I0(ff_prev_cur_y[0]),
    .I1(ff_prev_cur_y[1]),
    .I2(n1911_11),
    .I3(n1911_23) 
);
defparam n1911_s12.INIT=16'h8F00;
  LUT4 n1911_s13 (
    .F(n1911_17),
    .I0(n1911_24),
    .I1(n1911_20),
    .I2(n1911_25),
    .I3(n1911_31) 
);
defparam n1911_s13.INIT=16'h000D;
  LUT4 n1911_s14 (
    .F(n1911_18),
    .I0(ff_prev_cur_y[0]),
    .I1(ff_prev_cur_y[2]),
    .I2(ff_prev_cur_y[1]),
    .I3(ff_prev_cur_y[3]) 
);
defparam n1911_s14.INIT=16'h007F;
  LUT3 n1911_s15 (
    .F(n1911_19),
    .I0(ff_cur_y[5]),
    .I1(ff_prev_cur_y[5]),
    .I2(ff_prev_cur_y[4]) 
);
defparam n1911_s15.INIT=8'h90;
  LUT4 n1911_s16 (
    .F(n1911_20),
    .I0(ff_prev_cur_y[1]),
    .I1(ff_prev_cur_y[0]),
    .I2(ff_prev_cur_y[2]),
    .I3(ff_prev_cur_y[3]) 
);
defparam n1911_s16.INIT=16'h8000;
  LUT4 ff_y_test_en_s7 (
    .F(ff_y_test_en_11),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam ff_y_test_en_s7.INIT=16'hF331;
  LUT4 ff_y_test_en_s8 (
    .F(ff_y_test_en_12),
    .I0(w_vram_data_Z[5]),
    .I1(w_vram_data_Z[2]),
    .I2(w_vram_data_Z[0]),
    .I3(w_vram_data_Z[7]) 
);
defparam ff_y_test_en_s8.INIT=16'h0100;
  LUT4 ff_y_test_en_s9 (
    .F(ff_y_test_en_13),
    .I0(w_vram_data_Z[1]),
    .I1(w_vram_data_Z[3]),
    .I2(w_read_color_address_9_5),
    .I3(w_vram_data_Z[4]) 
);
defparam ff_y_test_en_s9.INIT=16'h4100;
  LUT2 n1911_s17 (
    .F(n1911_21),
    .I0(ff_cur_y[7]),
    .I1(ff_prev_cur_y[7]) 
);
defparam n1911_s17.INIT=4'h6;
  LUT4 n1911_s18 (
    .F(n1911_22),
    .I0(ff_prev_cur_y[8]),
    .I1(ff_cur_y[8]),
    .I2(ff_cur_y[7]),
    .I3(ff_prev_cur_y[7]) 
);
defparam n1911_s18.INIT=16'hFB0F;
  LUT3 n1911_s19 (
    .F(n1911_23),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_prev_cur_y[0]),
    .I2(ff_cur_y[0]) 
);
defparam n1911_s19.INIT=8'h14;
  LUT2 n1911_s20 (
    .F(n1911_24),
    .I0(ff_cur_y[4]),
    .I1(ff_prev_cur_y[4]) 
);
defparam n1911_s20.INIT=4'h6;
  LUT4 n1911_s21 (
    .F(n1911_25),
    .I0(ff_prev_cur_y[7]),
    .I1(n1911_27),
    .I2(ff_prev_cur_y[8]),
    .I3(ff_cur_y[8]) 
);
defparam n1911_s21.INIT=16'h0770;
  LUT2 n1911_s23 (
    .F(n1911_27),
    .I0(ff_cur_y[6]),
    .I1(ff_prev_cur_y[6]) 
);
defparam n1911_s23.INIT=4'h4;
  LUT4 n1911_s24 (
    .F(n1911_29),
    .I0(ff_cur_y[6]),
    .I1(ff_prev_cur_y[6]),
    .I2(ff_cur_y[7]),
    .I3(ff_prev_cur_y[7]) 
);
defparam n1911_s24.INIT=16'h9009;
  LUT4 n1911_s25 (
    .F(n1911_31),
    .I0(ff_cur_y[3]),
    .I1(n1911_18),
    .I2(ff_cur_y[4]),
    .I3(ff_prev_cur_y[4]) 
);
defparam n1911_s25.INIT=16'h1001;
  LUT4 ff_window_x_s4 (
    .F(ff_window_x_9),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(ff_line_buf_disp_x[4]),
    .I3(n2437_9) 
);
defparam ff_window_x_s4.INIT=16'h8000;
  LUT4 n1731_s2 (
    .F(n1731_6),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(ff_draw_x[3]) 
);
defparam n1731_s2.INIT=16'h7F80;
  LUT4 n1730_s2 (
    .F(n1730_6),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[3]),
    .I2(ff_draw_x[0]),
    .I3(ff_draw_x[1]) 
);
defparam n1730_s2.INIT=16'h8000;
  LUT4 n1916_s3 (
    .F(n1916_8),
    .I0(n1011_12),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I2(ff_predraw_local_plane_num[2]),
    .I3(w_info_rdata[1]) 
);
defparam n1916_s3.INIT=16'h4450;
  LUT4 n1917_s3 (
    .F(n1917_8),
    .I0(n1011_12),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I2(ff_predraw_local_plane_num[1]),
    .I3(w_info_rdata[1]) 
);
defparam n1917_s3.INIT=16'h4450;
  LUT4 n1918_s3 (
    .F(n1918_8),
    .I0(n1011_12),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(w_info_rdata[1]) 
);
defparam n1918_s3.INIT=16'h4450;
  LUT4 n2437_s4 (
    .F(n2437_9),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2437_s4.INIT=16'h8000;
  LUT3 n3171_s2 (
    .F(n3171_6),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n3141_5),
    .I2(n3171_4) 
);
defparam n3171_s2.INIT=8'h40;
  LUT3 n3161_s2 (
    .F(n3161_6),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n3141_5),
    .I2(n3161_4) 
);
defparam n3161_s2.INIT=8'h40;
  LUT3 n3153_s3 (
    .F(n3153_7),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n3141_5),
    .I2(n3153_5) 
);
defparam n3153_s3.INIT=8'h40;
  LUT3 n3211_s1 (
    .F(n3211_5),
    .I0(n3171_4),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n3141_5) 
);
defparam n3211_s1.INIT=8'h80;
  LUT3 n3201_s1 (
    .F(n3201_5),
    .I0(n3161_4),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n3141_5) 
);
defparam n3201_s1.INIT=8'h80;
  LUT3 n3191_s2 (
    .F(n3191_6),
    .I0(n3153_5),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n3141_5) 
);
defparam n3191_s2.INIT=8'h80;
  LUT4 n563_s4 (
    .F(n563_9),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n563_s4.INIT=16'h8000;
  LUT4 n565_s4 (
    .F(n565_9),
    .I0(n1011_12),
    .I1(ff_y_test_sp_num[2]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n565_s4.INIT=16'h1444;
  LUT3 n1542_s4 (
    .F(n1542_8),
    .I0(ff_reset[6]),
    .I1(ff_enable),
    .I2(n3314_9) 
);
defparam n1542_s4.INIT=8'h80;
  LUT3 n1542_s5 (
    .F(n1542_10),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n1542_s5.INIT=8'h20;
  LUT4 n1176_s15 (
    .F(n1176_23),
    .I0(w_read_color_address_9_5),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n1176_21) 
);
defparam n1176_s15.INIT=16'hFF40;
  LUT4 n1807_s2 (
    .F(n1807_6),
    .I0(n1919_7),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_line_buf_rdata_even[7]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n1807_s2.INIT=16'h0511;
  LUT4 n1806_s3 (
    .F(n1806_8),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(n1919_7) 
);
defparam n1806_s3.INIT=16'hCAFF;
  LUT3 n1919_s4 (
    .F(n1919_9),
    .I0(n1011_12),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]) 
);
defparam n1919_s4.INIT=8'h45;
  LUT4 n2424_s4 (
    .F(n2424_8),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n2424_s4.INIT=16'h0004;
  LUT4 ff_line_buf_disp_we_s3 (
    .F(ff_line_buf_disp_we_8),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(ff_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s3.INIT=16'hD000;
  LUT4 n1173_s14 (
    .F(n1173_19),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(reg_r1_sp_size_Z) 
);
defparam n1173_s14.INIT=16'h03AA;
  LUT4 n1173_s15 (
    .F(n1173_21),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1173_s15.INIT=16'hACCC;
  LUT4 n1172_s13 (
    .F(n1172_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1172_s13.INIT=16'hACCC;
  LUT4 n1171_s13 (
    .F(n1171_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1171_s13.INIT=16'hACCC;
  LUT4 n1170_s13 (
    .F(n1170_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1170_s13.INIT=16'hACCC;
  LUT4 n1169_s14 (
    .F(n1169_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1169_s14.INIT=16'hACCC;
  LUT4 n1174_s14 (
    .F(n1174_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1174_s14.INIT=16'hCAAA;
  LUT4 n1350_s5 (
    .F(n1350_11),
    .I0(n1353_10),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1350_s5.INIT=16'h2A80;
  LUT4 n2424_s5 (
    .F(n2424_10),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n1912_5),
    .I3(n2424_8) 
);
defparam n2424_s5.INIT=16'h1000;
  LUT3 n1377_s12 (
    .F(n1377_18),
    .I0(w_vram_data_Z[7]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1377_s12.INIT=8'h20;
  LUT3 n1378_s11 (
    .F(n1378_17),
    .I0(w_vram_data_Z[6]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1378_s11.INIT=8'h20;
  LUT3 n1379_s11 (
    .F(n1379_17),
    .I0(w_vram_data_Z[5]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1379_s11.INIT=8'h20;
  LUT3 n1380_s11 (
    .F(n1380_17),
    .I0(w_vram_data_Z[4]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1380_s11.INIT=8'h20;
  LUT3 n1381_s11 (
    .F(n1381_17),
    .I0(w_vram_data_Z[3]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1381_s11.INIT=8'h20;
  LUT3 n1382_s11 (
    .F(n1382_17),
    .I0(w_vram_data_Z[2]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1382_s11.INIT=8'h20;
  LUT3 n1383_s11 (
    .F(n1383_17),
    .I0(w_vram_data_Z[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1383_s11.INIT=8'h20;
  LUT3 n1384_s12 (
    .F(n1384_18),
    .I0(w_vram_data_Z[0]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1384_s12.INIT=8'h20;
  LUT4 n1372_s11 (
    .F(n1372_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[4]),
    .I2(w_sdram_rdata[12]),
    .I3(w_sdram_address[16]) 
);
defparam n1372_s11.INIT=16'h5044;
  LUT4 n1376_s11 (
    .F(n1376_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[0]),
    .I2(w_sdram_rdata[8]),
    .I3(w_sdram_address[16]) 
);
defparam n1376_s11.INIT=16'h5044;
  LUT4 n1375_s11 (
    .F(n1375_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[1]),
    .I2(w_sdram_rdata[9]),
    .I3(w_sdram_address[16]) 
);
defparam n1375_s11.INIT=16'h5044;
  LUT4 n1374_s11 (
    .F(n1374_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[2]),
    .I2(w_sdram_rdata[10]),
    .I3(w_sdram_address[16]) 
);
defparam n1374_s11.INIT=16'h5044;
  LUT4 n1373_s11 (
    .F(n1373_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[3]),
    .I2(w_sdram_rdata[11]),
    .I3(w_sdram_address[16]) 
);
defparam n1373_s11.INIT=16'h5044;
  LUT4 n1371_s11 (
    .F(n1371_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[5]),
    .I2(w_sdram_rdata[13]),
    .I3(w_sdram_address[16]) 
);
defparam n1371_s11.INIT=16'h5044;
  LUT4 n1285_s1 (
    .F(n1285_5),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(w_sdram_address[16]),
    .I3(w_read_color_address_9_5) 
);
defparam n1285_s1.INIT=16'hCA00;
  LUT4 n1370_s11 (
    .F(n1370_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[6]),
    .I2(w_sdram_rdata[14]),
    .I3(w_sdram_address[16]) 
);
defparam n1370_s11.INIT=16'h5044;
  LUT4 n1369_s11 (
    .F(n1369_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[15]),
    .I2(w_sdram_rdata[7]),
    .I3(w_sdram_address[16]) 
);
defparam n1369_s11.INIT=16'h4450;
  LUT4 n1573_s2 (
    .F(n1573_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1542_8) 
);
defparam n1573_s2.INIT=16'h4000;
  LUT4 n1581_s2 (
    .F(n1581_6),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1542_8) 
);
defparam n1581_s2.INIT=16'h1000;
  LUT4 n1351_s6 (
    .F(n1351_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1351_s6.INIT=16'h0440;
  LUT4 n3314_s4 (
    .F(n3314_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n3314_s4.INIT=16'h0400;
  LUT3 n1352_s6 (
    .F(n1352_12),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1352_s6.INIT=8'h10;
  LUT4 n1655_s1 (
    .F(n1655_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1650_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1655_s1.INIT=16'hACAA;
  LUT4 n1654_s1 (
    .F(n1654_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1649_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1654_s1.INIT=16'hACAA;
  LUT4 n1653_s1 (
    .F(n1653_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1648_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1653_s1.INIT=16'hACAA;
  LUT4 n1652_s1 (
    .F(n1652_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1647_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1652_s1.INIT=16'hACAA;
  LUT4 n1651_s1 (
    .F(n1651_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1646_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1651_s1.INIT=16'hACAA;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT3 ff_line_buf_draw_we_s4 (
    .F(ff_line_buf_draw_we_9),
    .I0(ff_line_buf_draw_we_7),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s4.INIT=8'h10;
  LUT3 n2124_s3 (
    .F(n2124_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n2124_s3.INIT=8'h40;
  LUT3 n2120_s3 (
    .F(n2120_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n1017_7) 
);
defparam n2120_s3.INIT=8'h40;
  LUT3 n2084_s2 (
    .F(n2084_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n557_7) 
);
defparam n2084_s2.INIT=8'h40;
  LUT3 n1699_s2 (
    .F(n1699_7),
    .I0(w_info_rdata[6]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n1684_5) 
);
defparam n1699_s2.INIT=8'h80;
  LUT4 n1734_s1 (
    .F(n1734_5),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1734_s1.INIT=16'hA333;
  LUT4 n1731_s3 (
    .F(n1731_8),
    .I0(n1731_6),
    .I1(w_info_rdata[25]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1731_s3.INIT=16'hCAAA;
  LUT4 n1729_s2 (
    .F(n1729_6),
    .I0(n1729_4),
    .I1(w_info_rdata[27]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1729_s2.INIT=16'hCAAA;
  LUT4 n1728_s2 (
    .F(n1728_6),
    .I0(n1728_4),
    .I1(w_info_rdata[28]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1728_s2.INIT=16'hCAAA;
  LUT4 n1726_s2 (
    .F(n1726_6),
    .I0(n1726_4),
    .I1(w_info_rdata[30]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1726_s2.INIT=16'hCAAA;
  LUT4 n1698_s1 (
    .F(n1698_5),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1698_s1.INIT=16'hACCC;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1697_s1.INIT=16'hACCC;
  LUT4 n1696_s1 (
    .F(n1696_5),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1696_s1.INIT=16'hACCC;
  LUT4 n1695_s1 (
    .F(n1695_5),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1695_s1.INIT=16'hACCC;
  LUT4 n1694_s1 (
    .F(n1694_5),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1694_s1.INIT=16'hACCC;
  LUT4 n1693_s1 (
    .F(n1693_5),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1693_s1.INIT=16'hACCC;
  LUT4 n1692_s1 (
    .F(n1692_5),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1692_s1.INIT=16'hACCC;
  LUT4 n1691_s1 (
    .F(n1691_5),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1691_s1.INIT=16'hACCC;
  LUT4 n1690_s1 (
    .F(n1690_5),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1690_s1.INIT=16'hACCC;
  LUT4 n1689_s1 (
    .F(n1689_5),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1689_s1.INIT=16'hACCC;
  LUT4 n1688_s1 (
    .F(n1688_5),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1688_s1.INIT=16'hACCC;
  LUT4 n1687_s1 (
    .F(n1687_5),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1687_s1.INIT=16'hACCC;
  LUT4 n1686_s1 (
    .F(n1686_5),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1686_s1.INIT=16'hACCC;
  LUT4 n1685_s1 (
    .F(n1685_5),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1685_s1.INIT=16'hACCC;
  LUT4 n1684_s3 (
    .F(n1684_7),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1684_5) 
);
defparam n1684_s3.INIT=16'hACCC;
  LUT3 n287_s6 (
    .F(n287_12),
    .I0(n2910_7),
    .I1(ff_cur_y[0]),
    .I2(n1171_1) 
);
defparam n287_s6.INIT=8'h4E;
  LUT4 n618_s5 (
    .F(n618_10),
    .I0(n1011_12),
    .I1(n1017_7),
    .I2(ff_y_test_listup_addr[0]),
    .I3(n3141_7) 
);
defparam n618_s5.INIT=16'h0570;
  LUT2 n618_s6 (
    .F(n618_12),
    .I0(n1011_12),
    .I1(ff_y_test_listup_addr[0]) 
);
defparam n618_s6.INIT=4'h1;
  LUT2 ff_y_test_listup_addr_3_s4 (
    .F(ff_y_test_listup_addr_3_9),
    .I0(n2910_7),
    .I1(n3141_7) 
);
defparam ff_y_test_listup_addr_3_s4.INIT=4'hE;
  LUT3 n1895_s2 (
    .F(n1895_7),
    .I0(ff_predraw_local_plane_num_2_11),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(ff_predraw_local_plane_num[0]) 
);
defparam n1895_s2.INIT=8'h6C;
  LUT2 n1896_s3 (
    .F(n1896_8),
    .I0(ff_predraw_local_plane_num_2_11),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1896_s3.INIT=4'h6;
  LUT4 ff_predraw_local_plane_num_2_s4 (
    .F(ff_predraw_local_plane_num_2_11),
    .I0(ff_reset[6]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n1011_10),
    .I3(n2084_6) 
);
defparam ff_predraw_local_plane_num_2_s4.INIT=16'h2000;
  LUT4 n1542_s6 (
    .F(n1542_12),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1542_8) 
);
defparam n1542_s6.INIT=16'h2000;
  LUT4 ff_y_test_sp_num_4_s5 (
    .F(ff_y_test_sp_num_4_10),
    .I0(ff_y_test_en),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_y_test_sp_num_4_s5.INIT=16'h0800;
  LUT4 n1552_s2 (
    .F(n1552_6),
    .I0(n605_6),
    .I1(ff_reset[6]),
    .I2(ff_enable),
    .I3(n3314_9) 
);
defparam n1552_s2.INIT=16'h8000;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_10),
    .I0(ff_reset[6]),
    .I1(ff_enable),
    .I2(n3314_9),
    .I3(ff_info_pattern_15_8) 
);
defparam ff_info_pattern_15_s5.INIT=16'h8000;
  LUT4 n2241_s3 (
    .F(n2241_7),
    .I0(ff_reset[6]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n2241_s3.INIT=16'h2000;
  LUT4 n2910_s2 (
    .F(n2910_7),
    .I0(n1011_12),
    .I1(ff_enable),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam n2910_s2.INIT=16'h0800;
  LUT4 n3141_s3 (
    .F(n3141_7),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n3141_5) 
);
defparam n3141_s3.INIT=16'h2000;
  DFFRE ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n251_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_state_1_7),
    .RESET(n204_5) 
);
  DFFRE ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n252_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_state_1_7),
    .RESET(n204_5) 
);
  DFFE ff_cur_y_8_s0 (
    .Q(ff_cur_y[8]),
    .D(n279_6),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n280_8),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n281_8),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n282_8),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n283_8),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n284_8),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n285_8),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n286_8),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_prev_cur_y_8_s0 (
    .Q(ff_prev_cur_y[8]),
    .D(ff_cur_y[8]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_prev_cur_y_7_s0 (
    .Q(ff_prev_cur_y[7]),
    .D(ff_cur_y[7]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_prev_cur_y_6_s0 (
    .Q(ff_prev_cur_y[6]),
    .D(ff_cur_y[6]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_prev_cur_y_5_s0 (
    .Q(ff_prev_cur_y[5]),
    .D(ff_cur_y[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_prev_cur_y_4_s0 (
    .Q(ff_prev_cur_y[4]),
    .D(ff_cur_y[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_prev_cur_y_3_s0 (
    .Q(ff_prev_cur_y[3]),
    .D(ff_cur_y[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_prev_cur_y_2_s0 (
    .Q(ff_prev_cur_y[2]),
    .D(ff_cur_y[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_prev_cur_y_1_s0 (
    .Q(ff_prev_cur_y[1]),
    .D(ff_cur_y[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_prev_cur_y_0_s0 (
    .Q(ff_prev_cur_y[0]),
    .D(ff_cur_y[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_pattern_gen_base_address_4_s0 (
    .Q(ff_pattern_gen_base_address[4]),
    .D(reg_r6_sp_gen_addr_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z[9]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_attribute_base_address_8_s0 (
    .Q(ff_attribute_base_address[8]),
    .D(reg_r11r5_sp_atr_addr_Z[8]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r11r5_sp_atr_addr_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7),
    .RESET(n376_4) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r11r5_sp_atr_addr_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7),
    .RESET(n376_4) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n442_11),
    .CLK(O_sdram_clk_d),
    .CE(sp_vram_accessing_4),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n531_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_en_6),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n563_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n564_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n565_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n566_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n567_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n615_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n616_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n617_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n204_5) 
);
  DFFE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3141_3) 
);
  DFFE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3141_3) 
);
  DFFE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3141_3) 
);
  DFFE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3141_3) 
);
  DFFE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3141_3) 
);
  DFFE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3153_7) 
);
  DFFE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3153_7) 
);
  DFFE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3153_7) 
);
  DFFE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3153_7) 
);
  DFFE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3153_7) 
);
  DFFE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3161_6) 
);
  DFFE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3161_6) 
);
  DFFE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3161_6) 
);
  DFFE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3161_6) 
);
  DFFE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3161_6) 
);
  DFFE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3171_6) 
);
  DFFE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3171_6) 
);
  DFFE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3171_6) 
);
  DFFE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3171_6) 
);
  DFFE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3171_6) 
);
  DFFE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3181_3) 
);
  DFFE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3181_3) 
);
  DFFE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3181_3) 
);
  DFFE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3181_3) 
);
  DFFE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3181_3) 
);
  DFFE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3191_6) 
);
  DFFE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3191_6) 
);
  DFFE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3191_6) 
);
  DFFE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3191_6) 
);
  DFFE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3191_6) 
);
  DFFE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3201_5) 
);
  DFFE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3201_5) 
);
  DFFE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3201_5) 
);
  DFFE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3201_5) 
);
  DFFE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3201_5) 
);
  DFFE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3211_5) 
);
  DFFE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3211_5) 
);
  DFFE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3211_5) 
);
  DFFE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3211_5) 
);
  DFFE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3211_5) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address[16]),
    .D(ff_attribute_base_address[9]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_15_s0 (
    .Q(ff_y_test_address[15]),
    .D(ff_attribute_base_address[8]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address[14]),
    .D(ff_attribute_base_address[7]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address[13]),
    .D(ff_attribute_base_address[6]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address[12]),
    .D(ff_attribute_base_address[5]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address[11]),
    .D(ff_attribute_base_address[4]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address[10]),
    .D(ff_attribute_base_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address[9]),
    .D(ff_attribute_base_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address[8]),
    .D(ff_attribute_base_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address[7]),
    .D(ff_attribute_base_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address[6]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address[5]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address[4]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address[3]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address[2]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n557_7),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address[16]),
    .D(n1161_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_15_s0 (
    .Q(ff_preread_address[15]),
    .D(n1162_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address[14]),
    .D(n1163_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address[13]),
    .D(n1164_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address[12]),
    .D(n1165_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address[11]),
    .D(n1166_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address[10]),
    .D(n1167_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address[9]),
    .D(n1168_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address[8]),
    .D(n1169_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address[7]),
    .D(n1170_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address[6]),
    .D(n1171_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address[5]),
    .D(n1172_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address[4]),
    .D(n1173_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address[3]),
    .D(n1174_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address[2]),
    .D(n1175_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address[1]),
    .D(n1176_23),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address[0]),
    .D(n1177_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n204_5) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n3314_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1350_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n204_5) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1351_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n204_5) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1352_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n204_5) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1353_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_end_6),
    .RESET(n204_5) 
);
  DFFE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_12) 
);
  DFFE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_12) 
);
  DFFE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_12) 
);
  DFFE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_12) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(w_vram_data_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_12),
    .RESET(n1284_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1285_5),
    .CLK(O_sdram_clk_d),
    .CE(n1542_12) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1360_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1361_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1362_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1363_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(w_vram_data_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6) 
);
  DFFE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(w_vram_data_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6) 
);
  DFFE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(w_vram_data_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6) 
);
  DFFE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(w_vram_data_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6) 
);
  DFFE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(w_vram_data_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1369_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1370_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1371_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1372_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1373_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1374_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1375_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1376_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1377_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1378_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1379_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1380_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1381_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1382_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1383_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1384_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_6) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_6) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_6) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_6) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_6) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_6) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_6) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_6) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1271_3),
    .CLK(O_sdram_clk_d),
    .CE(n1581_6) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1272_3),
    .CLK(O_sdram_clk_d),
    .CE(n1581_6) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1273_3),
    .CLK(O_sdram_clk_d),
    .CE(n1581_6) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1274_3),
    .CLK(O_sdram_clk_d),
    .CE(n1581_6) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1651_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1652_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1653_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1654_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1655_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_we_9),
    .RESET(n204_5) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1911_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_sp_predraw_end_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1684_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1685_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1686_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1687_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1688_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1689_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1690_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1691_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1692_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1693_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1694_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1695_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1696_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1697_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1698_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1699_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1806_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1807_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1808_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1809_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1810_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1811_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1812_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1813_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1727_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1728_6),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1729_6),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1730_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1731_8),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1732_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1733_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1734_5),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n204_5) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2120_7),
    .RESET(n204_5) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2120_7),
    .RESET(n204_5) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2120_7),
    .RESET(n204_5) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2120_7),
    .RESET(n204_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1919_9),
    .CLK(O_sdram_clk_d),
    .CE(n2084_6),
    .RESET(n204_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1916_8),
    .CLK(O_sdram_clk_d),
    .CE(n2084_6),
    .RESET(n204_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1917_8),
    .CLK(O_sdram_clk_d),
    .CE(n2084_6),
    .RESET(n204_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1918_8),
    .CLK(O_sdram_clk_d),
    .CE(n2084_6),
    .RESET(n204_5) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1894_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_predraw_local_plane_num_2_11),
    .RESET(n1912_4) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1726_6),
    .CLK(O_sdram_clk_d),
    .CE(n2241_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1727_3),
    .CLK(O_sdram_clk_d),
    .CE(n2241_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1728_6),
    .CLK(O_sdram_clk_d),
    .CE(n2241_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1729_6),
    .CLK(O_sdram_clk_d),
    .CE(n2241_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1730_3),
    .CLK(O_sdram_clk_d),
    .CE(n2241_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1731_8),
    .CLK(O_sdram_clk_d),
    .CE(n2241_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1732_3),
    .CLK(O_sdram_clk_d),
    .CE(n2241_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1733_3),
    .CLK(O_sdram_clk_d),
    .CE(n2241_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1734_5),
    .CLK(O_sdram_clk_d),
    .CE(n2241_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2434_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2435_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2436_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2437_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2438_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2439_3),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2440_3),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2441_4),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n204_5) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2424_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_window_x_6),
    .RESET(n204_5) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n515_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_disp_we_8),
    .RESET(n204_5) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2513_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2514_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2515_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2516_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2517_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n204_5) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(O_sdram_clk_d),
    .CE(n2910_7),
    .RESET(n204_5) 
);
  DFF ff_cur_y_0_s1 (
    .Q(ff_cur_y[0]),
    .D(n287_12),
    .CLK(O_sdram_clk_d) 
);
defparam ff_cur_y_0_s1.INIT=1'b0;
  DFFR ff_y_test_listup_addr_0_s2 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n618_10),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_y_test_listup_addr_0_s2.INIT=1'b0;
  DFFR ff_predraw_local_plane_num_1_s2 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1895_7),
    .CLK(O_sdram_clk_d),
    .RESET(n1912_4) 
);
defparam ff_predraw_local_plane_num_1_s2.INIT=1'b0;
  DFFR ff_predraw_local_plane_num_0_s2 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1896_8),
    .CLK(O_sdram_clk_d),
    .RESET(n1912_4) 
);
defparam ff_predraw_local_plane_num_0_s2.INIT=1'b0;
  ALU n1318_s8 (
    .SUM(n1318_9_SUM),
    .COUT(n1318_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1318_s8.ALU_MODE=1;
  ALU n1318_s9 (
    .SUM(n1318_10_SUM),
    .COUT(n1318_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1318_12) 
);
defparam n1318_s9.ALU_MODE=1;
  ALU n1318_s10 (
    .SUM(n1318_11_SUM),
    .COUT(n1318_16),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I3(GND),
    .CIN(n1318_14) 
);
defparam n1318_s10.ALU_MODE=1;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data_Z[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data_Z[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data_Z[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data_Z[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data_Z[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data_Z[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data_Z[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n1750_s0 (
    .SUM(n1750_1_SUM),
    .COUT(n1750_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1738_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1750_s0.ALU_MODE=3;
  ALU n1751_s0 (
    .SUM(n1751_1_SUM),
    .COUT(n1751_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1737_3),
    .I3(GND),
    .CIN(n1750_3) 
);
defparam n1751_s0.ALU_MODE=3;
  ALU n1752_s0 (
    .SUM(n1752_1_SUM),
    .COUT(n1752_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1736_3),
    .I3(GND),
    .CIN(n1751_3) 
);
defparam n1752_s0.ALU_MODE=3;
  MUX2_LUT5 n1174_s11 (
    .O(n1174_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1174_17),
    .S0(n1161_15) 
);
  MUX2_LUT5 n1646_s14 (
    .O(n1646_15),
    .I0(n1646_10),
    .I1(n1646_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1646_s15 (
    .O(n1646_17),
    .I0(n1646_12),
    .I1(n1646_13),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1647_s14 (
    .O(n1647_15),
    .I0(n1647_10),
    .I1(n1647_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1647_s15 (
    .O(n1647_17),
    .I0(n1647_12),
    .I1(n1647_13),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1648_s14 (
    .O(n1648_15),
    .I0(n1648_10),
    .I1(n1648_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1648_s15 (
    .O(n1648_17),
    .I0(n1648_12),
    .I1(n1648_13),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1649_s14 (
    .O(n1649_15),
    .I0(n1649_10),
    .I1(n1649_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1649_s15 (
    .O(n1649_17),
    .I0(n1649_12),
    .I1(n1649_13),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1650_s14 (
    .O(n1650_15),
    .I0(n1650_10),
    .I1(n1650_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1650_s15 (
    .O(n1650_17),
    .I0(n1650_12),
    .I1(n1650_13),
    .S0(n1644_7) 
);
  MUX2_LUT6 n1646_s13 (
    .O(n1646_19),
    .I0(n1646_15),
    .I1(n1646_17),
    .S0(n1643_5) 
);
  MUX2_LUT6 n1647_s13 (
    .O(n1647_19),
    .I0(n1647_15),
    .I1(n1647_17),
    .S0(n1643_5) 
);
  MUX2_LUT6 n1648_s13 (
    .O(n1648_19),
    .I0(n1648_15),
    .I1(n1648_17),
    .S0(n1643_5) 
);
  MUX2_LUT6 n1649_s13 (
    .O(n1649_19),
    .I0(n1649_15),
    .I1(n1649_17),
    .S0(n1643_5) 
);
  MUX2_LUT6 n1650_s13 (
    .O(n1650_19),
    .I0(n1650_15),
    .I1(n1650_17),
    .S0(n1643_5) 
);
  MUX2_LUT5 n1168_s11 (
    .O(n1168_14),
    .I0(n1168_16),
    .I1(w_read_color_address[9]),
    .S0(n1168_18) 
);
  vdp_spinforam u_sprite_info_ram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram_256byte_0 u_even_line_buf (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .w_ram_even_we(w_ram_even_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_1 u_odd_line_buf (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_4(w_line_buf_wdata_odd_7_4),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram_palette (
  O_sdram_clk_d,
  ff_enable,
  w_palette_we,
  n13_5,
  w_palette_address,
  w_palette_wdata_r,
  w_palette_wdata_g,
  w_palette_wdata_b,
  w_palette_rdata_b,
  w_palette_rdata_r,
  w_palette_rdata_g
)
;
input O_sdram_clk_d;
input ff_enable;
input w_palette_we;
input n13_5;
input [3:0] w_palette_address;
input [4:2] w_palette_wdata_r;
input [4:2] w_palette_wdata_g;
input [4:2] w_palette_wdata_b;
output [4:2] w_palette_rdata_b;
output [4:2] w_palette_rdata_r;
output [4:2] w_palette_rdata_g;
wire ff_enable2;
wire ff_enable3;
wire ff_we;
wire ff_enable1;
wire [3:0] ff_address;
wire [4:2] ff_d_r;
wire [4:2] ff_d_g;
wire [4:2] ff_d_b;
wire [35:9] DO;
wire VCC;
wire GND;
  DFF ff_enable2_s0 (
    .Q(ff_enable2),
    .D(ff_enable1),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_enable3_s0 (
    .Q(ff_enable3),
    .D(ff_enable2),
    .CLK(O_sdram_clk_d) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_palette_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_palette_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_palette_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_palette_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_palette_we),
    .CLK(O_sdram_clk_d),
    .RESET(n13_5) 
);
  DFFE ff_d_r_4_s0 (
    .Q(ff_d_r[4]),
    .D(w_palette_wdata_r[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_r_3_s0 (
    .Q(ff_d_r[3]),
    .D(w_palette_wdata_r[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_r_2_s0 (
    .Q(ff_d_r[2]),
    .D(w_palette_wdata_r[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_g_4_s0 (
    .Q(ff_d_g[4]),
    .D(w_palette_wdata_g[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_g_3_s0 (
    .Q(ff_d_g[3]),
    .D(w_palette_wdata_g[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_g_2_s0 (
    .Q(ff_d_g[2]),
    .D(w_palette_wdata_g[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_b_4_s0 (
    .Q(ff_d_b[4]),
    .D(w_palette_wdata_b[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_b_3_s0 (
    .Q(ff_d_b[3]),
    .D(w_palette_wdata_b[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_d_b_2_s0 (
    .Q(ff_d_b[2]),
    .D(w_palette_wdata_b[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFF ff_enable1_s0 (
    .Q(ff_enable1),
    .D(ff_enable),
    .CLK(O_sdram_clk_d) 
);
  SPX9 ff_block_ram_b_ff_block_ram_b_0_0_s (
    .DO({DO[35:9],w_palette_rdata_g[4:2],w_palette_rdata_r[4:2],w_palette_rdata_b[4:2]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_g[4:2],ff_d_r[4:2],ff_d_b[4:2]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[3:0],GND,GND,GND,GND,GND,GND,GND}),
    .WRE(ff_we),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable1),
    .OCE(ff_enable3),
    .RESET(GND) 
);
defparam ff_block_ram_b_ff_block_ram_b_0_0_s.BIT_WIDTH=9;
defparam ff_block_ram_b_ff_block_ram_b_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_b_ff_block_ram_b_0_0_s.READ_MODE=1'b1;
defparam ff_block_ram_b_ff_block_ram_b_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_b_ff_block_ram_b_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_palette */
module vdp_register (
  O_sdram_clk_d,
  n1607_3,
  n204_5,
  ff_enable,
  n936_10,
  w_field,
  ff_req,
  ff_wrt,
  n1431_7,
  w_vram_addr_set_ack,
  n557_7,
  n1429_7,
  w_vram_write_ack,
  n3500_8,
  w_vdpcmd_tr_clr_ack,
  w_vdpcmd_reg_write_ack,
  w_wdata,
  w_a,
  w_dot_state,
  reg_r1_disp_on_Z,
  reg_r25_sp2_Z,
  w_palette_we,
  w_vram_write_req,
  w_vram_rd_req,
  w_vram_addr_set_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_tr_clr_req,
  w_ack,
  w_vdp_mode_is_highres,
  n135_4,
  n884_8,
  n1465_8,
  n1398_7,
  n1602_11,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pattern_name_Z,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z,
  reg_r7_frame_col_Z,
  reg_r10r3_color_Z,
  reg_r11r5_sp_atr_addr_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data,
  w_palette_wdata_r,
  w_palette_wdata_b,
  w_palette_wdata_g,
  w_palette_wr_address
)
;
input O_sdram_clk_d;
input n1607_3;
input n204_5;
input ff_enable;
input n936_10;
input w_field;
input ff_req;
input ff_wrt;
input n1431_7;
input w_vram_addr_set_ack;
input n557_7;
input n1429_7;
input w_vram_write_ack;
input n3500_8;
input w_vdpcmd_tr_clr_ack;
input w_vdpcmd_reg_write_ack;
input [7:0] w_wdata;
input [1:0] w_a;
input [1:0] w_dot_state;
output reg_r1_disp_on_Z;
output reg_r25_sp2_Z;
output w_palette_we;
output w_vram_write_req;
output w_vram_rd_req;
output w_vram_addr_set_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_pal_mode_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_write_req;
output w_vdpcmd_tr_clr_req;
output w_ack;
output w_vdp_mode_is_highres;
output n135_4;
output n884_8;
output n1465_8;
output n1398_7;
output n1602_11;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [8:3] reg_r26_h_scroll_Z;
output [6:0] reg_r2_pattern_name_Z;
output [16:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output [5:0] reg_r4_pattern_generator_Z;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output [5:0] reg_r6_sp_gen_addr_Z;
output [7:0] reg_r7_frame_col_Z;
output [10:0] reg_r10r3_color_Z;
output [9:0] reg_r11r5_sp_atr_addr_Z;
output [7:0] reg_r18_adj;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
output [4:2] w_palette_wdata_r;
output [4:2] w_palette_wdata_b;
output [4:2] w_palette_wdata_g;
output [3:0] w_palette_wr_address;
wire n135_3;
wire n208_4;
wire n994_3;
wire n995_3;
wire n996_3;
wire n997_3;
wire n998_3;
wire n999_4;
wire n1015_3;
wire n1016_3;
wire n1017_3;
wire n1018_3;
wire n460_8;
wire n461_8;
wire n462_8;
wire n463_8;
wire n464_8;
wire n465_8;
wire n1420_4;
wire n1427_4;
wire n1442_4;
wire n1457_4;
wire ff_palette_we_5;
wire vdpregwrpulse_8;
wire vdp_reg_ptr_5_6;
wire vdp_vram_addr_set_req_6;
wire vdp_r16_pal_num_3_8;
wire vdp_r17_reg_num_5_8;
wire vdp_p1_is_1st_byte_7;
wire vdp_p2_is_1st_byte_9;
wire n166_6;
wire n994_4;
wire n997_4;
wire n1016_4;
wire n3193_4;
wire n3564_4;
wire n1466_6;
wire n1469_5;
wire n1475_5;
wire n1480_6;
wire n1527_5;
wire n1420_5;
wire vdp_p1_data_7_7;
wire vdpregwrpulse_9;
wire vdpregwrpulse_10;
wire vdp_vram_rd_req_5;
wire vdp_r16_pal_num_3_9;
wire vdp_r17_reg_num_5_9;
wire vdp_r17_reg_num_5_11;
wire n1466_7;
wire n1505_6;
wire n1517_6;
wire n1442_6;
wire vdpregwrpulse_12;
wire n1457_7;
wire n1015_6;
wire n1527_7;
wire n1509_7;
wire n3193_6;
wire vdp_vram_addr_set_req_9;
wire n1560_6;
wire n1439_7;
wire n1475_7;
wire n1469_7;
wire n1466_9;
wire n1538_6;
wire n1525_6;
wire n1504_9;
wire n1496_6;
wire n1480_8;
wire n1552_6;
wire n1505_8;
wire n1550_7;
wire n1517_8;
wire n996_6;
wire n995_6;
wire n1572_6;
wire n1535_6;
wire vdp_r17_reg_num_5_13;
wire n1579_6;
wire n1546_6;
wire n1586_6;
wire n1566_6;
wire vdpregwrpulse_14;
wire n1442_8;
wire n1505_10;
wire n1186_9;
wire n3564_6;
wire n349_5;
wire vdp_vram_rd_req_7;
wire n1434_8;
wire n3592_5;
wire n1517_10;
wire n1550_9;
wire vdp_p1_data_7_9;
wire n1006_12;
wire vdp_p1_is_1st_byte;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire ff_r9_2page_mode;
wire vdp_r17_inc_reg_num;
wire ff_r25_sp2;
wire ff_palette_wr_req;
wire ff_palette_wr_ack;
wire n1504_10;
wire n884_11;
wire n1465_11;
wire n1434_11;
wire n1602_12;
wire n1398_10;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r15_status_reg_num;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [8:3] ff_r26_h_scroll;
wire VCC;
wire GND;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT4 n135_s0 (
    .F(n135_3),
    .I0(w_field),
    .I1(ff_r2_pt_nam_addr[5]),
    .I2(n135_4),
    .I3(ff_r9_2page_mode) 
);
defparam n135_s0.INIT=16'hCACC;
  LUT2 n208_s1 (
    .F(n208_4),
    .I0(w_ack),
    .I1(ff_req) 
);
defparam n208_s1.INIT=4'h4;
  LUT3 n994_s0 (
    .F(n994_3),
    .I0(n994_4),
    .I1(vdp_p1_data[5]),
    .I2(n349_5) 
);
defparam n994_s0.INIT=8'hAC;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(vdp_p1_data[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(n995_6),
    .I3(n349_5) 
);
defparam n995_s0.INIT=16'h3CAA;
  LUT3 n996_s0 (
    .F(n996_3),
    .I0(n996_6),
    .I1(vdp_p1_data[3]),
    .I2(n349_5) 
);
defparam n996_s0.INIT=8'hAC;
  LUT4 n997_s0 (
    .F(n997_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n997_4),
    .I3(n349_5) 
);
defparam n997_s0.INIT=16'h3CAA;
  LUT4 n998_s0 (
    .F(n998_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(n349_5) 
);
defparam n998_s0.INIT=16'h3CAA;
  LUT3 n999_s1 (
    .F(n999_4),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(n349_5) 
);
defparam n999_s1.INIT=8'h3A;
  LUT3 n1015_s0 (
    .F(n1015_3),
    .I0(n1015_6),
    .I1(vdp_p1_data[3]),
    .I2(n349_5) 
);
defparam n1015_s0.INIT=8'hAC;
  LUT4 n1016_s0 (
    .F(n1016_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r16_pal_num[2]),
    .I2(n1016_4),
    .I3(n349_5) 
);
defparam n1016_s0.INIT=16'h3CAA;
  LUT4 n1017_s0 (
    .F(n1017_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(n349_5) 
);
defparam n1017_s0.INIT=16'h3CAA;
  LUT3 n1018_s0 (
    .F(n1018_3),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_p1_data[0]),
    .I2(n349_5) 
);
defparam n1018_s0.INIT=8'h5C;
  LUT3 n460_s4 (
    .F(n460_8),
    .I0(w_wdata[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_a[1]) 
);
defparam n460_s4.INIT=8'hCA;
  LUT3 n461_s4 (
    .F(n461_8),
    .I0(w_wdata[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_a[1]) 
);
defparam n461_s4.INIT=8'hCA;
  LUT3 n462_s4 (
    .F(n462_8),
    .I0(w_wdata[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_a[1]) 
);
defparam n462_s4.INIT=8'hCA;
  LUT3 n463_s4 (
    .F(n463_8),
    .I0(w_wdata[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_a[1]) 
);
defparam n463_s4.INIT=8'hCA;
  LUT3 n464_s4 (
    .F(n464_8),
    .I0(w_wdata[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_a[1]) 
);
defparam n464_s4.INIT=8'hCA;
  LUT3 n465_s4 (
    .F(n465_8),
    .I0(w_wdata[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_a[1]) 
);
defparam n465_s4.INIT=8'hCA;
  LUT3 n1420_s1 (
    .F(n1420_4),
    .I0(ff_enable),
    .I1(vdp_p2_is_1st_byte),
    .I2(n1420_5) 
);
defparam n1420_s1.INIT=8'h80;
  LUT3 n1427_s1 (
    .F(n1427_4),
    .I0(vdp_p2_is_1st_byte),
    .I1(ff_enable),
    .I2(n1420_5) 
);
defparam n1427_s1.INIT=8'h40;
  LUT2 n1442_s1 (
    .F(n1442_4),
    .I0(ff_enable),
    .I1(n1442_8) 
);
defparam n1442_s1.INIT=4'h8;
  LUT3 n1457_s1 (
    .F(n1457_4),
    .I0(w_a[0]),
    .I1(ff_wrt),
    .I2(n1457_7) 
);
defparam n1457_s1.INIT=8'h40;
  LUT4 ff_palette_we_s2 (
    .F(ff_palette_we_5),
    .I0(n166_6),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(ff_enable) 
);
defparam ff_palette_we_s2.INIT=16'h7D00;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdpregwrpulse_9),
    .I1(vdpregwrpulse_10),
    .I2(n349_5),
    .I3(vdpregwrpulse_14) 
);
defparam vdpregwrpulse_s4.INIT=16'h4F00;
  LUT3 vdp_reg_ptr_5_s2 (
    .F(vdp_reg_ptr_5_6),
    .I0(ff_enable),
    .I1(n349_5),
    .I2(vdpregwrpulse_10) 
);
defparam vdp_reg_ptr_5_s2.INIT=8'h80;
  LUT4 vdp_vram_addr_set_req_s4 (
    .F(vdp_vram_addr_set_req_6),
    .I0(n349_5),
    .I1(vdp_vram_addr_set_req_9),
    .I2(n1442_8),
    .I3(vdpregwrpulse_14) 
);
defparam vdp_vram_addr_set_req_s4.INIT=16'hF400;
  LUT3 vdp_r16_pal_num_3_s4 (
    .F(vdp_r16_pal_num_3_8),
    .I0(vdp_r16_pal_num_3_9),
    .I1(vdp_p2_is_1st_byte),
    .I2(vdp_p2_is_1st_byte_9) 
);
defparam vdp_r16_pal_num_3_s4.INIT=8'hB0;
  LUT4 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(vdp_r17_reg_num_5_9),
    .I1(vdp_r17_reg_num_5_13),
    .I2(vdp_r17_reg_num_5_11),
    .I3(vdpregwrpulse_14) 
);
defparam vdp_r17_reg_num_5_s4.INIT=16'hF800;
  LUT2 vdp_p1_is_1st_byte_s3 (
    .F(vdp_p1_is_1st_byte_7),
    .I0(w_a[0]),
    .I1(n1457_7) 
);
defparam vdp_p1_is_1st_byte_s3.INIT=4'h8;
  LUT3 vdp_p2_is_1st_byte_s5 (
    .F(vdp_p2_is_1st_byte_9),
    .I0(vdp_r16_pal_num_3_9),
    .I1(n1420_5),
    .I2(vdpregwrpulse_14) 
);
defparam vdp_p2_is_1st_byte_s5.INIT=8'hE0;
  LUT2 n166_s2 (
    .F(n166_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n166_s2.INIT=4'h6;
  LUT3 n135_s1 (
    .F(n135_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]) 
);
defparam n135_s1.INIT=8'h07;
  LUT3 n994_s1 (
    .F(n994_4),
    .I0(vdp_r17_reg_num[4]),
    .I1(n995_6),
    .I2(vdp_r17_reg_num[5]) 
);
defparam n994_s1.INIT=8'h78;
  LUT2 n997_s1 (
    .F(n997_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n997_s1.INIT=4'h8;
  LUT2 n1016_s1 (
    .F(n1016_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n1016_s1.INIT=4'h8;
  LUT4 n3193_s1 (
    .F(n3193_4),
    .I0(ff_wrt),
    .I1(vdp_r15_status_reg_num[3]),
    .I2(vdp_r15_status_reg_num[1]),
    .I3(vdp_r15_status_reg_num[0]) 
);
defparam n3193_s1.INIT=16'h1000;
  LUT3 n3564_s1 (
    .F(n3564_4),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[5]),
    .I2(vdpregwrpulse) 
);
defparam n3564_s1.INIT=8'h40;
  LUT3 n1466_s3 (
    .F(n1466_6),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]) 
);
defparam n1466_s3.INIT=8'h40;
  LUT3 n1469_s2 (
    .F(n1469_5),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]) 
);
defparam n1469_s2.INIT=8'h10;
  LUT3 n1475_s2 (
    .F(n1475_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]) 
);
defparam n1475_s2.INIT=8'h10;
  LUT3 n1480_s3 (
    .F(n1480_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]) 
);
defparam n1480_s3.INIT=8'h80;
  LUT3 n1527_s2 (
    .F(n1527_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1466_7) 
);
defparam n1527_s2.INIT=8'h10;
  LUT3 n1420_s2 (
    .F(n1420_5),
    .I0(w_a[0]),
    .I1(w_a[1]),
    .I2(n349_5) 
);
defparam n1420_s2.INIT=8'h40;
  LUT4 vdp_p1_data_7_s3 (
    .F(vdp_p1_data_7_7),
    .I0(w_a[1]),
    .I1(vdp_p1_is_1st_byte),
    .I2(ff_enable),
    .I3(w_a[0]) 
);
defparam vdp_p1_data_7_s3.INIT=16'hE000;
  LUT4 vdpregwrpulse_s5 (
    .F(vdpregwrpulse_9),
    .I0(vdp_r17_reg_num[3]),
    .I1(vdp_r17_reg_num[5]),
    .I2(vdp_r17_reg_num[4]),
    .I3(vdpregwrpulse_12) 
);
defparam vdpregwrpulse_s5.INIT=16'h1000;
  LUT4 vdpregwrpulse_s6 (
    .F(vdpregwrpulse_10),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_wdata[7]),
    .I2(w_a[1]),
    .I3(w_a[0]) 
);
defparam vdpregwrpulse_s6.INIT=16'hF400;
  LUT3 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(ff_wrt),
    .I1(w_a[0]),
    .I2(n1457_7) 
);
defparam vdp_vram_rd_req_s3.INIT=8'h10;
  LUT4 vdp_r16_pal_num_3_s5 (
    .F(vdp_r16_pal_num_3_9),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1517_6),
    .I3(vdp_r17_reg_num_5_9) 
);
defparam vdp_r16_pal_num_3_s5.INIT=16'h1000;
  LUT4 vdp_r17_reg_num_5_s5 (
    .F(vdp_r17_reg_num_5_9),
    .I0(vdp_reg_ptr[5]),
    .I1(n349_5),
    .I2(vdpregwrpulse),
    .I3(vdp_reg_ptr[4]) 
);
defparam vdp_r17_reg_num_5_s5.INIT=16'h1000;
  LUT4 vdp_r17_reg_num_5_s7 (
    .F(vdp_r17_reg_num_5_11),
    .I0(w_a[1]),
    .I1(w_a[0]),
    .I2(vdp_r17_inc_reg_num),
    .I3(n349_5) 
);
defparam vdp_r17_reg_num_5_s7.INIT=16'h8000;
  LUT4 n1466_s4 (
    .F(n1466_7),
    .I0(vdp_reg_ptr[5]),
    .I1(n208_4),
    .I2(vdpregwrpulse),
    .I3(ff_enable) 
);
defparam n1466_s4.INIT=16'h1000;
  LUT4 n1505_s3 (
    .F(n1505_6),
    .I0(vdp_reg_ptr[5]),
    .I1(vdp_reg_ptr[4]),
    .I2(vdpregwrpulse),
    .I3(vdp_reg_ptr[3]) 
);
defparam n1505_s3.INIT=16'h1000;
  LUT2 n1517_s3 (
    .F(n1517_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]) 
);
defparam n1517_s3.INIT=4'h1;
  LUT4 n1442_s3 (
    .F(n1442_6),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_wdata[7]),
    .I2(w_a[1]),
    .I3(ff_wrt) 
);
defparam n1442_s3.INIT=16'h0100;
  LUT4 vdpregwrpulse_s8 (
    .F(vdpregwrpulse_12),
    .I0(vdp_r17_reg_num[1]),
    .I1(vdp_r17_reg_num[2]),
    .I2(vdp_r17_reg_num[0]),
    .I3(w_a[1]) 
);
defparam vdpregwrpulse_s8.INIT=16'h1000;
  LUT4 n1457_s3 (
    .F(n1457_7),
    .I0(w_a[1]),
    .I1(ff_req),
    .I2(w_ack),
    .I3(ff_enable) 
);
defparam n1457_s3.INIT=16'h0400;
  LUT4 n1015_s2 (
    .F(n1015_6),
    .I0(vdp_r16_pal_num[2]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(vdp_r16_pal_num[3]) 
);
defparam n1015_s2.INIT=16'h7F80;
  LUT4 n1527_s3 (
    .F(n1527_7),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1527_5) 
);
defparam n1527_s3.INIT=16'h4000;
  LUT4 n1509_s3 (
    .F(n1509_7),
    .I0(n1505_10),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1509_s3.INIT=16'h2000;
  LUT4 n3193_s2 (
    .F(n3193_6),
    .I0(vdp_r15_status_reg_num[2]),
    .I1(w_a[0]),
    .I2(n1457_7),
    .I3(n3193_4) 
);
defparam n3193_s2.INIT=16'h8000;
  LUT4 vdp_vram_addr_set_req_s6 (
    .F(vdp_vram_addr_set_req_9),
    .I0(n1505_6),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam vdp_vram_addr_set_req_s6.INIT=16'h2000;
  LUT4 n1560_s2 (
    .F(n1560_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1527_5) 
);
defparam n1560_s2.INIT=16'h4000;
  LUT4 n1439_s3 (
    .F(n1439_7),
    .I0(n1505_10),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1439_s3.INIT=16'h2000;
  LUT4 n1475_s3 (
    .F(n1475_7),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1466_7),
    .I3(n1475_5) 
);
defparam n1475_s3.INIT=16'h8000;
  LUT4 n1469_s3 (
    .F(n1469_7),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1466_7),
    .I3(n1469_5) 
);
defparam n1469_s3.INIT=16'h8000;
  LUT4 n1466_s5 (
    .F(n1466_9),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1466_7),
    .I3(n1466_6) 
);
defparam n1466_s5.INIT=16'h8000;
  LUT4 n1538_s2 (
    .F(n1538_6),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1527_5) 
);
defparam n1538_s2.INIT=16'h4000;
  LUT4 n1525_s2 (
    .F(n1525_6),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1505_10) 
);
defparam n1525_s2.INIT=16'h4000;
  LUT4 n1504_s4 (
    .F(n1504_9),
    .I0(n1475_5),
    .I1(vdp_reg_ptr[3]),
    .I2(vdp_reg_ptr[4]),
    .I3(n1466_7) 
);
defparam n1504_s4.INIT=16'h2000;
  LUT4 n1496_s2 (
    .F(n1496_6),
    .I0(n1469_5),
    .I1(vdp_reg_ptr[3]),
    .I2(vdp_reg_ptr[4]),
    .I3(n1466_7) 
);
defparam n1496_s2.INIT=16'h2000;
  LUT4 n1480_s4 (
    .F(n1480_8),
    .I0(vdp_reg_ptr[3]),
    .I1(vdp_reg_ptr[4]),
    .I2(n1466_7),
    .I3(n1480_6) 
);
defparam n1480_s4.INIT=16'h4000;
  LUT4 n1552_s2 (
    .F(n1552_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1527_5) 
);
defparam n1552_s2.INIT=16'h8000;
  LUT4 n1505_s4 (
    .F(n1505_8),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1505_10) 
);
defparam n1505_s4.INIT=16'h8000;
  LUT3 n1550_s3 (
    .F(n1550_7),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]) 
);
defparam n1550_s3.INIT=8'h01;
  LUT3 n1517_s4 (
    .F(n1517_8),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]) 
);
defparam n1517_s4.INIT=8'h02;
  LUT4 n996_s2 (
    .F(n996_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(vdp_r17_reg_num[3]) 
);
defparam n996_s2.INIT=16'h7F80;
  LUT4 n995_s2 (
    .F(n995_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n995_s2.INIT=16'h8000;
  LUT4 n1572_s2 (
    .F(n1572_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1527_5) 
);
defparam n1572_s2.INIT=16'h1000;
  LUT4 n1535_s2 (
    .F(n1535_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1505_10) 
);
defparam n1535_s2.INIT=16'h1000;
  LUT4 vdp_r17_reg_num_5_s8 (
    .F(vdp_r17_reg_num_5_13),
    .I0(vdp_reg_ptr[3]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(vdp_reg_ptr[0]) 
);
defparam vdp_r17_reg_num_5_s8.INIT=16'h0100;
  LUT4 n1579_s2 (
    .F(n1579_6),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1527_5) 
);
defparam n1579_s2.INIT=16'h1000;
  LUT4 n1546_s2 (
    .F(n1546_6),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1505_10) 
);
defparam n1546_s2.INIT=16'h1000;
  LUT4 n1586_s2 (
    .F(n1586_6),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1466_7),
    .I3(n1550_7) 
);
defparam n1586_s2.INIT=16'h1000;
  LUT4 n1566_s2 (
    .F(n1566_6),
    .I0(n1517_8),
    .I1(vdp_reg_ptr[4]),
    .I2(vdp_reg_ptr[3]),
    .I3(n1466_7) 
);
defparam n1566_s2.INIT=16'h0200;
  LUT4 vdpregwrpulse_s9 (
    .F(vdpregwrpulse_14),
    .I0(w_ack),
    .I1(ff_req),
    .I2(ff_wrt),
    .I3(ff_enable) 
);
defparam vdpregwrpulse_s9.INIT=16'hFB00;
  LUT4 n1442_s4 (
    .F(n1442_8),
    .I0(w_a[0]),
    .I1(w_ack),
    .I2(ff_req),
    .I3(n1442_6) 
);
defparam n1442_s4.INIT=16'h2000;
  LUT4 n1505_s5 (
    .F(n1505_10),
    .I0(w_ack),
    .I1(ff_req),
    .I2(ff_enable),
    .I3(n1505_6) 
);
defparam n1505_s5.INIT=16'hB000;
  LUT4 n1186_s4 (
    .F(n1186_9),
    .I0(ff_wrt),
    .I1(w_ack),
    .I2(ff_req),
    .I3(vdp_p1_is_1st_byte) 
);
defparam n1186_s4.INIT=16'h10FF;
  LUT4 n3564_s2 (
    .F(n3564_6),
    .I0(w_ack),
    .I1(ff_req),
    .I2(ff_enable),
    .I3(n3564_4) 
);
defparam n3564_s2.INIT=16'hB000;
  LUT3 n349_s1 (
    .F(n349_5),
    .I0(ff_wrt),
    .I1(w_ack),
    .I2(ff_req) 
);
defparam n349_s1.INIT=8'h20;
  LUT4 vdp_vram_rd_req_s4 (
    .F(vdp_vram_rd_req_7),
    .I0(w_wdata[6]),
    .I1(ff_enable),
    .I2(n1442_8),
    .I3(vdp_vram_rd_req_5) 
);
defparam vdp_vram_rd_req_s4.INIT=16'hFF40;
  LUT4 n884_s4 (
    .F(n884_8),
    .I0(n1431_7),
    .I1(w_vram_addr_set_ack),
    .I2(n557_7),
    .I3(w_vram_addr_set_req) 
);
defparam n884_s4.INIT=16'hFE04;
  LUT2 n1465_s4 (
    .F(n1465_8),
    .I0(n1429_7),
    .I1(w_vram_write_ack) 
);
defparam n1465_s4.INIT=4'h6;
  LUT2 n1434_s4 (
    .F(n1434_8),
    .I0(n3592_5),
    .I1(ff_palette_wr_ack) 
);
defparam n1434_s4.INIT=4'h6;
  LUT4 n3592_s1 (
    .F(n3592_5),
    .I0(ff_enable),
    .I1(ff_palette_wr_ack),
    .I2(ff_palette_wr_req),
    .I3(n166_6) 
);
defparam n3592_s1.INIT=16'h2800;
  LUT2 n1398_s3 (
    .F(n1398_7),
    .I0(n3500_8),
    .I1(w_vdpcmd_tr_clr_ack) 
);
defparam n1398_s3.INIT=4'h6;
  LUT4 n1517_s5 (
    .F(n1517_10),
    .I0(n1505_10),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(vdp_reg_ptr[1]) 
);
defparam n1517_s5.INIT=16'h0008;
  LUT4 n1550_s4 (
    .F(n1550_9),
    .I0(n1505_10),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(vdp_reg_ptr[1]) 
);
defparam n1550_s4.INIT=16'h0002;
  LUT4 n1602_s5 (
    .F(n1602_11),
    .I0(ff_enable),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1602_s5.INIT=16'hD728;
  LUT4 vdp_p1_data_7_s4 (
    .F(vdp_p1_data_7_9),
    .I0(ff_wrt),
    .I1(w_ack),
    .I2(ff_req),
    .I3(vdp_p1_data_7_7) 
);
defparam vdp_p1_data_7_s4.INIT=16'h2000;
  LUT4 n1006_s7 (
    .F(n1006_12),
    .I0(vdp_p2_is_1st_byte),
    .I1(ff_wrt),
    .I2(w_ack),
    .I3(ff_req) 
);
defparam n1006_s7.INIT=16'hF7FF;
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r25_sp2_s0 (
    .Q(reg_r25_sp2_Z),
    .D(ff_r25_sp2),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r26_h_scroll_8_s0 (
    .Q(reg_r26_h_scroll_Z[8]),
    .D(ff_r26_h_scroll[8]),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1607_3),
    .RESET(n204_5) 
);
  DFFRE reg_r2_pattern_name_6_s0 (
    .Q(reg_r2_pattern_name_Z[6]),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE reg_r2_pattern_name_5_s0 (
    .Q(reg_r2_pattern_name_Z[5]),
    .D(n135_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE reg_r2_pattern_name_4_s0 (
    .Q(reg_r2_pattern_name_Z[4]),
    .D(ff_r2_pt_nam_addr[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z[3]),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z[2]),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z[1]),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z[0]),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_palette_we_s0 (
    .Q(w_palette_we),
    .D(n166_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_palette_we_5),
    .RESET(n204_5) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_9),
    .RESET(n204_5) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_9),
    .RESET(n204_5) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_9),
    .RESET(n204_5) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_9),
    .RESET(n204_5) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_9),
    .RESET(n204_5) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_9),
    .RESET(n204_5) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_9),
    .RESET(n204_5) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_9),
    .RESET(n204_5) 
);
  DFFSE vdp_p1_is_1st_byte_s0 (
    .Q(vdp_p1_is_1st_byte),
    .D(n1186_9),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_is_1st_byte_7),
    .SET(n204_5) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n1006_12),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p2_is_1st_byte_9),
    .SET(n204_5) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(n349_5),
    .CLK(O_sdram_clk_d),
    .CE(vdpregwrpulse_8),
    .RESET(n204_5) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n460_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n204_5) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n461_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n204_5) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n462_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n204_5) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n463_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n204_5) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n464_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n204_5) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n465_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1465_11),
    .CLK(O_sdram_clk_d),
    .CE(n1457_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_rd_req_s0 (
    .Q(w_vram_rd_req),
    .D(n936_10),
    .CLK(O_sdram_clk_d),
    .CE(vdp_vram_rd_req_7),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_addr_set_req_s0 (
    .Q(w_vram_addr_set_req),
    .D(n884_11),
    .CLK(O_sdram_clk_d),
    .CE(vdp_vram_addr_set_req_6),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_16_s0 (
    .Q(w_vram_address_cpu[16]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1439_7),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_15_s0 (
    .Q(w_vram_address_cpu[15]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1439_7),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_14_s0 (
    .Q(w_vram_address_cpu[14]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1439_7),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(w_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(w_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(w_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(w_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(w_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(w_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1442_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(w_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1457_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(w_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1457_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(w_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1457_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(w_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1457_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(w_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1457_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(w_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1457_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(w_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1457_4),
    .RESET(n204_5) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(w_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1457_4),
    .RESET(n204_5) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1586_6),
    .RESET(n204_5) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1586_6),
    .RESET(n204_5) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1586_6),
    .RESET(n204_5) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1579_6),
    .RESET(n204_5) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1579_6),
    .RESET(n204_5) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1579_6),
    .RESET(n204_5) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1579_6),
    .RESET(n204_5) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1579_6),
    .RESET(n204_5) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1579_6),
    .RESET(n204_5) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1572_6),
    .RESET(n204_5) 
);
  DFFRE ff_r2_pt_nam_addr_5_s0 (
    .Q(ff_r2_pt_nam_addr[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1572_6),
    .RESET(n204_5) 
);
  DFFRE ff_r2_pt_nam_addr_4_s0 (
    .Q(ff_r2_pt_nam_addr[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1572_6),
    .RESET(n204_5) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1572_6),
    .RESET(n204_5) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1572_6),
    .RESET(n204_5) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1572_6),
    .RESET(n204_5) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1572_6),
    .RESET(n204_5) 
);
  DFFRE reg_r4_pattern_generator_5_s0 (
    .Q(reg_r4_pattern_generator_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1566_6),
    .RESET(n204_5) 
);
  DFFRE reg_r4_pattern_generator_4_s0 (
    .Q(reg_r4_pattern_generator_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1566_6),
    .RESET(n204_5) 
);
  DFFRE reg_r4_pattern_generator_3_s0 (
    .Q(reg_r4_pattern_generator_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1566_6),
    .RESET(n204_5) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1566_6),
    .RESET(n204_5) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1566_6),
    .RESET(n204_5) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1566_6),
    .RESET(n204_5) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_10),
    .RESET(n204_5) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_10),
    .RESET(n204_5) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_10),
    .RESET(n204_5) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_10),
    .RESET(n204_5) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_10),
    .RESET(n204_5) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_10),
    .RESET(n204_5) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_10),
    .RESET(n204_5) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_10),
    .RESET(n204_5) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1509_7),
    .RESET(n204_5) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1509_7),
    .RESET(n204_5) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1509_7),
    .RESET(n204_5) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1509_7),
    .RESET(n204_5) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1509_7),
    .RESET(n204_5) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1509_7),
    .RESET(n204_5) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1509_7),
    .RESET(n204_5) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1509_7),
    .RESET(n204_5) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1560_6),
    .RESET(n204_5) 
);
  DFFRE reg_r6_sp_gen_addr_4_s0 (
    .Q(reg_r6_sp_gen_addr_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1560_6),
    .RESET(n204_5) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1560_6),
    .RESET(n204_5) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1560_6),
    .RESET(n204_5) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1560_6),
    .RESET(n204_5) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1560_6),
    .RESET(n204_5) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6),
    .RESET(n204_5) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6),
    .RESET(n204_5) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6),
    .RESET(n204_5) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6),
    .RESET(n204_5) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6),
    .RESET(n204_5) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6),
    .RESET(n204_5) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6),
    .RESET(n204_5) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6),
    .RESET(n204_5) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1550_9),
    .RESET(n204_5) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1550_9),
    .RESET(n204_5) 
);
  DFFRE reg_r9_pal_mode_s0 (
    .Q(reg_r9_pal_mode_Z),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_6),
    .RESET(n204_5) 
);
  DFFRE ff_r9_2page_mode_s0 (
    .Q(ff_r9_2page_mode),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_6),
    .RESET(n204_5) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_6),
    .RESET(n204_5) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_6),
    .RESET(n204_5) 
);
  DFFRE reg_r10r3_color_10_s0 (
    .Q(reg_r10r3_color_Z[10]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1535_6),
    .RESET(n204_5) 
);
  DFFRE reg_r10r3_color_9_s0 (
    .Q(reg_r10r3_color_Z[9]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1535_6),
    .RESET(n204_5) 
);
  DFFRE reg_r10r3_color_8_s0 (
    .Q(reg_r10r3_color_Z[8]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1535_6),
    .RESET(n204_5) 
);
  DFFRE reg_r10r3_color_7_s0 (
    .Q(reg_r10r3_color_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1538_6),
    .RESET(n204_5) 
);
  DFFRE reg_r10r3_color_6_s0 (
    .Q(reg_r10r3_color_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1538_6),
    .RESET(n204_5) 
);
  DFFRE reg_r10r3_color_5_s0 (
    .Q(reg_r10r3_color_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1538_6),
    .RESET(n204_5) 
);
  DFFRE reg_r10r3_color_4_s0 (
    .Q(reg_r10r3_color_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1538_6),
    .RESET(n204_5) 
);
  DFFRE reg_r10r3_color_3_s0 (
    .Q(reg_r10r3_color_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1538_6),
    .RESET(n204_5) 
);
  DFFRE reg_r10r3_color_2_s0 (
    .Q(reg_r10r3_color_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1538_6),
    .RESET(n204_5) 
);
  DFFRE reg_r10r3_color_1_s0 (
    .Q(reg_r10r3_color_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1538_6),
    .RESET(n204_5) 
);
  DFFRE reg_r10r3_color_0_s0 (
    .Q(reg_r10r3_color_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1538_6),
    .RESET(n204_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[9]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1525_6),
    .RESET(n204_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_8_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[8]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1525_6),
    .RESET(n204_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1527_7),
    .RESET(n204_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1527_7),
    .RESET(n204_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1527_7),
    .RESET(n204_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1527_7),
    .RESET(n204_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1527_7),
    .RESET(n204_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1527_7),
    .RESET(n204_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1527_7),
    .RESET(n204_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1527_7),
    .RESET(n204_5) 
);
  DFFRE vdp_r15_status_reg_num_3_s0 (
    .Q(vdp_r15_status_reg_num[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1505_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r15_status_reg_num_2_s0 (
    .Q(vdp_r15_status_reg_num[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1505_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r15_status_reg_num_1_s0 (
    .Q(vdp_r15_status_reg_num[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1505_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r15_status_reg_num_0_s0 (
    .Q(vdp_r15_status_reg_num[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1505_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n1015_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n1016_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n1017_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n1018_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n994_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n995_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n996_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n997_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n998_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n999_4),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n204_5) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1504_10),
    .CLK(O_sdram_clk_d),
    .CE(n1504_9),
    .RESET(n204_5) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1496_6),
    .RESET(n204_5) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1496_6),
    .RESET(n204_5) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1496_6),
    .RESET(n204_5) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1496_6),
    .RESET(n204_5) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1496_6),
    .RESET(n204_5) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1496_6),
    .RESET(n204_5) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1496_6),
    .RESET(n204_5) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1496_6),
    .RESET(n204_5) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1480_8),
    .RESET(n204_5) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1480_8),
    .RESET(n204_5) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1480_8),
    .RESET(n204_5) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1480_8),
    .RESET(n204_5) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1480_8),
    .RESET(n204_5) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1480_8),
    .RESET(n204_5) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1480_8),
    .RESET(n204_5) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1480_8),
    .RESET(n204_5) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1475_7),
    .RESET(n204_5) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1475_7),
    .RESET(n204_5) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1475_7),
    .RESET(n204_5) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1475_7),
    .RESET(n204_5) 
);
  DFFRE ff_r25_sp2_s0 (
    .Q(ff_r25_sp2),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1475_7),
    .RESET(n204_5) 
);
  DFFRE ff_r26_h_scroll_8_s0 (
    .Q(ff_r26_h_scroll[8]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1469_7),
    .RESET(n204_5) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1469_7),
    .RESET(n204_5) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1469_7),
    .RESET(n204_5) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1469_7),
    .RESET(n204_5) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1469_7),
    .RESET(n204_5) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1469_7),
    .RESET(n204_5) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1466_9),
    .RESET(n204_5) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1466_9),
    .RESET(n204_5) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1466_9),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_write_req),
    .D(n1602_12),
    .CLK(O_sdram_clk_d),
    .CE(n3564_6),
    .RESET(n204_5) 
);
  DFFRE vdp_cmd_tr_clr_req_s0 (
    .Q(w_vdpcmd_tr_clr_req),
    .D(n1398_10),
    .CLK(O_sdram_clk_d),
    .CE(n3193_6),
    .RESET(n204_5) 
);
  DFFRE ff_palette_data_r_2_s0 (
    .Q(w_palette_wdata_r[4]),
    .D(w_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1420_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_data_r_1_s0 (
    .Q(w_palette_wdata_r[3]),
    .D(w_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1420_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_data_r_0_s0 (
    .Q(w_palette_wdata_r[2]),
    .D(w_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1420_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_data_b_2_s0 (
    .Q(w_palette_wdata_b[4]),
    .D(w_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1420_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_data_b_1_s0 (
    .Q(w_palette_wdata_b[3]),
    .D(w_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1420_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_data_b_0_s0 (
    .Q(w_palette_wdata_b[2]),
    .D(w_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1420_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_data_g_2_s0 (
    .Q(w_palette_wdata_g[4]),
    .D(w_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1427_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_data_g_1_s0 (
    .Q(w_palette_wdata_g[3]),
    .D(w_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1427_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_data_g_0_s0 (
    .Q(w_palette_wdata_g[2]),
    .D(w_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1427_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1434_11),
    .CLK(O_sdram_clk_d),
    .CE(n1427_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_wr_address[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1427_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_wr_address[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1427_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_wr_address[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1427_4),
    .RESET(n204_5) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_wr_address[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1427_4),
    .RESET(n204_5) 
);
  DFFRE ff_ack_s0 (
    .Q(w_ack),
    .D(n208_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1434_8),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  INV n1504_s5 (
    .O(n1504_10),
    .I(vdp_p1_data[7]) 
);
  INV n884_s6 (
    .O(n884_11),
    .I(w_vram_addr_set_ack) 
);
  INV n1465_s6 (
    .O(n1465_11),
    .I(w_vram_write_ack) 
);
  INV n1434_s6 (
    .O(n1434_11),
    .I(ff_palette_wr_ack) 
);
  INV n1602_s6 (
    .O(n1602_12),
    .I(w_vdpcmd_reg_write_ack) 
);
  INV n1398_s5 (
    .O(n1398_10),
    .I(w_vdpcmd_tr_clr_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  O_sdram_clk_d,
  n204_5,
  n939_12,
  ff_enable,
  w_vdp_mode_is_highres,
  w_vdpcmd_reg_write_req,
  pcolorcode_7_5,
  reg_r25_cmd_Z,
  n1472_7,
  w_vdpcmd_vram_read_ack,
  w_vdpcmd_tr_clr_req,
  n1602_11,
  n1398_7,
  n1470_5,
  w_vdpcmd_vram_write_ack,
  w_vdpcmd_reg_data,
  w_vdpcmd_vram_rdata,
  w_vdpcmd_reg_num,
  ff_reset,
  ff_pre_x_cnt_start1,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_vram_wr_req,
  w_vdpcmd_vram_read_req,
  n190_5,
  n313_5,
  n1967_6,
  n1786_6,
  n317_7,
  n1977_8,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n2386_8,
  n3500_8,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_address,
  w_current_vdp_command_c
)
;
input O_sdram_clk_d;
input n204_5;
input n939_12;
input ff_enable;
input w_vdp_mode_is_highres;
input w_vdpcmd_reg_write_req;
input pcolorcode_7_5;
input reg_r25_cmd_Z;
input n1472_7;
input w_vdpcmd_vram_read_ack;
input w_vdpcmd_tr_clr_req;
input n1602_11;
input n1398_7;
input n1470_5;
input w_vdpcmd_vram_write_ack;
input [7:0] w_vdpcmd_reg_data;
input [7:0] w_vdpcmd_vram_rdata;
input [3:0] w_vdpcmd_reg_num;
input [6:6] ff_reset;
input [5:5] ff_pre_x_cnt_start1;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output ff_vram_wr_req;
output w_vdpcmd_vram_read_req;
output n190_5;
output n313_5;
output n1967_6;
output n1786_6;
output n317_7;
output n1977_8;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n2386_8;
output n3500_8;
output [7:0] w_vdpcmd_vram_wdata;
output [16:0] w_vdpcmd_vram_address;
output [7:4] w_current_vdp_command_c;
wire n1331_21;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n313_3;
wire n314_3;
wire n1805_3;
wire n1806_3;
wire n1808_3;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1968_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1977_3;
wire n1978_3;
wire n1979_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1541_30;
wire n1542_30;
wire n1543_31;
wire n1545_29;
wire n1547_29;
wire n1549_29;
wire n1550_29;
wire n1551_29;
wire n1553_37;
wire n1554_33;
wire n1555_30;
wire n1556_29;
wire n1558_29;
wire n1559_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire n2255_4;
wire n2278_4;
wire n2280_4;
wire n2317_4;
wire n2318_4;
wire \vdp_command_processor.maxxmask_1_6 ;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r42r43_ny_9_6;
wire ff_r42r43_ny_7_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_s2_tr_6;
wire \vdp_command_processor.ff_current_y_9_6 ;
wire ff_r38r39_dy_9_7;
wire ff_r38r39_dy_7_7;
wire ff_s8s9_sx_tmp_9_9;
wire ff_dx_tmp_9_9;
wire ff_nx_tmp_9_9;
wire ff_vram_wdata_7_8;
wire ff_state_3_9;
wire ff_state_0_11;
wire n1788_15;
wire n1574_28;
wire n1518_26;
wire n171_5;
wire n225_5;
wire ff_r44_clr_7_9;
wire ff_r44_clr_3_9;
wire ff_r44_clr_1_9;
wire n3494_4;
wire n190_6;
wire n311_4;
wire n311_5;
wire n312_4;
wire n312_5;
wire n313_4;
wire n313_6;
wire n314_4;
wire n1805_4;
wire n1806_4;
wire n1807_4;
wire n1808_4;
wire n1811_4;
wire n1967_4;
wire n1967_5;
wire n1968_4;
wire n1969_4;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1976_4;
wire n1977_5;
wire n1977_6;
wire n1978_4;
wire n1979_4;
wire n1979_5;
wire n1980_4;
wire n1980_5;
wire n1981_4;
wire n1982_4;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1531_29;
wire n1535_33;
wire n1535_34;
wire n1535_35;
wire n1535_36;
wire n1536_31;
wire n1536_32;
wire n1536_33;
wire n1536_34;
wire n1537_31;
wire n1537_33;
wire n1537_34;
wire n1538_31;
wire n1538_32;
wire n1538_33;
wire n1539_31;
wire n1539_33;
wire n1539_34;
wire n1540_31;
wire n1540_32;
wire n1540_33;
wire n1540_34;
wire n1541_31;
wire n1541_32;
wire n1541_33;
wire n1542_31;
wire n1543_32;
wire n1544_30;
wire n1544_31;
wire n1544_32;
wire n1545_30;
wire n1545_31;
wire n1546_30;
wire n1546_31;
wire n1547_30;
wire n1547_31;
wire n1547_32;
wire n1548_30;
wire n1548_31;
wire n1549_30;
wire n1549_31;
wire n1549_32;
wire n1550_31;
wire n1550_32;
wire n1551_30;
wire n1551_31;
wire n1551_32;
wire n1552_31;
wire n1554_34;
wire n1555_31;
wire n1555_32;
wire n1556_30;
wire n1556_31;
wire n1557_30;
wire n1557_31;
wire n1558_30;
wire n1558_31;
wire n1559_30;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_30;
wire n1561_31;
wire n1562_30;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1575_26;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2255_5;
wire n2280_5;
wire n2298_5;
wire ff_vram_wr_req_7;
wire ff_vram_wr_req_8;
wire ff_r34r35_sy_9_7;
wire ff_r34r35_sy_9_8;
wire ff_r42r43_ny_9_7;
wire ff_r42r43_ny_7_7;
wire ff_r46_cmr_7_6;
wire ff_r46_cmr_7_7;
wire ff_vdpcmd_start_7;
wire ff_s2_ce_9;
wire \vdp_command_processor.ff_initializing_8 ;
wire ff_s2_tr_7;
wire \vdp_command_processor.ff_current_y_9_7 ;
wire ff_r38r39_dy_9_8;
wire ff_r38r39_dy_9_10;
wire ff_r38r39_dy_7_8;
wire ff_s8s9_sx_tmp_10_10;
wire ff_s8s9_sx_tmp_9_11;
wire ff_dx_tmp_9_10;
wire ff_nx_tmp_9_10;
wire ff_nx_tmp_9_11;
wire ff_nx_tmp_9_12;
wire ff_vram_wdata_7_9;
wire ff_vram_wdata_7_11;
wire ff_vram_wdata_7_12;
wire ff_state_1_12;
wire ff_state_0_12;
wire n1788_16;
wire n1788_17;
wire n1574_29;
wire n1790_12;
wire n1790_13;
wire n1789_11;
wire n1789_12;
wire n1787_11;
wire n1787_12;
wire ff_r44_clr_7_11;
wire ff_r44_clr_7_12;
wire ff_r44_clr_7_13;
wire n190_7;
wire n190_8;
wire n1976_5;
wire n1976_6;
wire n1981_5;
wire n1982_6;
wire n1527_36;
wire n1535_37;
wire n1535_38;
wire n1535_39;
wire n1535_40;
wire n1535_41;
wire n1535_44;
wire n1535_45;
wire n1536_35;
wire n1536_36;
wire n1536_37;
wire n1536_38;
wire n1536_39;
wire n1536_40;
wire n1536_42;
wire n1536_43;
wire n1537_35;
wire n1537_36;
wire n1537_37;
wire n1538_35;
wire n1539_35;
wire n1539_36;
wire n1540_35;
wire n1540_36;
wire n1541_35;
wire n1541_36;
wire n1542_34;
wire n1543_34;
wire n1543_35;
wire n1543_36;
wire n1544_33;
wire n1545_33;
wire n1547_35;
wire n1549_33;
wire n1551_33;
wire n1555_33;
wire n1555_34;
wire n1556_32;
wire n1556_33;
wire n1557_32;
wire n1557_33;
wire n1557_34;
wire n1558_32;
wire n1558_33;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1560_33;
wire n1560_34;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1562_33;
wire n1563_33;
wire n1563_34;
wire ff_r34r35_sy_9_11;
wire ff_r46_cmr_7_9;
wire \vdp_command_processor.ff_current_y_9_8 ;
wire ff_r38r39_dy_9_11;
wire ff_r38r39_dy_9_12;
wire ff_s8s9_sx_tmp_10_11;
wire ff_s8s9_sx_tmp_10_13;
wire ff_nx_tmp_9_13;
wire ff_nx_tmp_9_15;
wire ff_vram_wdata_7_13;
wire ff_vram_wdata_7_14;
wire ff_vram_wdata_7_15;
wire ff_vram_wdata_7_16;
wire ff_state_1_14;
wire ff_state_1_15;
wire ff_state_0_13;
wire n1788_18;
wire n1790_14;
wire n1790_15;
wire n1789_13;
wire n1789_14;
wire n1789_15;
wire n1787_14;
wire n1787_15;
wire ff_r44_clr_7_14;
wire ff_r44_clr_7_15;
wire ff_r44_clr_7_16;
wire ff_r44_clr_7_17;
wire n1535_46;
wire n1535_48;
wire n1535_49;
wire n1535_50;
wire n1535_52;
wire n1535_53;
wire n1536_44;
wire n1536_45;
wire n1536_46;
wire n1536_47;
wire n1536_48;
wire n1536_49;
wire n1536_50;
wire n1536_51;
wire n1536_52;
wire n1536_53;
wire n1537_38;
wire n1537_39;
wire n1537_40;
wire n1538_36;
wire n1539_37;
wire n1540_37;
wire n1541_37;
wire n1542_35;
wire n1545_34;
wire ff_r34r35_sy_9_12;
wire ff_r34r35_sy_9_14;
wire ff_r34r35_sy_9_15;
wire ff_s8s9_sx_tmp_10_14;
wire ff_vram_wdata_7_19;
wire ff_vram_wdata_7_21;
wire ff_vram_wdata_7_22;
wire ff_vram_wdata_7_23;
wire n1790_16;
wire n1790_17;
wire n1789_17;
wire n1789_18;
wire n1787_17;
wire ff_r44_clr_3_12;
wire n1535_54;
wire n1535_55;
wire n1535_57;
wire n1536_54;
wire n1536_55;
wire n1536_56;
wire n1536_57;
wire n1536_58;
wire n1536_60;
wire n1537_41;
wire n1537_42;
wire n1537_43;
wire n1538_37;
wire n1538_38;
wire ff_r34r35_sy_9_16;
wire ff_r34r35_sy_9_17;
wire ff_r34r35_sy_9_18;
wire ff_r34r35_sy_9_19;
wire ff_r34r35_sy_9_20;
wire ff_r34r35_sy_9_21;
wire ff_s8s9_sx_tmp_10_15;
wire ff_vram_wdata_7_24;
wire ff_vram_wdata_7_25;
wire ff_vram_wdata_7_26;
wire ff_vram_wdata_7_27;
wire ff_vram_wdata_7_28;
wire ff_vram_wdata_7_29;
wire ff_vram_wdata_7_30;
wire n1790_18;
wire n1789_19;
wire n1789_20;
wire n1787_18;
wire n1538_39;
wire ff_r34r35_sy_9_22;
wire ff_r34r35_sy_9_23;
wire ff_vram_wdata_7_31;
wire ff_vram_wdata_7_32;
wire ff_vram_wdata_7_33;
wire ff_vram_wdata_7_34;
wire ff_r44_clr_3_14;
wire ff_s8s9_sx_tmp_10_17;
wire ff_vram_wdata_7_36;
wire ff_r34r35_sy_7_9;
wire ff_r34r35_sy_9_25;
wire n1527_38;
wire n1804_6;
wire n311_7;
wire ff_r34r35_sy_9_27;
wire n1536_63;
wire n1545_36;
wire n1547_37;
wire n1550_34;
wire n1810_6;
wire n1809_6;
wire n190_10;
wire n312_7;
wire n1646_10;
wire n1537_45;
wire n1535_59;
wire n1535_61;
wire n1536_67;
wire n1535_63;
wire n2298_8;
wire n1646_12;
wire n2299_6;
wire n1787_20;
wire n1787_22;
wire ff_dx_tmp_9_13;
wire ff_state_1_17;
wire n1535_65;
wire n1533_31;
wire ff_state_2_15;
wire ff_s8s9_sx_tmp_9_13;
wire ff_s8s9_sx_tmp_10_19;
wire ff_vram_rd_req_9;
wire ff_r44_clr_7_22;
wire ff_s2_tr_10;
wire ff_vram_wdata_7_38;
wire ff_vram_wr_req_13;
wire n191_7;
wire n317_9;
wire ff_nx_tmp_9_19;
wire n1583_28;
wire n1582_28;
wire n1581_28;
wire n1580_28;
wire n1579_28;
wire n1578_28;
wire n1577_28;
wire n1576_29;
wire n1555_37;
wire n172_6;
wire n189_7;
wire n192_8;
wire n2632_7;
wire n1539_39;
wire n1542_37;
wire n1547_39;
wire n1536_69;
wire n1789_22;
wire n1541_39;
wire n1538_41;
wire n1542_39;
wire ff_r34r35_sy_9_31;
wire ff_vram_wdata_7_40;
wire ff_vram_wdata_7_42;
wire n1560_36;
wire n1557_36;
wire n1552_33;
wire n1548_33;
wire n1546_33;
wire n1544_35;
wire n196_10;
wire n1982_8;
wire n1981_7;
wire n1980_7;
wire n1527_42;
wire ff_r44_clr_7_24;
wire ff_vram_wr_req_15;
wire n2298_10;
wire ff_r38r39_dy_9_14;
wire ff_r42r43_ny_9_10;
wire n1778_7;
wire n1779_7;
wire n1780_7;
wire n1781_7;
wire n1782_7;
wire n1783_7;
wire n1784_7;
wire n1785_7;
wire n1786_8;
wire n1787_24;
wire n1789_24;
wire n1790_20;
wire ff_state_2_17;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n1807_6;
wire n1804_8;
wire n650_9;
wire n3494_8;
wire n1543_38;
wire ff_r46_cmr_7_11;
wire \vdp_command_processor.ff_initializing_14 ;
wire ff_state_1_19;
wire ff_s2_ce_11;
wire n1535_67;
wire n318_8;
wire n316_8;
wire n315_8;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire ff_s2_tr;
wire ff_s2_ce;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n1234_1_SUM;
wire n1234_3;
wire n305_9;
wire n306_9;
wire n2386_11;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:0] ff_r44_clr;
wire [7:4] w_current_vdp_command;
wire [3:0] ff_r46_cmr;
wire [10:0] ff_s8s9_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT4 n1331_s16 (
    .F(n1331_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1331_s16.INIT=16'h040F;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_6) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_6) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_6) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_6) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_6) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_6) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_6) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_6) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_6) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n190_10),
    .I1(ff_r45_dix),
    .I2(n190_5),
    .I3(n190_6) 
);
defparam n190_s0.INIT=16'h0ECC;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(ff_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_7),
    .I2(ff_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(ff_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_7),
    .I2(ff_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(ff_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n313_s0.INIT=16'hCACC;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n314_s0.INIT=16'hCACC;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1805_4),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'hAA3C;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_4),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'hAA3C;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(ff_r42r43_ny[5]),
    .I2(n1808_4),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'hAA3C;
  LUT4 n1809_s0 (
    .F(n1809_3),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(ff_r42r43_ny[4]),
    .I2(n1809_6),
    .I3(n3494_4) 
);
defparam n1809_s0.INIT=16'hAA3C;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(ff_r42r43_ny[3]),
    .I2(n1810_6),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'hAA3C;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(ff_r42r43_ny[2]),
    .I2(n1811_4),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'hAA3C;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hAAC3;
  LUT3 n1967_s0 (
    .F(n1967_3),
    .I0(n1967_4),
    .I1(n1967_5),
    .I2(n1967_6) 
);
defparam n1967_s0.INIT=8'h35;
  LUT3 n1968_s0 (
    .F(n1968_3),
    .I0(n1968_4),
    .I1(n1967_4),
    .I2(n1967_6) 
);
defparam n1968_s0.INIT=8'h35;
  LUT3 n1969_s0 (
    .F(n1969_3),
    .I0(n1969_4),
    .I1(n1968_4),
    .I2(n1967_6) 
);
defparam n1969_s0.INIT=8'h35;
  LUT3 n1970_s0 (
    .F(n1970_3),
    .I0(n1970_4),
    .I1(n1969_4),
    .I2(n1967_6) 
);
defparam n1970_s0.INIT=8'h35;
  LUT3 n1971_s0 (
    .F(n1971_3),
    .I0(n1971_4),
    .I1(n1970_4),
    .I2(n1967_6) 
);
defparam n1971_s0.INIT=8'h35;
  LUT3 n1972_s0 (
    .F(n1972_3),
    .I0(n1972_4),
    .I1(n1971_4),
    .I2(n1967_6) 
);
defparam n1972_s0.INIT=8'h35;
  LUT3 n1973_s0 (
    .F(n1973_3),
    .I0(n1973_4),
    .I1(n1972_4),
    .I2(n1967_6) 
);
defparam n1973_s0.INIT=8'h35;
  LUT3 n1974_s0 (
    .F(n1974_3),
    .I0(n1967_6),
    .I1(n1973_4),
    .I2(n1974_4) 
);
defparam n1974_s0.INIT=8'h27;
  LUT3 n1975_s0 (
    .F(n1975_3),
    .I0(n1975_4),
    .I1(n1974_4),
    .I2(n1967_6) 
);
defparam n1975_s0.INIT=8'h35;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1976_4),
    .I1(n1975_4),
    .I2(n1967_6) 
);
defparam n1976_s0.INIT=8'h3A;
  LUT3 n1977_s0 (
    .F(n1977_3),
    .I0(n1977_8),
    .I1(n1977_5),
    .I2(n1977_6) 
);
defparam n1977_s0.INIT=8'h1F;
  LUT3 n1978_s0 (
    .F(n1978_3),
    .I0(n1977_5),
    .I1(n190_10),
    .I2(n1978_4) 
);
defparam n1978_s0.INIT=8'h4F;
  LUT3 n1979_s0 (
    .F(n1979_3),
    .I0(n1977_8),
    .I1(n1979_4),
    .I2(n1979_5) 
);
defparam n1979_s0.INIT=8'h1F;
  LUT2 n1983_s0 (
    .F(n1983_3),
    .I0(n1983_4),
    .I1(n1983_5) 
);
defparam n1983_s0.INIT=4'hB;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n315_8),
    .I1(n1527_42),
    .I2(n1527_38),
    .I3(n1778_7) 
);
defparam n1527_s29.INIT=16'h8F88;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_42),
    .I1(n316_8),
    .I2(n1527_38),
    .I3(n1779_7) 
);
defparam n1528_s24.INIT=16'h8F88;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_42),
    .I1(n317_9),
    .I2(n1527_38),
    .I3(n1780_7) 
);
defparam n1529_s24.INIT=16'h8F88;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_42),
    .I1(n318_8),
    .I2(n1527_38),
    .I3(n1781_7) 
);
defparam n1530_s24.INIT=16'h8F88;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_29),
    .I1(n1782_7),
    .I2(n311_7),
    .I3(n1527_42) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_29),
    .I1(n1783_7),
    .I2(n312_7),
    .I3(n1527_42) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1533_31),
    .I1(n1784_7),
    .I2(n313_3),
    .I3(n1527_42) 
);
defparam n1533_s24.INIT=16'hF444;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1533_31),
    .I1(n1785_7),
    .I2(n314_3),
    .I3(n1527_42) 
);
defparam n1534_s24.INIT=16'hF444;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(n1535_33),
    .I1(n1535_34),
    .I2(n1535_35),
    .I3(n1535_36) 
);
defparam n1535_s28.INIT=16'h10FF;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n1536_31),
    .I1(n1536_32),
    .I2(n1536_33),
    .I3(n1536_34) 
);
defparam n1536_s26.INIT=16'h01FF;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_31),
    .I1(n1537_45),
    .I2(n1537_33),
    .I3(n1537_34) 
);
defparam n1537_s26.INIT=16'hE0FF;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1537_31),
    .I1(n1538_31),
    .I2(n1538_32),
    .I3(n1538_33) 
);
defparam n1538_s26.INIT=16'hE0FF;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n1539_31),
    .I1(n1539_39),
    .I2(n1539_33),
    .I3(n1539_34) 
);
defparam n1539_s26.INIT=16'h70FF;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n1540_31),
    .I1(n1540_32),
    .I2(n1540_33),
    .I3(n1540_34) 
);
defparam n1540_s26.INIT=16'h10FF;
  LUT4 n1541_s26 (
    .F(n1541_30),
    .I0(n1541_31),
    .I1(ff_r44_clr[1]),
    .I2(n1541_32),
    .I3(n1541_33) 
);
defparam n1541_s26.INIT=16'h000E;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(n1542_31),
    .I1(n1538_31),
    .I2(n1542_39),
    .I3(n1542_37) 
);
defparam n1542_s26.INIT=16'h4F00;
  LUT4 n1543_s26 (
    .F(n1543_31),
    .I0(n1543_32),
    .I1(ff_nx_tmp[9]),
    .I2(n1543_38),
    .I3(n1541_31) 
);
defparam n1543_s26.INIT=16'h3C55;
  LUT4 n1545_s24 (
    .F(n1545_29),
    .I0(n1545_30),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_31),
    .I3(n1544_32) 
);
defparam n1545_s24.INIT=16'hAAC3;
  LUT4 n1547_s24 (
    .F(n1547_29),
    .I0(n1547_30),
    .I1(n1547_31),
    .I2(n1547_32),
    .I3(n1541_31) 
);
defparam n1547_s24.INIT=16'hF0EE;
  LUT4 n1549_s24 (
    .F(n1549_29),
    .I0(n1549_30),
    .I1(n1549_31),
    .I2(n1549_32),
    .I3(n1541_31) 
);
defparam n1549_s24.INIT=16'hF0EE;
  LUT4 n1550_s24 (
    .F(n1550_29),
    .I0(n1544_32),
    .I1(n1550_34),
    .I2(n1550_31),
    .I3(n1550_32) 
);
defparam n1550_s24.INIT=16'h00F1;
  LUT4 n1551_s24 (
    .F(n1551_29),
    .I0(n1551_30),
    .I1(n1551_31),
    .I2(n1544_32),
    .I3(n1551_32) 
);
defparam n1551_s24.INIT=16'h10FF;
  LUT4 n1553_s30 (
    .F(n1553_37),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_33),
    .I0(n716_1),
    .I1(ff_state[2]),
    .I2(n1554_34),
    .I3(ff_state[3]) 
);
defparam n1554_s28.INIT=16'hF088;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(ff_state[2]),
    .I1(n946_2),
    .I2(n1555_31),
    .I3(n1555_32) 
);
defparam n1555_s26.INIT=16'h004F;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n1556_30),
    .I1(n1556_31),
    .I2(n947_2),
    .I3(n1540_33) 
);
defparam n1556_s25.INIT=16'hB0BB;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(n1558_30),
    .I1(n1558_31),
    .I2(n949_2),
    .I3(n1540_33) 
);
defparam n1558_s25.INIT=16'hB0BB;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(n1559_30),
    .I1(n1559_31),
    .I2(n950_2),
    .I3(n1540_33) 
);
defparam n1559_s25.INIT=16'hD0DD;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(n1561_30),
    .I1(n1561_31),
    .I2(n952_2),
    .I3(n1540_33) 
);
defparam n1561_s25.INIT=16'hB0BB;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(ff_state[2]),
    .I1(n953_2),
    .I2(n1562_30),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'h00F4;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(n1563_31),
    .I1(n1563_32),
    .I2(n954_2),
    .I3(n1540_33) 
);
defparam n1563_s26.INIT=16'hD0DD;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(n1575_26),
    .I1(ff_r36r37_dx[8]),
    .I2(ff_state[3]) 
);
defparam n1575_s21.INIT=8'hAC;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT4 n2255_s1 (
    .F(n2255_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2255_5) 
);
defparam n2255_s1.INIT=16'h8000;
  LUT4 n2278_s1 (
    .F(n2278_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2255_5) 
);
defparam n2278_s1.INIT=16'h4000;
  LUT4 n2280_s1 (
    .F(n2280_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2280_s1.INIT=16'h4000;
  LUT4 n2317_s1 (
    .F(n2317_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2255_5) 
);
defparam n2317_s1.INIT=16'h1000;
  LUT4 n2318_s1 (
    .F(n2318_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2318_s1.INIT=16'h1000;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(ff_reset[6]),
    .I1(ff_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT4 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_8),
    .I2(ff_r34r35_sy_9_25),
    .I3(ff_enable) 
);
defparam ff_r34r35_sy_9_s2.INIT=16'hF800;
  LUT4 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_8),
    .I2(ff_r34r35_sy_7_9),
    .I3(ff_enable) 
);
defparam ff_r34r35_sy_7_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_9_s2 (
    .F(ff_r42r43_ny_9_6),
    .I0(ff_r42r43_ny_9_7),
    .I1(ff_r42r43_ny_9_10),
    .I2(ff_r34r35_sy_9_8),
    .I3(ff_enable) 
);
defparam ff_r42r43_ny_9_s2.INIT=16'hF800;
  LUT4 ff_r42r43_ny_7_s2 (
    .F(ff_r42r43_ny_7_6),
    .I0(ff_r42r43_ny_7_7),
    .I1(ff_r42r43_ny_9_10),
    .I2(ff_r34r35_sy_9_8),
    .I3(ff_enable) 
);
defparam ff_r42r43_ny_7_s2.INIT=16'hF800;
  LUT4 ff_r46_cmr_7_s3 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_vram_wr_req_7),
    .I1(ff_r46_cmr_7_6),
    .I2(ff_r46_cmr_7_7),
    .I3(ff_r46_cmr_7_11) 
);
defparam ff_r46_cmr_7_s3.INIT=16'hFF80;
  LUT4 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(ff_vram_wr_req_7),
    .I1(n1544_32),
    .I2(ff_vdpcmd_start_7),
    .I3(ff_r46_cmr_7_11) 
);
defparam ff_vdpcmd_start_s2.INIT=16'hFF80;
  LUT3 ff_s2_tr_s2 (
    .F(ff_s2_tr_6),
    .I0(ff_s2_tr_7),
    .I1(n1646_10),
    .I2(ff_enable) 
);
defparam ff_s2_tr_s2.INIT=8'hB0;
  LUT2 \vdp_command_processor.ff_current_y_9_s2  (
    .F(\vdp_command_processor.ff_current_y_9_6 ),
    .I0(ff_enable),
    .I1(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam \vdp_command_processor.ff_current_y_9_s2 .INIT=4'h8;
  LUT3 ff_r38r39_dy_9_s3 (
    .F(ff_r38r39_dy_9_7),
    .I0(ff_r38r39_dy_9_8),
    .I1(ff_r38r39_dy_9_14),
    .I2(ff_r38r39_dy_9_10) 
);
defparam ff_r38r39_dy_9_s3.INIT=8'h01;
  LUT2 ff_r38r39_dy_7_s3 (
    .F(ff_r38r39_dy_7_7),
    .I0(ff_r38r39_dy_9_8),
    .I1(ff_r38r39_dy_7_8) 
);
defparam ff_r38r39_dy_7_s3.INIT=4'h4;
  LUT4 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_9),
    .I0(ff_s8s9_sx_tmp_9_13),
    .I1(ff_r46_cmr_7_6),
    .I2(ff_s8s9_sx_tmp_9_11),
    .I3(ff_s8s9_sx_tmp_10_10) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=16'h0B00;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_9),
    .I0(\vdp_command_processor.ff_initializing_8 ),
    .I1(ff_dx_tmp_9_10),
    .I2(ff_vram_wr_req_7),
    .I3(ff_s8s9_sx_tmp_9_11) 
);
defparam ff_dx_tmp_9_s5.INIT=16'h30B0;
  LUT4 ff_nx_tmp_9_s5 (
    .F(ff_nx_tmp_9_9),
    .I0(ff_nx_tmp_9_10),
    .I1(ff_nx_tmp_9_11),
    .I2(ff_s8s9_sx_tmp_9_11),
    .I3(ff_nx_tmp_9_12) 
);
defparam ff_nx_tmp_9_s5.INIT=16'h0D00;
  LUT4 ff_vram_wdata_7_s5 (
    .F(ff_vram_wdata_7_8),
    .I0(ff_vram_wdata_7_9),
    .I1(ff_vram_wdata_7_38),
    .I2(ff_vram_wdata_7_11),
    .I3(ff_vram_wdata_7_12) 
);
defparam ff_vram_wdata_7_s5.INIT=16'h30B0;
  LUT4 ff_state_1_s6 (
    .F(ff_state_3_9),
    .I0(ff_state_1_17),
    .I1(ff_state_1_12),
    .I2(n3494_4),
    .I3(ff_state_1_19) 
);
defparam ff_state_1_s6.INIT=16'hF400;
  LUT2 ff_state_0_s7 (
    .F(ff_state_0_11),
    .I0(ff_state_0_12),
    .I1(ff_state_1_19) 
);
defparam ff_state_0_s7.INIT=4'h4;
  LUT4 n1788_s11 (
    .F(n1788_15),
    .I0(ff_vram_wdata_7_12),
    .I1(n1788_16),
    .I2(n1788_17),
    .I3(n3494_4) 
);
defparam n1788_s11.INIT=16'h00EF;
  LUT4 n1574_s23 (
    .F(n1574_28),
    .I0(n957_1),
    .I1(ff_dx_tmp[9]),
    .I2(n1574_29),
    .I3(ff_state[3]) 
);
defparam n1574_s23.INIT=16'hCA00;
  LUT4 w_current_vdp_command_c_7_s0 (
    .F(w_current_vdp_command_c[7]),
    .I0(n1778_7),
    .I1(w_current_vdp_command[7]),
    .I2(ff_r46_cmr_7_5),
    .I3(ff_reset[6]) 
);
defparam w_current_vdp_command_c_7_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_6_s0 (
    .F(w_current_vdp_command_c[6]),
    .I0(n1779_7),
    .I1(w_current_vdp_command[6]),
    .I2(ff_r46_cmr_7_5),
    .I3(ff_reset[6]) 
);
defparam w_current_vdp_command_c_6_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_5_s0 (
    .F(w_current_vdp_command_c[5]),
    .I0(n1780_7),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r46_cmr_7_5),
    .I3(ff_reset[6]) 
);
defparam w_current_vdp_command_c_5_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_4_s0 (
    .F(w_current_vdp_command_c[4]),
    .I0(n1781_7),
    .I1(w_current_vdp_command[4]),
    .I2(ff_r46_cmr_7_5),
    .I3(ff_reset[6]) 
);
defparam w_current_vdp_command_c_4_s0.INIT=16'hAC00;
  LUT2 n1518_s21 (
    .F(n1518_26),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT2 n171_s1 (
    .F(n171_5),
    .I0(ff_r40r41_nx[9]),
    .I1(n191_7) 
);
defparam n171_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_5),
    .I0(ff_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT4 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_9),
    .I0(ff_r44_clr_7_24),
    .I1(ff_r44_clr_7_11),
    .I2(ff_r44_clr_7_12),
    .I3(ff_r44_clr_7_13) 
);
defparam ff_r44_clr_7_s5.INIT=16'h0700;
  LUT4 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_9),
    .I0(ff_r44_clr_7_24),
    .I1(ff_r44_clr_3_14),
    .I2(ff_r44_clr_7_12),
    .I3(ff_r44_clr_7_13) 
);
defparam ff_r44_clr_3_s5.INIT=16'h0700;
  LUT3 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_9),
    .I0(ff_r44_clr_7_24),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_7_13) 
);
defparam ff_r44_clr_1_s5.INIT=8'h10;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h6;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam n190_s2.INIT=4'h4;
  LUT2 n190_s3 (
    .F(n190_6),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]) 
);
defparam n190_s3.INIT=4'h8;
  LUT3 n311_s1 (
    .F(n311_4),
    .I0(n313_6),
    .I1(n313_5),
    .I2(w_vdpcmd_vram_rdata[3]) 
);
defparam n311_s1.INIT=8'hD0;
  LUT4 n311_s2 (
    .F(n311_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_7),
    .I2(n190_8),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n311_s2.INIT=16'h4000;
  LUT4 n312_s1 (
    .F(n312_4),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_7),
    .I2(n190_8),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n312_s1.INIT=16'h4000;
  LUT3 n312_s2 (
    .F(n312_5),
    .I0(n313_6),
    .I1(n313_5),
    .I2(w_vdpcmd_vram_rdata[2]) 
);
defparam n312_s2.INIT=8'hD0;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(n305_9),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n313_s1.INIT=8'hCA;
  LUT3 n313_s2 (
    .F(n313_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n313_s2.INIT=8'hD3;
  LUT4 n313_s3 (
    .F(n313_6),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n313_s3.INIT=16'h0007;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(n306_9),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n314_s1.INIT=8'hCA;
  LUT2 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[7]),
    .I1(n1806_4) 
);
defparam n1805_s1.INIT=4'h4;
  LUT4 n1806_s1 (
    .F(n1806_4),
    .I0(ff_r42r43_ny[4]),
    .I1(ff_r42r43_ny[5]),
    .I2(ff_r42r43_ny[6]),
    .I3(n1809_6) 
);
defparam n1806_s1.INIT=16'h0100;
  LUT4 n1807_s1 (
    .F(n1807_4),
    .I0(ff_r42r43_ny[4]),
    .I1(ff_r42r43_ny[5]),
    .I2(n1809_6),
    .I3(ff_r42r43_ny[6]) 
);
defparam n1807_s1.INIT=16'hEF10;
  LUT2 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[4]),
    .I1(n1809_6) 
);
defparam n1808_s1.INIT=4'h4;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT3 n1967_s1 (
    .F(n1967_4),
    .I0(n1585_22),
    .I1(\vdp_command_processor.ff_current_y [8]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1967_s1.INIT=8'h53;
  LUT3 n1967_s2 (
    .F(n1967_5),
    .I0(n1584_23),
    .I1(\vdp_command_processor.ff_current_y [9]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1967_s2.INIT=8'h53;
  LUT4 n1967_s3 (
    .F(n1967_6),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n317_7) 
);
defparam n1967_s3.INIT=16'h1800;
  LUT3 n1968_s1 (
    .F(n1968_4),
    .I0(n1586_22),
    .I1(\vdp_command_processor.ff_current_y [7]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1968_s1.INIT=8'h53;
  LUT3 n1969_s1 (
    .F(n1969_4),
    .I0(n1587_22),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1969_s1.INIT=8'h53;
  LUT3 n1970_s1 (
    .F(n1970_4),
    .I0(n1588_22),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1970_s1.INIT=8'h53;
  LUT3 n1971_s1 (
    .F(n1971_4),
    .I0(n1589_22),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1971_s1.INIT=8'h53;
  LUT3 n1972_s1 (
    .F(n1972_4),
    .I0(n1590_22),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1972_s1.INIT=8'h53;
  LUT3 n1973_s1 (
    .F(n1973_4),
    .I0(n1591_22),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1973_s1.INIT=8'h53;
  LUT3 n1974_s1 (
    .F(n1974_4),
    .I0(n1592_22),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1974_s1.INIT=8'h53;
  LUT3 n1975_s1 (
    .F(n1975_4),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1975_s1.INIT=8'h53;
  LUT3 n1976_s1 (
    .F(n1976_4),
    .I0(n1976_5),
    .I1(n1976_6),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1976_s1.INIT=8'h35;
  LUT3 n1977_s2 (
    .F(n1977_5),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1977_s2.INIT=8'h53;
  LUT4 n1977_s3 (
    .F(n1977_6),
    .I0(n1976_5),
    .I1(n190_10),
    .I2(n190_5),
    .I3(n1976_6) 
);
defparam n1977_s3.INIT=16'hBB0B;
  LUT4 n1978_s1 (
    .F(n1978_4),
    .I0(n1976_5),
    .I1(n190_5),
    .I2(n1977_8),
    .I3(n1980_4) 
);
defparam n1978_s1.INIT=16'hBBB0;
  LUT3 n1979_s1 (
    .F(n1979_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1979_s1.INIT=8'h53;
  LUT4 n1979_s2 (
    .F(n1979_5),
    .I0(n190_10),
    .I1(n1980_4),
    .I2(n190_5),
    .I3(n1977_5) 
);
defparam n1979_s2.INIT=16'hDD0D;
  LUT3 n1980_s1 (
    .F(n1980_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1980_s1.INIT=8'h53;
  LUT4 n1980_s2 (
    .F(n1980_5),
    .I0(n1979_4),
    .I1(n190_10),
    .I2(n1977_8),
    .I3(n1982_4) 
);
defparam n1980_s2.INIT=16'hBBB0;
  LUT4 n1981_s1 (
    .F(n1981_4),
    .I0(n1982_4),
    .I1(n190_10),
    .I2(n1977_8),
    .I3(n1981_5) 
);
defparam n1981_s1.INIT=16'hBBB0;
  LUT3 n1982_s1 (
    .F(n1982_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1982_s1.INIT=8'h53;
  LUT4 n1982_s2 (
    .F(n1982_5),
    .I0(n1981_5),
    .I1(n190_10),
    .I2(n1977_8),
    .I3(n1982_6) 
);
defparam n1982_s2.INIT=16'hBBB0;
  LUT4 n1983_s1 (
    .F(n1983_4),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n1977_8),
    .I3(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1983_s1.INIT=16'h0A0C;
  LUT4 n1983_s2 (
    .F(n1983_5),
    .I0(n190_10),
    .I1(n1982_6),
    .I2(n190_5),
    .I3(n1981_5) 
);
defparam n1983_s2.INIT=16'hDD0D;
  LUT2 n1531_s25 (
    .F(n1531_29),
    .I0(ff_r44_clr_3_14),
    .I1(ff_s2_ce) 
);
defparam n1531_s25.INIT=4'h4;
  LUT4 n1535_s29 (
    .F(n1535_33),
    .I0(n1535_37),
    .I1(n1535_38),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(n190_10) 
);
defparam n1535_s29.INIT=16'h0D00;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_39),
    .I1(n1535_40),
    .I2(n1535_41),
    .I3(n1535_59) 
);
defparam n1535_s30.INIT=16'hBF00;
  LUT4 n1535_s31 (
    .F(n1535_35),
    .I0(n1535_67),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(n1535_44),
    .I3(n1540_33) 
);
defparam n1535_s31.INIT=16'h0D00;
  LUT4 n1535_s32 (
    .F(n1535_36),
    .I0(n1535_45),
    .I1(ff_r44_clr[7]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1535_s32.INIT=16'h3AF3;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(n1536_35),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(n1977_8),
    .I3(n1536_36) 
);
defparam n1536_s27.INIT=16'h030A;
  LUT4 n1536_s28 (
    .F(n1536_32),
    .I0(n1536_37),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(n1536_38),
    .I3(n190_10) 
);
defparam n1536_s28.INIT=16'h5300;
  LUT4 n1536_s29 (
    .F(n1536_33),
    .I0(n1536_39),
    .I1(n1536_40),
    .I2(n1536_69),
    .I3(n1536_42) 
);
defparam n1536_s29.INIT=16'h00BF;
  LUT4 n1536_s30 (
    .F(n1536_34),
    .I0(n1536_43),
    .I1(ff_r44_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s30.INIT=16'h3AF3;
  LUT4 n1537_s27 (
    .F(n1537_31),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(n190_5),
    .I2(n190_10),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s27.INIT=16'hBB0F;
  LUT4 n1537_s29 (
    .F(n1537_33),
    .I0(n1537_35),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(n1537_36),
    .I3(n1540_33) 
);
defparam n1537_s29.INIT=16'h0D00;
  LUT4 n1537_s30 (
    .F(n1537_34),
    .I0(n1537_37),
    .I1(ff_r44_clr[5]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1537_s30.INIT=16'h3AF3;
  LUT2 n1538_s27 (
    .F(n1538_31),
    .I0(n1536_39),
    .I1(n1536_40) 
);
defparam n1538_s27.INIT=4'h4;
  LUT3 n1538_s28 (
    .F(n1538_32),
    .I0(n1537_35),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(n1538_41) 
);
defparam n1538_s28.INIT=8'hD0;
  LUT4 n1538_s29 (
    .F(n1538_33),
    .I0(n1538_35),
    .I1(ff_r44_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s29.INIT=16'h3AF3;
  LUT4 n1539_s27 (
    .F(n1539_31),
    .I0(n1535_39),
    .I1(n1535_40),
    .I2(w_vdpcmd_vram_rdata[3]),
    .I3(n1539_35) 
);
defparam n1539_s27.INIT=16'hBB0F;
  LUT4 n1539_s29 (
    .F(n1539_33),
    .I0(n1535_38),
    .I1(n1535_37),
    .I2(n1539_39),
    .I3(n1540_33) 
);
defparam n1539_s29.INIT=16'hF400;
  LUT4 n1539_s30 (
    .F(n1539_34),
    .I0(n1539_36),
    .I1(ff_r44_clr[3]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1539_s30.INIT=16'h3AF3;
  LUT4 n1540_s27 (
    .F(n1540_31),
    .I0(n1536_36),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n1539_39),
    .I3(n1536_37) 
);
defparam n1540_s27.INIT=16'h0007;
  LUT4 n1540_s28 (
    .F(n1540_32),
    .I0(n1536_39),
    .I1(n1539_35),
    .I2(n1536_40),
    .I3(n1540_35) 
);
defparam n1540_s28.INIT=16'hBF00;
  LUT2 n1540_s29 (
    .F(n1540_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1540_s29.INIT=4'h4;
  LUT4 n1540_s30 (
    .F(n1540_34),
    .I0(n1540_36),
    .I1(ff_r44_clr[2]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1540_s30.INIT=16'h3AF3;
  LUT2 n1541_s27 (
    .F(n1541_31),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1541_s27.INIT=4'h6;
  LUT4 n1541_s28 (
    .F(n1541_32),
    .I0(n1542_31),
    .I1(n1535_39),
    .I2(n1535_40),
    .I3(n1541_39) 
);
defparam n1541_s28.INIT=16'hEF00;
  LUT4 n1541_s29 (
    .F(n1541_33),
    .I0(n1541_35),
    .I1(n313_3),
    .I2(n1527_36),
    .I3(n1541_36) 
);
defparam n1541_s29.INIT=16'h7000;
  LUT3 n1542_s27 (
    .F(n1542_31),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n1539_39) 
);
defparam n1542_s27.INIT=8'h70;
  LUT4 n1543_s27 (
    .F(n1543_32),
    .I0(ff_state[3]),
    .I1(ff_nx_tmp[9]),
    .I2(n1543_34),
    .I3(n1543_35) 
);
defparam n1543_s27.INIT=16'h00D7;
  LUT4 n1544_s25 (
    .F(n1544_30),
    .I0(n1544_33),
    .I1(n1543_36),
    .I2(ff_nx_tmp[8]),
    .I3(n1541_31) 
);
defparam n1544_s25.INIT=16'hC3A5;
  LUT4 n1544_s26 (
    .F(n1544_31),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(n1551_30),
    .I3(ff_enable) 
);
defparam n1544_s26.INIT=16'h0C0A;
  LUT2 n1544_s27 (
    .F(n1544_32),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1544_s27.INIT=4'h1;
  LUT4 n1545_s25 (
    .F(n1545_30),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(n1551_30),
    .I3(ff_enable) 
);
defparam n1545_s25.INIT=16'h0C0A;
  LUT4 n1545_s26 (
    .F(n1545_31),
    .I0(n1545_36),
    .I1(n1545_33),
    .I2(ff_nx_tmp[6]),
    .I3(n1541_31) 
);
defparam n1545_s26.INIT=16'hF53F;
  LUT4 n1546_s25 (
    .F(n1546_30),
    .I0(n1545_33),
    .I1(n1545_36),
    .I2(ff_nx_tmp[6]),
    .I3(n1541_31) 
);
defparam n1546_s25.INIT=16'hC3A5;
  LUT4 n1546_s26 (
    .F(n1546_31),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(n1551_30),
    .I3(ff_enable) 
);
defparam n1546_s26.INIT=16'h0C0A;
  LUT4 n1547_s25 (
    .F(n1547_30),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(ff_enable),
    .I3(n1547_39) 
);
defparam n1547_s25.INIT=16'hCA00;
  LUT4 n1547_s26 (
    .F(n1547_31),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_37),
    .I2(ff_nx_tmp[5]),
    .I3(ff_state[2]) 
);
defparam n1547_s26.INIT=16'h7800;
  LUT3 n1547_s27 (
    .F(n1547_32),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_35),
    .I2(ff_nx_tmp[5]) 
);
defparam n1547_s27.INIT=8'hB4;
  LUT4 n1548_s25 (
    .F(n1548_30),
    .I0(n1547_37),
    .I1(n1547_35),
    .I2(ff_nx_tmp[4]),
    .I3(n1541_31) 
);
defparam n1548_s25.INIT=16'hC3A5;
  LUT4 n1548_s26 (
    .F(n1548_31),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(n1551_30),
    .I3(ff_enable) 
);
defparam n1548_s26.INIT=16'h0C0A;
  LUT4 n1549_s25 (
    .F(n1549_30),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(ff_enable),
    .I3(n1547_39) 
);
defparam n1549_s25.INIT=16'hCA00;
  LUT4 n1549_s26 (
    .F(n1549_31),
    .I0(ff_nx_tmp[2]),
    .I1(n1549_33),
    .I2(ff_nx_tmp[3]),
    .I3(ff_state[2]) 
);
defparam n1549_s26.INIT=16'h7800;
  LUT4 n1549_s27 (
    .F(n1549_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1549_s27.INIT=16'hFE01;
  LUT4 n1550_s26 (
    .F(n1550_31),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(ff_enable),
    .I3(n1547_39) 
);
defparam n1550_s26.INIT=16'hCA00;
  LUT4 n1550_s27 (
    .F(n1550_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(n1541_31),
    .I3(ff_nx_tmp[2]) 
);
defparam n1550_s27.INIT=16'h10E0;
  LUT3 n1551_s25 (
    .F(n1551_30),
    .I0(ff_state[0]),
    .I1(w_current_vdp_command[5]),
    .I2(n1551_33) 
);
defparam n1551_s25.INIT=8'h40;
  LUT3 n1551_s26 (
    .F(n1551_31),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(ff_enable) 
);
defparam n1551_s26.INIT=8'h35;
  LUT4 n1551_s27 (
    .F(n1551_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s27.INIT=16'h966F;
  LUT4 n1552_s26 (
    .F(n1552_31),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(n1551_30),
    .I3(ff_enable) 
);
defparam n1552_s26.INIT=16'h0C0A;
  LUT3 n1554_s29 (
    .F(n1554_34),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'hCA;
  LUT4 n1555_s27 (
    .F(n1555_31),
    .I0(n1142_1),
    .I1(n717_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1555_s27.INIT=16'h5F30;
  LUT4 n1555_s28 (
    .F(n1555_32),
    .I0(n1555_33),
    .I1(n1555_34),
    .I2(n1551_30),
    .I3(n1544_32) 
);
defparam n1555_s28.INIT=16'h3500;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(n1556_32),
    .I1(n1556_33),
    .I2(ff_state[2]),
    .I3(n1551_30) 
);
defparam n1556_s26.INIT=16'h0C0A;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(n718_1),
    .I1(n1143_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s27.INIT=16'h305F;
  LUT4 n1557_s26 (
    .F(n1557_30),
    .I0(n1557_32),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(n1551_30) 
);
defparam n1557_s26.INIT=16'hC355;
  LUT3 n1557_s27 (
    .F(n1557_31),
    .I0(n948_2),
    .I1(ff_state[2]),
    .I2(n1557_34) 
);
defparam n1557_s27.INIT=8'h0D;
  LUT4 n1558_s26 (
    .F(n1558_30),
    .I0(n1558_32),
    .I1(n1558_33),
    .I2(ff_state[2]),
    .I3(n1551_30) 
);
defparam n1558_s26.INIT=16'h0C0A;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n720_1),
    .I1(n1145_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s27.INIT=16'h305F;
  LUT4 n1559_s26 (
    .F(n1559_30),
    .I0(n721_1),
    .I1(n1146_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s26.INIT=16'h305F;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n1559_32),
    .I1(n1559_33),
    .I2(ff_state[2]),
    .I3(n1551_30) 
);
defparam n1559_s27.INIT=16'h0C0A;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(n1560_32),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(n1551_30) 
);
defparam n1560_s26.INIT=16'hC355;
  LUT3 n1560_s27 (
    .F(n1560_31),
    .I0(n951_2),
    .I1(ff_state[2]),
    .I2(n1560_34) 
);
defparam n1560_s27.INIT=8'hE0;
  LUT4 n1561_s26 (
    .F(n1561_30),
    .I0(n1561_32),
    .I1(n1561_33),
    .I2(ff_state[2]),
    .I3(n1551_30) 
);
defparam n1561_s26.INIT=16'h0C0A;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n723_1),
    .I1(n1148_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s27.INIT=16'h305F;
  LUT4 n1562_s26 (
    .F(n1562_30),
    .I0(n724_1),
    .I1(n1149_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s26.INIT=16'hC0AF;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n1562_32),
    .I1(n1562_33),
    .I2(n1551_30),
    .I3(n1544_32) 
);
defparam n1562_s27.INIT=16'h3500;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n725_1),
    .I1(n1150_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1563_s27.INIT=16'h305F;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(n1563_33),
    .I1(n1563_34),
    .I2(ff_state[2]),
    .I3(n1551_30) 
);
defparam n1563_s28.INIT=16'h030A;
  LUT3 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_dx_tmp[8]),
    .I2(n1574_29) 
);
defparam n1575_s22.INIT=8'hCA;
  LUT3 n1576_s22 (
    .F(n1576_26),
    .I0(ff_dx_tmp[7]),
    .I1(ff_r36r37_dx[7]),
    .I2(ff_state[3]) 
);
defparam n1576_s22.INIT=8'hAC;
  LUT3 n1577_s22 (
    .F(n1577_26),
    .I0(ff_dx_tmp[6]),
    .I1(ff_r36r37_dx[6]),
    .I2(ff_state[3]) 
);
defparam n1577_s22.INIT=8'hAC;
  LUT3 n1578_s22 (
    .F(n1578_26),
    .I0(ff_dx_tmp[5]),
    .I1(ff_r36r37_dx[5]),
    .I2(ff_state[3]) 
);
defparam n1578_s22.INIT=8'hAC;
  LUT3 n1579_s22 (
    .F(n1579_26),
    .I0(ff_dx_tmp[4]),
    .I1(ff_r36r37_dx[4]),
    .I2(ff_state[3]) 
);
defparam n1579_s22.INIT=8'hAC;
  LUT3 n1580_s22 (
    .F(n1580_26),
    .I0(ff_dx_tmp[3]),
    .I1(ff_r36r37_dx[3]),
    .I2(ff_state[3]) 
);
defparam n1580_s22.INIT=8'hAC;
  LUT3 n1581_s22 (
    .F(n1581_26),
    .I0(ff_dx_tmp[2]),
    .I1(ff_r36r37_dx[2]),
    .I2(ff_state[3]) 
);
defparam n1581_s22.INIT=8'hAC;
  LUT3 n1582_s22 (
    .F(n1582_26),
    .I0(ff_dx_tmp[1]),
    .I1(ff_r36r37_dx[1]),
    .I2(ff_state[3]) 
);
defparam n1582_s22.INIT=8'hAC;
  LUT3 n1583_s22 (
    .F(n1583_26),
    .I0(ff_dx_tmp[0]),
    .I1(ff_r36r37_dx[0]),
    .I2(ff_state[3]) 
);
defparam n1583_s22.INIT=8'hAC;
  LUT2 n2255_s2 (
    .F(n2255_5),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]) 
);
defparam n2255_s2.INIT=4'h4;
  LUT2 n2280_s2 (
    .F(n2280_5),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam n2280_s2.INIT=4'h1;
  LUT3 n2298_s2 (
    .F(n2298_5),
    .I0(ff_enable),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(n2298_10) 
);
defparam n2298_s2.INIT=8'h80;
  LUT2 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(ff_enable),
    .I1(ff_vram_wr_req_15) 
);
defparam ff_vram_wr_req_s3.INIT=4'h8;
  LUT2 ff_vram_wr_req_s4 (
    .F(ff_vram_wr_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_wr_req_s4.INIT=4'h4;
  LUT2 ff_r34r35_sy_9_s3 (
    .F(ff_r34r35_sy_9_7),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s3.INIT=4'h6;
  LUT4 ff_r34r35_sy_9_s4 (
    .F(ff_r34r35_sy_9_8),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_vram_wr_req_15),
    .I2(ff_r34r35_sy_9_31),
    .I3(ff_r34r35_sy_9_11) 
);
defparam ff_r34r35_sy_9_s4.INIT=16'h4000;
  LUT3 ff_r42r43_ny_9_s3 (
    .F(ff_r42r43_ny_9_7),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[0]) 
);
defparam ff_r42r43_ny_9_s3.INIT=8'h40;
  LUT3 ff_r42r43_ny_7_s3 (
    .F(ff_r42r43_ny_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[1]) 
);
defparam ff_r42r43_ny_7_s3.INIT=8'h10;
  LUT2 ff_r46_cmr_7_s4 (
    .F(ff_r46_cmr_7_6),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_r46_cmr_7_s4.INIT=4'h8;
  LUT2 ff_r46_cmr_7_s5 (
    .F(ff_r46_cmr_7_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_r46_cmr_7_s5.INIT=4'h8;
  LUT2 ff_vdpcmd_start_s3 (
    .F(ff_vdpcmd_start_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vdpcmd_start_s3.INIT=4'h1;
  LUT4 ff_s2_ce_s5 (
    .F(ff_s2_ce_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s2_ce_s5.INIT=16'h7FFE;
  LUT4 \vdp_command_processor.ff_initializing_s4  (
    .F(\vdp_command_processor.ff_initializing_8 ),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1544_32) 
);
defparam \vdp_command_processor.ff_initializing_s4 .INIT=16'h0E00;
  LUT4 ff_s2_tr_s3 (
    .F(ff_s2_tr_7),
    .I0(ff_s2_tr_10),
    .I1(ff_nx_tmp_9_11),
    .I2(ff_state[3]),
    .I3(n3494_4) 
);
defparam ff_s2_tr_s3.INIT=16'h000E;
  LUT4 \vdp_command_processor.ff_current_y_9_s3  (
    .F(\vdp_command_processor.ff_current_y_9_7 ),
    .I0(ff_state[0]),
    .I1(n1541_31),
    .I2(\vdp_command_processor.ff_current_y_9_8 ),
    .I3(ff_vram_wr_req_15) 
);
defparam \vdp_command_processor.ff_current_y_9_s3 .INIT=16'h0400;
  LUT4 ff_r38r39_dy_9_s4 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_r34r35_sy_9_11),
    .I2(ff_state[3]),
    .I3(n3494_4) 
);
defparam ff_r38r39_dy_9_s4.INIT=16'h0007;
  LUT4 ff_r38r39_dy_9_s6 (
    .F(ff_r38r39_dy_9_10),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(n2298_5),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_r38r39_dy_9_s6.INIT=16'h007F;
  LUT4 ff_r38r39_dy_7_s4 (
    .F(ff_r38r39_dy_7_8),
    .I0(n2298_10),
    .I1(ff_r46_cmr_7_9),
    .I2(ff_vram_wr_req_7),
    .I3(ff_r38r39_dy_9_14) 
);
defparam ff_r38r39_dy_7_s4.INIT=16'h00F8;
  LUT4 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_10),
    .I0(ff_s8s9_sx_tmp_10_11),
    .I1(n1540_33),
    .I2(ff_s8s9_sx_tmp_10_17),
    .I3(ff_s8s9_sx_tmp_10_13) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=16'h0B00;
  LUT4 ff_s8s9_sx_tmp_9_s7 (
    .F(ff_s8s9_sx_tmp_9_11),
    .I0(ff_r34r35_sy_9_11),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(n1544_32),
    .I3(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_9_s7.INIT=16'hD000;
  LUT4 ff_dx_tmp_9_s6 (
    .F(ff_dx_tmp_9_10),
    .I0(ff_r46_cmr_7_6),
    .I1(ff_s8s9_sx_tmp_9_13),
    .I2(ff_r45_mm),
    .I3(ff_dx_tmp_9_13) 
);
defparam ff_dx_tmp_9_s6.INIT=16'h007F;
  LUT3 ff_nx_tmp_9_s6 (
    .F(ff_nx_tmp_9_10),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]) 
);
defparam ff_nx_tmp_9_s6.INIT=8'h0E;
  LUT3 ff_nx_tmp_9_s7 (
    .F(ff_nx_tmp_9_11),
    .I0(ff_state[2]),
    .I1(ff_nx_tmp_9_13),
    .I2(ff_nx_tmp_9_19) 
);
defparam ff_nx_tmp_9_s7.INIT=8'h80;
  LUT4 ff_nx_tmp_9_s8 (
    .F(ff_nx_tmp_9_12),
    .I0(ff_nx_tmp_9_15),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_s8s9_sx_tmp_10_13) 
);
defparam ff_nx_tmp_9_s8.INIT=16'h4F00;
  LUT2 ff_vram_wdata_7_s6 (
    .F(ff_vram_wdata_7_9),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_vram_wdata_7_s6.INIT=4'h4;
  LUT4 ff_vram_wdata_7_s8 (
    .F(ff_vram_wdata_7_11),
    .I0(ff_vram_wdata_7_9),
    .I1(ff_vram_wdata_7_13),
    .I2(ff_r46_cmr_7_6),
    .I3(ff_vram_wdata_7_14) 
);
defparam ff_vram_wdata_7_s8.INIT=16'h8F00;
  LUT4 ff_vram_wdata_7_s9 (
    .F(ff_vram_wdata_7_12),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_vram_wdata_7_15),
    .I2(ff_vram_wdata_7_16),
    .I3(ff_vram_wdata_7_42) 
);
defparam ff_vram_wdata_7_s9.INIT=16'h8F00;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_12),
    .I0(ff_state_1_14),
    .I1(ff_vram_wdata_7_9),
    .I2(n1527_36),
    .I3(ff_state_2_15) 
);
defparam ff_state_1_s8.INIT=16'h007F;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_12),
    .I0(n1541_31),
    .I1(ff_state_0_13),
    .I2(ff_state_1_17),
    .I3(n3494_4) 
);
defparam ff_state_0_s8.INIT=16'h00F8;
  LUT4 n1788_s12 (
    .F(n1788_16),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_13),
    .I2(ff_state[0]),
    .I3(ff_r46_cmr_7_6) 
);
defparam n1788_s12.INIT=16'h1F00;
  LUT4 n1788_s13 (
    .F(n1788_17),
    .I0(n1551_33),
    .I1(ff_state[2]),
    .I2(n1788_18),
    .I3(ff_state[3]) 
);
defparam n1788_s13.INIT=16'hFD3F;
  LUT4 n1574_s24 (
    .F(n1574_29),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(n1551_33) 
);
defparam n1574_s24.INIT=16'h0D00;
  LUT4 n1790_s8 (
    .F(n1790_12),
    .I0(ff_vram_wdata_7_15),
    .I1(ff_r34r35_sy_9_11),
    .I2(n1790_14),
    .I3(\vdp_command_processor.ff_initializing_8 ) 
);
defparam n1790_s8.INIT=16'h8F00;
  LUT4 n1790_s9 (
    .F(n1790_13),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_state[1]),
    .I2(n1788_16),
    .I3(n1790_15) 
);
defparam n1790_s9.INIT=16'h4F00;
  LUT4 n1789_s7 (
    .F(n1789_11),
    .I0(ff_vram_wr_req_8),
    .I1(ff_r34r35_sy_9_11),
    .I2(ff_r46_cmr_7_6),
    .I3(n1789_13) 
);
defparam n1789_s7.INIT=16'h7F00;
  LUT4 n1789_s8 (
    .F(n1789_12),
    .I0(ff_vram_wdata_7_15),
    .I1(ff_r34r35_sy_9_11),
    .I2(n1789_14),
    .I3(n1789_15) 
);
defparam n1789_s8.INIT=16'h008F;
  LUT4 n1787_s7 (
    .F(n1787_11),
    .I0(ff_state[0]),
    .I1(ff_r34r35_sy_9_11),
    .I2(\vdp_command_processor.ff_current_y_9_8 ),
    .I3(n1787_22) 
);
defparam n1787_s7.INIT=16'h4F00;
  LUT4 n1787_s8 (
    .F(n1787_12),
    .I0(ff_vram_wdata_7_15),
    .I1(ff_r34r35_sy_9_11),
    .I2(n1787_14),
    .I3(n1787_15) 
);
defparam n1787_s8.INIT=16'h008F;
  LUT4 n1786_s2 (
    .F(n1786_6),
    .I0(n313_5),
    .I1(n317_7),
    .I2(pcolorcode_7_5),
    .I3(reg_r25_cmd_Z) 
);
defparam n1786_s2.INIT=16'h000B;
  LUT2 n317_s3 (
    .F(n317_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam n317_s3.INIT=4'h1;
  LUT3 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_11),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(ff_r44_clr_7_14) 
);
defparam ff_r44_clr_7_s7.INIT=8'h0E;
  LUT4 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_12),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_vram_wdata_7_15),
    .I2(ff_r34r35_sy_9_31),
    .I3(ff_r44_clr_7_15) 
);
defparam ff_r44_clr_7_s8.INIT=16'h8F00;
  LUT4 ff_r44_clr_7_s9 (
    .F(ff_r44_clr_7_13),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_vram_wr_req_8),
    .I2(ff_r44_clr_7_16),
    .I3(ff_r44_clr_7_17) 
);
defparam ff_r44_clr_7_s9.INIT=16'h4F00;
  LUT2 n190_s4 (
    .F(n190_7),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n190_s4.INIT=4'h6;
  LUT3 n190_s5 (
    .F(n190_8),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n190_s5.INIT=8'h10;
  LUT3 n1976_s2 (
    .F(n1976_5),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1976_s2.INIT=8'h53;
  LUT3 n1976_s3 (
    .F(n1976_6),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1976_s3.INIT=8'h53;
  LUT3 n1981_s2 (
    .F(n1981_5),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1981_s2.INIT=8'h53;
  LUT3 n1982_s3 (
    .F(n1982_6),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(\vdp_command_processor.ff_current_y_9_7 ) 
);
defparam n1982_s3.INIT=8'h53;
  LUT2 n1527_s32 (
    .F(n1527_36),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam n1527_s32.INIT=4'h4;
  LUT4 n1535_s33 (
    .F(n1535_37),
    .I0(n1535_46),
    .I1(n311_7),
    .I2(n1536_36),
    .I3(n1535_61) 
);
defparam n1535_s33.INIT=16'hC0CD;
  LUT3 n1535_s34 (
    .F(n1535_38),
    .I0(n1536_36),
    .I1(n1535_48),
    .I2(n1535_49) 
);
defparam n1535_s34.INIT=8'h10;
  LUT3 n1535_s35 (
    .F(n1535_39),
    .I0(ff_r46_cmr[2]),
    .I1(n1536_36),
    .I2(n1535_50) 
);
defparam n1535_s35.INIT=8'h10;
  LUT4 n1535_s36 (
    .F(n1535_40),
    .I0(n1536_36),
    .I1(n1535_46),
    .I2(n313_3),
    .I3(n1535_63) 
);
defparam n1535_s36.INIT=16'h00F1;
  LUT2 n1535_s37 (
    .F(n1535_41),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s37.INIT=4'h1;
  LUT4 n1535_s40 (
    .F(n1535_44),
    .I0(n1535_52),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(n1977_8),
    .I3(n1536_36) 
);
defparam n1535_s40.INIT=16'h030A;
  LUT4 n1535_s41 (
    .F(n1535_45),
    .I0(n1535_53),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(ff_nx_tmp_9_13) 
);
defparam n1535_s41.INIT=16'h0BBB;
  LUT4 n1536_s31 (
    .F(n1536_35),
    .I0(ff_r46_cmr[0]),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(n1536_44),
    .I3(ff_r46_cmr[1]) 
);
defparam n1536_s31.INIT=16'h387A;
  LUT4 n1536_s32 (
    .F(n1536_36),
    .I0(n1536_45),
    .I1(ff_r44_clr_7_14),
    .I2(n1536_46),
    .I3(n1536_47) 
);
defparam n1536_s32.INIT=16'h0E00;
  LUT4 n1536_s33 (
    .F(n1536_37),
    .I0(n1536_48),
    .I1(n1536_49),
    .I2(n1536_36),
    .I3(n1536_50) 
);
defparam n1536_s33.INIT=16'h0D00;
  LUT2 n1536_s34 (
    .F(n1536_38),
    .I0(n1536_36),
    .I1(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1536_s34.INIT=4'h1;
  LUT4 n1536_s35 (
    .F(n1536_39),
    .I0(ff_r46_cmr[2]),
    .I1(n1536_51),
    .I2(n1536_36),
    .I3(n1536_52) 
);
defparam n1536_s35.INIT=16'h0001;
  LUT4 n1536_s36 (
    .F(n1536_40),
    .I0(n1536_36),
    .I1(n1535_46),
    .I2(n314_3),
    .I3(n1536_53) 
);
defparam n1536_s36.INIT=16'hF100;
  LUT4 n1536_s38 (
    .F(n1536_42),
    .I0(n1535_41),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(n190_5),
    .I3(n1540_33) 
);
defparam n1536_s38.INIT=16'h4F00;
  LUT4 n1536_s39 (
    .F(n1536_43),
    .I0(n1535_53),
    .I1(w_vdpcmd_vram_rdata[6]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(ff_nx_tmp_9_13) 
);
defparam n1536_s39.INIT=16'h0BBB;
  LUT3 n1537_s31 (
    .F(n1537_35),
    .I0(n1536_36),
    .I1(n1977_8),
    .I2(n1537_31) 
);
defparam n1537_s31.INIT=8'hE2;
  LUT4 n1537_s32 (
    .F(n1537_36),
    .I0(n1536_36),
    .I1(n1537_38),
    .I2(n1537_39),
    .I3(n1537_40) 
);
defparam n1537_s32.INIT=16'h0100;
  LUT4 n1537_s33 (
    .F(n1537_37),
    .I0(ff_nx_tmp_9_13),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(n1535_53),
    .I3(w_vdpcmd_vram_rdata[5]) 
);
defparam n1537_s33.INIT=16'h7077;
  LUT4 n1538_s31 (
    .F(n1538_35),
    .I0(ff_nx_tmp_9_13),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(n1535_53),
    .I3(w_vdpcmd_vram_rdata[4]) 
);
defparam n1538_s31.INIT=16'h7077;
  LUT3 n1539_s31 (
    .F(n1539_35),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_10),
    .I2(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s31.INIT=8'h10;
  LUT3 n1539_s32 (
    .F(n1539_36),
    .I0(n1541_35),
    .I1(n311_7),
    .I2(n1539_37) 
);
defparam n1539_s32.INIT=8'h70;
  LUT3 n1540_s31 (
    .F(n1540_35),
    .I0(n1539_35),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(n1539_39) 
);
defparam n1540_s31.INIT=8'hB0;
  LUT3 n1540_s32 (
    .F(n1540_36),
    .I0(n1541_35),
    .I1(n312_7),
    .I2(n1540_37) 
);
defparam n1540_s32.INIT=8'h70;
  LUT4 n1541_s31 (
    .F(n1541_35),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1541_s31.INIT=16'h1000;
  LUT4 n1541_s32 (
    .F(n1541_36),
    .I0(ff_nx_tmp_9_13),
    .I1(w_vdpcmd_vram_wdata[1]),
    .I2(n1541_37),
    .I3(w_vdpcmd_vram_rdata[1]) 
);
defparam n1541_s32.INIT=16'h7077;
  LUT4 n1542_s30 (
    .F(n1542_34),
    .I0(n1541_35),
    .I1(n314_3),
    .I2(n1527_36),
    .I3(n1542_35) 
);
defparam n1542_s30.INIT=16'h7000;
  LUT4 n1543_s29 (
    .F(n1543_34),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(n1545_33) 
);
defparam n1543_s29.INIT=16'h8000;
  LUT4 n1543_s30 (
    .F(n1543_35),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(n171_5),
    .I2(ff_enable),
    .I3(n1547_39) 
);
defparam n1543_s30.INIT=16'hCA00;
  LUT3 n1543_s31 (
    .F(n1543_36),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_36) 
);
defparam n1543_s31.INIT=8'h10;
  LUT3 n1544_s28 (
    .F(n1544_33),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_33) 
);
defparam n1544_s28.INIT=8'h80;
  LUT3 n1545_s28 (
    .F(n1545_33),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1547_37) 
);
defparam n1545_s28.INIT=8'h80;
  LUT4 n1547_s30 (
    .F(n1547_35),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s30.INIT=16'h0001;
  LUT2 n1549_s28 (
    .F(n1549_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1549_s28.INIT=4'h8;
  LUT3 n1551_s28 (
    .F(n1551_33),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]) 
);
defparam n1551_s28.INIT=8'h40;
  LUT3 n1555_s29 (
    .F(n1555_33),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n1555_37) 
);
defparam n1555_s29.INIT=8'hAC;
  LUT4 n1555_s30 (
    .F(n1555_34),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s30.INIT=16'hEF10;
  LUT3 n1556_s28 (
    .F(n1556_32),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n1555_37) 
);
defparam n1556_s28.INIT=8'hAC;
  LUT3 n1556_s29 (
    .F(n1556_33),
    .I0(ff_r40r41_nx[7]),
    .I1(n1557_33),
    .I2(ff_r40r41_nx[8]) 
);
defparam n1556_s29.INIT=8'hB4;
  LUT3 n1557_s28 (
    .F(n1557_32),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n1555_37) 
);
defparam n1557_s28.INIT=8'hAC;
  LUT4 n1557_s29 (
    .F(n1557_33),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_33) 
);
defparam n1557_s29.INIT=16'h0100;
  LUT4 n1557_s30 (
    .F(n1557_34),
    .I0(n719_1),
    .I1(n1144_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1557_s30.INIT=16'hC0AF;
  LUT3 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n1555_37) 
);
defparam n1558_s28.INIT=8'hAC;
  LUT4 n1558_s29 (
    .F(n1558_33),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(ff_r40r41_nx[6]) 
);
defparam n1558_s29.INIT=16'hEF10;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n1555_37) 
);
defparam n1559_s28.INIT=8'hAC;
  LUT3 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_33),
    .I2(ff_r40r41_nx[5]) 
);
defparam n1559_s29.INIT=8'hB4;
  LUT3 n1560_s28 (
    .F(n1560_32),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n1555_37) 
);
defparam n1560_s28.INIT=8'hAC;
  LUT4 n1560_s29 (
    .F(n1560_33),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s29.INIT=16'h0001;
  LUT4 n1560_s30 (
    .F(n1560_34),
    .I0(n1147_1),
    .I1(n722_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s30.INIT=16'hAFC0;
  LUT3 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n1555_37) 
);
defparam n1561_s28.INIT=8'hAC;
  LUT4 n1561_s29 (
    .F(n1561_33),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(ff_r40r41_nx[3]) 
);
defparam n1561_s29.INIT=16'hFE01;
  LUT3 n1562_s28 (
    .F(n1562_32),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n1555_37) 
);
defparam n1562_s28.INIT=8'hAC;
  LUT3 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[2]) 
);
defparam n1562_s29.INIT=8'hE1;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n1555_37) 
);
defparam n1563_s29.INIT=8'hAC;
  LUT2 n1563_s30 (
    .F(n1563_34),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]) 
);
defparam n1563_s30.INIT=4'h6;
  LUT4 ff_r34r35_sy_9_s7 (
    .F(ff_r34r35_sy_9_11),
    .I0(ff_r34r35_sy_9_12),
    .I1(ff_r34r35_sy_9_27),
    .I2(ff_r34r35_sy_9_14),
    .I3(ff_r34r35_sy_9_15) 
);
defparam ff_r34r35_sy_9_s7.INIT=16'h001F;
  LUT4 ff_r46_cmr_7_s7 (
    .F(ff_r46_cmr_7_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(ff_enable),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(w_vdpcmd_reg_num[2]) 
);
defparam ff_r46_cmr_7_s7.INIT=16'h4000;
  LUT2 \vdp_command_processor.ff_current_y_9_s4  (
    .F(\vdp_command_processor.ff_current_y_9_8 ),
    .I0(ff_state[1]),
    .I1(ff_state[2]) 
);
defparam \vdp_command_processor.ff_current_y_9_s4 .INIT=4'h8;
  LUT4 ff_r38r39_dy_9_s7 (
    .F(ff_r38r39_dy_9_11),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_state[2]),
    .I2(ff_nx_tmp_9_13),
    .I3(ff_vram_wdata_7_9) 
);
defparam ff_r38r39_dy_9_s7.INIT=16'h0100;
  LUT4 ff_r38r39_dy_9_s8 (
    .F(ff_r38r39_dy_9_12),
    .I0(ff_s8s9_sx_tmp_9_13),
    .I1(ff_s8s9_sx_tmp_10_11),
    .I2(ff_r45_mm),
    .I3(ff_state[2]) 
);
defparam ff_r38r39_dy_9_s8.INIT=16'hF53F;
  LUT4 ff_s8s9_sx_tmp_10_s7 (
    .F(ff_s8s9_sx_tmp_10_11),
    .I0(w_current_vdp_command[5]),
    .I1(n1472_7),
    .I2(n1551_33),
    .I3(ff_r46_cmr_7_7) 
);
defparam ff_s8s9_sx_tmp_10_s7.INIT=16'h2000;
  LUT4 ff_s8s9_sx_tmp_10_s9 (
    .F(ff_s8s9_sx_tmp_10_13),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(n1544_32),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_s8s9_sx_tmp_10_s9.INIT=16'hEF00;
  LUT4 ff_nx_tmp_9_s9 (
    .F(ff_nx_tmp_9_13),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_nx_tmp_9_s9.INIT=16'h1000;
  LUT4 ff_nx_tmp_9_s11 (
    .F(ff_nx_tmp_9_15),
    .I0(n1551_33),
    .I1(n1472_7),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam ff_nx_tmp_9_s11.INIT=16'hFE0F;
  LUT3 ff_vram_wdata_7_s10 (
    .F(ff_vram_wdata_7_13),
    .I0(ff_vram_wdata_7_36),
    .I1(ff_vram_wdata_7_19),
    .I2(n1234_3) 
);
defparam ff_vram_wdata_7_s10.INIT=8'h10;
  LUT4 ff_vram_wdata_7_s11 (
    .F(ff_vram_wdata_7_14),
    .I0(ff_nx_tmp_9_19),
    .I1(n1541_31),
    .I2(ff_vram_wdata_7_40),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_vram_wdata_7_s11.INIT=16'h0B00;
  LUT4 ff_vram_wdata_7_s12 (
    .F(ff_vram_wdata_7_15),
    .I0(ff_vram_wdata_7_21),
    .I1(ff_r45_diy),
    .I2(ff_vram_wdata_7_22),
    .I3(\vdp_command_processor.ff_initializing ) 
);
defparam ff_vram_wdata_7_s12.INIT=16'h00F4;
  LUT2 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_23) 
);
defparam ff_vram_wdata_7_s13.INIT=4'h4;
  LUT2 ff_state_1_s10 (
    .F(ff_state_1_14),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_state_1_s10.INIT=4'h6;
  LUT4 ff_state_1_s11 (
    .F(ff_state_1_15),
    .I0(ff_state[1]),
    .I1(ff_s2_tr),
    .I2(n3494_4),
    .I3(n1544_32) 
);
defparam ff_state_1_s11.INIT=16'h0800;
  LUT4 ff_state_0_s9 (
    .F(ff_state_0_13),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state_1_14),
    .I3(ff_vdpcmd_start_7) 
);
defparam ff_state_0_s9.INIT=16'h0070;
  LUT4 n1788_s14 (
    .F(n1788_18),
    .I0(ff_state_1_14),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1788_s14.INIT=16'h35F3;
  LUT2 n1790_s10 (
    .F(n1790_14),
    .I0(n1331_21),
    .I1(ff_state[0]) 
);
defparam n1790_s10.INIT=4'h4;
  LUT4 n1790_s11 (
    .F(n1790_15),
    .I0(n1790_16),
    .I1(n1790_17),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1790_s11.INIT=16'hFACF;
  LUT4 n1789_s9 (
    .F(n1789_13),
    .I0(ff_vram_wdata_7_13),
    .I1(ff_vram_wdata_7_9),
    .I2(ff_r46_cmr_7_6),
    .I3(n1789_22) 
);
defparam n1789_s9.INIT=16'h00BF;
  LUT2 n1789_s10 (
    .F(n1789_14),
    .I0(n1789_17),
    .I1(n1789_18) 
);
defparam n1789_s10.INIT=4'h2;
  LUT3 n1789_s11 (
    .F(n1789_15),
    .I0(n1789_17),
    .I1(ff_state[3]),
    .I2(ff_r34r35_sy_9_31) 
);
defparam n1789_s11.INIT=8'h0E;
  LUT2 n1787_s10 (
    .F(n1787_14),
    .I0(n1787_20),
    .I1(n1787_17) 
);
defparam n1787_s10.INIT=4'h1;
  LUT3 n1787_s11 (
    .F(n1787_15),
    .I0(n1787_20),
    .I1(ff_state[3]),
    .I2(ff_r34r35_sy_9_31) 
);
defparam n1787_s11.INIT=8'h0D;
  LUT4 ff_r44_clr_7_s10 (
    .F(ff_r44_clr_7_14),
    .I0(n313_5),
    .I1(n190_6),
    .I2(ff_enable),
    .I3(n317_7) 
);
defparam ff_r44_clr_7_s10.INIT=16'h1000;
  LUT4 ff_r44_clr_7_s11 (
    .F(ff_r44_clr_7_15),
    .I0(ff_r46_cmr_7_6),
    .I1(ff_nx_tmp_9_11),
    .I2(ff_r44_clr_7_22),
    .I3(n3494_4) 
);
defparam ff_r44_clr_7_s11.INIT=16'h0001;
  LUT4 ff_r44_clr_7_s12 (
    .F(ff_r44_clr_7_16),
    .I0(ff_vram_wdata_7_13),
    .I1(ff_vram_wdata_7_9),
    .I2(ff_state[3]),
    .I3(n3494_4) 
);
defparam ff_r44_clr_7_s12.INIT=16'h0070;
  LUT3 ff_r44_clr_7_s13 (
    .F(ff_r44_clr_7_17),
    .I0(ff_vram_wr_req_15),
    .I1(n1646_12),
    .I2(ff_enable) 
);
defparam ff_r44_clr_7_s13.INIT=8'hE0;
  LUT3 n1535_s42 (
    .F(n1535_46),
    .I0(ff_r46_cmr[1]),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[2]) 
);
defparam n1535_s42.INIT=8'hE0;
  LUT4 n1535_s44 (
    .F(n1535_48),
    .I0(n311_4),
    .I1(n311_5),
    .I2(ff_r46_cmr[1]),
    .I3(n1535_54) 
);
defparam n1535_s44.INIT=16'h1EE0;
  LUT3 n1535_s45 (
    .F(n1535_49),
    .I0(ff_r46_cmr[0]),
    .I1(n1535_54),
    .I2(ff_r46_cmr[2]) 
);
defparam n1535_s45.INIT=8'h0B;
  LUT4 n1535_s46 (
    .F(n1535_50),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n313_3),
    .I3(n1535_65) 
);
defparam n1535_s46.INIT=16'h823F;
  LUT4 n1535_s48 (
    .F(n1535_52),
    .I0(ff_r46_cmr[0]),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(n1535_57),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s48.INIT=16'h387A;
  LUT3 n1535_s49 (
    .F(n1535_53),
    .I0(ff_nx_tmp_9_13),
    .I1(n1977_8),
    .I2(n1541_37) 
);
defparam n1535_s49.INIT=8'hE0;
  LUT4 n1536_s40 (
    .F(n1536_44),
    .I0(ff_r46_cmr[1]),
    .I1(ff_r46_cmr[0]),
    .I2(n1536_54),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s40.INIT=16'hFE4B;
  LUT4 n1536_s41 (
    .F(n1536_45),
    .I0(n1536_54),
    .I1(n1536_55),
    .I2(n1536_56),
    .I3(n1536_57) 
);
defparam n1536_s41.INIT=16'h0001;
  LUT4 n1536_s42 (
    .F(n1536_46),
    .I0(n1535_54),
    .I1(n1536_58),
    .I2(w_vdp_mode_is_highres),
    .I3(ff_r44_clr_3_12) 
);
defparam n1536_s42.INIT=16'h0EEE;
  LUT4 n1536_s43 (
    .F(n1536_47),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n225_5),
    .I3(ff_r46_cmr[3]) 
);
defparam n1536_s43.INIT=16'h1F00;
  LUT3 n1536_s44 (
    .F(n1536_48),
    .I0(ff_r46_cmr[0]),
    .I1(n1536_58),
    .I2(ff_r46_cmr[2]) 
);
defparam n1536_s44.INIT=8'h0B;
  LUT4 n1536_s45 (
    .F(n1536_49),
    .I0(n312_4),
    .I1(n312_5),
    .I2(ff_r46_cmr[1]),
    .I3(n1536_58) 
);
defparam n1536_s45.INIT=16'h1EE0;
  LUT4 n1536_s46 (
    .F(n1536_50),
    .I0(n312_5),
    .I1(n312_4),
    .I2(n1535_46),
    .I3(n1536_67) 
);
defparam n1536_s46.INIT=16'h00EF;
  LUT3 n1536_s47 (
    .F(n1536_51),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[0]) 
);
defparam n1536_s47.INIT=8'hE0;
  LUT2 n1536_s48 (
    .F(n1536_52),
    .I0(ff_r46_cmr[1]),
    .I1(n314_3) 
);
defparam n1536_s48.INIT=4'h8;
  LUT4 n1536_s49 (
    .F(n1536_53),
    .I0(n1536_60),
    .I1(ff_r46_cmr[1]),
    .I2(n314_3),
    .I3(n1536_63) 
);
defparam n1536_s49.INIT=16'h007D;
  LUT4 n1537_s34 (
    .F(n1537_38),
    .I0(n317_9),
    .I1(n1537_41),
    .I2(n1537_42),
    .I3(n1536_57) 
);
defparam n1537_s34.INIT=16'hF800;
  LUT4 n1537_s35 (
    .F(n1537_39),
    .I0(ff_r46_cmr[2]),
    .I1(n317_9),
    .I2(n1536_57),
    .I3(ff_r46_cmr[1]) 
);
defparam n1537_s35.INIT=16'h1400;
  LUT3 n1537_s36 (
    .F(n1537_40),
    .I0(n1537_43),
    .I1(ff_r46_cmr[2]),
    .I2(n1977_8) 
);
defparam n1537_s36.INIT=8'h0B;
  LUT4 n1538_s32 (
    .F(n1538_36),
    .I0(n1538_37),
    .I1(n1536_56),
    .I2(n1977_8),
    .I3(n1538_38) 
);
defparam n1538_s32.INIT=16'h0700;
  LUT4 n1539_s33 (
    .F(n1539_37),
    .I0(ff_nx_tmp_9_13),
    .I1(w_vdpcmd_vram_wdata[3]),
    .I2(n1541_37),
    .I3(w_vdpcmd_vram_rdata[3]) 
);
defparam n1539_s33.INIT=16'h7077;
  LUT4 n1540_s33 (
    .F(n1540_37),
    .I0(ff_nx_tmp_9_13),
    .I1(w_vdpcmd_vram_wdata[2]),
    .I2(n1541_37),
    .I3(w_vdpcmd_vram_rdata[2]) 
);
defparam n1540_s33.INIT=16'h7077;
  LUT4 n1541_s33 (
    .F(n1541_37),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1541_s33.INIT=16'h1400;
  LUT4 n1542_s31 (
    .F(n1542_35),
    .I0(ff_nx_tmp_9_13),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n1541_37),
    .I3(w_vdpcmd_vram_rdata[0]) 
);
defparam n1542_s31.INIT=16'h7077;
  LUT2 n1545_s29 (
    .F(n1545_34),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]) 
);
defparam n1545_s29.INIT=4'h1;
  LUT4 ff_r34r35_sy_9_s8 (
    .F(ff_r34r35_sy_9_12),
    .I0(ff_vram_wdata_7_36),
    .I1(ff_vram_wdata_7_19),
    .I2(ff_nx_tmp_9_13),
    .I3(ff_r34r35_sy_9_16) 
);
defparam ff_r34r35_sy_9_s8.INIT=16'hF100;
  LUT4 ff_r34r35_sy_9_s10 (
    .F(ff_r34r35_sy_9_14),
    .I0(ff_r34r35_sy_9_18),
    .I1(ff_s8s9_sx_tmp[9]),
    .I2(ff_r34r35_sy_9_19),
    .I3(ff_r34r35_sy_9_20) 
);
defparam ff_r34r35_sy_9_s10.INIT=16'h00F1;
  LUT4 ff_r34r35_sy_9_s11 (
    .F(ff_r34r35_sy_9_15),
    .I0(ff_r34r35_sy_9_21),
    .I1(n1555_37),
    .I2(ff_vram_wdata_7_19),
    .I3(ff_vram_wdata_7_36) 
);
defparam ff_r34r35_sy_9_s11.INIT=16'h000E;
  LUT4 ff_s8s9_sx_tmp_10_s10 (
    .F(ff_s8s9_sx_tmp_10_14),
    .I0(ff_s8s9_sx_tmp_10_15),
    .I1(ff_state[2]),
    .I2(ff_state_1_14),
    .I3(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_10_s10.INIT=16'h0400;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(ff_dx_tmp[9]),
    .I1(ff_dx_tmp[8]),
    .I2(w_vdp_mode_is_highres),
    .I3(ff_enable) 
);
defparam ff_vram_wdata_7_s16.INIT=16'hAC00;
  LUT4 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_vram_wdata_7_26),
    .I2(ff_vram_wdata_7_27),
    .I3(ff_vram_wdata_7_28) 
);
defparam ff_vram_wdata_7_s18.INIT=16'h007F;
  LUT4 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(ff_vram_wdata_7_29),
    .I3(ff_vram_wdata_7_30) 
);
defparam ff_vram_wdata_7_s19.INIT=16'h1000;
  LUT4 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s20.INIT=16'hD388;
  LUT4 n1790_s12 (
    .F(n1790_16),
    .I0(w_current_vdp_command[5]),
    .I1(n1551_33),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1790_s12.INIT=16'h8F00;
  LUT4 n1790_s13 (
    .F(n1790_17),
    .I0(ff_nx_tmp_9_13),
    .I1(ff_state[0]),
    .I2(n1790_18),
    .I3(ff_s8s9_sx_tmp_10_15) 
);
defparam n1790_s13.INIT=16'h004F;
  LUT4 n1789_s13 (
    .F(n1789_17),
    .I0(ff_vram_wr_req_8),
    .I1(w_current_vdp_command[6]),
    .I2(\vdp_command_processor.ff_current_y_9_8 ),
    .I3(n1789_20) 
);
defparam n1789_s13.INIT=16'h0007;
  LUT4 n1789_s14 (
    .F(n1789_18),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s14.INIT=16'hB433;
  LUT4 n1787_s13 (
    .F(n1787_17),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1787_s13.INIT=16'h03F5;
  LUT4 ff_r44_clr_3_s8 (
    .F(ff_r44_clr_3_12),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r0_disp_mode[1]),
    .I3(ff_enable) 
);
defparam ff_r44_clr_3_s8.INIT=16'h0700;
  LUT3 n1535_s50 (
    .F(n1535_54),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s50.INIT=8'hE0;
  LUT3 n1535_s51 (
    .F(n1535_55),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]) 
);
defparam n1535_s51.INIT=8'h10;
  LUT4 n1535_s53 (
    .F(n1535_57),
    .I0(ff_r46_cmr[1]),
    .I1(ff_r46_cmr[0]),
    .I2(n1536_55),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s53.INIT=16'hFE4B;
  LUT3 n1536_s50 (
    .F(n1536_54),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s50.INIT=8'hE0;
  LUT3 n1536_s51 (
    .F(n1536_55),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[7]) 
);
defparam n1536_s51.INIT=8'hE0;
  LUT3 n1536_s52 (
    .F(n1536_56),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[4]) 
);
defparam n1536_s52.INIT=8'hE0;
  LUT3 n1536_s53 (
    .F(n1536_57),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[5]) 
);
defparam n1536_s53.INIT=8'hE0;
  LUT3 n1536_s54 (
    .F(n1536_58),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s54.INIT=8'hE0;
  LUT3 n1536_s56 (
    .F(n1536_60),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[0]),
    .I2(n1536_51) 
);
defparam n1536_s56.INIT=8'h40;
  LUT2 n1537_s37 (
    .F(n1537_41),
    .I0(ff_r46_cmr[1]),
    .I1(ff_r46_cmr[2]) 
);
defparam n1537_s37.INIT=4'h1;
  LUT2 n1537_s38 (
    .F(n1537_42),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[2]) 
);
defparam n1537_s38.INIT=4'h1;
  LUT4 n1537_s39 (
    .F(n1537_43),
    .I0(n1536_57),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1537_s39.INIT=16'h333A;
  LUT4 n1538_s33 (
    .F(n1538_37),
    .I0(ff_r46_cmr[0]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1538_s33.INIT=16'h007D;
  LUT4 n1538_s34 (
    .F(n1538_38),
    .I0(n1536_56),
    .I1(n1538_39),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1535_46) 
);
defparam n1538_s34.INIT=16'h0FEE;
  LUT4 ff_r34r35_sy_9_s12 (
    .F(ff_r34r35_sy_9_16),
    .I0(n1547_35),
    .I1(n1545_34),
    .I2(ff_r34r35_sy_9_22),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s12.INIT=16'h7F00;
  LUT3 ff_r34r35_sy_9_s13 (
    .F(ff_r34r35_sy_9_17),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]) 
);
defparam ff_r34r35_sy_9_s13.INIT=8'h10;
  LUT2 ff_r34r35_sy_9_s14 (
    .F(ff_r34r35_sy_9_18),
    .I0(ff_enable),
    .I1(\vdp_command_processor.maxxmask [1]) 
);
defparam ff_r34r35_sy_9_s14.INIT=4'h1;
  LUT3 ff_r34r35_sy_9_s15 (
    .F(ff_r34r35_sy_9_19),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(ff_enable),
    .I2(ff_s8s9_sx_tmp[8]) 
);
defparam ff_r34r35_sy_9_s15.INIT=8'h0E;
  LUT4 ff_r34r35_sy_9_s16 (
    .F(ff_r34r35_sy_9_20),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_s8s9_sx_tmp[8]),
    .I2(w_vdp_mode_is_highres),
    .I3(ff_enable) 
);
defparam ff_r34r35_sy_9_s16.INIT=16'hAC00;
  LUT4 ff_r34r35_sy_9_s17 (
    .F(ff_r34r35_sy_9_21),
    .I0(n1545_34),
    .I1(ff_r34r35_sy_9_22),
    .I2(n1547_35),
    .I3(ff_r34r35_sy_9_23) 
);
defparam ff_r34r35_sy_9_s17.INIT=16'h7F00;
  LUT3 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_15),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[1]) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=8'h90;
  LUT3 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(ff_enable),
    .I2(ff_dx_tmp[8]) 
);
defparam ff_vram_wdata_7_s21.INIT=8'h0E;
  LUT4 ff_vram_wdata_7_s22 (
    .F(ff_vram_wdata_7_25),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s22.INIT=16'hFA3F;
  LUT3 ff_vram_wdata_7_s23 (
    .F(ff_vram_wdata_7_26),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r34r35_sy[1]),
    .I2(ff_vram_wdata_7_31) 
);
defparam ff_vram_wdata_7_s23.INIT=8'h10;
  LUT4 ff_vram_wdata_7_s24 (
    .F(ff_vram_wdata_7_27),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r34r35_sy[7]),
    .I2(ff_r34r35_sy[8]),
    .I3(ff_r34r35_sy[9]) 
);
defparam ff_vram_wdata_7_s24.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s25 (
    .F(ff_vram_wdata_7_28),
    .I0(ff_nx_tmp_9_13),
    .I1(ff_vram_wdata_7_32),
    .I2(ff_vram_wdata_7_33),
    .I3(ff_vram_wdata_7_34) 
);
defparam ff_vram_wdata_7_s25.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s26 (
    .F(ff_vram_wdata_7_29),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(ff_r42r43_ny[5]) 
);
defparam ff_vram_wdata_7_s26.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s27 (
    .F(ff_vram_wdata_7_30),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[8]),
    .I2(ff_r42r43_ny[9]),
    .I3(ff_r42r43_ny[0]) 
);
defparam ff_vram_wdata_7_s27.INIT=16'h0100;
  LUT4 n1790_s14 (
    .F(n1790_18),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r34r35_sy_9_17),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1790_s14.INIT=16'h0FFB;
  LUT4 n1789_s15 (
    .F(n1789_19),
    .I0(w_current_vdp_command[5]),
    .I1(n1551_33),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1789_s15.INIT=16'h4F00;
  LUT4 n1789_s16 (
    .F(n1789_20),
    .I0(ff_r34r35_sy_9_17),
    .I1(n1541_37),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1789_s16.INIT=16'h3A00;
  LUT4 n1787_s14 (
    .F(n1787_18),
    .I0(ff_nx_tmp_9_13),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1787_s14.INIT=16'hDC0C;
  LUT3 n1538_s35 (
    .F(n1538_39),
    .I0(ff_r46_cmr[1]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(ff_r46_cmr[2]) 
);
defparam n1538_s35.INIT=8'h07;
  LUT4 ff_r34r35_sy_9_s18 (
    .F(ff_r34r35_sy_9_22),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(ff_nx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s18.INIT=16'h0001;
  LUT3 ff_r34r35_sy_9_s19 (
    .F(ff_r34r35_sy_9_23),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s19.INIT=8'h90;
  LUT4 ff_vram_wdata_7_s28 (
    .F(ff_vram_wdata_7_31),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s28.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s29 (
    .F(ff_vram_wdata_7_32),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_r38r39_dy[4]),
    .I3(ff_r38r39_dy[5]) 
);
defparam ff_vram_wdata_7_s29.INIT=16'h0001;
  LUT2 ff_vram_wdata_7_s30 (
    .F(ff_vram_wdata_7_33),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]) 
);
defparam ff_vram_wdata_7_s30.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s31 (
    .F(ff_vram_wdata_7_34),
    .I0(ff_r38r39_dy[6]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_r38r39_dy[8]),
    .I3(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s31.INIT=16'h0001;
  LUT4 ff_r44_clr_3_s9 (
    .F(ff_r44_clr_3_14),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(ff_enable),
    .I2(w_vdp_mode_is_highres),
    .I3(ff_r44_clr_3_12) 
);
defparam ff_r44_clr_3_s9.INIT=16'h0EEE;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_17),
    .I0(ff_s8s9_sx_tmp_10_14),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'h0054;
  LUT4 ff_vram_wdata_7_s32 (
    .F(ff_vram_wdata_7_36),
    .I0(ff_enable),
    .I1(\vdp_command_processor.maxxmask [1]),
    .I2(ff_dx_tmp[9]),
    .I3(ff_vram_wdata_7_24) 
);
defparam ff_vram_wdata_7_s32.INIT=16'h00F1;
  LUT4 ff_r34r35_sy_7_s4 (
    .F(ff_r34r35_sy_7_9),
    .I0(n2298_10),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(w_vdpcmd_reg_num[1]) 
);
defparam ff_r34r35_sy_7_s4.INIT=16'h0200;
  LUT4 ff_r34r35_sy_9_s20 (
    .F(ff_r34r35_sy_9_25),
    .I0(n2298_10),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(w_vdpcmd_reg_num[0]) 
);
defparam ff_r34r35_sy_9_s20.INIT=16'h2000;
  LUT4 n1527_s33 (
    .F(n1527_38),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(ff_r44_clr_7_14),
    .I3(ff_s2_ce) 
);
defparam n1527_s33.INIT=16'hF100;
  LUT4 n1804_s2 (
    .F(n1804_6),
    .I0(ff_r42r43_ny[8]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_4),
    .I3(ff_r42r43_ny[9]) 
);
defparam n1804_s2.INIT=16'hEF10;
  LUT4 n311_s3 (
    .F(n311_7),
    .I0(n313_6),
    .I1(n313_5),
    .I2(w_vdpcmd_vram_rdata[3]),
    .I3(n311_5) 
);
defparam n311_s3.INIT=16'hFFD0;
  LUT4 ff_r34r35_sy_9_s21 (
    .F(ff_r34r35_sy_9_27),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[7]),
    .I3(w_current_vdp_command[6]) 
);
defparam ff_r34r35_sy_9_s21.INIT=16'h0200;
  LUT4 n1536_s58 (
    .F(n1536_63),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[0]),
    .I3(n1535_55) 
);
defparam n1536_s58.INIT=16'hE000;
  LUT3 n1545_s30 (
    .F(n1545_36),
    .I0(n1547_35),
    .I1(ff_nx_tmp[4]),
    .I2(ff_nx_tmp[5]) 
);
defparam n1545_s30.INIT=8'h02;
  LUT4 n1547_s31 (
    .F(n1547_37),
    .I0(ff_nx_tmp[2]),
    .I1(ff_nx_tmp[3]),
    .I2(ff_nx_tmp[0]),
    .I3(ff_nx_tmp[1]) 
);
defparam n1547_s31.INIT=16'h8000;
  LUT4 n1550_s28 (
    .F(n1550_34),
    .I0(ff_nx_tmp[2]),
    .I1(ff_nx_tmp[0]),
    .I2(ff_nx_tmp[1]),
    .I3(ff_r46_cmr_7_6) 
);
defparam n1550_s28.INIT=16'h9500;
  LUT3 n1810_s2 (
    .F(n1810_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]) 
);
defparam n1810_s2.INIT=8'h01;
  LUT4 n1809_s2 (
    .F(n1809_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[0]),
    .I3(ff_r42r43_ny[1]) 
);
defparam n1809_s2.INIT=16'h0001;
  LUT3 n190_s6 (
    .F(n190_10),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(n190_8) 
);
defparam n190_s6.INIT=8'h60;
  LUT4 n312_s3 (
    .F(n312_7),
    .I0(n312_4),
    .I1(n313_6),
    .I2(n313_5),
    .I3(w_vdpcmd_vram_rdata[2]) 
);
defparam n312_s3.INIT=16'hFBAA;
  LUT4 n1646_s5 (
    .F(n1646_10),
    .I0(w_vdpcmd_tr_clr_req),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(n3494_4),
    .I3(n1646_12) 
);
defparam n1646_s5.INIT=16'h00F9;
  LUT4 n1537_s40 (
    .F(n1537_45),
    .I0(ff_r46_cmr[2]),
    .I1(n1536_36),
    .I2(n1535_50),
    .I3(n1535_40) 
);
defparam n1537_s40.INIT=16'hEF00;
  LUT4 n1535_s54 (
    .F(n1535_59),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n190_5) 
);
defparam n1535_s54.INIT=16'h1F00;
  LUT4 n1535_s55 (
    .F(n1535_61),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[3]),
    .I3(n1535_55) 
);
defparam n1535_s55.INIT=16'hE000;
  LUT4 n1536_s60 (
    .F(n1536_67),
    .I0(n1536_58),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s60.INIT=16'h0200;
  LUT4 n1535_s56 (
    .F(n1535_63),
    .I0(n1535_65),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s56.INIT=16'h0200;
  LUT3 n2298_s4 (
    .F(n2298_8),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(n2298_5) 
);
defparam n2298_s4.INIT=8'h40;
  LUT4 n1646_s6 (
    .F(n1646_12),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(ff_r42r43_ny_9_10) 
);
defparam n1646_s6.INIT=16'h0200;
  LUT3 n2299_s2 (
    .F(n2299_6),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2298_5) 
);
defparam n2299_s2.INIT=8'h10;
  LUT4 n1787_s15 (
    .F(n1787_20),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state_1_14),
    .I3(n1787_18) 
);
defparam n1787_s15.INIT=16'h7F00;
  LUT4 n1787_s16 (
    .F(n1787_22),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1551_33),
    .I3(ff_state[3]) 
);
defparam n1787_s16.INIT=16'hF700;
  LUT4 ff_dx_tmp_9_s8 (
    .F(ff_dx_tmp_9_13),
    .I0(n1472_7),
    .I1(n1540_33),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_dx_tmp_9_s8.INIT=16'h4000;
  LUT4 ff_state_1_s12 (
    .F(ff_state_1_17),
    .I0(n1472_7),
    .I1(n1540_33),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_state_1_s12.INIT=16'h8000;
  LUT3 n1535_s57 (
    .F(n1535_65),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(ff_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s57.INIT=8'hA8;
  LUT3 n1533_s26 (
    .F(n1533_31),
    .I0(ff_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_s2_ce) 
);
defparam n1533_s26.INIT=8'h10;
  LUT4 ff_state_2_s10 (
    .F(ff_state_2_15),
    .I0(ff_vdpcmd_start),
    .I1(n1544_32),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_state_2_s10.INIT=16'h0004;
  LUT3 ff_s8s9_sx_tmp_9_s8 (
    .F(ff_s8s9_sx_tmp_9_13),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_s8s9_sx_tmp_9_s8.INIT=8'h02;
  LUT4 ff_s8s9_sx_tmp_10_s13 (
    .F(ff_s8s9_sx_tmp_10_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_r46_cmr_7_6),
    .I3(ff_s8s9_sx_tmp_10_10) 
);
defparam ff_s8s9_sx_tmp_10_s13.INIT=16'h1F00;
  LUT4 ff_vram_rd_req_s5 (
    .F(ff_vram_rd_req_9),
    .I0(n1541_31),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_rd_req_s5.INIT=16'h0008;
  LUT4 ff_r44_clr_7_s16 (
    .F(ff_r44_clr_7_22),
    .I0(ff_state[2]),
    .I1(ff_state_1_14),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_r44_clr_7_s16.INIT=16'h0200;
  LUT3 ff_s2_tr_s5 (
    .F(ff_s2_tr_10),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_s2_tr_s5.INIT=8'h10;
  LUT4 ff_vram_wdata_7_s33 (
    .F(ff_vram_wdata_7_38),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_s2_tr),
    .I3(n1544_32) 
);
defparam ff_vram_wdata_7_s33.INIT=16'hFB00;
  LUT4 ff_vram_wr_req_s7 (
    .F(ff_vram_wr_req_13),
    .I0(n1540_33),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wr_req_s7.INIT=16'h0800;
  LUT3 n1977_s4 (
    .F(n1977_8),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]) 
);
defparam n1977_s4.INIT=8'h01;
  LUT4 n191_s2 (
    .F(n191_7),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(n190_6) 
);
defparam n191_s2.INIT=16'hFEFF;
  LUT4 n317_s4 (
    .F(n317_9),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[5]) 
);
defparam n317_s4.INIT=16'hFE00;
  LUT4 ff_nx_tmp_9_s13 (
    .F(ff_nx_tmp_9_19),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_nx_tmp_9_s13.INIT=16'h0900;
  LUT4 n1583_s23 (
    .F(n1583_28),
    .I0(n1583_26),
    .I1(n966_1),
    .I2(n1574_29),
    .I3(ff_state[3]) 
);
defparam n1583_s23.INIT=16'hACAA;
  LUT4 n1582_s23 (
    .F(n1582_28),
    .I0(n1582_26),
    .I1(n965_1),
    .I2(n1574_29),
    .I3(ff_state[3]) 
);
defparam n1582_s23.INIT=16'hACAA;
  LUT4 n1581_s23 (
    .F(n1581_28),
    .I0(n1581_26),
    .I1(n964_1),
    .I2(n1574_29),
    .I3(ff_state[3]) 
);
defparam n1581_s23.INIT=16'hACAA;
  LUT4 n1580_s23 (
    .F(n1580_28),
    .I0(n1580_26),
    .I1(n963_1),
    .I2(n1574_29),
    .I3(ff_state[3]) 
);
defparam n1580_s23.INIT=16'hACAA;
  LUT4 n1579_s23 (
    .F(n1579_28),
    .I0(n1579_26),
    .I1(n962_1),
    .I2(n1574_29),
    .I3(ff_state[3]) 
);
defparam n1579_s23.INIT=16'hACAA;
  LUT4 n1578_s23 (
    .F(n1578_28),
    .I0(n1578_26),
    .I1(n961_1),
    .I2(n1574_29),
    .I3(ff_state[3]) 
);
defparam n1578_s23.INIT=16'hACAA;
  LUT4 n1577_s23 (
    .F(n1577_28),
    .I0(n1577_26),
    .I1(n960_1),
    .I2(n1574_29),
    .I3(ff_state[3]) 
);
defparam n1577_s23.INIT=16'hACAA;
  LUT4 n1576_s24 (
    .F(n1576_29),
    .I0(n1576_26),
    .I1(n959_1),
    .I2(n1574_29),
    .I3(ff_state[3]) 
);
defparam n1576_s24.INIT=16'hACAA;
  LUT4 n1555_s32 (
    .F(n1555_37),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1555_s32.INIT=16'h4000;
  LUT3 n172_s2 (
    .F(n172_6),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n190_10) 
);
defparam n172_s2.INIT=8'h80;
  LUT4 n189_s2 (
    .F(n189_7),
    .I0(n190_5),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r45_dix) 
);
defparam n189_s2.INIT=16'hFF80;
  LUT3 n192_s3 (
    .F(n192_8),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n1977_8) 
);
defparam n192_s3.INIT=8'h8F;
  LUT4 n2632_s3 (
    .F(n2632_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2632_s3.INIT=16'hFEFF;
  LUT4 n1539_s34 (
    .F(n1539_39),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n313_6) 
);
defparam n1539_s34.INIT=16'h2C00;
  LUT4 n1542_s32 (
    .F(n1542_37),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_r44_clr[0]),
    .I3(n1542_34) 
);
defparam n1542_s32.INIT=16'h00F6;
  LUT4 n1547_s32 (
    .F(n1547_39),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(w_current_vdp_command[5]),
    .I3(n1551_33) 
);
defparam n1547_s32.INIT=16'h4555;
  LUT4 n1536_s61 (
    .F(n1536_69),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1536_s61.INIT=16'h0004;
  LUT4 n1789_s17 (
    .F(n1789_22),
    .I0(n1789_19),
    .I1(ff_nx_tmp_9_19),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1789_s17.INIT=16'h0E00;
  LUT4 n1541_s34 (
    .F(n1541_39),
    .I0(n1542_31),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1541_s34.INIT=16'h0700;
  LUT4 n1538_s36 (
    .F(n1538_41),
    .I0(n1538_36),
    .I1(n1536_36),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1538_s36.INIT=16'h0D00;
  LUT4 n1542_s33 (
    .F(n1542_39),
    .I0(n1542_31),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1542_s33.INIT=16'h0700;
  LUT4 ff_r34r35_sy_9_s23 (
    .F(ff_r34r35_sy_9_31),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r34r35_sy_9_s23.INIT=16'h0100;
  LUT4 ff_vram_wdata_7_s34 (
    .F(ff_vram_wdata_7_40),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_vram_wdata_7_25) 
);
defparam ff_vram_wdata_7_s34.INIT=16'h0100;
  LUT3 ff_vram_wdata_7_s35 (
    .F(ff_vram_wdata_7_42),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam ff_vram_wdata_7_s35.INIT=8'h02;
  LUT4 n1560_s31 (
    .F(n1560_36),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n1560_30),
    .I3(n1560_31) 
);
defparam n1560_s31.INIT=16'hFF01;
  LUT4 n1557_s31 (
    .F(n1557_36),
    .I0(n1557_30),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1557_31) 
);
defparam n1557_s31.INIT=16'h00FD;
  LUT4 n1552_s27 (
    .F(n1552_33),
    .I0(n1552_31),
    .I1(ff_nx_tmp[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1552_s27.INIT=16'h333A;
  LUT4 n1548_s27 (
    .F(n1548_33),
    .I0(n1548_30),
    .I1(n1548_31),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1548_s27.INIT=16'h555C;
  LUT4 n1546_s27 (
    .F(n1546_33),
    .I0(n1546_30),
    .I1(n1546_31),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1546_s27.INIT=16'h555C;
  LUT4 n1544_s29 (
    .F(n1544_35),
    .I0(n1544_30),
    .I1(n1544_31),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1544_s29.INIT=16'h555C;
  LUT4 n196_s4 (
    .F(n196_10),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s4.INIT=16'hF8FF;
  LUT4 n1982_s4 (
    .F(n1982_8),
    .I0(n1982_4),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_vdp_mode_is_highres),
    .I3(n1982_5) 
);
defparam n1982_s4.INIT=16'h10FF;
  LUT4 n1981_s3 (
    .F(n1981_7),
    .I0(n1979_4),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_vdp_mode_is_highres),
    .I3(n1981_4) 
);
defparam n1981_s3.INIT=16'h10FF;
  LUT4 n1980_s3 (
    .F(n1980_7),
    .I0(n1980_4),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_vdp_mode_is_highres),
    .I3(n1980_5) 
);
defparam n1980_s3.INIT=16'h10FF;
  LUT4 n1527_s35 (
    .F(n1527_42),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1527_s35.INIT=16'h0900;
  LUT4 ff_r44_clr_7_s17 (
    .F(ff_r44_clr_7_24),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam ff_r44_clr_7_s17.INIT=16'hB00B;
  LUT4 ff_vram_wr_req_s8 (
    .F(ff_vram_wr_req_15),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(w_vdpcmd_tr_clr_ack) 
);
defparam ff_vram_wr_req_s8.INIT=16'h9009;
  LUT3 n2298_s5 (
    .F(n2298_10),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n2298_s5.INIT=8'h14;
  LUT4 ff_r38r39_dy_9_s9 (
    .F(ff_r38r39_dy_9_14),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(ff_r38r39_dy_9_12) 
);
defparam ff_r38r39_dy_9_s9.INIT=16'h8200;
  LUT3 ff_r42r43_ny_9_s5 (
    .F(ff_r42r43_ny_9_10),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_num[3]) 
);
defparam ff_r42r43_ny_9_s5.INIT=8'h60;
  LUT3 n1778_s2 (
    .F(n1778_7),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[7]) 
);
defparam n1778_s2.INIT=8'h60;
  LUT3 n1779_s2 (
    .F(n1779_7),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[6]) 
);
defparam n1779_s2.INIT=8'h60;
  LUT3 n1780_s2 (
    .F(n1780_7),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[5]) 
);
defparam n1780_s2.INIT=8'h60;
  LUT3 n1781_s2 (
    .F(n1781_7),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[4]) 
);
defparam n1781_s2.INIT=8'h60;
  LUT3 n1782_s2 (
    .F(n1782_7),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[3]) 
);
defparam n1782_s2.INIT=8'h60;
  LUT3 n1783_s2 (
    .F(n1783_7),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[2]) 
);
defparam n1783_s2.INIT=8'h60;
  LUT3 n1784_s2 (
    .F(n1784_7),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[1]) 
);
defparam n1784_s2.INIT=8'h60;
  LUT3 n1785_s2 (
    .F(n1785_7),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[0]) 
);
defparam n1785_s2.INIT=8'h60;
  LUT3 n1786_s3 (
    .F(n1786_8),
    .I0(n1786_6),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1786_s3.INIT=8'h14;
  LUT4 n1787_s17 (
    .F(n1787_24),
    .I0(n1787_11),
    .I1(n1787_12),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1787_s17.INIT=16'hE00E;
  LUT4 n1789_s18 (
    .F(n1789_24),
    .I0(n1789_11),
    .I1(n1789_12),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1789_s18.INIT=16'hD00D;
  LUT4 n1790_s15 (
    .F(n1790_20),
    .I0(n1790_12),
    .I1(n1790_13),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1790_s15.INIT=16'hB00B;
  LUT4 ff_state_2_s11 (
    .F(ff_state_2_17),
    .I0(ff_state_2_15),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(ff_state_0_11) 
);
defparam ff_state_2_s11.INIT=16'h7D00;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT4 n1807_s2 (
    .F(n1807_6),
    .I0(n1807_4),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1807_s2.INIT=16'hACCA;
  LUT4 n1804_s3 (
    .F(n1804_8),
    .I0(n1804_6),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1804_s3.INIT=16'hACCA;
  LUT3 n650_s4 (
    .F(n650_9),
    .I0(\vdp_command_processor.ff_initializing_14 ),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_state[0]) 
);
defparam n650_s4.INIT=8'h4E;
  LUT2 n2386_s4 (
    .F(n2386_8),
    .I0(n1470_5),
    .I1(w_vdpcmd_vram_write_ack) 
);
defparam n2386_s4.INIT=4'h6;
  LUT3 n3494_s3 (
    .F(n3494_8),
    .I0(ff_enable),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_write_req) 
);
defparam n3494_s3.INIT=8'h28;
  LUT4 n3500_s3 (
    .F(n3500_8),
    .I0(ff_enable),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(n3494_4) 
);
defparam n3500_s3.INIT=16'h0028;
  LUT4 n1543_s32 (
    .F(n1543_38),
    .I0(ff_nx_tmp[8]),
    .I1(ff_nx_tmp[6]),
    .I2(ff_nx_tmp[7]),
    .I3(n1545_36) 
);
defparam n1543_s32.INIT=16'h0100;
  LUT4 ff_r46_cmr_7_s8 (
    .F(ff_r46_cmr_7_11),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_num[3]),
    .I3(ff_r46_cmr_7_9) 
);
defparam ff_r46_cmr_7_s8.INIT=16'h6000;
  LUT3 \vdp_command_processor.ff_initializing_s7  (
    .F(\vdp_command_processor.ff_initializing_14 ),
    .I0(ff_enable),
    .I1(ff_vram_wr_req_15),
    .I2(\vdp_command_processor.ff_initializing_8 ) 
);
defparam \vdp_command_processor.ff_initializing_s7 .INIT=8'h80;
  LUT4 ff_state_1_s13 (
    .F(ff_state_1_19),
    .I0(ff_r46_cmr_7_11),
    .I1(ff_enable),
    .I2(ff_vram_wr_req_15),
    .I3(ff_state_1_15) 
);
defparam ff_state_1_s13.INIT=16'h00EA;
  LUT3 ff_s2_ce_s6 (
    .F(ff_s2_ce_11),
    .I0(ff_s2_ce_9),
    .I1(ff_enable),
    .I2(ff_vram_wr_req_15) 
);
defparam ff_s2_ce_s6.INIT=8'h40;
  LUT4 n1535_s58 (
    .F(n1535_67),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n190_8) 
);
defparam n1535_s58.INIT=16'h2800;
  LUT4 n318_s3 (
    .F(n318_8),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[4]) 
);
defparam n318_s3.INIT=16'hFE00;
  LUT4 n316_s3 (
    .F(n316_8),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n316_s3.INIT=16'hFE00;
  LUT4 n315_s3 (
    .F(n315_8),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n315_s3.INIT=16'hFE00;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_17),
    .RESET(n204_5) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_24),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_3_9),
    .RESET(n204_5) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_0_11),
    .RESET(n204_5) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2317_4),
    .RESET(n204_5) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n204_5) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n204_5) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n204_5) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n204_5) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n204_5) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n204_5) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n204_5) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n204_5) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n204_5) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n204_5) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2298_8),
    .RESET(n204_5) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_6),
    .RESET(n204_5) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_6),
    .RESET(n204_5) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_6),
    .RESET(n204_5) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_6),
    .RESET(n204_5) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_6),
    .RESET(n204_5) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_6),
    .RESET(n204_5) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_6),
    .RESET(n204_5) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_6),
    .RESET(n204_5) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_9_7),
    .RESET(n204_5) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_9_7),
    .RESET(n204_5) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n204_5) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n204_5) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n204_5) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n204_5) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n204_5) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n204_5) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n204_5) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n204_5) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2278_4),
    .RESET(n204_5) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2278_4),
    .RESET(n204_5) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n204_5) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n204_5) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n204_5) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n204_5) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n204_5) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n204_5) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n204_5) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n204_5) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n204_5) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n204_5) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n204_5) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(ff_r44_clr[7]),
    .D(n1527_33),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n204_5) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(ff_r44_clr[6]),
    .D(n1528_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n204_5) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(ff_r44_clr[5]),
    .D(n1529_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n204_5) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(ff_r44_clr[4]),
    .D(n1530_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n204_5) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(ff_r44_clr[3]),
    .D(n1531_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_3_9),
    .RESET(n204_5) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(ff_r44_clr[2]),
    .D(n1532_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_3_9),
    .RESET(n204_5) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(ff_r44_clr[1]),
    .D(n1533_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_1_9),
    .RESET(n204_5) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(ff_r44_clr[0]),
    .D(n1534_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_1_9),
    .RESET(n204_5) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2255_4),
    .RESET(n204_5) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2255_4),
    .RESET(n204_5) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2255_4),
    .RESET(n204_5) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2255_4),
    .RESET(n204_5) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n204_5) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n204_5) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n204_5) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n204_5) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n204_5) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n204_5) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n204_5) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n204_5) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_37),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_10_19),
    .RESET(n204_5) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_33),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(ff_s8s9_sx_tmp[8]),
    .D(n1555_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(ff_s8s9_sx_tmp[7]),
    .D(n1556_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(ff_s8s9_sx_tmp[6]),
    .D(n1557_36),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(ff_s8s9_sx_tmp[5]),
    .D(n1558_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(ff_s8s9_sx_tmp[4]),
    .D(n1559_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(ff_s8s9_sx_tmp[3]),
    .D(n1560_36),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(ff_s8s9_sx_tmp[2]),
    .D(n1561_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(ff_s8s9_sx_tmp[1]),
    .D(n1562_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(ff_s8s9_sx_tmp[0]),
    .D(n1563_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_31),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_35),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_33),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_33),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_33),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_9),
    .RESET(n204_5) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdpcmd_start_6),
    .RESET(n204_5) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wr_req_13),
    .RESET(n204_5) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n939_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_rd_req_9),
    .RESET(n204_5) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n204_5) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n204_5) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n204_5) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n204_5) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n204_5) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n204_5) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n204_5) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n204_5) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(ff_s2_tr),
    .D(n1646_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_s2_tr_6),
    .SET(n204_5) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(ff_s2_ce),
    .D(n1518_26),
    .CLK(O_sdram_clk_d),
    .CE(ff_s2_ce_11),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address[16]),
    .D(n1967_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_15_s0 (
    .Q(w_vdpcmd_vram_address[15]),
    .D(n1968_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address[14]),
    .D(n1969_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address[13]),
    .D(n1970_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address[12]),
    .D(n1971_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address[11]),
    .D(n1972_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address[10]),
    .D(n1973_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address[9]),
    .D(n1974_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address[8]),
    .D(n1975_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address[7]),
    .D(n1976_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address[6]),
    .D(n1977_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address[5]),
    .D(n1978_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address[4]),
    .D(n1979_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address[3]),
    .D(n1980_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address[2]),
    .D(n1981_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address[1]),
    .D(n1982_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address[0]),
    .D(n1983_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_rd_req_9),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_rd_req_9),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n204_5) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2632_7),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_24),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_3_9),
    .RESET(n204_5) 
);
  DFFR \vdp_command_processor.ff_initializing_s5  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_9),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=1'b0;
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1602_11),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1398_7),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(ff_r44_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(ff_r44_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_7),
    .I1(ff_r44_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_7),
    .I1(ff_r44_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_8),
    .I1(ff_r44_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_9),
    .I1(ff_r44_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_8),
    .I1(ff_r44_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_8),
    .I1(ff_r44_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  ALU n1234_s0 (
    .SUM(n1234_1_SUM),
    .COUT(n1234_3),
    .I0(ff_nx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1233_3) 
);
defparam n1234_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n2386_s6 (
    .O(n2386_11),
    .I(w_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  O_sdram_clk_d,
  n204_5,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  ff_enable,
  w_vdp_command_drive,
  reg_r1_disp_on_Z,
  reg_r9_pal_mode_Z,
  w_current_vdp_command_c,
  ff_wait_cnt
)
;
input O_sdram_clk_d;
input n204_5;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input ff_enable;
input w_vdp_command_drive;
input reg_r1_disp_on_Z;
input reg_r9_pal_mode_Z;
input [7:4] w_current_vdp_command_c;
output [15:15] ff_wait_cnt;
wire n74_2;
wire n75_2;
wire n76_2;
wire n77_2;
wire n78_2;
wire n79_2;
wire n80_2;
wire n81_2;
wire n82_2;
wire n83_2;
wire n84_2;
wire n85_2;
wire n86_2;
wire n156_2;
wire n157_2;
wire n158_2;
wire n159_2;
wire n160_2;
wire n161_2;
wire n162_2;
wire n163_2;
wire n164_2;
wire n165_2;
wire n166_2;
wire n167_2;
wire n168_2;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n449_4;
wire n449_6;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n453_5;
wire n454_4;
wire n454_5;
wire n455_4;
wire n456_4;
wire n457_4;
wire n457_5;
wire n458_4;
wire n459_4;
wire n460_4;
wire n461_4;
wire n462_4;
wire n462_5;
wire n449_8;
wire n452_7;
wire n455_7;
wire n456_7;
wire n458_7;
wire n459_7;
wire n460_7;
wire n461_7;
wire n73_6;
wire n155_5;
wire n286_5;
wire n368_5;
wire n73_7;
wire n73_8;
wire n155_6;
wire n155_7;
wire n286_6;
wire n286_7;
wire n368_6;
wire n368_7;
wire n259_5;
wire n260_5;
wire n261_5;
wire n262_5;
wire n263_5;
wire n264_5;
wire n265_5;
wire n266_6;
wire n220_7;
wire n223_5;
wire n224_5;
wire n225_5;
wire n226_5;
wire n227_5;
wire n228_5;
wire n229_5;
wire n230_5;
wire n231_5;
wire n232_5;
wire n233_5;
wire n187_7;
wire n190_5;
wire n191_5;
wire n192_5;
wire n193_5;
wire n194_5;
wire n195_5;
wire n196_5;
wire n197_5;
wire n198_5;
wire n199_5;
wire n200_8;
wire n410_5;
wire n411_5;
wire n412_5;
wire n413_5;
wire n335_7;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n345_5;
wire n346_5;
wire n347_5;
wire n348_7;
wire n302_7;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n253_7;
wire n256_5;
wire n257_5;
wire n258_5;
wire n40_8;
wire n43_6;
wire n44_6;
wire n45_6;
wire n46_6;
wire n47_6;
wire n48_6;
wire n49_6;
wire n50_6;
wire n51_6;
wire n52_6;
wire n53_6;
wire n7_8;
wire n10_6;
wire n11_6;
wire n12_6;
wire n13_6;
wire n14_6;
wire n15_6;
wire n16_6;
wire n17_6;
wire n18_6;
wire n19_6;
wire n20_8;
wire n400_7;
wire n403_5;
wire n404_5;
wire n405_5;
wire n406_5;
wire n407_5;
wire n408_5;
wire n409_5;
wire n122_8;
wire n125_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n129_6;
wire n130_6;
wire n131_6;
wire n132_6;
wire n133_6;
wire n134_6;
wire n135_6;
wire n89_8;
wire n92_6;
wire n93_6;
wire n94_6;
wire n95_6;
wire n96_6;
wire n97_6;
wire n98_6;
wire n99_6;
wire n100_6;
wire n101_6;
wire n102_7;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n417_1;
wire n417_0_COUT;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n385_3;
wire n386_3;
wire n388_3;
wire n389_3;
wire n392_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire [31:24] DO;
wire VCC;
wire GND;
  LUT3 n172_s1 (
    .F(n74_2),
    .I0(n58_1),
    .I1(n25_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s1.INIT=8'hCA;
  LUT3 n173_s1 (
    .F(n75_2),
    .I0(n59_1),
    .I1(n26_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s1.INIT=8'hCA;
  LUT3 n174_s1 (
    .F(n76_2),
    .I0(n60_1),
    .I1(n27_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s1.INIT=8'hCA;
  LUT3 n175_s1 (
    .F(n77_2),
    .I0(n61_1),
    .I1(n28_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s1.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n78_2),
    .I0(n62_1),
    .I1(n29_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n79_2),
    .I0(n63_1),
    .I1(n30_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 n178_s1 (
    .F(n80_2),
    .I0(n64_1),
    .I1(n31_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s1.INIT=8'hCA;
  LUT3 n179_s1 (
    .F(n81_2),
    .I0(n65_1),
    .I1(n32_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s1.INIT=8'hCA;
  LUT3 n180_s1 (
    .F(n82_2),
    .I0(n66_1),
    .I1(n33_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s1.INIT=8'hCA;
  LUT3 n181_s1 (
    .F(n83_2),
    .I0(n67_1),
    .I1(n34_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s1.INIT=8'hCA;
  LUT3 n182_s1 (
    .F(n84_2),
    .I0(n68_1),
    .I1(n35_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s1.INIT=8'hCA;
  LUT3 n183_s1 (
    .F(n85_2),
    .I0(n69_1),
    .I1(n36_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s1.INIT=8'hCA;
  LUT3 n184_s1 (
    .F(n86_2),
    .I0(n70_1),
    .I1(n37_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s1.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n156_2),
    .I0(n140_1),
    .I1(n107_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s2.INIT=8'hCA;
  LUT3 n173_s2 (
    .F(n157_2),
    .I0(n141_1),
    .I1(n108_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s2.INIT=8'hCA;
  LUT3 n174_s2 (
    .F(n158_2),
    .I0(n142_1),
    .I1(n109_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s2.INIT=8'hCA;
  LUT3 n175_s2 (
    .F(n159_2),
    .I0(n143_1),
    .I1(n110_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s2.INIT=8'hCA;
  LUT3 n176_s2 (
    .F(n160_2),
    .I0(n144_1),
    .I1(n111_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n161_2),
    .I0(n145_1),
    .I1(n112_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n178_s2 (
    .F(n162_2),
    .I0(n146_1),
    .I1(n113_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s2.INIT=8'hCA;
  LUT3 n179_s2 (
    .F(n163_2),
    .I0(n147_1),
    .I1(n114_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s2.INIT=8'hCA;
  LUT3 n180_s2 (
    .F(n164_2),
    .I0(n148_1),
    .I1(n115_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s2.INIT=8'hCA;
  LUT3 n181_s2 (
    .F(n165_2),
    .I0(n149_1),
    .I1(n116_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s2.INIT=8'hCA;
  LUT3 n182_s2 (
    .F(n166_2),
    .I0(n150_1),
    .I1(n117_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s2.INIT=8'hCA;
  LUT3 n183_s2 (
    .F(n167_2),
    .I0(n151_1),
    .I1(n118_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s2.INIT=8'hCA;
  LUT3 n184_s2 (
    .F(n168_2),
    .I0(n152_1),
    .I1(n119_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s2.INIT=8'hCA;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n289_s0 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n289_s0.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n292_s0 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n292_s0.INIT=8'hCA;
  LUT3 n293_s0 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n293_s0.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n295_s0 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n295_s0.INIT=8'hCA;
  LUT3 n296_s0 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n296_s0.INIT=8'hCA;
  LUT3 n297_s0 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n297_s0.INIT=8'hCA;
  LUT3 n298_s0 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n298_s0.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n371_s0 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n371_s0.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n374_s0 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n374_s0.INIT=8'hCA;
  LUT3 n375_s0 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n375_s0.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n377_s0 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n377_s0.INIT=8'hCA;
  LUT3 n378_s0 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n378_s0.INIT=8'hCA;
  LUT3 n379_s0 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n379_s0.INIT=8'hCA;
  LUT3 n380_s0 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n380_s0.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(ff_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n449_4),
    .I1(n449_8),
    .I2(n171_3),
    .I3(n449_6) 
);
defparam n449_s0.INIT=16'hD0DD;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n172_3),
    .I2(n450_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n450_s0.INIT=16'h88F0;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n173_3),
    .I2(n451_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n451_s0.INIT=16'h88F0;
  LUT4 n452_s0 (
    .F(n452_3),
    .I0(n452_4),
    .I1(n452_7),
    .I2(n174_3),
    .I3(n449_6) 
);
defparam n452_s0.INIT=16'hD0DD;
  LUT4 n453_s0 (
    .F(n453_3),
    .I0(n453_4),
    .I1(n453_5),
    .I2(n175_3),
    .I3(n449_6) 
);
defparam n453_s0.INIT=16'hD0DD;
  LUT4 n454_s0 (
    .F(n454_3),
    .I0(n454_4),
    .I1(n454_5),
    .I2(n176_3),
    .I3(n449_6) 
);
defparam n454_s0.INIT=16'hD0DD;
  LUT4 n455_s0 (
    .F(n455_3),
    .I0(n455_4),
    .I1(n455_7),
    .I2(n177_3),
    .I3(n449_6) 
);
defparam n455_s0.INIT=16'hD0DD;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(n456_4),
    .I1(n456_7),
    .I2(n178_3),
    .I3(n449_6) 
);
defparam n456_s0.INIT=16'hD0DD;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(n457_4),
    .I1(n457_5),
    .I2(n179_3),
    .I3(n449_6) 
);
defparam n457_s0.INIT=16'hD0DD;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(n458_4),
    .I1(n458_7),
    .I2(n180_3),
    .I3(n449_6) 
);
defparam n458_s0.INIT=16'hD0DD;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n459_4),
    .I1(n459_7),
    .I2(n181_3),
    .I3(n449_6) 
);
defparam n459_s0.INIT=16'hD0DD;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n460_4),
    .I1(n460_7),
    .I2(n182_3),
    .I3(n449_6) 
);
defparam n460_s0.INIT=16'hD0DD;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n461_4),
    .I1(n461_7),
    .I2(n183_3),
    .I3(n449_6) 
);
defparam n461_s0.INIT=16'hD0DD;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(n462_4),
    .I1(n462_5),
    .I2(n184_3),
    .I3(n449_6) 
);
defparam n462_s0.INIT=16'hD0DD;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(n417_1),
    .I1(n187_7),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n449_s1.INIT=16'h03F5;
  LUT2 n449_s3 (
    .F(n449_6),
    .I0(reg_r9_pal_mode_Z),
    .I1(reg_r1_disp_on_Z) 
);
defparam n449_s3.INIT=4'h8;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n450_s1.INIT=8'hCA;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n451_s1.INIT=8'hCA;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n420_1),
    .I1(n190_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n452_s1.INIT=16'h03F5;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(n421_1),
    .I1(n388_3),
    .I2(reg_r9_pal_mode_Z),
    .I3(reg_r1_disp_on_Z) 
);
defparam n453_s1.INIT=16'h03F5;
  LUT2 n453_s2 (
    .F(n453_5),
    .I0(reg_r9_pal_mode_Z),
    .I1(n191_5) 
);
defparam n453_s2.INIT=4'h8;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n422_1),
    .I1(n389_3),
    .I2(reg_r9_pal_mode_Z),
    .I3(reg_r1_disp_on_Z) 
);
defparam n454_s1.INIT=16'h03F5;
  LUT2 n454_s2 (
    .F(n454_5),
    .I0(reg_r9_pal_mode_Z),
    .I1(n192_5) 
);
defparam n454_s2.INIT=4'h8;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(n423_1),
    .I1(n193_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n455_s1.INIT=16'h03F5;
  LUT4 n456_s1 (
    .F(n456_4),
    .I0(n424_1),
    .I1(n194_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n456_s1.INIT=16'h03F5;
  LUT4 n457_s1 (
    .F(n457_4),
    .I0(n425_1),
    .I1(n392_3),
    .I2(reg_r9_pal_mode_Z),
    .I3(reg_r1_disp_on_Z) 
);
defparam n457_s1.INIT=16'h03F5;
  LUT2 n457_s2 (
    .F(n457_5),
    .I0(reg_r9_pal_mode_Z),
    .I1(n195_5) 
);
defparam n457_s2.INIT=4'h8;
  LUT4 n458_s1 (
    .F(n458_4),
    .I0(n426_1),
    .I1(n196_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n458_s1.INIT=16'h03F5;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(n427_1),
    .I1(n197_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n459_s1.INIT=16'h03F5;
  LUT4 n460_s1 (
    .F(n460_4),
    .I0(n428_1),
    .I1(n198_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n460_s1.INIT=16'h03F5;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(n429_1),
    .I1(n199_5),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n461_s1.INIT=16'h03F5;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(n430_1),
    .I1(n397_3),
    .I2(reg_r9_pal_mode_Z),
    .I3(reg_r1_disp_on_Z) 
);
defparam n462_s1.INIT=16'h03F5;
  LUT2 n462_s2 (
    .F(n462_5),
    .I0(reg_r9_pal_mode_Z),
    .I1(n200_8) 
);
defparam n462_s2.INIT=4'h8;
  LUT4 n449_s4 (
    .F(n449_8),
    .I0(reg_r1_disp_on_Z),
    .I1(n286_5),
    .I2(n368_5),
    .I3(reg_r8_sp_off_Z) 
);
defparam n449_s4.INIT=16'hA088;
  LUT4 n452_s3 (
    .F(n452_7),
    .I0(reg_r1_disp_on_Z),
    .I1(n289_2),
    .I2(n371_2),
    .I3(reg_r8_sp_off_Z) 
);
defparam n452_s3.INIT=16'hA088;
  LUT4 n455_s3 (
    .F(n455_7),
    .I0(reg_r1_disp_on_Z),
    .I1(n292_2),
    .I2(n374_2),
    .I3(reg_r8_sp_off_Z) 
);
defparam n455_s3.INIT=16'hA088;
  LUT4 n456_s3 (
    .F(n456_7),
    .I0(reg_r1_disp_on_Z),
    .I1(n293_2),
    .I2(n375_2),
    .I3(reg_r8_sp_off_Z) 
);
defparam n456_s3.INIT=16'hA088;
  LUT4 n458_s3 (
    .F(n458_7),
    .I0(reg_r1_disp_on_Z),
    .I1(n295_2),
    .I2(n377_2),
    .I3(reg_r8_sp_off_Z) 
);
defparam n458_s3.INIT=16'hA088;
  LUT4 n459_s3 (
    .F(n459_7),
    .I0(reg_r1_disp_on_Z),
    .I1(n296_2),
    .I2(n378_2),
    .I3(reg_r8_sp_off_Z) 
);
defparam n459_s3.INIT=16'hA088;
  LUT4 n460_s3 (
    .F(n460_7),
    .I0(reg_r1_disp_on_Z),
    .I1(n297_2),
    .I2(n379_2),
    .I3(reg_r8_sp_off_Z) 
);
defparam n460_s3.INIT=16'hA088;
  LUT4 n461_s3 (
    .F(n461_7),
    .I0(reg_r1_disp_on_Z),
    .I1(n298_2),
    .I2(n380_2),
    .I3(reg_r8_sp_off_Z) 
);
defparam n461_s3.INIT=16'hA088;
  LUT4 n171_s1 (
    .F(n73_6),
    .I0(n73_7),
    .I1(n73_8),
    .I2(GND),
    .I3(reg_r9_y_dots_Z) 
);
defparam n171_s1.INIT=16'h5A3C;
  LUT4 n171_s2 (
    .F(n155_5),
    .I0(n155_6),
    .I1(n155_7),
    .I2(GND),
    .I3(reg_r9_y_dots_Z) 
);
defparam n171_s2.INIT=16'h5A3C;
  LUT4 n286_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n286_7),
    .I2(GND),
    .I3(reg_r9_y_dots_Z) 
);
defparam n286_s1.INIT=16'h5A3C;
  LUT4 n368_s1 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(GND),
    .I3(reg_r9_y_dots_Z) 
);
defparam n368_s1.INIT=16'h5A3C;
  LUT2 n73_s2 (
    .F(n73_7),
    .I0(n7_8),
    .I1(n25_2) 
);
defparam n73_s2.INIT=4'h6;
  LUT2 n73_s3 (
    .F(n73_8),
    .I0(n40_8),
    .I1(n58_2) 
);
defparam n73_s3.INIT=4'h6;
  LUT2 n155_s2 (
    .F(n155_6),
    .I0(n89_8),
    .I1(n107_2) 
);
defparam n155_s2.INIT=4'h6;
  LUT2 n155_s3 (
    .F(n155_7),
    .I0(n122_8),
    .I1(n140_2) 
);
defparam n155_s3.INIT=4'h6;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(n220_7),
    .I1(n238_2) 
);
defparam n286_s2.INIT=4'h6;
  LUT2 n286_s3 (
    .F(n286_7),
    .I0(n253_7),
    .I1(n271_2) 
);
defparam n286_s3.INIT=4'h6;
  LUT2 n368_s2 (
    .F(n368_6),
    .I0(n302_7),
    .I1(n320_2) 
);
defparam n368_s2.INIT=4'h6;
  LUT2 n368_s3 (
    .F(n368_7),
    .I0(n335_7),
    .I1(n353_2) 
);
defparam n368_s3.INIT=4'h6;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n450_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n451_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n452_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n453_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n454_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n455_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n456_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n457_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n458_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n459_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n460_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n461_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n462_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n449_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n204_5) 
);
  pROM c_wait_table_505_c_wait_table_505_0_0_s (
    .DO({n259_5,n260_5,n261_5,n262_5,n263_5,n264_5,n265_5,n266_6,n220_7,n223_5,n224_5,n225_5,n226_5,n227_5,n228_5,n229_5,n230_5,n231_5,n232_5,n233_5,n187_7,n190_5,n191_5,n192_5,n193_5,n194_5,n195_5,n196_5,n197_5,n198_5,n199_5,n200_8}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_0_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_00=256'hF043C235396B14F1008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_01=256'h00800800BF60B4B7196914E1C653332B00800800008008000956D39A9D4F7331;
defparam c_wait_table_505_c_wait_table_505_0_0_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_0_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_1_s (
    .DO({n410_5,n411_5,n412_5,n413_5,n335_7,n338_5,n339_5,n340_5,n341_5,n342_5,n343_5,n344_5,n345_5,n346_5,n347_5,n348_7,n302_7,n305_5,n306_5,n307_5,n308_5,n309_5,n310_5,n311_5,n312_5,n313_5,n314_5,n315_5,n253_7,n256_5,n257_5,n258_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_1_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_00=256'hC2902AC3E55959D6080080080800800808008008080080080800800808008008;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_01=256'h08008008559F5ED5E53957D6E35637F40800800808008008F46B4AD5635F3894;
defparam c_wait_table_505_c_wait_table_505_0_1_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_1_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_2_s (
    .DO({n40_8,n43_6,n44_6,n45_6,n46_6,n47_6,n48_6,n49_6,n50_6,n51_6,n52_6,n53_6,n7_8,n10_6,n11_6,n12_6,n13_6,n14_6,n15_6,n16_6,n17_6,n18_6,n19_6,n20_8,n400_7,n403_5,n404_5,n405_5,n406_5,n407_5,n408_5,n409_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_2_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_00=256'h3A03CC2363267949800800808008008080080080800800808008008080080080;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_01=256'h800800805455644F6126594742C46734800800808008008046D4A23B40643E35;
defparam c_wait_table_505_c_wait_table_505_0_2_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_2_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_3_s (
    .DO({DO[31:24],n122_8,n125_6,n126_6,n127_6,n128_6,n129_6,n130_6,n131_6,n132_6,n133_6,n134_6,n135_6,n89_8,n92_6,n93_6,n94_6,n95_6,n96_6,n97_6,n98_6,n99_6,n100_6,n101_6,n102_7}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_3_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_00=256'h002802840056E59E008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_01=256'h00800800005135480054E57E0031732A0080080000800800003FF42B0031E339;
defparam c_wait_table_505_c_wait_table_505_0_3_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_3_s.RESET_MODE="SYNC";
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n20_8),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n19_6),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n18_6),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n17_6),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n16_6),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n15_6),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n14_6),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n13_6),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n12_6),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n11_6),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n10_6),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n53_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n52_6),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n51_6),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n50_6),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n49_6),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n48_6),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n47_6),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n46_6),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n45_6),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n44_6),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n43_6),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n102_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n101_6),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n100_6),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n99_6),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n98_6),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n97_6),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n96_6),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n95_6),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n94_6),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n93_6),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n92_6),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n135_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n134_6),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n133_6),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n132_6),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n131_6),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n130_6),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n129_6),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n128_6),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n127_6),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n126_6),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n125_6),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n233_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n232_5),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n231_5),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n230_5),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n229_5),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n228_5),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n227_5),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n226_5),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n225_5),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n224_5),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n223_5),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n266_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n265_5),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n264_5),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n263_5),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n262_5),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n261_5),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n260_5),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n259_5),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n258_5),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n257_5),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n256_5),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n314_5),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n313_5),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n312_5),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n311_5),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n310_5),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n309_5),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n308_5),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n307_5),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n306_5),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n305_5),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n348_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n347_5),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n346_5),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n345_5),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n344_5),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n343_5),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n342_5),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n341_5),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n340_5),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n339_5),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n338_5),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n413_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n412_5),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n411_5),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n410_5),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n409_5),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n408_5),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n407_5),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n406_5),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n405_5),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n404_5),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n403_5),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  ALU n417_s (
    .SUM(n417_1),
    .COUT(n417_0_COUT),
    .I0(GND),
    .I1(n400_7),
    .I3(GND),
    .CIN(n418_2) 
);
defparam n417_s.ALU_MODE=0;
  MUX2_LUT5 n171_s0 (
    .O(n171_3),
    .I0(n73_6),
    .I1(n155_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n172_s0 (
    .O(n172_3),
    .I0(n74_2),
    .I1(n156_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n173_s0 (
    .O(n173_3),
    .I0(n75_2),
    .I1(n157_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n174_s0 (
    .O(n174_3),
    .I0(n76_2),
    .I1(n158_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n175_s0 (
    .O(n175_3),
    .I0(n77_2),
    .I1(n159_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n78_2),
    .I1(n160_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n79_2),
    .I1(n161_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n178_s0 (
    .O(n178_3),
    .I0(n80_2),
    .I1(n162_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n179_s0 (
    .O(n179_3),
    .I0(n81_2),
    .I1(n163_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n180_s0 (
    .O(n180_3),
    .I0(n82_2),
    .I1(n164_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n181_s0 (
    .O(n181_3),
    .I0(n83_2),
    .I1(n165_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n182_s0 (
    .O(n182_3),
    .I0(n84_2),
    .I1(n166_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n183_s0 (
    .O(n183_3),
    .I0(n85_2),
    .I1(n167_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n184_s0 (
    .O(n184_3),
    .I0(n86_2),
    .I1(n168_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp_ram_line_buffer (
  O_sdram_clk_d,
  ff_enable,
  we_e,
  n13_5,
  w_video_r_5_5,
  addr_e,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_d,
  out_e
)
;
input O_sdram_clk_d;
input ff_enable;
input we_e;
input n13_5;
input w_video_r_5_5;
input [9:0] addr_e;
input [5:1] w_video_r_vdp;
input [5:1] w_video_g_vdp;
input [5:1] w_video_b_vdp;
output [14:0] ff_d;
output [14:0] out_e;
wire ff_we;
wire [9:0] ff_address;
wire [31:15] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(addr_e[8]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(addr_e[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(addr_e[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(addr_e[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(addr_e[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(addr_e[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(addr_e[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(addr_e[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(addr_e[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(we_e),
    .CLK(O_sdram_clk_d),
    .RESET(n13_5) 
);
  DFFRE ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_r_vdp[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_r_vdp[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_g_vdp[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(w_video_r_5_5) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(addr_e[9]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_e[14:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[14:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_line_buffer */
module vdp_ram_line_buffer_0 (
  O_sdram_clk_d,
  ff_enable,
  we_o,
  n13_5,
  addr_o,
  ff_d,
  out_o
)
;
input O_sdram_clk_d;
input ff_enable;
input we_o;
input n13_5;
input [9:0] addr_o;
input [14:0] ff_d;
output [14:0] out_o;
wire ff_we;
wire [9:0] ff_address;
wire [31:15] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(addr_o[8]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(addr_o[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(addr_o[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(addr_o[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(addr_o[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(addr_o[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(addr_o[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(addr_o[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(addr_o[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(we_o),
    .CLK(O_sdram_clk_d),
    .RESET(n13_5) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(addr_o[9]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_o[14:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[14:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_line_buffer_0 */
module vdp_double_buffer (
  O_sdram_clk_d,
  ff_enable,
  n13_5,
  w_video_r_5_5,
  w_h_count,
  w_v_count,
  ff_h_cnt,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  addr_e_4_5,
  addr_e_5_7,
  out_e,
  out_o
)
;
input O_sdram_clk_d;
input ff_enable;
input n13_5;
input w_video_r_5_5;
input [10:1] w_h_count;
input [1:1] w_v_count;
input [9:0] ff_h_cnt;
input [5:1] w_video_r_vdp;
input [5:1] w_video_g_vdp;
input [5:1] w_video_b_vdp;
output addr_e_4_5;
output addr_e_5_7;
output [14:0] out_e;
output [14:0] out_o;
wire we_e;
wire we_o;
wire addr_e_9_4;
wire addr_e_9_5;
wire addr_e_8_4;
wire addr_e_8_5;
wire addr_e_7_4;
wire addr_e_7_5;
wire addr_e_6_4;
wire addr_e_6_5;
wire addr_e_5_4;
wire addr_e_4_4;
wire addr_e_3_4;
wire addr_e_3_5;
wire addr_e_2_4;
wire we_e_7;
wire addr_e_6_6;
wire we_e_8;
wire [9:0] addr_e;
wire [9:0] addr_o;
wire [14:0] ff_d;
wire VCC;
wire GND;
  LUT4 addr_e_9_s0 (
    .F(addr_e[9]),
    .I0(addr_e_9_4),
    .I1(w_h_count[10]),
    .I2(addr_e_9_5),
    .I3(w_v_count[1]) 
);
defparam addr_e_9_s0.INIT=16'hAA3C;
  LUT4 addr_e_8_s0 (
    .F(addr_e[8]),
    .I0(addr_e_8_4),
    .I1(ff_h_cnt[8]),
    .I2(addr_e_8_5),
    .I3(w_v_count[1]) 
);
defparam addr_e_8_s0.INIT=16'hC3AA;
  LUT3 addr_e_7_s0 (
    .F(addr_e[7]),
    .I0(addr_e_7_4),
    .I1(addr_e_7_5),
    .I2(w_v_count[1]) 
);
defparam addr_e_7_s0.INIT=8'h35;
  LUT4 addr_e_6_s0 (
    .F(addr_e[6]),
    .I0(addr_e_6_4),
    .I1(w_h_count[7]),
    .I2(addr_e_6_5),
    .I3(w_v_count[1]) 
);
defparam addr_e_6_s0.INIT=16'hAA3C;
  LUT4 addr_e_5_s0 (
    .F(addr_e[5]),
    .I0(addr_e_5_4),
    .I1(ff_h_cnt[5]),
    .I2(addr_e_5_7),
    .I3(w_v_count[1]) 
);
defparam addr_e_5_s0.INIT=16'hC355;
  LUT4 addr_e_4_s0 (
    .F(addr_e[4]),
    .I0(addr_e_4_4),
    .I1(ff_h_cnt[4]),
    .I2(addr_e_4_5),
    .I3(w_v_count[1]) 
);
defparam addr_e_4_s0.INIT=16'h3CAA;
  LUT3 addr_e_3_s0 (
    .F(addr_e[3]),
    .I0(addr_e_3_4),
    .I1(addr_e_3_5),
    .I2(w_v_count[1]) 
);
defparam addr_e_3_s0.INIT=8'hCA;
  LUT4 addr_e_2_s0 (
    .F(addr_e[2]),
    .I0(addr_e_2_4),
    .I1(w_h_count[3]),
    .I2(w_h_count[2]),
    .I3(w_v_count[1]) 
);
defparam addr_e_2_s0.INIT=16'hAAC3;
  LUT3 addr_e_1_s2 (
    .F(addr_e[1]),
    .I0(ff_h_cnt[1]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam addr_e_1_s2.INIT=8'h53;
  LUT3 addr_e_0_s0 (
    .F(addr_e[0]),
    .I0(ff_h_cnt[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam addr_e_0_s0.INIT=8'hAC;
  LUT4 addr_o_9_s0 (
    .F(addr_o[9]),
    .I0(addr_e_9_4),
    .I1(w_h_count[10]),
    .I2(addr_e_9_5),
    .I3(w_v_count[1]) 
);
defparam addr_o_9_s0.INIT=16'h3CAA;
  LUT4 addr_o_8_s0 (
    .F(addr_o[8]),
    .I0(addr_e_8_4),
    .I1(ff_h_cnt[8]),
    .I2(addr_e_8_5),
    .I3(w_v_count[1]) 
);
defparam addr_o_8_s0.INIT=16'hAAC3;
  LUT3 addr_o_7_s0 (
    .F(addr_o[7]),
    .I0(addr_e_7_5),
    .I1(addr_e_7_4),
    .I2(w_v_count[1]) 
);
defparam addr_o_7_s0.INIT=8'h35;
  LUT4 addr_o_6_s0 (
    .F(addr_o[6]),
    .I0(addr_e_6_4),
    .I1(w_h_count[7]),
    .I2(addr_e_6_5),
    .I3(w_v_count[1]) 
);
defparam addr_o_6_s0.INIT=16'h3CAA;
  LUT4 addr_o_5_s0 (
    .F(addr_o[5]),
    .I0(addr_e_5_4),
    .I1(ff_h_cnt[5]),
    .I2(addr_e_5_7),
    .I3(w_v_count[1]) 
);
defparam addr_o_5_s0.INIT=16'h55C3;
  LUT4 addr_o_4_s0 (
    .F(addr_o[4]),
    .I0(addr_e_4_4),
    .I1(ff_h_cnt[4]),
    .I2(addr_e_4_5),
    .I3(w_v_count[1]) 
);
defparam addr_o_4_s0.INIT=16'hAA3C;
  LUT3 addr_o_3_s0 (
    .F(addr_o[3]),
    .I0(addr_e_3_5),
    .I1(addr_e_3_4),
    .I2(w_v_count[1]) 
);
defparam addr_o_3_s0.INIT=8'hCA;
  LUT4 addr_o_2_s0 (
    .F(addr_o[2]),
    .I0(addr_e_2_4),
    .I1(w_h_count[3]),
    .I2(w_h_count[2]),
    .I3(w_v_count[1]) 
);
defparam addr_o_2_s0.INIT=16'hC3AA;
  LUT3 addr_o_1_s2 (
    .F(addr_o[1]),
    .I0(ff_h_cnt[1]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam addr_o_1_s2.INIT=8'h35;
  LUT3 addr_o_0_s0 (
    .F(addr_o[0]),
    .I0(ff_h_cnt[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam addr_o_0_s0.INIT=8'hCA;
  LUT2 we_e_s2 (
    .F(we_e),
    .I0(w_v_count[1]),
    .I1(we_e_7) 
);
defparam we_e_s2.INIT=4'h1;
  LUT2 we_o_s1 (
    .F(we_o),
    .I0(we_e_7),
    .I1(w_v_count[1]) 
);
defparam we_o_s1.INIT=4'h4;
  LUT3 addr_e_9_s1 (
    .F(addr_e_9_4),
    .I0(ff_h_cnt[8]),
    .I1(addr_e_8_5),
    .I2(ff_h_cnt[9]) 
);
defparam addr_e_9_s1.INIT=8'hE1;
  LUT4 addr_e_9_s2 (
    .F(addr_e_9_5),
    .I0(addr_e_6_5),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(w_h_count[8]) 
);
defparam addr_e_9_s2.INIT=16'h0007;
  LUT4 addr_e_8_s1 (
    .F(addr_e_8_4),
    .I0(w_h_count[7]),
    .I1(addr_e_6_5),
    .I2(w_h_count[8]),
    .I3(w_h_count[9]) 
);
defparam addr_e_8_s1.INIT=16'hF807;
  LUT4 addr_e_8_s2 (
    .F(addr_e_8_5),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[5]),
    .I2(addr_e_5_7),
    .I3(ff_h_cnt[7]) 
);
defparam addr_e_8_s2.INIT=16'hFE00;
  LUT3 addr_e_7_s1 (
    .F(addr_e_7_4),
    .I0(w_h_count[7]),
    .I1(addr_e_6_5),
    .I2(w_h_count[8]) 
);
defparam addr_e_7_s1.INIT=8'h78;
  LUT4 addr_e_7_s2 (
    .F(addr_e_7_5),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(addr_e_5_7),
    .I3(ff_h_cnt[7]) 
);
defparam addr_e_7_s2.INIT=16'hFE01;
  LUT3 addr_e_6_s1 (
    .F(addr_e_6_4),
    .I0(ff_h_cnt[5]),
    .I1(addr_e_5_7),
    .I2(ff_h_cnt[6]) 
);
defparam addr_e_6_s1.INIT=8'hE1;
  LUT4 addr_e_6_s2 (
    .F(addr_e_6_5),
    .I0(w_h_count[3]),
    .I1(w_h_count[2]),
    .I2(addr_e_6_6),
    .I3(w_h_count[6]) 
);
defparam addr_e_6_s2.INIT=16'hEF00;
  LUT4 addr_e_5_s1 (
    .F(addr_e_5_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(addr_e_6_6),
    .I3(w_h_count[6]) 
);
defparam addr_e_5_s1.INIT=16'hEF10;
  LUT4 addr_e_4_s1 (
    .F(addr_e_4_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam addr_e_4_s1.INIT=16'hFE01;
  LUT3 addr_e_4_s2 (
    .F(addr_e_4_5),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[3]) 
);
defparam addr_e_4_s2.INIT=8'h80;
  LUT3 addr_e_3_s1 (
    .F(addr_e_3_4),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[4]) 
);
defparam addr_e_3_s1.INIT=8'hE1;
  LUT3 addr_e_3_s2 (
    .F(addr_e_3_5),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[3]) 
);
defparam addr_e_3_s2.INIT=8'h78;
  LUT2 addr_e_2_s1 (
    .F(addr_e_2_4),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]) 
);
defparam addr_e_2_s1.INIT=4'h6;
  LUT4 we_e_s3 (
    .F(we_e_7),
    .I0(w_h_count[9]),
    .I1(we_e_8),
    .I2(addr_e_9_5),
    .I3(w_h_count[10]) 
);
defparam we_e_s3.INIT=16'hEEF0;
  LUT2 addr_e_6_s3 (
    .F(addr_e_6_6),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]) 
);
defparam addr_e_6_s3.INIT=4'h1;
  LUT3 we_e_s4 (
    .F(we_e_8),
    .I0(addr_e_6_5),
    .I1(w_h_count[7]),
    .I2(w_h_count[8]) 
);
defparam we_e_s4.INIT=8'hE0;
  LUT4 addr_e_5_s3 (
    .F(addr_e_5_7),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam addr_e_5_s3.INIT=16'h8000;
  vdp_ram_line_buffer u_buf_even (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .we_e(we_e),
    .n13_5(n13_5),
    .w_video_r_5_5(w_video_r_5_5),
    .addr_e(addr_e[9:0]),
    .w_video_r_vdp(w_video_r_vdp[5:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1]),
    .ff_d(ff_d[14:0]),
    .out_e(out_e[14:0])
);
  vdp_ram_line_buffer_0 u_buf_odd (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .we_o(we_o),
    .n13_5(n13_5),
    .addr_o(addr_o[9:0]),
    .ff_d(ff_d[14:0]),
    .out_o(out_o[14:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_double_buffer */
module vdp_lcd (
  O_sdram_clk_d,
  n204_5,
  reg_r9_pal_mode_Z,
  ff_enable,
  n170_27,
  n170_6,
  ff_bwindow_y_11,
  reg_r9_interlace_mode_Z,
  n170_25,
  n188_7,
  ff_bwindow_y_10,
  n170_10,
  n170_16,
  n170_13,
  n170_15,
  ff_bwindow_y_16,
  n186_7,
  n170_9,
  n189_7,
  ff_bwindow_y_14,
  n13_5,
  w_video_r_5_5,
  ff_reset,
  w_v_count,
  w_h_count,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  lcd_hsync_d,
  lcd_vsync_d,
  lcd_clk_d,
  lcd_de_d,
  n358_7,
  lcd_blue_d,
  lcd_green_d,
  lcd_red_d
)
;
input O_sdram_clk_d;
input n204_5;
input reg_r9_pal_mode_Z;
input ff_enable;
input n170_27;
input n170_6;
input ff_bwindow_y_11;
input reg_r9_interlace_mode_Z;
input n170_25;
input n188_7;
input ff_bwindow_y_10;
input n170_10;
input n170_16;
input n170_13;
input n170_15;
input ff_bwindow_y_16;
input n186_7;
input n170_9;
input n189_7;
input ff_bwindow_y_14;
input n13_5;
input w_video_r_5_5;
input [6:6] ff_reset;
input [10:0] w_v_count;
input [10:1] w_h_count;
input [5:1] w_video_r_vdp;
input [5:1] w_video_g_vdp;
input [5:1] w_video_b_vdp;
output lcd_hsync_d;
output lcd_vsync_d;
output lcd_clk_d;
output lcd_de_d;
output n358_7;
output [4:0] lcd_blue_d;
output [5:1] lcd_green_d;
output [4:0] lcd_red_d;
wire w_h_vdp_active_start;
wire n358_3;
wire ff_h_sync_7;
wire ff_h_active_8;
wire ff_h_vdp_active_8;
wire ff_v_active_9;
wire ff_vsync_n_8;
wire n113_6;
wire n111_6;
wire n109_6;
wire n108_6;
wire n107_6;
wire n186_6;
wire n193_6;
wire n559_9;
wire w_h_vdp_active_start_9;
wire n358_4;
wire n358_5;
wire ff_h_sync_8;
wire ff_h_sync_9;
wire ff_h_active_9;
wire ff_h_active_10;
wire ff_v_active_10;
wire ff_vsync_n_9;
wire lcd_blue_d_0_4;
wire n114_7;
wire n111_7;
wire n107_7;
wire n186_7_0;
wire n186_8;
wire n193_7;
wire n559_10;
wire n559_11;
wire n559_12;
wire w_h_vdp_active_start_10;
wire w_h_vdp_active_start_11;
wire n358_6;
wire n358_8;
wire n358_9;
wire ff_h_sync_10;
wire ff_v_active_11;
wire ff_v_active_12;
wire ff_vsync_n_10;
wire ff_vsync_n_11;
wire n559_13;
wire n559_14;
wire n559_15;
wire n559_16;
wire n358_11;
wire ff_v_active_13;
wire ff_v_active_14;
wire ff_v_active_15;
wire ff_v_active_16;
wire ff_vsync_n_12;
wire n559_17;
wire n358_12;
wire n110_9;
wire n358_14;
wire ff_v_active_19;
wire n110_12;
wire n112_9;
wire n112_11;
wire n114_10;
wire n114_12;
wire n115_9;
wire n115_11;
wire n116_9;
wire n117_10;
wire ff_h_active;
wire ff_h_vdp_active;
wire ff_v_active;
wire ff_h_cnt_10_14;
wire addr_e_4_5;
wire addr_e_5_7;
wire [10:0] ff_h_cnt;
wire [14:0] out_e;
wire [14:0] out_o;
wire VCC;
wire GND;
  LUT3 w_h_vdp_active_start_s5 (
    .F(w_h_vdp_active_start),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[9]),
    .I2(w_h_vdp_active_start_9) 
);
defparam w_h_vdp_active_start_s5.INIT=8'h10;
  LUT4 n358_s0 (
    .F(n358_3),
    .I0(n358_4),
    .I1(w_v_count[10]),
    .I2(n358_5),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n358_s0.INIT=16'h110F;
  LUT2 lcd_de_d_s (
    .F(lcd_de_d),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam lcd_de_d_s.INIT=4'h8;
  LUT4 ff_h_sync_s4 (
    .F(ff_h_sync_7),
    .I0(ff_h_sync_8),
    .I1(ff_h_sync_9),
    .I2(n186_6),
    .I3(lcd_clk_d) 
);
defparam ff_h_sync_s4.INIT=16'h008F;
  LUT3 ff_h_active_s4 (
    .F(ff_h_active_8),
    .I0(lcd_clk_d),
    .I1(ff_h_active_9),
    .I2(ff_h_active_10) 
);
defparam ff_h_active_s4.INIT=8'h10;
  LUT4 ff_h_vdp_active_s4 (
    .F(ff_h_vdp_active_8),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[6]),
    .I3(w_h_vdp_active_start_9) 
);
defparam ff_h_vdp_active_s4.INIT=16'h4100;
  LUT3 ff_v_active_s5 (
    .F(ff_v_active_9),
    .I0(ff_v_active_10),
    .I1(n358_3),
    .I2(ff_enable) 
);
defparam ff_v_active_s5.INIT=8'hD0;
  LUT3 ff_vsync_n_s5 (
    .F(ff_vsync_n_8),
    .I0(ff_vsync_n_9),
    .I1(n559_9),
    .I2(ff_enable) 
);
defparam ff_vsync_n_s5.INIT=8'hB0;
  LUT4 lcd_blue_d_0_s (
    .F(lcd_blue_d[0]),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_0_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_1_s (
    .F(lcd_blue_d[1]),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_1_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_2_s (
    .F(lcd_blue_d[2]),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_2_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_3_s (
    .F(lcd_blue_d[3]),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_3_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_4_s (
    .F(lcd_blue_d[4]),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_4_s.INIT=16'hCA00;
  LUT4 lcd_green_d_1_s (
    .F(lcd_green_d[1]),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_1_s.INIT=16'hCA00;
  LUT4 lcd_green_d_2_s (
    .F(lcd_green_d[2]),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_2_s.INIT=16'hCA00;
  LUT4 lcd_green_d_3_s (
    .F(lcd_green_d[3]),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_3_s.INIT=16'hCA00;
  LUT4 lcd_green_d_4_s (
    .F(lcd_green_d[4]),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_4_s.INIT=16'hCA00;
  LUT4 lcd_green_d_5_s (
    .F(lcd_green_d[5]),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_5_s.INIT=16'hCA00;
  LUT4 lcd_red_d_0_s (
    .F(lcd_red_d[0]),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_0_s.INIT=16'hCA00;
  LUT4 lcd_red_d_1_s (
    .F(lcd_red_d[1]),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_1_s.INIT=16'hCA00;
  LUT4 lcd_red_d_2_s (
    .F(lcd_red_d[2]),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_2_s.INIT=16'hCA00;
  LUT4 lcd_red_d_3_s (
    .F(lcd_red_d[3]),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_3_s.INIT=16'hCA00;
  LUT4 lcd_red_d_4_s (
    .F(lcd_red_d[4]),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_4_s.INIT=16'hCA00;
  LUT4 n113_s2 (
    .F(n113_6),
    .I0(ff_h_cnt[0]),
    .I1(addr_e_4_5),
    .I2(ff_h_cnt[4]),
    .I3(n186_6) 
);
defparam n113_s2.INIT=16'h7800;
  LUT4 n111_s2 (
    .F(n111_6),
    .I0(addr_e_5_7),
    .I1(n111_7),
    .I2(ff_h_cnt[6]),
    .I3(n186_6) 
);
defparam n111_s2.INIT=16'h7800;
  LUT4 n109_s2 (
    .F(n109_6),
    .I0(ff_h_cnt[7]),
    .I1(n110_9),
    .I2(ff_h_cnt[8]),
    .I3(n186_6) 
);
defparam n109_s2.INIT=16'h7800;
  LUT4 n108_s2 (
    .F(n108_6),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(n110_9),
    .I3(ff_h_cnt[9]) 
);
defparam n108_s2.INIT=16'h7F80;
  LUT4 n107_s2 (
    .F(n107_6),
    .I0(n110_9),
    .I1(n107_7),
    .I2(ff_h_cnt[10]),
    .I3(n186_6) 
);
defparam n107_s2.INIT=16'h7800;
  LUT4 n186_s2 (
    .F(n186_6),
    .I0(ff_h_cnt[6]),
    .I1(n186_7_0),
    .I2(n186_8),
    .I3(n114_7) 
);
defparam n186_s2.INIT=16'h7FFF;
  LUT2 n193_s2 (
    .F(n193_6),
    .I0(ff_h_active_10),
    .I1(n193_7) 
);
defparam n193_s2.INIT=4'h7;
  LUT4 n559_s5 (
    .F(n559_9),
    .I0(n559_10),
    .I1(n559_11),
    .I2(reg_r9_pal_mode_Z),
    .I3(n559_12) 
);
defparam n559_s5.INIT=16'hFF10;
  LUT4 w_h_vdp_active_start_s6 (
    .F(w_h_vdp_active_start_9),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[4]),
    .I2(w_h_vdp_active_start_10),
    .I3(w_h_vdp_active_start_11) 
);
defparam w_h_vdp_active_start_s6.INIT=16'h4000;
  LUT4 n358_s1 (
    .F(n358_4),
    .I0(w_v_count[6]),
    .I1(n358_6),
    .I2(n358_7),
    .I3(n358_8) 
);
defparam n358_s1.INIT=16'h00EF;
  LUT3 n358_s2 (
    .F(n358_5),
    .I0(n358_9),
    .I1(n170_27),
    .I2(n170_6) 
);
defparam n358_s2.INIT=8'h07;
  LUT4 ff_h_sync_s5 (
    .F(ff_h_sync_8),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[0]),
    .I3(n186_8) 
);
defparam ff_h_sync_s5.INIT=16'h4000;
  LUT3 ff_h_sync_s6 (
    .F(ff_h_sync_9),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[10]),
    .I2(ff_h_sync_10) 
);
defparam ff_h_sync_s6.INIT=8'h10;
  LUT3 ff_h_active_s5 (
    .F(ff_h_active_9),
    .I0(ff_h_sync_10),
    .I1(ff_h_cnt[5]),
    .I2(n193_7) 
);
defparam ff_h_active_s5.INIT=8'h07;
  LUT4 ff_h_active_s6 (
    .F(ff_h_active_10),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[7]),
    .I2(ff_h_cnt[10]),
    .I3(w_h_vdp_active_start_10) 
);
defparam ff_h_active_s6.INIT=16'h0100;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_10),
    .I0(ff_v_active_11),
    .I1(ff_bwindow_y_11),
    .I2(ff_v_active_12),
    .I3(reg_r9_pal_mode_Z) 
);
defparam ff_v_active_s6.INIT=16'hF0BB;
  LUT4 ff_vsync_n_s6 (
    .F(ff_vsync_n_9),
    .I0(n559_11),
    .I1(ff_vsync_n_10),
    .I2(ff_vsync_n_11),
    .I3(reg_r9_pal_mode_Z) 
);
defparam ff_vsync_n_s6.INIT=16'h0FEE;
  LUT2 lcd_blue_d_0_s0 (
    .F(lcd_blue_d_0_4),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active) 
);
defparam lcd_blue_d_0_s0.INIT=4'h8;
  LUT3 n114_s3 (
    .F(n114_7),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[2]) 
);
defparam n114_s3.INIT=8'h80;
  LUT2 n111_s3 (
    .F(n111_7),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[5]) 
);
defparam n111_s3.INIT=4'h8;
  LUT3 n107_s3 (
    .F(n107_7),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[9]) 
);
defparam n107_s3.INIT=8'h80;
  LUT4 n186_s3 (
    .F(n186_7_0),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[8]),
    .I3(ff_h_cnt[10]) 
);
defparam n186_s3.INIT=16'h1000;
  LUT3 n186_s4 (
    .F(n186_8),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[4]) 
);
defparam n186_s4.INIT=8'h10;
  LUT4 n193_s3 (
    .F(n193_7),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[8]),
    .I3(ff_h_cnt[9]) 
);
defparam n193_s3.INIT=16'h4000;
  LUT4 n559_s6 (
    .F(n559_10),
    .I0(w_v_count[0]),
    .I1(reg_r9_interlace_mode_Z),
    .I2(w_v_count[1]),
    .I3(n559_13) 
);
defparam n559_s6.INIT=16'h1800;
  LUT2 n559_s7 (
    .F(n559_11),
    .I0(n170_25),
    .I1(n559_14) 
);
defparam n559_s7.INIT=4'h8;
  LUT4 n559_s8 (
    .F(n559_12),
    .I0(n559_15),
    .I1(n559_14),
    .I2(reg_r9_pal_mode_Z),
    .I3(n559_16) 
);
defparam n559_s8.INIT=16'h0007;
  LUT4 w_h_vdp_active_start_s7 (
    .F(w_h_vdp_active_start_10),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam w_h_vdp_active_start_s7.INIT=16'h4000;
  LUT3 w_h_vdp_active_start_s8 (
    .F(w_h_vdp_active_start_11),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[10]),
    .I2(ff_h_cnt[7]) 
);
defparam w_h_vdp_active_start_s8.INIT=8'h10;
  LUT4 n358_s3 (
    .F(n358_6),
    .I0(n188_7),
    .I1(ff_bwindow_y_10),
    .I2(w_v_count[5]),
    .I3(reg_r9_interlace_mode_Z) 
);
defparam n358_s3.INIT=16'hF53F;
  LUT3 n358_s4 (
    .F(n358_7),
    .I0(w_v_count[8]),
    .I1(w_v_count[7]),
    .I2(w_v_count[9]) 
);
defparam n358_s4.INIT=8'h40;
  LUT4 n358_s5 (
    .F(n358_8),
    .I0(w_v_count[9]),
    .I1(n170_10),
    .I2(n170_16),
    .I3(n358_14) 
);
defparam n358_s5.INIT=16'h4000;
  LUT3 n358_s6 (
    .F(n358_9),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(n358_11) 
);
defparam n358_s6.INIT=8'h40;
  LUT3 ff_h_sync_s7 (
    .F(ff_h_sync_10),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[9]) 
);
defparam ff_h_sync_s7.INIT=8'h01;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_11),
    .I0(n358_9),
    .I1(ff_v_active_13),
    .I2(w_v_count[9]),
    .I3(w_v_count[10]) 
);
defparam ff_v_active_s7.INIT=16'hF53F;
  LUT3 ff_v_active_s8 (
    .F(ff_v_active_12),
    .I0(ff_v_active_14),
    .I1(ff_v_active_15),
    .I2(ff_v_active_16) 
);
defparam ff_v_active_s8.INIT=8'h0B;
  LUT4 ff_vsync_n_s7 (
    .F(ff_vsync_n_10),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]),
    .I2(n170_27),
    .I3(n358_11) 
);
defparam ff_vsync_n_s7.INIT=16'h1000;
  LUT4 ff_vsync_n_s8 (
    .F(ff_vsync_n_11),
    .I0(n559_14),
    .I1(n358_14),
    .I2(ff_vsync_n_12),
    .I3(n170_13) 
);
defparam ff_vsync_n_s8.INIT=16'h7077;
  LUT4 n559_s9 (
    .F(n559_13),
    .I0(w_v_count[10]),
    .I1(n170_15),
    .I2(n358_7),
    .I3(ff_bwindow_y_16) 
);
defparam n559_s9.INIT=16'h4000;
  LUT4 n559_s10 (
    .F(n559_14),
    .I0(w_v_count[9]),
    .I1(w_v_count[10]),
    .I2(w_v_count[4]),
    .I3(ff_bwindow_y_11) 
);
defparam n559_s10.INIT=16'h1000;
  LUT4 n559_s11 (
    .F(n559_15),
    .I0(w_v_count[0]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]),
    .I3(w_v_count[1]) 
);
defparam n559_s11.INIT=16'h0100;
  LUT4 n559_s12 (
    .F(n559_16),
    .I0(w_v_count[0]),
    .I1(reg_r9_interlace_mode_Z),
    .I2(ff_bwindow_y_11),
    .I3(n559_17) 
);
defparam n559_s12.INIT=16'h9000;
  LUT4 n358_s8 (
    .F(n358_11),
    .I0(w_v_count[1]),
    .I1(w_v_count[0]),
    .I2(reg_r9_interlace_mode_Z),
    .I3(w_v_count[2]) 
);
defparam n358_s8.INIT=16'h4100;
  LUT2 ff_v_active_s9 (
    .F(ff_v_active_13),
    .I0(w_v_count[4]),
    .I1(n170_25) 
);
defparam ff_v_active_s9.INIT=4'h4;
  LUT4 ff_v_active_s10 (
    .F(ff_v_active_14),
    .I0(n186_7),
    .I1(ff_v_active_19),
    .I2(w_v_count[7]),
    .I3(reg_r9_interlace_mode_Z) 
);
defparam ff_v_active_s10.INIT=16'hF53F;
  LUT3 ff_v_active_s11 (
    .F(ff_v_active_15),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(w_v_count[10]) 
);
defparam ff_v_active_s11.INIT=8'h10;
  LUT3 ff_v_active_s12 (
    .F(ff_v_active_16),
    .I0(n170_9),
    .I1(n358_14),
    .I2(ff_bwindow_y_16) 
);
defparam ff_v_active_s12.INIT=8'h80;
  LUT4 ff_vsync_n_s9 (
    .F(ff_vsync_n_12),
    .I0(n189_7),
    .I1(ff_bwindow_y_14),
    .I2(w_v_count[4]),
    .I3(reg_r9_interlace_mode_Z) 
);
defparam ff_vsync_n_s9.INIT=16'hF53F;
  LUT4 n559_s13 (
    .F(n559_17),
    .I0(w_v_count[10]),
    .I1(w_v_count[9]),
    .I2(w_v_count[4]),
    .I3(n358_12) 
);
defparam n559_s13.INIT=16'h4000;
  LUT3 n358_s9 (
    .F(n358_12),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(w_v_count[3]) 
);
defparam n358_s9.INIT=8'h80;
  LUT4 n110_s4 (
    .F(n110_9),
    .I0(ff_h_cnt[6]),
    .I1(addr_e_5_7),
    .I2(ff_h_cnt[0]),
    .I3(ff_h_cnt[5]) 
);
defparam n110_s4.INIT=16'h8000;
  LUT4 n358_s10 (
    .F(n358_14),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n358_s10.INIT=16'h4000;
  LUT4 ff_v_active_s14 (
    .F(ff_v_active_19),
    .I0(ff_bwindow_y_14),
    .I1(w_v_count[4]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam ff_v_active_s14.INIT=16'h0002;
  LUT3 n110_s6 (
    .F(n110_12),
    .I0(ff_h_cnt[7]),
    .I1(n110_9),
    .I2(lcd_clk_d) 
);
defparam n110_s6.INIT=8'hA6;
  LUT3 n112_s4 (
    .F(n112_9),
    .I0(n112_11),
    .I1(lcd_clk_d),
    .I2(ff_h_cnt[5]) 
);
defparam n112_s4.INIT=8'hE2;
  LUT3 n112_s5 (
    .F(n112_11),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[0]),
    .I2(addr_e_5_7) 
);
defparam n112_s5.INIT=8'h6A;
  LUT3 n114_s5 (
    .F(n114_10),
    .I0(n114_12),
    .I1(lcd_clk_d),
    .I2(ff_h_cnt[3]) 
);
defparam n114_s5.INIT=8'hE2;
  LUT3 n114_s6 (
    .F(n114_12),
    .I0(ff_h_cnt[3]),
    .I1(n114_7),
    .I2(n186_6) 
);
defparam n114_s6.INIT=8'h60;
  LUT3 n115_s4 (
    .F(n115_9),
    .I0(n115_11),
    .I1(lcd_clk_d),
    .I2(ff_h_cnt[2]) 
);
defparam n115_s4.INIT=8'hE2;
  LUT3 n115_s5 (
    .F(n115_11),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[1]) 
);
defparam n115_s5.INIT=8'h6C;
  LUT3 n116_s4 (
    .F(n116_9),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[1]) 
);
defparam n116_s4.INIT=8'hB4;
  LUT2 n117_s5 (
    .F(n117_10),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[0]) 
);
defparam n117_s5.INIT=4'h9;
  DFFRE ff_h_cnt_10_s0 (
    .Q(ff_h_cnt[10]),
    .D(n107_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_14),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n108_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_14),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n109_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_14),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n111_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_14),
    .RESET(n204_5) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n113_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_14),
    .RESET(n204_5) 
);
  DFFRE ff_h_sync_s0 (
    .Q(lcd_hsync_d),
    .D(n186_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_sync_7),
    .RESET(n204_5) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(n193_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_active_8),
    .RESET(n204_5) 
);
  DFFRE ff_h_vdp_active_s0 (
    .Q(ff_h_vdp_active),
    .D(w_h_vdp_active_start),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_vdp_active_8),
    .RESET(n204_5) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(n358_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_v_active_9),
    .RESET(n204_5) 
);
  DFFSE ff_vsync_n_s0 (
    .Q(lcd_vsync_d),
    .D(n559_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_vsync_n_8),
    .SET(n204_5) 
);
  DFFR ff_lcd_clk_s1 (
    .Q(lcd_clk_d),
    .D(ff_reset[6]),
    .CLK(O_sdram_clk_d),
    .RESET(lcd_clk_d) 
);
  DFFR ff_h_cnt_7_s2 (
    .Q(ff_h_cnt[7]),
    .D(n110_12),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_h_cnt_7_s2.INIT=1'b0;
  DFFR ff_h_cnt_5_s2 (
    .Q(ff_h_cnt[5]),
    .D(n112_9),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_h_cnt_5_s2.INIT=1'b0;
  DFFR ff_h_cnt_3_s2 (
    .Q(ff_h_cnt[3]),
    .D(n114_10),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_h_cnt_3_s2.INIT=1'b0;
  DFFR ff_h_cnt_2_s2 (
    .Q(ff_h_cnt[2]),
    .D(n115_9),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_h_cnt_2_s2.INIT=1'b0;
  DFFR ff_h_cnt_1_s2 (
    .Q(ff_h_cnt[1]),
    .D(n116_9),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_h_cnt_1_s2.INIT=1'b0;
  DFFR ff_h_cnt_0_s2 (
    .Q(ff_h_cnt[0]),
    .D(n117_10),
    .CLK(O_sdram_clk_d),
    .RESET(n204_5) 
);
defparam ff_h_cnt_0_s2.INIT=1'b0;
  INV ff_h_cnt_10_s4 (
    .O(ff_h_cnt_10_14),
    .I(lcd_clk_d) 
);
  vdp_double_buffer dbuf (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .n13_5(n13_5),
    .w_video_r_5_5(w_video_r_5_5),
    .w_h_count(w_h_count[10:1]),
    .w_v_count(w_v_count[1]),
    .ff_h_cnt(ff_h_cnt[9:0]),
    .w_video_r_vdp(w_video_r_vdp[5:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1]),
    .addr_e_4_5(addr_e_4_5),
    .addr_e_5_7(addr_e_5_7),
    .out_e(out_e[14:0]),
    .out_o(out_o[14:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_lcd */
module vdp (
  w_wr,
  O_sdram_clk_d,
  n204_5,
  ff_enable,
  n395_6,
  w_sdram_rdata,
  ff_reset,
  w_wdata,
  w_a,
  w_sdram_write_n,
  w_dh_clk,
  w_dl_clk,
  w_ack,
  lcd_hsync_d,
  lcd_vsync_d,
  lcd_clk_d,
  lcd_de_d,
  w_sdram_address,
  w_sdram_wdata,
  lcd_blue_d,
  lcd_green_d,
  lcd_red_d
)
;
input w_wr;
input O_sdram_clk_d;
input n204_5;
input ff_enable;
input n395_6;
input [15:0] w_sdram_rdata;
input [6:6] ff_reset;
input [7:0] w_wdata;
input [1:0] w_a;
output w_sdram_write_n;
output w_dh_clk;
output w_dl_clk;
output w_ack;
output lcd_hsync_d;
output lcd_vsync_d;
output lcd_clk_d;
output lcd_de_d;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [4:0] lcd_blue_d;
output [5:1] lcd_green_d;
output [4:0] lcd_red_d;
wire n79_6;
wire n170_3;
wire n177_3;
wire n263_12;
wire ff_wrt_6;
wire w_video_r_5_5;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_bwindow_y_7;
wire n79_8;
wire n79_9;
wire n170_4;
wire n170_6;
wire n170_7;
wire ff_prewindow_x_7;
wire ff_bwindow_y_8;
wire ff_bwindow_y_9;
wire n79_10;
wire n170_8;
wire n170_9;
wire n170_10;
wire n170_13;
wire n263_14;
wire ff_prewindow_x_8;
wire ff_bwindow_y_10;
wire ff_bwindow_y_11;
wire ff_bwindow_y_12;
wire ff_bwindow_y_13;
wire n170_15;
wire n170_16;
wire n170_17;
wire ff_bwindow_y_14;
wire ff_bwindow_y_15;
wire ff_bwindow_y_16;
wire ff_bwindow_y_17;
wire n170_19;
wire n79_12;
wire n170_23;
wire n170_25;
wire n170_27;
wire n263_16;
wire ff_wrt;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire ff_req;
wire w_vdp_command_drive;
wire n515_25;
wire n1472_7;
wire w_vram_addr_set_ack;
wire w_vdpcmd_vram_read_ack;
wire w_vram_write_ack;
wire w_vdpcmd_vram_write_ack;
wire n1470_5;
wire n1431_7;
wire n1429_7;
wire n939_12;
wire n936_10;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire n1171_1;
wire n1170_1;
wire n1169_1;
wire n1168_1;
wire n1167_1;
wire n1166_1;
wire n1165_1;
wire n1164_1;
wire n1163_1;
wire n1607_3;
wire n1470_5_1;
wire n969_5;
wire n1638_4;
wire n189_7;
wire n188_7;
wire n186_7;
wire n553_7;
wire w_field;
wire n1607_6;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire w_logical_vram_addr_nam_11_5;
wire n1011_10;
wire n100_9;
wire n1017_7;
wire n1011_12;
wire n1018_6;
wire n557_5;
wire n621_4;
wire ff_pattern_generator_7_7;
wire n240_6;
wire n605_6;
wire n557_7;
wire n637_6;
wire ff_pattern_generator_7_9;
wire w_yjk_en;
wire n110_5;
wire pcolorcode_7_5;
wire ff_local_dot_counter_x_8_7;
wire n1079_6;
wire n1079_7;
wire n1482_4;
wire n13_5;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n251_18;
wire n2424_5;
wire n1912_5;
wire reg_r1_disp_on_Z;
wire reg_r25_sp2_Z;
wire w_palette_we;
wire w_vram_write_req;
wire w_vram_rd_req;
wire w_vram_addr_set_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_pal_mode_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_write_req;
wire w_vdpcmd_tr_clr_req;
wire w_vdp_mode_is_highres;
wire n135_4;
wire n884_8;
wire n1465_8;
wire n1398_7;
wire n1602_11;
wire ff_vram_wr_req;
wire w_vdpcmd_vram_read_req;
wire n190_5;
wire n313_5;
wire n1967_6;
wire n1786_6;
wire n317_7;
wire n1977_8;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n2386_8;
wire n3500_8;
wire n358_7;
wire [3:0] w_palette_address;
wire [7:0] w_vdpcmd_vram_rdata;
wire [7:0] w_vram_data_Z;
wire [10:0] w_h_count;
wire [10:0] w_v_count;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [8:0] w_pre_dot_counter_y;
wire [5:1] w_video_r_vdp;
wire [5:1] w_video_g_vdp;
wire [5:1] w_video_b_vdp;
wire [3:0] w_palette_rd_address;
wire [16:0] w_vram_address_text12;
wire [3:0] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:1] w_yjk_r;
wire [5:1] w_yjk_g;
wire [5:1] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [1:0] ff_main_state;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [4:2] w_palette_rdata_b;
wire [4:2] w_palette_rdata_r;
wire [4:2] w_palette_rdata_g;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [8:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pattern_name_Z;
wire [16:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [5:0] reg_r4_pattern_generator_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_color_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [4:2] w_palette_wdata_r;
wire [4:2] w_palette_wdata_b;
wire [4:2] w_palette_wdata_g;
wire [3:0] w_palette_wr_address;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_address;
wire [7:4] w_current_vdp_command_c;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT3 n79_s3 (
    .F(n79_6),
    .I0(n79_12),
    .I1(n79_8),
    .I2(n79_9) 
);
defparam n79_s3.INIT=8'h80;
  LUT4 n170_s0 (
    .F(n170_3),
    .I0(n170_4),
    .I1(n170_27),
    .I2(n170_6),
    .I3(n170_7) 
);
defparam n170_s0.INIT=16'hFFF8;
  LUT2 n177_s0 (
    .F(n177_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n177_s0.INIT=4'h8;
  LUT2 n263_s9 (
    .F(n263_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n263_16) 
);
defparam n263_s9.INIT=4'h8;
  LUT3 w_palette_address_3_s0 (
    .F(w_palette_address[3]),
    .I0(w_palette_wr_address[3]),
    .I1(w_palette_rd_address[3]),
    .I2(w_palette_we) 
);
defparam w_palette_address_3_s0.INIT=8'hAC;
  LUT3 w_palette_address_2_s0 (
    .F(w_palette_address[2]),
    .I0(w_palette_rd_address[2]),
    .I1(w_palette_wr_address[2]),
    .I2(w_palette_we) 
);
defparam w_palette_address_2_s0.INIT=8'hCA;
  LUT3 w_palette_address_1_s0 (
    .F(w_palette_address[1]),
    .I0(w_palette_rd_address[1]),
    .I1(w_palette_wr_address[1]),
    .I2(w_palette_we) 
);
defparam w_palette_address_1_s0.INIT=8'hCA;
  LUT3 w_palette_address_0_s0 (
    .F(w_palette_address[0]),
    .I0(w_palette_rd_address[0]),
    .I1(w_palette_wr_address[0]),
    .I2(w_palette_we) 
);
defparam w_palette_address_0_s0.INIT=8'hCA;
  LUT2 ff_wrt_s2 (
    .F(ff_wrt_6),
    .I0(w_ack),
    .I1(ff_enable) 
);
defparam ff_wrt_s2.INIT=4'h4;
  LUT2 w_video_r_5_s2 (
    .F(w_video_r_5_5),
    .I0(ff_bwindow),
    .I1(ff_enable) 
);
defparam w_video_r_5_s2.INIT=4'h4;
  LUT4 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(n1470_5_1),
    .I1(n1638_4),
    .I2(n79_6),
    .I3(ff_enable) 
);
defparam ff_bwindow_x_s2.INIT=16'hF800;
  LUT4 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(ff_prewindow_x_7),
    .I1(w_h_count[2]),
    .I2(reg_r9_pal_mode_Z),
    .I3(n1607_6) 
);
defparam ff_prewindow_x_s2.INIT=16'h7D00;
  LUT4 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(n170_3),
    .I1(ff_bwindow_y_8),
    .I2(ff_bwindow_y_9),
    .I3(ff_enable) 
);
defparam ff_bwindow_y_s3.INIT=16'hFE00;
  LUT3 n79_s5 (
    .F(n79_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[4]),
    .I2(w_h_count[3]) 
);
defparam n79_s5.INIT=8'h10;
  LUT4 n79_s6 (
    .F(n79_9),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[5]),
    .I3(w_h_count[6]) 
);
defparam n79_s6.INIT=16'h0100;
  LUT4 n170_s1 (
    .F(n170_4),
    .I0(w_v_count[0]),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_v_count[2]),
    .I3(n170_8) 
);
defparam n170_s1.INIT=16'h1000;
  LUT4 n170_s3 (
    .F(n170_6),
    .I0(w_v_count[9]),
    .I1(w_v_count[10]),
    .I2(n170_25),
    .I3(n170_19) 
);
defparam n170_s3.INIT=16'h1000;
  LUT4 n170_s4 (
    .F(n170_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(n170_13),
    .I3(n170_23) 
);
defparam n170_s4.INIT=16'h4000;
  LUT3 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(ff_prewindow_x_8),
    .I1(n79_12),
    .I2(w_h_count[3]) 
);
defparam ff_prewindow_x_s3.INIT=8'h40;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(w_v_count[9]),
    .I1(w_v_count[10]),
    .I2(ff_bwindow_y_10),
    .I3(ff_bwindow_y_11) 
);
defparam ff_bwindow_y_s4.INIT=16'h1000;
  LUT3 ff_bwindow_y_s5 (
    .F(ff_bwindow_y_9),
    .I0(ff_bwindow_y_12),
    .I1(ff_bwindow_y_13),
    .I2(n170_9) 
);
defparam ff_bwindow_y_s5.INIT=8'h10;
  LUT3 n79_s7 (
    .F(n79_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[7]) 
);
defparam n79_s7.INIT=8'h10;
  LUT4 n170_s5 (
    .F(n170_8),
    .I0(w_v_count[3]),
    .I1(w_v_count[1]),
    .I2(reg_r9_interlace_mode_Z),
    .I3(w_v_count[4]) 
);
defparam n170_s5.INIT=16'h4100;
  LUT4 n170_s6 (
    .F(n170_9),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[10]),
    .I3(w_v_count[9]) 
);
defparam n170_s6.INIT=16'h0100;
  LUT2 n170_s7 (
    .F(n170_10),
    .I0(w_v_count[6]),
    .I1(w_v_count[5]) 
);
defparam n170_s7.INIT=4'h4;
  LUT4 n170_s10 (
    .F(n170_13),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[10]),
    .I3(n358_7) 
);
defparam n170_s10.INIT=16'h0100;
  LUT2 n263_s11 (
    .F(n263_14),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]) 
);
defparam n263_s11.INIT=4'h8;
  LUT4 ff_prewindow_x_s4 (
    .F(ff_prewindow_x_8),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(w_h_count[6]),
    .I3(reg_r25_yjk_Z) 
);
defparam ff_prewindow_x_s4.INIT=16'hEFF7;
  LUT2 ff_bwindow_y_s6 (
    .F(ff_bwindow_y_10),
    .I0(w_v_count[4]),
    .I1(ff_bwindow_y_14) 
);
defparam ff_bwindow_y_s6.INIT=4'h4;
  LUT4 ff_bwindow_y_s7 (
    .F(ff_bwindow_y_11),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam ff_bwindow_y_s7.INIT=16'h0001;
  LUT4 ff_bwindow_y_s8 (
    .F(ff_bwindow_y_12),
    .I0(ff_bwindow_y_15),
    .I1(ff_bwindow_y_16),
    .I2(n170_17),
    .I3(ff_bwindow_y_17) 
);
defparam ff_bwindow_y_s8.INIT=16'h0777;
  LUT4 ff_bwindow_y_s9 (
    .F(ff_bwindow_y_13),
    .I0(reg_r9_pal_mode_Z),
    .I1(w_v_count[1]),
    .I2(w_v_count[0]),
    .I3(reg_r9_interlace_mode_Z) 
);
defparam ff_bwindow_y_s9.INIT=16'hCFF2;
  LUT2 n170_s12 (
    .F(n170_15),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]) 
);
defparam n170_s12.INIT=4'h4;
  LUT3 n170_s13 (
    .F(n170_16),
    .I0(w_v_count[4]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n170_s13.INIT=8'h01;
  LUT2 n170_s14 (
    .F(n170_17),
    .I0(w_v_count[4]),
    .I1(reg_r9_pal_mode_Z) 
);
defparam n170_s14.INIT=4'h8;
  LUT4 ff_bwindow_y_s10 (
    .F(ff_bwindow_y_14),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam ff_bwindow_y_s10.INIT=16'h0001;
  LUT4 ff_bwindow_y_s11 (
    .F(ff_bwindow_y_15),
    .I0(w_v_count[1]),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_bwindow_y_s11.INIT=16'h1000;
  LUT3 ff_bwindow_y_s12 (
    .F(ff_bwindow_y_16),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]) 
);
defparam ff_bwindow_y_s12.INIT=8'h01;
  LUT4 ff_bwindow_y_s13 (
    .F(ff_bwindow_y_17),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[5]),
    .I3(w_v_count[6]) 
);
defparam ff_bwindow_y_s13.INIT=16'h1000;
  LUT4 n170_s15 (
    .F(n170_19),
    .I0(n170_10),
    .I1(w_v_count[4]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam n170_s15.INIT=16'h0002;
  LUT4 n79_s8 (
    .F(n79_12),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(w_h_count[10]),
    .I3(w_h_count[7]) 
);
defparam n79_s8.INIT=16'h0100;
  LUT4 n170_s17 (
    .F(n170_23),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n170_s17.INIT=16'h4000;
  LUT4 n170_s18 (
    .F(n170_25),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n170_s18.INIT=16'h0100;
  LUT3 n170_s19 (
    .F(n170_27),
    .I0(n170_9),
    .I1(w_v_count[6]),
    .I2(w_v_count[5]) 
);
defparam n170_s19.INIT=8'h20;
  LUT4 n263_s12 (
    .F(n263_16),
    .I0(w_pre_dot_counter_x[7]),
    .I1(n553_7),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam n263_s12.INIT=16'h8000;
  DFFRE ff_wrt_s0 (
    .Q(ff_wrt),
    .D(w_wr),
    .CLK(O_sdram_clk_d),
    .CE(ff_wrt_6),
    .RESET(n204_5) 
);
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n79_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_bwindow_x_6),
    .RESET(n204_5) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n170_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_bwindow_y_7),
    .RESET(n204_5) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n177_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n263_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_prewindow_x_6),
    .RESET(n204_5) 
);
  DFFRE ff_req_s0 (
    .Q(ff_req),
    .D(n395_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n204_5) 
);
  vdp_color_bus u_vdp_color_bus (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n204_5(n204_5),
    .ff_enable(ff_enable),
    .n557_7(n557_7),
    .pcolorcode_7_5(pcolorcode_7_5),
    .n1786_6(n1786_6),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n135_4(n135_4),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .w_vram_write_req(w_vram_write_req),
    .w_prewindow_y(w_prewindow_y),
    .ff_prewindow_x(ff_prewindow_x),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .n251_18(n251_18),
    .ff_vram_wr_req(ff_vram_wr_req),
    .n1967_6(n1967_6),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .n240_6(n240_6),
    .w_vdpcmd_vram_read_req(w_vdpcmd_vram_read_req),
    .n884_8(n884_8),
    .n1465_8(n1465_8),
    .n2386_8(n2386_8),
    .n1017_7(n1017_7),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_vram_address_text12(w_vram_address_text12[16:0]),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[16:0]),
    .w_vram_address_graphic4567(w_vram_address_graphic4567[16:0]),
    .ff_preread_address(ff_preread_address[16:0]),
    .w_vdpcmd_vram_address(w_vdpcmd_vram_address[16:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .ff_y_test_address(ff_y_test_address[16:2]),
    .ff_main_state(ff_main_state[1:0]),
    .w_sdram_write_n(w_sdram_write_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .n515_25(n515_25),
    .n1472_7(n1472_7),
    .w_vram_addr_set_ack(w_vram_addr_set_ack),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n1470_5(n1470_5),
    .n1431_7(n1431_7),
    .n1429_7(n1429_7),
    .n939_12(n939_12),
    .n936_10(n936_10),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_ssg u_vdp_ssg (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .n204_5(n204_5),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n79_8(n79_8),
    .n263_16(n263_16),
    .n1011_12(n1011_12),
    .n263_12(n263_12),
    .n79_10(n79_10),
    .ff_prewindow_x_7(ff_prewindow_x_7),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .ff_reset(ff_reset[6]),
    .w_dh_clk(w_dh_clk),
    .w_dl_clk(w_dl_clk),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n1171_1(n1171_1),
    .n1170_1(n1170_1),
    .n1169_1(n1169_1),
    .n1168_1(n1168_1),
    .n1167_1(n1167_1),
    .n1166_1(n1166_1),
    .n1165_1(n1165_1),
    .n1164_1(n1164_1),
    .n1163_1(n1163_1),
    .n1607_3(n1607_3),
    .n1470_5(n1470_5_1),
    .n969_5(n969_5),
    .n1638_4(n1638_4),
    .n189_7(n189_7),
    .n188_7(n188_7),
    .n186_7(n186_7),
    .n553_7(n553_7),
    .w_field(w_field),
    .n1607_6(n1607_6),
    .w_h_count(w_h_count[10:0]),
    .w_v_count(w_v_count[10:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[8:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n204_5(n204_5),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n190_5(n190_5),
    .pcolorcode_7_5(pcolorcode_7_5),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .n240_6(n240_6),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .n135_4(n135_4),
    .ff_enable(ff_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_yjk_r(w_yjk_r[5:1]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_yjk_g(w_yjk_g[5:1]),
    .w_yjk_b(w_yjk_b[5:1]),
    .w_palette_rdata_r(w_palette_rdata_r[4:2]),
    .reg_r0_disp_mode(reg_r0_disp_mode[2:1]),
    .w_palette_rdata_g(w_palette_rdata_g[4:2]),
    .w_palette_rdata_b(w_palette_rdata_b[4:2]),
    .w_dot_state(w_dot_state[1:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_color_code_text12(w_color_code_text12[3:0]),
    .w_video_r_vdp(w_video_r_vdp[5:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1]),
    .w_palette_rd_address(w_palette_rd_address[3:0])
);
  vdp_text12 u_vdp_text12 (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n204_5(n204_5),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n2424_5(n2424_5),
    .ff_enable(ff_enable),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n557_7(n557_7),
    .n1079_6(n1079_6),
    .n1079_7(n1079_7),
    .n263_14(n263_14),
    .n969_5(n969_5),
    .n515_25(n515_25),
    .n1912_5(n1912_5),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[6:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[5:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_color_Z(reg_r10r3_color_Z[10:3]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .ff_reset(ff_reset[6]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .n1011_10(n1011_10),
    .n100_9(n100_9),
    .n1017_7(n1017_7),
    .n1011_12(n1011_12),
    .n1018_6(n1018_6),
    .w_vram_address_text12(w_vram_address_text12[16:0]),
    .w_color_code_text12(w_color_code_text12[3:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n1017_7(n1017_7),
    .n204_5(n204_5),
    .n1482_4(n1482_4),
    .ff_enable(ff_enable),
    .n317_7(n317_7),
    .n1018_6(n1018_6),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[6:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[5:0]),
    .reg_r10r3_color_Z(reg_r10r3_color_Z[10:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n557_5(n557_5),
    .n621_4(n621_4),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n240_6(n240_6),
    .n605_6(n605_6),
    .n557_7(n557_7),
    .n637_6(n637_6),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[16:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n204_5(n204_5),
    .n1017_7(n1017_7),
    .ff_enable(ff_enable),
    .n621_4(n621_4),
    .n1011_12(n1011_12),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n1018_6(n1018_6),
    .n100_9(n100_9),
    .n637_6(n637_6),
    .n557_7(n557_7),
    .n1967_6(n1967_6),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r25_sp2_Z(reg_r25_sp2_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n1977_8(n1977_8),
    .n313_5(n313_5),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[6:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:3]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[8:3]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[8:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .w_sdram_address(w_sdram_address[16]),
    .ff_reset(ff_reset[6]),
    .w_yjk_en(w_yjk_en),
    .n110_5(n110_5),
    .pcolorcode_7_5(pcolorcode_7_5),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .n1079_6(n1079_6),
    .n1079_7(n1079_7),
    .n1482_4(n1482_4),
    .n13_5(n13_5),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:1]),
    .w_yjk_g(w_yjk_g[5:1]),
    .w_yjk_b(w_yjk_b[5:1]),
    .w_vram_address_graphic4567(w_vram_address_graphic4567[16:0])
);
  vdp_sprite u_vdp_sprite (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n204_5(n204_5),
    .n557_7(n557_7),
    .n1018_6(n1018_6),
    .n515_25(n515_25),
    .n1017_7(n1017_7),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .ff_enable(ff_enable),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n1011_12(n1011_12),
    .n110_5(n110_5),
    .n1170_1(n1170_1),
    .n1171_1(n1171_1),
    .n1169_1(n1169_1),
    .n1168_1(n1168_1),
    .n1167_1(n1167_1),
    .n1166_1(n1166_1),
    .n1165_1(n1165_1),
    .n1164_1(n1164_1),
    .n1163_1(n1163_1),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .n557_5(n557_5),
    .n1011_10(n1011_10),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n605_6(n605_6),
    .n13_5(n13_5),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[5:0]),
    .reg_r11r5_sp_atr_addr_Z(reg_r11r5_sp_atr_addr_Z[9:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_reset(ff_reset[6]),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .w_sdram_address(w_sdram_address[16]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n251_18(n251_18),
    .n2424_5(n2424_5),
    .n1912_5(n1912_5),
    .ff_main_state(ff_main_state[1:0]),
    .ff_y_test_address(ff_y_test_address[16:2]),
    .ff_preread_address(ff_preread_address[16:0]),
    .w_sp_color_code(w_sp_color_code[3:0])
);
  vdp_ram_palette u_vdp_palette_ram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .w_palette_we(w_palette_we),
    .n13_5(n13_5),
    .w_palette_address(w_palette_address[3:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_rdata_b(w_palette_rdata_b[4:2]),
    .w_palette_rdata_r(w_palette_rdata_r[4:2]),
    .w_palette_rdata_g(w_palette_rdata_g[4:2])
);
  vdp_register u_vdp_register (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n1607_3(n1607_3),
    .n204_5(n204_5),
    .ff_enable(ff_enable),
    .n936_10(n936_10),
    .w_field(w_field),
    .ff_req(ff_req),
    .ff_wrt(ff_wrt),
    .n1431_7(n1431_7),
    .w_vram_addr_set_ack(w_vram_addr_set_ack),
    .n557_7(n557_7),
    .n1429_7(n1429_7),
    .w_vram_write_ack(w_vram_write_ack),
    .n3500_8(n3500_8),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_wdata(w_wdata[7:0]),
    .w_a(w_a[1:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r25_sp2_Z(reg_r25_sp2_Z),
    .w_palette_we(w_palette_we),
    .w_vram_write_req(w_vram_write_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_ack(w_ack),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n135_4(n135_4),
    .n884_8(n884_8),
    .n1465_8(n1465_8),
    .n1398_7(n1398_7),
    .n1602_11(n1602_11),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[8:3]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[6:0]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[5:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[5:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_color_Z(reg_r10r3_color_Z[10:0]),
    .reg_r11r5_sp_atr_addr_Z(reg_r11r5_sp_atr_addr_Z[9:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0])
);
  vdp_command u_vdp_command (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n204_5(n204_5),
    .n939_12(n939_12),
    .ff_enable(ff_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .pcolorcode_7_5(pcolorcode_7_5),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .n1472_7(n1472_7),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .n1602_11(n1602_11),
    .n1398_7(n1398_7),
    .n1470_5(n1470_5),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_reset(ff_reset[6]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_vram_wr_req(ff_vram_wr_req),
    .w_vdpcmd_vram_read_req(w_vdpcmd_vram_read_req),
    .n190_5(n190_5),
    .n313_5(n313_5),
    .n1967_6(n1967_6),
    .n1786_6(n1786_6),
    .n317_7(n317_7),
    .n1977_8(n1977_8),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n2386_8(n2386_8),
    .n3500_8(n3500_8),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_address(w_vdpcmd_vram_address[16:0]),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4])
);
  vdp_wait_control u_vdp_wait_control (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n204_5(n204_5),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .ff_enable(ff_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4]),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  vdp_lcd u_vdp_lcd (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n204_5(n204_5),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .ff_enable(ff_enable),
    .n170_27(n170_27),
    .n170_6(n170_6),
    .ff_bwindow_y_11(ff_bwindow_y_11),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .n170_25(n170_25),
    .n188_7(n188_7),
    .ff_bwindow_y_10(ff_bwindow_y_10),
    .n170_10(n170_10),
    .n170_16(n170_16),
    .n170_13(n170_13),
    .n170_15(n170_15),
    .ff_bwindow_y_16(ff_bwindow_y_16),
    .n186_7(n186_7),
    .n170_9(n170_9),
    .n189_7(n189_7),
    .ff_bwindow_y_14(ff_bwindow_y_14),
    .n13_5(n13_5),
    .w_video_r_5_5(w_video_r_5_5),
    .ff_reset(ff_reset[6]),
    .w_v_count(w_v_count[10:0]),
    .w_h_count(w_h_count[10:1]),
    .w_video_r_vdp(w_video_r_vdp[5:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1]),
    .lcd_hsync_d(lcd_hsync_d),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_clk_d(lcd_clk_d),
    .lcd_de_d(lcd_de_d),
    .n358_7(n358_7),
    .lcd_blue_d(lcd_blue_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_red_d(lcd_red_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  O_sdram_clk_d,
  ff_sdr_ready,
  n204_5,
  w_wr,
  n395_6,
  ff_reset,
  w_sdram_rdata,
  w_wdata,
  w_a,
  w_sdram_write_n,
  w_dh_clk,
  w_dl_clk,
  w_ack,
  lcd_hsync_d,
  lcd_vsync_d,
  lcd_clk_d,
  lcd_de_d,
  w_vdp_enable_state,
  w_sdram_address,
  w_sdram_wdata,
  lcd_blue_d,
  lcd_green_d,
  lcd_red_d
)
;
input O_sdram_clk_d;
input ff_sdr_ready;
input n204_5;
input w_wr;
input n395_6;
input [6:6] ff_reset;
input [15:0] w_sdram_rdata;
input [7:0] w_wdata;
input [1:0] w_a;
output w_sdram_write_n;
output w_dh_clk;
output w_dl_clk;
output w_ack;
output lcd_hsync_d;
output lcd_vsync_d;
output lcd_clk_d;
output lcd_de_d;
output [1:0] w_vdp_enable_state;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [4:0] lcd_blue_d;
output [5:1] lcd_green_d;
output [4:0] lcd_red_d;
wire n12_4;
wire n27_4;
wire n14_9;
wire ff_enable;
wire ff_initial_busy;
wire n15_6;
wire VCC;
wire GND;
  LUT2 n12_s1 (
    .F(n12_4),
    .I0(ff_initial_busy),
    .I1(ff_reset[6]) 
);
defparam n12_s1.INIT=4'hB;
  LUT2 n27_s1 (
    .F(n27_4),
    .I0(w_vdp_enable_state[0]),
    .I1(w_vdp_enable_state[1]) 
);
defparam n27_s1.INIT=4'h8;
  LUT2 n14_s3 (
    .F(n14_9),
    .I0(w_vdp_enable_state[0]),
    .I1(w_vdp_enable_state[1]) 
);
defparam n14_s3.INIT=4'h6;
  DFFR ff_enable_cnt_1_s0 (
    .Q(w_vdp_enable_state[1]),
    .D(n14_9),
    .CLK(O_sdram_clk_d),
    .RESET(n12_4) 
);
  DFFR ff_enable_cnt_0_s0 (
    .Q(w_vdp_enable_state[0]),
    .D(n15_6),
    .CLK(O_sdram_clk_d),
    .RESET(n12_4) 
);
  DFFR ff_enable_s0 (
    .Q(ff_enable),
    .D(n27_4),
    .CLK(O_sdram_clk_d),
    .RESET(n12_4) 
);
  DFFSE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_ready),
    .SET(n204_5) 
);
  INV n15_s2 (
    .O(n15_6),
    .I(w_vdp_enable_state[0]) 
);
  vdp u_v9958_core (
    .w_wr(w_wr),
    .O_sdram_clk_d(O_sdram_clk_d),
    .n204_5(n204_5),
    .ff_enable(ff_enable),
    .n395_6(n395_6),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .ff_reset(ff_reset[6]),
    .w_wdata(w_wdata[7:0]),
    .w_a(w_a[1:0]),
    .w_sdram_write_n(w_sdram_write_n),
    .w_dh_clk(w_dh_clk),
    .w_dl_clk(w_dl_clk),
    .w_ack(w_ack),
    .lcd_hsync_d(lcd_hsync_d),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_clk_d(lcd_clk_d),
    .lcd_de_d(lcd_de_d),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .lcd_blue_d(lcd_blue_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_red_d(lcd_red_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module tang20cart_msx (
  clk27m,
  n_treset,
  tclock,
  n_ce,
  n_twr,
  n_trd,
  ta,
  tdir,
  td,
  keys,
  twait,
  lcd_clk,
  lcd_de,
  lcd_hsync,
  lcd_vsync,
  lcd_red,
  lcd_green,
  lcd_blue,
  lcd_bl,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_cas_n,
  O_sdram_ras_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk27m;
input n_treset;
input tclock;
input n_ce;
input n_twr;
input n_trd;
input [1:0] ta;
output tdir;
inout [7:0] td;
input [1:0] keys;
output twait;
output lcd_clk;
output lcd_de;
output lcd_hsync;
output lcd_vsync;
output [4:0] lcd_red;
output [5:0] lcd_green;
output [4:0] lcd_blue;
output lcd_bl;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_cas_n;
output O_sdram_ras_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk27m_d;
wire n18_4;
wire n388_4;
wire n70_3;
wire n200_9;
wire n18_5;
wire n70_4;
wire n70_5;
wire n70_6;
wire n70_7;
wire n70_8;
wire n70_9;
wire n70_10;
wire n70_11;
wire n33_10;
wire n37_10;
wire n35_7;
wire n36_8;
wire n34_11;
wire twait_d;
wire n96_1;
wire n96_2;
wire n95_1;
wire n95_2;
wire n94_1;
wire n94_2;
wire n93_1;
wire n93_2;
wire n92_1;
wire n92_2;
wire n91_1;
wire n91_2;
wire n90_1;
wire n90_2;
wire n89_1;
wire n89_2;
wire n88_1;
wire n88_2;
wire n87_1;
wire n87_2;
wire n86_1;
wire n86_2;
wire n85_1;
wire n85_2;
wire n84_1;
wire n84_2;
wire n83_1;
wire n83_2;
wire n82_1;
wire n82_2;
wire n81_1;
wire n81_2;
wire n80_1;
wire n80_2;
wire n79_1;
wire n79_2;
wire n78_1;
wire n78_2;
wire n77_1;
wire n77_2;
wire n76_1;
wire n76_2;
wire n75_1;
wire n75_2;
wire n74_1;
wire n74_2;
wire n73_1;
wire n73_2;
wire n72_1;
wire n72_0_COUT;
wire IO_sdram_dq_31_101;
wire n204_5;
wire n97_6;
wire n201_6;
wire O_sdram_clk_d;
wire w_wr;
wire n395_6;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n687_3;
wire w_sdram_write_n;
wire w_dh_clk;
wire w_dl_clk;
wire w_ack;
wire lcd_hsync_d;
wire lcd_vsync_d;
wire lcd_clk_d;
wire lcd_de_d;
wire [0:0] keys_d;
wire [31:0] IO_sdram_dq_in;
wire [6:0] ff_reset;
wire [25:0] ff_count;
wire [3:2] td_d;
wire [3:0] ff_wait;
wire [1:0] w_a;
wire [7:0] w_wdata;
wire [10:0] O_sdram_addr_d;
wire [15:0] w_sdram_rdata;
wire [3:0] O_sdram_dqm_d;
wire [1:0] w_vdp_enable_state;
wire [16:0] w_sdram_address;
wire [7:0] w_sdram_wdata;
wire [4:0] lcd_blue_d;
wire [5:1] lcd_green_d;
wire [4:0] lcd_red_d;
wire VCC;
wire GND;
  IBUF clk27m_ibuf (
    .O(clk27m_d),
    .I(clk27m) 
);
  IBUF keys_0_ibuf (
    .O(keys_d[0]),
    .I(keys[0]) 
);
  OBUF td_0_obuf (
    .O(td[0]),
    .I(td_d[2]) 
);
  OBUF td_1_obuf (
    .O(td[1]),
    .I(td_d[3]) 
);
  OBUF td_2_obuf (
    .O(td[2]),
    .I(td_d[2]) 
);
  OBUF td_3_obuf (
    .O(td[3]),
    .I(td_d[3]) 
);
  OBUF td_4_obuf (
    .O(td[4]),
    .I(GND) 
);
  OBUF td_5_obuf (
    .O(td[5]),
    .I(GND) 
);
  OBUF td_6_obuf (
    .O(td[6]),
    .I(GND) 
);
  OBUF td_7_obuf (
    .O(td[7]),
    .I(GND) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF tdir_obuf (
    .O(tdir),
    .I(GND) 
);
  OBUF twait_obuf (
    .O(twait),
    .I(twait_d) 
);
  OBUF lcd_clk_obuf (
    .O(lcd_clk),
    .I(lcd_clk_d) 
);
  OBUF lcd_de_obuf (
    .O(lcd_de),
    .I(lcd_de_d) 
);
  OBUF lcd_hsync_obuf (
    .O(lcd_hsync),
    .I(lcd_hsync_d) 
);
  OBUF lcd_vsync_obuf (
    .O(lcd_vsync),
    .I(lcd_vsync_d) 
);
  OBUF lcd_red_0_obuf (
    .O(lcd_red[0]),
    .I(lcd_red_d[0]) 
);
  OBUF lcd_red_1_obuf (
    .O(lcd_red[1]),
    .I(lcd_red_d[1]) 
);
  OBUF lcd_red_2_obuf (
    .O(lcd_red[2]),
    .I(lcd_red_d[2]) 
);
  OBUF lcd_red_3_obuf (
    .O(lcd_red[3]),
    .I(lcd_red_d[3]) 
);
  OBUF lcd_red_4_obuf (
    .O(lcd_red[4]),
    .I(lcd_red_d[4]) 
);
  OBUF lcd_green_0_obuf (
    .O(lcd_green[0]),
    .I(GND) 
);
  OBUF lcd_green_1_obuf (
    .O(lcd_green[1]),
    .I(lcd_green_d[1]) 
);
  OBUF lcd_green_2_obuf (
    .O(lcd_green[2]),
    .I(lcd_green_d[2]) 
);
  OBUF lcd_green_3_obuf (
    .O(lcd_green[3]),
    .I(lcd_green_d[3]) 
);
  OBUF lcd_green_4_obuf (
    .O(lcd_green[4]),
    .I(lcd_green_d[4]) 
);
  OBUF lcd_green_5_obuf (
    .O(lcd_green[5]),
    .I(lcd_green_d[5]) 
);
  OBUF lcd_blue_0_obuf (
    .O(lcd_blue[0]),
    .I(lcd_blue_d[0]) 
);
  OBUF lcd_blue_1_obuf (
    .O(lcd_blue[1]),
    .I(lcd_blue_d[1]) 
);
  OBUF lcd_blue_2_obuf (
    .O(lcd_blue[2]),
    .I(lcd_blue_d[2]) 
);
  OBUF lcd_blue_3_obuf (
    .O(lcd_blue[3]),
    .I(lcd_blue_d[3]) 
);
  OBUF lcd_blue_4_obuf (
    .O(lcd_blue[4]),
    .I(lcd_blue_d[4]) 
);
  OBUF lcd_bl_obuf (
    .O(lcd_bl),
    .I(VCC) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT2 n18_s0 (
    .F(n18_4),
    .I0(ff_reset[1]),
    .I1(n18_5) 
);
defparam n18_s0.INIT=4'hB;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(n70_3),
    .I1(ff_reset[6]) 
);
defparam n388_s1.INIT=4'hB;
  LUT4 n70_s0 (
    .F(n70_3),
    .I0(n70_4),
    .I1(n70_5),
    .I2(n70_6),
    .I3(n70_7) 
);
defparam n70_s0.INIT=16'h8000;
  LUT2 n200_s3 (
    .F(n200_9),
    .I0(td_d[2]),
    .I1(td_d[3]) 
);
defparam n200_s3.INIT=4'h6;
  LUT4 n18_s1 (
    .F(n18_5),
    .I0(ff_reset[2]),
    .I1(ff_reset[3]),
    .I2(ff_reset[4]),
    .I3(ff_reset[5]) 
);
defparam n18_s1.INIT=16'h0001;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n70_8) 
);
defparam n70_s1.INIT=8'h80;
  LUT4 n70_s2 (
    .F(n70_5),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n70_s2.INIT=16'h4000;
  LUT4 n70_s3 (
    .F(n70_6),
    .I0(ff_count[7]),
    .I1(ff_count[9]),
    .I2(ff_count[8]),
    .I3(ff_count[6]) 
);
defparam n70_s3.INIT=16'h1000;
  LUT3 n70_s4 (
    .F(n70_7),
    .I0(n70_9),
    .I1(n70_10),
    .I2(n70_11) 
);
defparam n70_s4.INIT=8'h80;
  LUT4 n70_s5 (
    .F(n70_8),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(ff_count[5]) 
);
defparam n70_s5.INIT=16'h8000;
  LUT4 n70_s6 (
    .F(n70_9),
    .I0(ff_count[22]),
    .I1(ff_count[23]),
    .I2(ff_count[24]),
    .I3(ff_count[25]) 
);
defparam n70_s6.INIT=16'h1000;
  LUT4 n70_s7 (
    .F(n70_10),
    .I0(ff_count[19]),
    .I1(ff_count[18]),
    .I2(ff_count[20]),
    .I3(ff_count[21]) 
);
defparam n70_s7.INIT=16'h4000;
  LUT4 n70_s8 (
    .F(n70_11),
    .I0(ff_count[14]),
    .I1(ff_count[15]),
    .I2(ff_count[16]),
    .I3(ff_count[17]) 
);
defparam n70_s8.INIT=16'h8000;
  LUT4 n33_s2 (
    .F(n33_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n33_s2.INIT=16'hEAAA;
  LUT4 n37_s2 (
    .F(n37_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n37_s2.INIT=16'h7FFF;
  LUT3 n35_s2 (
    .F(n35_7),
    .I0(n37_10),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]) 
);
defparam n35_s2.INIT=8'h78;
  LUT2 n36_s3 (
    .F(n36_8),
    .I0(n37_10),
    .I1(ff_wait[0]) 
);
defparam n36_s3.INIT=4'h7;
  LUT4 n34_s4 (
    .F(n34_11),
    .I0(n37_10),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n34_s4.INIT=16'h7FD5;
  DFF ff_reset_5_s0 (
    .Q(ff_reset[5]),
    .D(ff_reset[4]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_5_s0.INIT=1'b0;
  DFF ff_reset_4_s0 (
    .Q(ff_reset[4]),
    .D(ff_reset[3]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_4_s0.INIT=1'b0;
  DFF ff_reset_3_s0 (
    .Q(ff_reset[3]),
    .D(ff_reset[2]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_3_s0.INIT=1'b0;
  DFF ff_reset_2_s0 (
    .Q(ff_reset[2]),
    .D(ff_reset[1]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_2_s0.INIT=1'b0;
  DFF ff_reset_1_s0 (
    .Q(ff_reset[1]),
    .D(ff_reset[0]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_1_s0.INIT=1'b0;
  DFF ff_reset_0_s0 (
    .Q(ff_reset[0]),
    .D(VCC),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_0_s0.INIT=1'b0;
  DFFR ff_count_25_s0 (
    .Q(ff_count[25]),
    .D(n72_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_25_s0.INIT=1'b0;
  DFFR ff_count_24_s0 (
    .Q(ff_count[24]),
    .D(n73_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_24_s0.INIT=1'b0;
  DFFR ff_count_23_s0 (
    .Q(ff_count[23]),
    .D(n74_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_23_s0.INIT=1'b0;
  DFFR ff_count_22_s0 (
    .Q(ff_count[22]),
    .D(n75_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_22_s0.INIT=1'b0;
  DFFR ff_count_21_s0 (
    .Q(ff_count[21]),
    .D(n76_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_21_s0.INIT=1'b0;
  DFFR ff_count_20_s0 (
    .Q(ff_count[20]),
    .D(n77_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_20_s0.INIT=1'b0;
  DFFR ff_count_19_s0 (
    .Q(ff_count[19]),
    .D(n78_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_19_s0.INIT=1'b0;
  DFFR ff_count_18_s0 (
    .Q(ff_count[18]),
    .D(n79_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_18_s0.INIT=1'b0;
  DFFR ff_count_17_s0 (
    .Q(ff_count[17]),
    .D(n80_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_17_s0.INIT=1'b0;
  DFFR ff_count_16_s0 (
    .Q(ff_count[16]),
    .D(n81_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_16_s0.INIT=1'b0;
  DFFR ff_count_15_s0 (
    .Q(ff_count[15]),
    .D(n82_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_15_s0.INIT=1'b0;
  DFFR ff_count_14_s0 (
    .Q(ff_count[14]),
    .D(n83_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_14_s0.INIT=1'b0;
  DFFR ff_count_13_s0 (
    .Q(ff_count[13]),
    .D(n84_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_13_s0.INIT=1'b0;
  DFFR ff_count_12_s0 (
    .Q(ff_count[12]),
    .D(n85_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_12_s0.INIT=1'b0;
  DFFR ff_count_11_s0 (
    .Q(ff_count[11]),
    .D(n86_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_11_s0.INIT=1'b0;
  DFFR ff_count_10_s0 (
    .Q(ff_count[10]),
    .D(n87_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_10_s0.INIT=1'b0;
  DFFR ff_count_9_s0 (
    .Q(ff_count[9]),
    .D(n88_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_9_s0.INIT=1'b0;
  DFFR ff_count_8_s0 (
    .Q(ff_count[8]),
    .D(n89_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_8_s0.INIT=1'b0;
  DFFR ff_count_7_s0 (
    .Q(ff_count[7]),
    .D(n90_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_7_s0.INIT=1'b0;
  DFFR ff_count_6_s0 (
    .Q(ff_count[6]),
    .D(n91_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_6_s0.INIT=1'b0;
  DFFR ff_count_5_s0 (
    .Q(ff_count[5]),
    .D(n92_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_5_s0.INIT=1'b0;
  DFFR ff_count_4_s0 (
    .Q(ff_count[4]),
    .D(n93_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_4_s0.INIT=1'b0;
  DFFR ff_count_3_s0 (
    .Q(ff_count[3]),
    .D(n94_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_3_s0.INIT=1'b0;
  DFFR ff_count_2_s0 (
    .Q(ff_count[2]),
    .D(n95_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_2_s0.INIT=1'b0;
  DFFR ff_count_1_s0 (
    .Q(ff_count[1]),
    .D(n96_1),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_1_s0.INIT=1'b0;
  DFFR ff_count_0_s0 (
    .Q(ff_count[0]),
    .D(n97_6),
    .CLK(O_sdram_clk_d),
    .RESET(n388_4) 
);
defparam ff_count_0_s0.INIT=1'b0;
  DFFRE ff_led_1_s0 (
    .Q(td_d[3]),
    .D(n200_9),
    .CLK(O_sdram_clk_d),
    .CE(n70_3),
    .RESET(n204_5) 
);
defparam ff_led_1_s0.INIT=1'b0;
  DFFRE ff_led_0_s0 (
    .Q(td_d[2]),
    .D(n201_6),
    .CLK(O_sdram_clk_d),
    .CE(n70_3),
    .RESET(n204_5) 
);
defparam ff_led_0_s0.INIT=1'b0;
  DFF ff_reset_6_s0 (
    .Q(ff_reset[6]),
    .D(n18_4),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_6_s0.INIT=1'b0;
  DFFS ff_wait_4_s1 (
    .Q(twait_d),
    .D(n37_10),
    .CLK(O_sdram_clk_d),
    .SET(GND) 
);
defparam ff_wait_4_s1.INIT=1'b1;
  DFF ff_wait_3_s2 (
    .Q(ff_wait[3]),
    .D(n33_10),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_3_s2.INIT=1'b0;
  DFF ff_wait_2_s2 (
    .Q(ff_wait[2]),
    .D(n34_11),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_2_s2.INIT=1'b0;
  DFF ff_wait_1_s2 (
    .Q(ff_wait[1]),
    .D(n35_7),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_1_s2.INIT=1'b0;
  DFF ff_wait_0_s2 (
    .Q(ff_wait[0]),
    .D(n36_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_0_s2.INIT=1'b0;
  ALU n96_s (
    .SUM(n96_1),
    .COUT(n96_2),
    .I0(ff_count[1]),
    .I1(ff_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n96_s.ALU_MODE=0;
  ALU n95_s (
    .SUM(n95_1),
    .COUT(n95_2),
    .I0(ff_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n96_2) 
);
defparam n95_s.ALU_MODE=0;
  ALU n94_s (
    .SUM(n94_1),
    .COUT(n94_2),
    .I0(ff_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n95_2) 
);
defparam n94_s.ALU_MODE=0;
  ALU n93_s (
    .SUM(n93_1),
    .COUT(n93_2),
    .I0(ff_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n94_2) 
);
defparam n93_s.ALU_MODE=0;
  ALU n92_s (
    .SUM(n92_1),
    .COUT(n92_2),
    .I0(ff_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n93_2) 
);
defparam n92_s.ALU_MODE=0;
  ALU n91_s (
    .SUM(n91_1),
    .COUT(n91_2),
    .I0(ff_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n92_2) 
);
defparam n91_s.ALU_MODE=0;
  ALU n90_s (
    .SUM(n90_1),
    .COUT(n90_2),
    .I0(ff_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n91_2) 
);
defparam n90_s.ALU_MODE=0;
  ALU n89_s (
    .SUM(n89_1),
    .COUT(n89_2),
    .I0(ff_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n90_2) 
);
defparam n89_s.ALU_MODE=0;
  ALU n88_s (
    .SUM(n88_1),
    .COUT(n88_2),
    .I0(ff_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n89_2) 
);
defparam n88_s.ALU_MODE=0;
  ALU n87_s (
    .SUM(n87_1),
    .COUT(n87_2),
    .I0(ff_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n88_2) 
);
defparam n87_s.ALU_MODE=0;
  ALU n86_s (
    .SUM(n86_1),
    .COUT(n86_2),
    .I0(ff_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n87_2) 
);
defparam n86_s.ALU_MODE=0;
  ALU n85_s (
    .SUM(n85_1),
    .COUT(n85_2),
    .I0(ff_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n86_2) 
);
defparam n85_s.ALU_MODE=0;
  ALU n84_s (
    .SUM(n84_1),
    .COUT(n84_2),
    .I0(ff_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n85_2) 
);
defparam n84_s.ALU_MODE=0;
  ALU n83_s (
    .SUM(n83_1),
    .COUT(n83_2),
    .I0(ff_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n84_2) 
);
defparam n83_s.ALU_MODE=0;
  ALU n82_s (
    .SUM(n82_1),
    .COUT(n82_2),
    .I0(ff_count[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n83_2) 
);
defparam n82_s.ALU_MODE=0;
  ALU n81_s (
    .SUM(n81_1),
    .COUT(n81_2),
    .I0(ff_count[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n82_2) 
);
defparam n81_s.ALU_MODE=0;
  ALU n80_s (
    .SUM(n80_1),
    .COUT(n80_2),
    .I0(ff_count[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n81_2) 
);
defparam n80_s.ALU_MODE=0;
  ALU n79_s (
    .SUM(n79_1),
    .COUT(n79_2),
    .I0(ff_count[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n80_2) 
);
defparam n79_s.ALU_MODE=0;
  ALU n78_s (
    .SUM(n78_1),
    .COUT(n78_2),
    .I0(ff_count[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n79_2) 
);
defparam n78_s.ALU_MODE=0;
  ALU n77_s (
    .SUM(n77_1),
    .COUT(n77_2),
    .I0(ff_count[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n78_2) 
);
defparam n77_s.ALU_MODE=0;
  ALU n76_s (
    .SUM(n76_1),
    .COUT(n76_2),
    .I0(ff_count[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n77_2) 
);
defparam n76_s.ALU_MODE=0;
  ALU n75_s (
    .SUM(n75_1),
    .COUT(n75_2),
    .I0(ff_count[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n76_2) 
);
defparam n75_s.ALU_MODE=0;
  ALU n74_s (
    .SUM(n74_1),
    .COUT(n74_2),
    .I0(ff_count[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n75_2) 
);
defparam n74_s.ALU_MODE=0;
  ALU n73_s (
    .SUM(n73_1),
    .COUT(n73_2),
    .I0(ff_count[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n74_2) 
);
defparam n73_s.ALU_MODE=0;
  ALU n72_s (
    .SUM(n72_1),
    .COUT(n72_0_COUT),
    .I0(ff_count[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n73_2) 
);
defparam n72_s.ALU_MODE=0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n687_3) 
);
  INV n204_s2 (
    .O(n204_5),
    .I(ff_reset[6]) 
);
  INV n97_s2 (
    .O(n97_6),
    .I(ff_count[0]) 
);
  INV n201_s2 (
    .O(n201_6),
    .I(td_d[2]) 
);
  Gowin_PLL u_pll (
    .clk27m_d(clk27m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  ip_debugger u_debugger (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n204_5(n204_5),
    .ff_sdr_ready(ff_sdr_ready),
    .w_ack(w_ack),
    .w_vdp_enable_state(w_vdp_enable_state[1:0]),
    .ff_reset(ff_reset[6]),
    .keys_d(keys_d[0]),
    .w_wr(w_wr),
    .n395_6(n395_6),
    .w_a(w_a[1:0]),
    .w_wdata(w_wdata[7:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n204_5(n204_5),
    .w_dl_clk(w_dl_clk),
    .w_dh_clk(w_dh_clk),
    .w_sdram_write_n(w_sdram_write_n),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .ff_reset(ff_reset[6]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n687_3(n687_3),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0])
);
  vdp_inst u_v9958 (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_sdr_ready(ff_sdr_ready),
    .n204_5(n204_5),
    .w_wr(w_wr),
    .n395_6(n395_6),
    .ff_reset(ff_reset[6]),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .w_wdata(w_wdata[7:0]),
    .w_a(w_a[1:0]),
    .w_sdram_write_n(w_sdram_write_n),
    .w_dh_clk(w_dh_clk),
    .w_dl_clk(w_dl_clk),
    .w_ack(w_ack),
    .lcd_hsync_d(lcd_hsync_d),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_clk_d(lcd_clk_d),
    .lcd_de_d(lcd_de_d),
    .w_vdp_enable_state(w_vdp_enable_state[1:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .lcd_blue_d(lcd_blue_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_red_d(lcd_red_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tang20cart_msx */
