Running muxtree optimizer on module \rams_sp_wf_rst_1024x16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.308. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rams_sp_wf_rst_1024x16.
Performed a total of 0 changes.

4.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rams_sp_wf_rst_1024x16'.
Removed a total of 0 cells.

4.310. Executing OPT_SHARE pass.

4.311. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.00 sec.]

4.312. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_1024x16..
Removed 0 unused cells and 86 unused wires.
<suppressed ~1 debug messages>

4.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module rams_sp_wf_rst_1024x16.

RUN-OPT ITERATIONS DONE : 1

4.314. Executing HIERARCHY pass (managing design hierarchy).

4.314.1. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_1024x16

4.314.2. Analyzing design hierarchy..
Top module:  \rams_sp_wf_rst_1024x16
Removed 0 unused modules.
Warning: Resizing cell port rams_sp_wf_rst_1024x16.RAM.0.0.ADDR_A1 from 15 bits to 14 bits.
Warning: Resizing cell port rams_sp_wf_rst_1024x16.RAM.0.0.ADDR_B1 from 15 bits to 14 bits.

4.315. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rams_sp_wf_rst_1024x16..

4.316. Printing statistics.

=== rams_sp_wf_rst_1024x16 ===

   Number of wires:                 32
   Number of wire bits:            184
   Number of public wires:           6
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $lut                           17
     DFFRE                          34
     TDP_RAM18KX2                    1

4.317. Executing TECHMAP pass (map to technology primitives).

4.317.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_03_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.317.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~59 debug messages>

4.318. Printing statistics.

=== rams_sp_wf_rst_1024x16 ===

   Number of wires:                 66
   Number of wire bits:            283
   Number of public wires:           6
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     DFFRE                          34
     LUT2                            1
     LUT5                           16
     TDP_RAM18KX2                    1

   Number of LUTs:                  17
   Number of REGs:                  34
   Number of CARRY ADDERs:           0

5. Executing Verilog backend.
Dumping module `\rams_sp_wf_rst_1024x16'.

6. Executing BLIF backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: f89c6b8048, CPU: user 0.63s system 0.05s, MEM: 23.46 MB peak
Yosys 0.18+10 (git sha1 b6be8bb62, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 6x abc (160 sec), 0% 34x read_verilog (0 sec), ...
INFO: SYN: Design rams_sp_wf_rst_1024x16 is synthesized
