

================================================================
== Vivado HLS Report for 'operator_float_div9'
================================================================
* Date:           Fri Aug  3 10:35:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div9
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    29.069|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |                                       |                |  Latency  |  Interval | Pipeline|
        |                Instance               |     Module     | min | max | min | max |   Type  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div9_chunk_fu_129              |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_136              |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_142              |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_148              |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_154              |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div9_chunk_fu_160              |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_11_i_i_lut_div9_chunk_fu_166  |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        |call_ret_12_i_i_lut_div9_chunk_fu_172  |lut_div9_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     418|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|   13104|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     138|
|Register         |        -|      -|      62|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      62|   13660|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |      13|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+----------------+---------+-------+---+------+
    |                Instance               |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +---------------------------------------+----------------+---------+-------+---+------+
    |grp_lut_div9_chunk_fu_129              |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_136              |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_142              |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_148              |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_154              |lut_div9_chunk  |        0|      0|  0|  1638|
    |grp_lut_div9_chunk_fu_160              |lut_div9_chunk  |        0|      0|  0|  1638|
    |call_ret_11_i_i_lut_div9_chunk_fu_166  |lut_div9_chunk  |        0|      0|  0|  1638|
    |call_ret_12_i_i_lut_div9_chunk_fu_172  |lut_div9_chunk  |        0|      0|  0|  1638|
    +---------------------------------------+----------------+---------+-------+---+------+
    |Total                                  |                |        0|      0|  0| 13104|
    +---------------------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_352_p2          |     +    |      0|  0|  15|           2|           8|
    |xf_V_fu_468_p2               |     +    |      0|  0|  35|           3|          28|
    |new_exp_V_1_fu_290_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_346_p2            |     -    |      0|  0|  15|           1|           8|
    |sel_tmp4_fu_370_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp8_fu_398_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp4_fu_340_p2              |   icmp   |      0|  0|  11|           7|           1|
    |icmp_fu_264_p2               |   icmp   |      0|  0|   9|           3|           1|
    |tmp_1_fu_278_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_2_fu_284_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_318_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_5_fu_324_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_7_fu_440_p2              |   lshr   |      0|  0|  64|          24|          24|
    |sel_tmp3_demorgan_fu_358_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_8_fu_304_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_310_p3          |  select  |      0|  0|   8|           1|           8|
    |p_new_exp_V_1_fu_296_p3      |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_376_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_384_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_4_fu_404_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_cast_cast_fu_270_p3  |  select  |      0|  0|   3|           1|           3|
    |xf_V_1_fu_420_p3             |  select  |      0|  0|  24|           1|          24|
    |xf_V_2_fu_460_p3             |  select  |      0|  0|  28|           1|          28|
    |tmp_6_fu_446_p2              |    shl   |      0|  0|  85|          32|          32|
    |sel_tmp3_fu_364_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp7_fu_392_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 418|         126|         219|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  15|          3|    1|          3|
    |ap_phi_mux_p_Repl2_s_phi_fu_123_p4  |   9|          2|   23|         46|
    |grp_lut_div9_chunk_fu_129_d_V       |  15|          3|    2|          6|
    |grp_lut_div9_chunk_fu_129_r_in_V    |  15|          3|    4|         12|
    |grp_lut_div9_chunk_fu_136_d_V       |  15|          3|    2|          6|
    |grp_lut_div9_chunk_fu_142_d_V       |  15|          3|    2|          6|
    |grp_lut_div9_chunk_fu_148_d_V       |  15|          3|    2|          6|
    |grp_lut_div9_chunk_fu_154_d_V       |  15|          3|    2|          6|
    |grp_lut_div9_chunk_fu_160_d_V       |  15|          3|    2|          6|
    |p_Repl2_s_reg_120                   |   9|          2|   23|         46|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 138|         28|   63|        143|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   2|   0|    2|          0|
    |p_Repl2_1_reg_690           |   8|   0|    8|          0|
    |p_Repl2_2_reg_676           |   1|   0|    1|          0|
    |p_Repl2_s_reg_120           |  23|   0|   23|          0|
    |p_Result_16_10_i_i_reg_740  |   2|   0|    2|          0|
    |p_Result_16_11_i_i_reg_745  |   2|   0|    2|          0|
    |p_Result_16_6_i_i_reg_715   |   2|   0|    2|          0|
    |p_Result_16_7_i_i_reg_720   |   2|   0|    2|          0|
    |p_Result_16_8_i_i_reg_725   |   2|   0|    2|          0|
    |p_Result_16_9_i_i_reg_730   |   2|   0|    2|          0|
    |p_Result_16_i_i_10_reg_735  |   2|   0|    2|          0|
    |q_chunk_V_0_3_i_i_reg_695   |   2|   0|    2|          0|
    |q_chunk_V_0_4_i_i_reg_700   |   2|   0|    2|          0|
    |q_chunk_V_0_5_i_i_reg_705   |   2|   0|    2|          0|
    |r_V_ret_5_i_i_reg_710       |   4|   0|    4|          0|
    |tmp_14_reg_750              |   2|   0|    2|          0|
    |tmp_15_reg_755              |   1|   0|    1|          0|
    |tmp_1_reg_686               |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  62|   0|   62|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div9 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div9 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div9 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div9 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div9 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div9 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div9 | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 27.6>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !362"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !368"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div9_s) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 6 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:7686]   --->   Operation 7 'speclatency' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:7234->test.cpp:7698]   --->   Operation 8 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:7235->test.cpp:7698]   --->   Operation 9 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:7236->test.cpp:7698]   --->   Operation 10 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i32 %p_Val2_s to i23" [test.cpp:7237->test.cpp:7698]   --->   Operation 11 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%xf_V_3_cast = zext i23 %new_mant_V to i24" [test.cpp:7703]   --->   Operation 12 'zext' 'xf_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %p_Val2_s, i32 20, i32 22)" [test.cpp:7704]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.86ns)   --->   "%icmp = icmp eq i3 %tmp, 0" [test.cpp:7704]   --->   Operation 14 'icmp' 'icmp' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.66ns)   --->   "%shift_V_cast_cast = select i1 %icmp, i8 4, i8 3" [test.cpp:7704]   --->   Operation 15 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.22ns)   --->   "%tmp_1 = icmp eq i8 %new_exp_V, -1" [test.cpp:7706]   --->   Operation 16 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.22ns)   --->   "%tmp_2 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:7707]   --->   Operation 17 'icmp' 'tmp_2' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [test.cpp:7710]   --->   Operation 18 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1 = select i1 %tmp_1, i8 -1, i8 0" [test.cpp:6558->test.cpp:7731]   --->   Operation 19 'select' 'p_new_exp_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_8 = or i1 %tmp_1, %tmp_2" [test.cpp:6558->test.cpp:7731]   --->   Operation 20 'or' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_8, i8 %p_new_exp_V_1, i8 %new_exp_V_1" [test.cpp:6558->test.cpp:7731]   --->   Operation 21 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "br i1 %tmp_1, label %._crit_edge416, label %_ifconv1" [test.cpp:7711]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.06>
ST_1 : Operation 23 [1/1] (1.22ns)   --->   "%tmp_4 = icmp eq i8 %new_exp_V, 0" [test.cpp:7712]   --->   Operation 23 'icmp' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.22ns)   --->   "%tmp_5 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:7715]   --->   Operation 24 'icmp' 'tmp_5' <Predicate = (!tmp_1)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [test.cpp:7716]   --->   Operation 25 'partselect' 'tmp_12' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.18ns)   --->   "%icmp4 = icmp eq i7 %tmp_12, 0" [test.cpp:7716]   --->   Operation 26 'icmp' 'icmp4' <Predicate = (!tmp_1)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [test.cpp:7717]   --->   Operation 27 'sub' 'shift_V' <Predicate = (!tmp_1)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [test.cpp:7719]   --->   Operation 28 'add' 'shift_V_1' <Predicate = (!tmp_1)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3_demorgan = or i1 %tmp_4, %tmp_5" [test.cpp:7712]   --->   Operation 29 'or' 'sel_tmp3_demorgan' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = xor i1 %sel_tmp3_demorgan, true" [test.cpp:7712]   --->   Operation 30 'xor' 'sel_tmp3' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp4 = and i1 %icmp4, %sel_tmp3" [test.cpp:7716]   --->   Operation 31 'and' 'sel_tmp4' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp4, i8 %shift_V, i8 %shift_V_1" [test.cpp:7716]   --->   Operation 32 'select' 'shift_V_2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_4, i8 0, i8 %shift_V_2" [test.cpp:7712]   --->   Operation 33 'select' 'shift_V_3' <Predicate = (!tmp_1)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = xor i1 %tmp_4, true" [test.cpp:7712]   --->   Operation 34 'xor' 'sel_tmp7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp8 = and i1 %tmp_5, %sel_tmp7" [test.cpp:7715]   --->   Operation 35 'and' 'sel_tmp8' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp8, i8 %shift_V_cast_cast, i8 %shift_V_3" [test.cpp:7715]   --->   Operation 36 'select' 'shift_V_4' <Predicate = (!tmp_1)> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_9 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %new_mant_V)" [test.cpp:7723]   --->   Operation 37 'bitconcatenate' 'tmp_9' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.66ns)   --->   "%xf_V_1 = select i1 %tmp_4, i24 %xf_V_3_cast, i24 %tmp_9" [test.cpp:7712]   --->   Operation 38 'select' 'xf_V_1' <Predicate = (!tmp_1)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_s = zext i24 %xf_V_1 to i32" [test.cpp:7725]   --->   Operation 39 'zext' 'tmp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3 = zext i8 %shift_V_4 to i32" [test.cpp:7725]   --->   Operation 40 'zext' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_3_cast = zext i8 %shift_V_4 to i24" [test.cpp:7725]   --->   Operation 41 'zext' 'tmp_3_cast' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_7 = lshr i24 %xf_V_1, %tmp_3_cast" [test.cpp:7725]   --->   Operation 42 'lshr' 'tmp_7' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_6 = shl i32 %tmp_s, %tmp_3" [test.cpp:7727]   --->   Operation 43 'shl' 'tmp_6' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_10 = zext i24 %tmp_7 to i28" [test.cpp:7725]   --->   Operation 44 'zext' 'tmp_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%tmp_13 = trunc i32 %tmp_6 to i28" [test.cpp:7727]   --->   Operation 45 'trunc' 'tmp_13' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xf_V)   --->   "%xf_V_2 = select i1 %icmp4, i28 %tmp_10, i28 %tmp_13" [test.cpp:7716]   --->   Operation 46 'select' 'xf_V_2' <Predicate = (!tmp_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.44ns) (out node of the LUT)   --->   "%xf_V = add i28 4, %xf_V_2" [test.cpp:7728]   --->   Operation 47 'add' 'xf_V' <Predicate = (!tmp_1)> <Delay = 2.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_16_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 26, i32 27) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 48 'partselect' 'p_Result_16_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (3.50ns)   --->   "%call_ret_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_i_i, i4 0) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 49 'call' 'call_ret_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_ret_i_i = extractvalue { i2, i4 } %call_ret_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 50 'extractvalue' 'r_V_ret_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_16_1_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 24, i32 25) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 51 'partselect' 'p_Result_16_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (3.50ns)   --->   "%call_ret_1_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_1_i_i, i4 %r_V_ret_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 52 'call' 'call_ret_1_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%r_V_ret_1_i_i = extractvalue { i2, i4 } %call_ret_1_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 53 'extractvalue' 'r_V_ret_1_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_16_2_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 22, i32 23) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 54 'partselect' 'p_Result_16_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (3.50ns)   --->   "%call_ret_2_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_2_i_i, i4 %r_V_ret_1_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 55 'call' 'call_ret_2_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%q_chunk_V_0_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 56 'extractvalue' 'q_chunk_V_0_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%r_V_ret_2_i_i = extractvalue { i2, i4 } %call_ret_2_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 57 'extractvalue' 'r_V_ret_2_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_16_3_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 20, i32 21) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 58 'partselect' 'p_Result_16_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (3.50ns)   --->   "%call_ret_3_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_3_i_i, i4 %r_V_ret_2_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 59 'call' 'call_ret_3_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%q_chunk_V_0_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 60 'extractvalue' 'q_chunk_V_0_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_ret_3_i_i = extractvalue { i2, i4 } %call_ret_3_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 61 'extractvalue' 'r_V_ret_3_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_16_4_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 18, i32 19) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 62 'partselect' 'p_Result_16_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.50ns)   --->   "%call_ret_4_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_4_i_i, i4 %r_V_ret_3_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 63 'call' 'call_ret_4_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%q_chunk_V_0_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 64 'extractvalue' 'q_chunk_V_0_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_ret_4_i_i = extractvalue { i2, i4 } %call_ret_4_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 65 'extractvalue' 'r_V_ret_4_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_16_5_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 16, i32 17) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 66 'partselect' 'p_Result_16_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.50ns)   --->   "%call_ret_5_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_5_i_i, i4 %r_V_ret_4_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 67 'call' 'call_ret_5_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%q_chunk_V_0_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 68 'extractvalue' 'q_chunk_V_0_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%r_V_ret_5_i_i = extractvalue { i2, i4 } %call_ret_5_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 69 'extractvalue' 'r_V_ret_5_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_16_6_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 14, i32 15) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 70 'partselect' 'p_Result_16_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_16_7_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 12, i32 13) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 71 'partselect' 'p_Result_16_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_16_8_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 10, i32 11) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 72 'partselect' 'p_Result_16_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_16_9_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 8, i32 9) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 73 'partselect' 'p_Result_16_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_16_i_i_10 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 6, i32 7) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 74 'partselect' 'p_Result_16_i_i_10' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_16_10_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 4, i32 5) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 75 'partselect' 'p_Result_16_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_16_11_i_i = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V, i32 2, i32 3) nounwind" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 76 'partselect' 'p_Result_16_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i28 %xf_V to i2" [test.cpp:7673->test.cpp:7682->test.cpp:7729]   --->   Operation 77 'trunc' 'tmp_14' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i2 %q_chunk_V_0_2_i_i to i1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 78 'trunc' 'tmp_15' <Predicate = (!tmp_1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 29.0>
ST_2 : Operation 79 [1/1] (3.50ns)   --->   "%call_ret_6_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_6_i_i, i4 %r_V_ret_5_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 79 'call' 'call_ret_6_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%q_chunk_V_0_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 80 'extractvalue' 'q_chunk_V_0_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%r_V_ret_6_i_i = extractvalue { i2, i4 } %call_ret_6_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 81 'extractvalue' 'r_V_ret_6_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (3.50ns)   --->   "%call_ret_7_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_7_i_i, i4 %r_V_ret_6_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 82 'call' 'call_ret_7_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%q_chunk_V_0_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 83 'extractvalue' 'q_chunk_V_0_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%r_V_ret_7_i_i = extractvalue { i2, i4 } %call_ret_7_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 84 'extractvalue' 'r_V_ret_7_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (3.50ns)   --->   "%call_ret_8_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_8_i_i, i4 %r_V_ret_7_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 85 'call' 'call_ret_8_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%q_chunk_V_0_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 86 'extractvalue' 'q_chunk_V_0_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_ret_8_i_i = extractvalue { i2, i4 } %call_ret_8_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 87 'extractvalue' 'r_V_ret_8_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (3.50ns)   --->   "%call_ret_9_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_9_i_i, i4 %r_V_ret_8_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 88 'call' 'call_ret_9_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%q_chunk_V_0_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 89 'extractvalue' 'q_chunk_V_0_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%r_V_ret_9_i_i = extractvalue { i2, i4 } %call_ret_9_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 90 'extractvalue' 'r_V_ret_9_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (3.50ns)   --->   "%call_ret_i_i_11 = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_i_i_10, i4 %r_V_ret_9_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 91 'call' 'call_ret_i_i_11' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%q_chunk_V_0_i_i = extractvalue { i2, i4 } %call_ret_i_i_11, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 92 'extractvalue' 'q_chunk_V_0_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%r_V_ret_i_i_12 = extractvalue { i2, i4 } %call_ret_i_i_11, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 93 'extractvalue' 'r_V_ret_i_i_12' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (3.50ns)   --->   "%call_ret_10_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_10_i_i, i4 %r_V_ret_i_i_12) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 94 'call' 'call_ret_10_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%q_chunk_V_0_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 95 'extractvalue' 'q_chunk_V_0_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%r_V_ret_10_i_i = extractvalue { i2, i4 } %call_ret_10_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 96 'extractvalue' 'r_V_ret_10_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (3.50ns)   --->   "%call_ret_11_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %p_Result_16_11_i_i, i4 %r_V_ret_10_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 97 'call' 'call_ret_11_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%q_chunk_V_0_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 98 'extractvalue' 'q_chunk_V_0_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%r_V_ret_11_i_i = extractvalue { i2, i4 } %call_ret_11_i_i, 1" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 99 'extractvalue' 'r_V_ret_11_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (3.50ns)   --->   "%call_ret_12_i_i = call fastcc { i2, i4 } @lut_div9_chunk(i2 %tmp_14, i4 %r_V_ret_11_i_i) nounwind" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 100 'call' 'call_ret_12_i_i' <Predicate = (!tmp_1)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%q_chunk_V_0_12_i_i = extractvalue { i2, i4 } %call_ret_12_i_i, 0" [test.cpp:7674->test.cpp:7682->test.cpp:7729]   --->   Operation 101 'extractvalue' 'q_chunk_V_0_12_i_i' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%new_mant_V_1 = call i23 @_ssdm_op_BitConcatenate.i23.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i1 %tmp_15, i2 %q_chunk_V_0_3_i_i, i2 %q_chunk_V_0_4_i_i, i2 %q_chunk_V_0_5_i_i, i2 %q_chunk_V_0_6_i_i, i2 %q_chunk_V_0_7_i_i, i2 %q_chunk_V_0_8_i_i, i2 %q_chunk_V_0_9_i_i, i2 %q_chunk_V_0_i_i, i2 %q_chunk_V_0_10_i_i, i2 %q_chunk_V_0_11_i_i, i2 %q_chunk_V_0_12_i_i)" [test.cpp:7729]   --->   Operation 102 'bitconcatenate' 'new_mant_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.06ns)   --->   "br label %._crit_edge416" [test.cpp:7730]   --->   Operation 103 'br' <Predicate = (!tmp_1)> <Delay = 1.06>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i23 [ %new_mant_V_1, %_ifconv1 ], [ %new_mant_V, %_ifconv ]"   --->   Operation 104 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:6559->test.cpp:7731]   --->   Operation 105 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_s to float" [test.cpp:6560->test.cpp:7731]   --->   Operation 106 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:7732]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3         (specbitsmap   ) [ 000]
StgValue_4         (specbitsmap   ) [ 000]
StgValue_5         (spectopmodule ) [ 000]
in_read            (read          ) [ 000]
StgValue_7         (speclatency   ) [ 000]
p_Val2_s           (bitcast       ) [ 000]
p_Repl2_2          (bitselect     ) [ 001]
new_exp_V          (partselect    ) [ 000]
new_mant_V         (trunc         ) [ 011]
xf_V_3_cast        (zext          ) [ 000]
tmp                (partselect    ) [ 000]
icmp               (icmp          ) [ 000]
shift_V_cast_cast  (select        ) [ 000]
tmp_1              (icmp          ) [ 011]
tmp_2              (icmp          ) [ 000]
new_exp_V_1        (sub           ) [ 000]
p_new_exp_V_1      (select        ) [ 000]
tmp_8              (or            ) [ 000]
p_Repl2_1          (select        ) [ 001]
StgValue_22        (br            ) [ 011]
tmp_4              (icmp          ) [ 000]
tmp_5              (icmp          ) [ 000]
tmp_12             (partselect    ) [ 000]
icmp4              (icmp          ) [ 000]
shift_V            (sub           ) [ 000]
shift_V_1          (add           ) [ 000]
sel_tmp3_demorgan  (or            ) [ 000]
sel_tmp3           (xor           ) [ 000]
sel_tmp4           (and           ) [ 000]
shift_V_2          (select        ) [ 000]
shift_V_3          (select        ) [ 000]
sel_tmp7           (xor           ) [ 000]
sel_tmp8           (and           ) [ 000]
shift_V_4          (select        ) [ 000]
tmp_9              (bitconcatenate) [ 000]
xf_V_1             (select        ) [ 000]
tmp_s              (zext          ) [ 000]
tmp_3              (zext          ) [ 000]
tmp_3_cast         (zext          ) [ 000]
tmp_7              (lshr          ) [ 000]
tmp_6              (shl           ) [ 000]
tmp_10             (zext          ) [ 000]
tmp_13             (trunc         ) [ 000]
xf_V_2             (select        ) [ 000]
xf_V               (add           ) [ 000]
p_Result_16_i_i    (partselect    ) [ 000]
call_ret_i_i       (call          ) [ 000]
r_V_ret_i_i        (extractvalue  ) [ 000]
p_Result_16_1_i_i  (partselect    ) [ 000]
call_ret_1_i_i     (call          ) [ 000]
r_V_ret_1_i_i      (extractvalue  ) [ 000]
p_Result_16_2_i_i  (partselect    ) [ 000]
call_ret_2_i_i     (call          ) [ 000]
q_chunk_V_0_2_i_i  (extractvalue  ) [ 000]
r_V_ret_2_i_i      (extractvalue  ) [ 000]
p_Result_16_3_i_i  (partselect    ) [ 000]
call_ret_3_i_i     (call          ) [ 000]
q_chunk_V_0_3_i_i  (extractvalue  ) [ 001]
r_V_ret_3_i_i      (extractvalue  ) [ 000]
p_Result_16_4_i_i  (partselect    ) [ 000]
call_ret_4_i_i     (call          ) [ 000]
q_chunk_V_0_4_i_i  (extractvalue  ) [ 001]
r_V_ret_4_i_i      (extractvalue  ) [ 000]
p_Result_16_5_i_i  (partselect    ) [ 000]
call_ret_5_i_i     (call          ) [ 000]
q_chunk_V_0_5_i_i  (extractvalue  ) [ 001]
r_V_ret_5_i_i      (extractvalue  ) [ 001]
p_Result_16_6_i_i  (partselect    ) [ 001]
p_Result_16_7_i_i  (partselect    ) [ 001]
p_Result_16_8_i_i  (partselect    ) [ 001]
p_Result_16_9_i_i  (partselect    ) [ 001]
p_Result_16_i_i_10 (partselect    ) [ 001]
p_Result_16_10_i_i (partselect    ) [ 001]
p_Result_16_11_i_i (partselect    ) [ 001]
tmp_14             (trunc         ) [ 001]
tmp_15             (trunc         ) [ 001]
call_ret_6_i_i     (call          ) [ 000]
q_chunk_V_0_6_i_i  (extractvalue  ) [ 000]
r_V_ret_6_i_i      (extractvalue  ) [ 000]
call_ret_7_i_i     (call          ) [ 000]
q_chunk_V_0_7_i_i  (extractvalue  ) [ 000]
r_V_ret_7_i_i      (extractvalue  ) [ 000]
call_ret_8_i_i     (call          ) [ 000]
q_chunk_V_0_8_i_i  (extractvalue  ) [ 000]
r_V_ret_8_i_i      (extractvalue  ) [ 000]
call_ret_9_i_i     (call          ) [ 000]
q_chunk_V_0_9_i_i  (extractvalue  ) [ 000]
r_V_ret_9_i_i      (extractvalue  ) [ 000]
call_ret_i_i_11    (call          ) [ 000]
q_chunk_V_0_i_i    (extractvalue  ) [ 000]
r_V_ret_i_i_12     (extractvalue  ) [ 000]
call_ret_10_i_i    (call          ) [ 000]
q_chunk_V_0_10_i_i (extractvalue  ) [ 000]
r_V_ret_10_i_i     (extractvalue  ) [ 000]
call_ret_11_i_i    (call          ) [ 000]
q_chunk_V_0_11_i_i (extractvalue  ) [ 000]
r_V_ret_11_i_i     (extractvalue  ) [ 000]
call_ret_12_i_i    (call          ) [ 000]
q_chunk_V_0_12_i_i (extractvalue  ) [ 000]
new_mant_V_1       (bitconcatenate) [ 000]
StgValue_103       (br            ) [ 000]
p_Repl2_s          (phi           ) [ 001]
p_Result_s         (bitconcatenate) [ 000]
out                (bitcast       ) [ 000]
StgValue_107       (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div9_s"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div9_chunk"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="in_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="p_Repl2_s_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="23" slack="2147483647"/>
<pin id="122" dir="1" index="1" bw="23" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_Repl2_s_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="23" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="23" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_lut_div9_chunk_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="2" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret_6_i_i/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_lut_div9_chunk_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_1_i_i/1 call_ret_7_i_i/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_lut_div9_chunk_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="2" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_2_i_i/1 call_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_lut_div9_chunk_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="6" slack="0"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_3_i_i/1 call_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_lut_div9_chunk_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="6" slack="0"/>
<pin id="156" dir="0" index="1" bw="2" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_4_i_i/1 call_ret_i_i_11/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_lut_div9_chunk_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_5_i_i/1 call_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="call_ret_11_i_i_lut_div9_chunk_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="1"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="call_ret_12_i_i_lut_div9_chunk_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="6" slack="0"/>
<pin id="174" dir="0" index="1" bw="2" slack="1"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_12_i_i/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_i_i/1 r_V_ret_6_i_i/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_1_i_i/1 r_V_ret_7_i_i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_2_i_i/1 q_chunk_V_0_8_i_i/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_2_i_i/1 r_V_ret_8_i_i/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_3_i_i/1 q_chunk_V_0_9_i_i/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_3_i_i/1 r_V_ret_9_i_i/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_4_i_i/1 q_chunk_V_0_i_i/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_4_i_i/1 r_V_ret_i_i_12/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_5_i_i/1 q_chunk_V_0_10_i_i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_5_i_i/1 r_V_ret_10_i_i/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_Val2_s_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_Repl2_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="new_exp_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="new_mant_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="xf_V_3_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="23" slack="0"/>
<pin id="252" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_3_cast/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="0" index="2" bw="6" slack="0"/>
<pin id="258" dir="0" index="3" bw="6" slack="0"/>
<pin id="259" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="shift_V_cast_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="0" index="2" bw="8" slack="0"/>
<pin id="274" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="new_exp_V_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="4" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_new_exp_V_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="0" index="2" bw="8" slack="0"/>
<pin id="300" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_8_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_Repl2_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="8" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_4_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_12_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="0" index="3" bw="6" slack="0"/>
<pin id="335" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="shift_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="shift_V_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="sel_tmp3_demorgan_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp3_demorgan/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sel_tmp3_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sel_tmp4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="shift_V_2_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="0" index="2" bw="8" slack="0"/>
<pin id="380" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="shift_V_3_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="sel_tmp7_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sel_tmp8_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="shift_V_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="8" slack="0"/>
<pin id="407" dir="0" index="2" bw="8" slack="0"/>
<pin id="408" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_9_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="24" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="23" slack="0"/>
<pin id="416" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="xf_V_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="24" slack="0"/>
<pin id="423" dir="0" index="2" bw="24" slack="0"/>
<pin id="424" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_s_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="24" slack="0"/>
<pin id="430" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_3_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_3_cast_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_7_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="24" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_6_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="24" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_10_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="24" slack="0"/>
<pin id="454" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_13_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="xf_V_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="28" slack="0"/>
<pin id="463" dir="0" index="2" bw="28" slack="0"/>
<pin id="464" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_2/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="xf_V_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="0" index="1" bw="28" slack="0"/>
<pin id="471" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_Result_16_i_i_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="0"/>
<pin id="476" dir="0" index="1" bw="28" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="0" index="3" bw="6" slack="0"/>
<pin id="479" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i_i/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_Result_16_1_i_i_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="0"/>
<pin id="487" dir="0" index="1" bw="28" slack="0"/>
<pin id="488" dir="0" index="2" bw="6" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_1_i_i/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_Result_16_2_i_i_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="2" slack="0"/>
<pin id="498" dir="0" index="1" bw="28" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="0" index="3" bw="6" slack="0"/>
<pin id="501" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_2_i_i/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_Result_16_3_i_i_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="0" index="1" bw="28" slack="0"/>
<pin id="510" dir="0" index="2" bw="6" slack="0"/>
<pin id="511" dir="0" index="3" bw="6" slack="0"/>
<pin id="512" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_3_i_i/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_Result_16_4_i_i_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="2" slack="0"/>
<pin id="520" dir="0" index="1" bw="28" slack="0"/>
<pin id="521" dir="0" index="2" bw="6" slack="0"/>
<pin id="522" dir="0" index="3" bw="6" slack="0"/>
<pin id="523" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_4_i_i/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_Result_16_5_i_i_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="2" slack="0"/>
<pin id="531" dir="0" index="1" bw="28" slack="0"/>
<pin id="532" dir="0" index="2" bw="6" slack="0"/>
<pin id="533" dir="0" index="3" bw="6" slack="0"/>
<pin id="534" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_5_i_i/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_Result_16_6_i_i_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="0" index="1" bw="28" slack="0"/>
<pin id="543" dir="0" index="2" bw="5" slack="0"/>
<pin id="544" dir="0" index="3" bw="5" slack="0"/>
<pin id="545" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_6_i_i/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_Result_16_7_i_i_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="0" index="1" bw="28" slack="0"/>
<pin id="553" dir="0" index="2" bw="5" slack="0"/>
<pin id="554" dir="0" index="3" bw="5" slack="0"/>
<pin id="555" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_7_i_i/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="p_Result_16_8_i_i_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="0" index="1" bw="28" slack="0"/>
<pin id="563" dir="0" index="2" bw="5" slack="0"/>
<pin id="564" dir="0" index="3" bw="5" slack="0"/>
<pin id="565" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_8_i_i/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Result_16_9_i_i_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="2" slack="0"/>
<pin id="572" dir="0" index="1" bw="28" slack="0"/>
<pin id="573" dir="0" index="2" bw="5" slack="0"/>
<pin id="574" dir="0" index="3" bw="5" slack="0"/>
<pin id="575" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_9_i_i/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="p_Result_16_i_i_10_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="2" slack="0"/>
<pin id="582" dir="0" index="1" bw="28" slack="0"/>
<pin id="583" dir="0" index="2" bw="4" slack="0"/>
<pin id="584" dir="0" index="3" bw="4" slack="0"/>
<pin id="585" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i_i_10/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="p_Result_16_10_i_i_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="28" slack="0"/>
<pin id="593" dir="0" index="2" bw="4" slack="0"/>
<pin id="594" dir="0" index="3" bw="4" slack="0"/>
<pin id="595" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_10_i_i/1 "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_Result_16_11_i_i_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="2" slack="0"/>
<pin id="602" dir="0" index="1" bw="28" slack="0"/>
<pin id="603" dir="0" index="2" bw="3" slack="0"/>
<pin id="604" dir="0" index="3" bw="3" slack="0"/>
<pin id="605" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_11_i_i/1 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_14_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="28" slack="0"/>
<pin id="612" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_15_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="q_chunk_V_0_6_i_i_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_6_i_i/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="q_chunk_V_0_7_i_i_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="6" slack="0"/>
<pin id="624" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_7_i_i/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="q_chunk_V_0_11_i_i_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="6" slack="0"/>
<pin id="628" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_11_i_i/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="r_V_ret_11_i_i_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="0"/>
<pin id="632" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret_11_i_i/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="q_chunk_V_0_12_i_i_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="0"/>
<pin id="637" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_0_12_i_i/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="new_mant_V_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="23" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="1"/>
<pin id="642" dir="0" index="2" bw="2" slack="1"/>
<pin id="643" dir="0" index="3" bw="2" slack="1"/>
<pin id="644" dir="0" index="4" bw="2" slack="1"/>
<pin id="645" dir="0" index="5" bw="2" slack="0"/>
<pin id="646" dir="0" index="6" bw="2" slack="0"/>
<pin id="647" dir="0" index="7" bw="2" slack="0"/>
<pin id="648" dir="0" index="8" bw="2" slack="0"/>
<pin id="649" dir="0" index="9" bw="2" slack="0"/>
<pin id="650" dir="0" index="10" bw="2" slack="0"/>
<pin id="651" dir="0" index="11" bw="2" slack="0"/>
<pin id="652" dir="0" index="12" bw="2" slack="0"/>
<pin id="653" dir="1" index="13" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V_1/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_Result_s_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="1" slack="1"/>
<pin id="667" dir="0" index="2" bw="8" slack="1"/>
<pin id="668" dir="0" index="3" bw="23" slack="0"/>
<pin id="669" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="out_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="0"/>
<pin id="674" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="676" class="1005" name="p_Repl2_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="new_mant_V_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="23" slack="1"/>
<pin id="683" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V "/>
</bind>
</comp>

<comp id="686" class="1005" name="tmp_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="1"/>
<pin id="688" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="p_Repl2_1_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="695" class="1005" name="q_chunk_V_0_3_i_i_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="1"/>
<pin id="697" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_3_i_i "/>
</bind>
</comp>

<comp id="700" class="1005" name="q_chunk_V_0_4_i_i_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="1"/>
<pin id="702" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_4_i_i "/>
</bind>
</comp>

<comp id="705" class="1005" name="q_chunk_V_0_5_i_i_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="2" slack="1"/>
<pin id="707" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_0_5_i_i "/>
</bind>
</comp>

<comp id="710" class="1005" name="r_V_ret_5_i_i_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="4" slack="1"/>
<pin id="712" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret_5_i_i "/>
</bind>
</comp>

<comp id="715" class="1005" name="p_Result_16_6_i_i_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="2" slack="1"/>
<pin id="717" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_6_i_i "/>
</bind>
</comp>

<comp id="720" class="1005" name="p_Result_16_7_i_i_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="2" slack="1"/>
<pin id="722" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_7_i_i "/>
</bind>
</comp>

<comp id="725" class="1005" name="p_Result_16_8_i_i_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="2" slack="1"/>
<pin id="727" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_8_i_i "/>
</bind>
</comp>

<comp id="730" class="1005" name="p_Result_16_9_i_i_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="2" slack="1"/>
<pin id="732" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_9_i_i "/>
</bind>
</comp>

<comp id="735" class="1005" name="p_Result_16_i_i_10_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="2" slack="1"/>
<pin id="737" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_i_i_10 "/>
</bind>
</comp>

<comp id="740" class="1005" name="p_Result_16_10_i_i_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="2" slack="1"/>
<pin id="742" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_10_i_i "/>
</bind>
</comp>

<comp id="745" class="1005" name="p_Result_16_11_i_i_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="2" slack="1"/>
<pin id="747" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_16_11_i_i "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_14_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="2" slack="1"/>
<pin id="752" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_15_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="134"><net_src comp="66" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="66" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="66" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="66" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="129" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="186"><net_src comp="136" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="191"><net_src comp="142" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="142" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="200"><net_src comp="148" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="148" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="209"><net_src comp="154" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="154" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="218"><net_src comp="160" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="160" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="227"><net_src comp="114" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="224" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="28" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="224" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="224" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="32" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="268"><net_src comp="254" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="275"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="282"><net_src comp="236" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="270" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="236" pin="4"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="236" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="270" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="278" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="278" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="284" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="296" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="290" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="236" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="270" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="236" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="224" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="344"><net_src comp="330" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="50" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="52" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="236" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="236" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="318" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="324" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="340" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="370" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="346" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="352" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="318" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="44" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="376" pin="3"/><net_sink comp="384" pin=2"/></net>

<net id="396"><net_src comp="318" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="54" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="324" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="270" pin="3"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="384" pin="3"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="56" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="54" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="246" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="425"><net_src comp="318" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="250" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="412" pin="3"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="404" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="404" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="420" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="436" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="428" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="432" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="440" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="340" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="452" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="456" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="58" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="460" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="480"><net_src comp="60" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="468" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="62" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="484"><net_src comp="474" pin="4"/><net_sink comp="129" pin=1"/></net>

<net id="491"><net_src comp="60" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="468" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="48" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="70" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="495"><net_src comp="485" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="502"><net_src comp="60" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="468" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="34" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="26" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="506"><net_src comp="496" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="513"><net_src comp="60" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="468" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="32" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="72" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="517"><net_src comp="507" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="524"><net_src comp="60" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="468" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="74" pin="0"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="76" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="528"><net_src comp="518" pin="4"/><net_sink comp="154" pin=1"/></net>

<net id="535"><net_src comp="60" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="468" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="78" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="80" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="539"><net_src comp="529" pin="4"/><net_sink comp="160" pin=1"/></net>

<net id="546"><net_src comp="60" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="468" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="82" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="549"><net_src comp="84" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="468" pin="2"/><net_sink comp="550" pin=1"/></net>

<net id="558"><net_src comp="86" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="559"><net_src comp="88" pin="0"/><net_sink comp="550" pin=3"/></net>

<net id="566"><net_src comp="60" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="468" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="90" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="92" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="576"><net_src comp="60" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="468" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="94" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="579"><net_src comp="96" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="586"><net_src comp="60" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="468" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="98" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="100" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="596"><net_src comp="60" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="597"><net_src comp="468" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="598"><net_src comp="102" pin="0"/><net_sink comp="590" pin=2"/></net>

<net id="599"><net_src comp="104" pin="0"/><net_sink comp="590" pin=3"/></net>

<net id="606"><net_src comp="60" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="468" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="608"><net_src comp="106" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="609"><net_src comp="108" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="613"><net_src comp="468" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="188" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="129" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="136" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="166" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="166" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="638"><net_src comp="172" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="654"><net_src comp="110" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="655"><net_src comp="618" pin="1"/><net_sink comp="639" pin=5"/></net>

<net id="656"><net_src comp="622" pin="1"/><net_sink comp="639" pin=6"/></net>

<net id="657"><net_src comp="188" pin="1"/><net_sink comp="639" pin=7"/></net>

<net id="658"><net_src comp="197" pin="1"/><net_sink comp="639" pin=8"/></net>

<net id="659"><net_src comp="206" pin="1"/><net_sink comp="639" pin=9"/></net>

<net id="660"><net_src comp="215" pin="1"/><net_sink comp="639" pin=10"/></net>

<net id="661"><net_src comp="626" pin="1"/><net_sink comp="639" pin=11"/></net>

<net id="662"><net_src comp="635" pin="1"/><net_sink comp="639" pin=12"/></net>

<net id="663"><net_src comp="639" pin="13"/><net_sink comp="123" pin=0"/></net>

<net id="670"><net_src comp="112" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="123" pin="4"/><net_sink comp="664" pin=3"/></net>

<net id="675"><net_src comp="664" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="228" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="684"><net_src comp="246" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="689"><net_src comp="278" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="310" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="698"><net_src comp="197" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="703"><net_src comp="206" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="639" pin=3"/></net>

<net id="708"><net_src comp="215" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="639" pin=4"/></net>

<net id="713"><net_src comp="219" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="718"><net_src comp="540" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="723"><net_src comp="550" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="728"><net_src comp="560" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="733"><net_src comp="570" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="738"><net_src comp="580" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="743"><net_src comp="590" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="748"><net_src comp="600" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="753"><net_src comp="610" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="758"><net_src comp="614" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="639" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div9 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V : 1
		xf_V_3_cast : 2
		tmp : 1
		icmp : 2
		shift_V_cast_cast : 3
		tmp_1 : 2
		tmp_2 : 4
		new_exp_V_1 : 4
		p_new_exp_V_1 : 3
		tmp_8 : 5
		p_Repl2_1 : 5
		StgValue_22 : 3
		tmp_4 : 2
		tmp_5 : 4
		tmp_12 : 1
		icmp4 : 2
		shift_V : 2
		shift_V_1 : 2
		sel_tmp3_demorgan : 5
		sel_tmp3 : 5
		sel_tmp4 : 5
		shift_V_2 : 5
		shift_V_3 : 6
		sel_tmp7 : 3
		sel_tmp8 : 5
		shift_V_4 : 7
		tmp_9 : 2
		xf_V_1 : 3
		tmp_s : 4
		tmp_3 : 8
		tmp_3_cast : 8
		tmp_7 : 9
		tmp_6 : 9
		tmp_10 : 10
		tmp_13 : 10
		xf_V_2 : 11
		xf_V : 12
		p_Result_16_i_i : 13
		call_ret_i_i : 14
		r_V_ret_i_i : 15
		p_Result_16_1_i_i : 13
		call_ret_1_i_i : 16
		r_V_ret_1_i_i : 17
		p_Result_16_2_i_i : 13
		call_ret_2_i_i : 18
		q_chunk_V_0_2_i_i : 19
		r_V_ret_2_i_i : 19
		p_Result_16_3_i_i : 13
		call_ret_3_i_i : 20
		q_chunk_V_0_3_i_i : 21
		r_V_ret_3_i_i : 21
		p_Result_16_4_i_i : 13
		call_ret_4_i_i : 22
		q_chunk_V_0_4_i_i : 23
		r_V_ret_4_i_i : 23
		p_Result_16_5_i_i : 13
		call_ret_5_i_i : 24
		q_chunk_V_0_5_i_i : 25
		r_V_ret_5_i_i : 25
		p_Result_16_6_i_i : 13
		p_Result_16_7_i_i : 13
		p_Result_16_8_i_i : 13
		p_Result_16_9_i_i : 13
		p_Result_16_i_i_10 : 13
		p_Result_16_10_i_i : 13
		p_Result_16_11_i_i : 13
		tmp_14 : 13
		tmp_15 : 20
	State 2
		q_chunk_V_0_6_i_i : 1
		r_V_ret_6_i_i : 1
		call_ret_7_i_i : 2
		q_chunk_V_0_7_i_i : 3
		r_V_ret_7_i_i : 3
		call_ret_8_i_i : 4
		q_chunk_V_0_8_i_i : 5
		r_V_ret_8_i_i : 5
		call_ret_9_i_i : 6
		q_chunk_V_0_9_i_i : 7
		r_V_ret_9_i_i : 7
		call_ret_i_i_11 : 8
		q_chunk_V_0_i_i : 9
		r_V_ret_i_i_12 : 9
		call_ret_10_i_i : 10
		q_chunk_V_0_10_i_i : 11
		r_V_ret_10_i_i : 11
		call_ret_11_i_i : 12
		q_chunk_V_0_11_i_i : 13
		r_V_ret_11_i_i : 13
		call_ret_12_i_i : 14
		q_chunk_V_0_12_i_i : 15
		new_mant_V_1 : 16
		p_Repl2_s : 17
		p_Result_s : 18
		out : 19
		StgValue_107 : 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
|          |       grp_lut_div9_chunk_fu_129       |    0    |   1638  |
|          |       grp_lut_div9_chunk_fu_136       |    0    |   1638  |
|          |       grp_lut_div9_chunk_fu_142       |    0    |   1638  |
|   call   |       grp_lut_div9_chunk_fu_148       |    0    |   1638  |
|          |       grp_lut_div9_chunk_fu_154       |    0    |   1638  |
|          |       grp_lut_div9_chunk_fu_160       |    0    |   1638  |
|          | call_ret_11_i_i_lut_div9_chunk_fu_166 |    0    |   1638  |
|          | call_ret_12_i_i_lut_div9_chunk_fu_172 |    0    |   1638  |
|----------|---------------------------------------|---------|---------|
|          |        shift_V_cast_cast_fu_270       |    0    |    8    |
|          |          p_new_exp_V_1_fu_296         |    0    |    8    |
|          |            p_Repl2_1_fu_310           |    0    |    8    |
|  select  |            shift_V_2_fu_376           |    0    |    8    |
|          |            shift_V_3_fu_384           |    0    |    8    |
|          |            shift_V_4_fu_404           |    0    |    8    |
|          |             xf_V_1_fu_420             |    0    |    24   |
|          |             xf_V_2_fu_460             |    0    |    28   |
|----------|---------------------------------------|---------|---------|
|          |              icmp_fu_264              |    0    |    9    |
|          |              tmp_1_fu_278             |    0    |    11   |
|   icmp   |              tmp_2_fu_284             |    0    |    11   |
|          |              tmp_4_fu_318             |    0    |    11   |
|          |              tmp_5_fu_324             |    0    |    11   |
|          |              icmp4_fu_340             |    0    |    11   |
|----------|---------------------------------------|---------|---------|
|   lshr   |              tmp_7_fu_440             |    0    |    64   |
|----------|---------------------------------------|---------|---------|
|    shl   |              tmp_6_fu_446             |    0    |    64   |
|----------|---------------------------------------|---------|---------|
|    add   |            shift_V_1_fu_352           |    0    |    15   |
|          |              xf_V_fu_468              |    0    |    35   |
|----------|---------------------------------------|---------|---------|
|    sub   |           new_exp_V_1_fu_290          |    0    |    15   |
|          |             shift_V_fu_346            |    0    |    15   |
|----------|---------------------------------------|---------|---------|
|    or    |              tmp_8_fu_304             |    0    |    6    |
|          |        sel_tmp3_demorgan_fu_358       |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|    xor   |            sel_tmp3_fu_364            |    0    |    6    |
|          |            sel_tmp7_fu_392            |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|    and   |            sel_tmp4_fu_370            |    0    |    6    |
|          |            sel_tmp8_fu_398            |    0    |    6    |
|----------|---------------------------------------|---------|---------|
|   read   |          in_read_read_fu_114          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |               grp_fu_178              |    0    |    0    |
|          |               grp_fu_183              |    0    |    0    |
|          |               grp_fu_188              |    0    |    0    |
|          |               grp_fu_192              |    0    |    0    |
|          |               grp_fu_197              |    0    |    0    |
|          |               grp_fu_201              |    0    |    0    |
|          |               grp_fu_206              |    0    |    0    |
|extractvalue|               grp_fu_210              |    0    |    0    |
|          |               grp_fu_215              |    0    |    0    |
|          |               grp_fu_219              |    0    |    0    |
|          |        q_chunk_V_0_6_i_i_fu_618       |    0    |    0    |
|          |        q_chunk_V_0_7_i_i_fu_622       |    0    |    0    |
|          |       q_chunk_V_0_11_i_i_fu_626       |    0    |    0    |
|          |         r_V_ret_11_i_i_fu_630         |    0    |    0    |
|          |       q_chunk_V_0_12_i_i_fu_635       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
| bitselect|            p_Repl2_2_fu_228           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |            new_exp_V_fu_236           |    0    |    0    |
|          |               tmp_fu_254              |    0    |    0    |
|          |             tmp_12_fu_330             |    0    |    0    |
|          |         p_Result_16_i_i_fu_474        |    0    |    0    |
|          |        p_Result_16_1_i_i_fu_485       |    0    |    0    |
|          |        p_Result_16_2_i_i_fu_496       |    0    |    0    |
|          |        p_Result_16_3_i_i_fu_507       |    0    |    0    |
|partselect|        p_Result_16_4_i_i_fu_518       |    0    |    0    |
|          |        p_Result_16_5_i_i_fu_529       |    0    |    0    |
|          |        p_Result_16_6_i_i_fu_540       |    0    |    0    |
|          |        p_Result_16_7_i_i_fu_550       |    0    |    0    |
|          |        p_Result_16_8_i_i_fu_560       |    0    |    0    |
|          |        p_Result_16_9_i_i_fu_570       |    0    |    0    |
|          |       p_Result_16_i_i_10_fu_580       |    0    |    0    |
|          |       p_Result_16_10_i_i_fu_590       |    0    |    0    |
|          |       p_Result_16_11_i_i_fu_600       |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           new_mant_V_fu_246           |    0    |    0    |
|   trunc  |             tmp_13_fu_456             |    0    |    0    |
|          |             tmp_14_fu_610             |    0    |    0    |
|          |             tmp_15_fu_614             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |           xf_V_3_cast_fu_250          |    0    |    0    |
|          |              tmp_s_fu_428             |    0    |    0    |
|   zext   |              tmp_3_fu_432             |    0    |    0    |
|          |           tmp_3_cast_fu_436           |    0    |    0    |
|          |             tmp_10_fu_452             |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |              tmp_9_fu_412             |    0    |    0    |
|bitconcatenate|          new_mant_V_1_fu_639          |    0    |    0    |
|          |           p_Result_s_fu_664           |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |  13512  |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    new_mant_V_reg_681    |   23   |
|     p_Repl2_1_reg_690    |    8   |
|     p_Repl2_2_reg_676    |    1   |
|     p_Repl2_s_reg_120    |   23   |
|p_Result_16_10_i_i_reg_740|    2   |
|p_Result_16_11_i_i_reg_745|    2   |
| p_Result_16_6_i_i_reg_715|    2   |
| p_Result_16_7_i_i_reg_720|    2   |
| p_Result_16_8_i_i_reg_725|    2   |
| p_Result_16_9_i_i_reg_730|    2   |
|p_Result_16_i_i_10_reg_735|    2   |
| q_chunk_V_0_3_i_i_reg_695|    2   |
| q_chunk_V_0_4_i_i_reg_700|    2   |
| q_chunk_V_0_5_i_i_reg_705|    2   |
|   r_V_ret_5_i_i_reg_710  |    4   |
|      tmp_14_reg_750      |    2   |
|      tmp_15_reg_755      |    1   |
|       tmp_1_reg_686      |    1   |
+--------------------------+--------+
|           Total          |   83   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_lut_div9_chunk_fu_129 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div9_chunk_fu_129 |  p2  |   2  |   4  |    8   ||    9    |
| grp_lut_div9_chunk_fu_136 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div9_chunk_fu_142 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div9_chunk_fu_148 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div9_chunk_fu_154 |  p1  |   2  |   2  |    4   ||    9    |
| grp_lut_div9_chunk_fu_160 |  p1  |   2  |   2  |    4   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   32   ||  7.427  ||    63   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  13512 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   63   |
|  Register |    -   |   83   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   83   |  13575 |
+-----------+--------+--------+--------+
