m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vfucn_ex3
!s110 1695068887
!i10b 1
!s100 150QDTkP]m]g[L]6F1_UZ3
!s11b Dg1SIo80bB@j0V0VzS_@n1
I:=azjg622J0@QGoZh1C^31
VDg1SIo80bB@j0V0VzS_@n1
dC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time63/sim
w1695068882
8C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time63/func_ex3.v
FC:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time63/func_ex3.v
!i122 0
L0 2 23
OV;L;2020.1;71
r1
!s85 0
31
!s108 1695068887.000000
!s107 C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time63/func_ex3.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/imadk/Documents/Rutgers/Rutgers NB/Udemy Verilog HDL/Udemy-Verilog/action_time63/func_ex3.v|
!i113 1
o-work work
tCvgOpt 0
