#--- source.hlsl

StructuredBuffer<float4> In : register(t0);

RWStructuredBuffer<float4> Out : register(u1);

[numthreads(1,1,1)]
void main() {
  Out[0] = tanh(In[0]);
  float4 Tmp = {tanh(In[1].xyz), tanh(In[1].w)};
  Out[1] = Tmp;
  float4 Tmp2 = {tanh(In[2].xy), tanh(In[2].zw)};
  Out[2] = Tmp2;
}


//--- pipeline.yaml

---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]
Buffers:
  - Name: In
    Format: Float32
    Stride: 16
    Data: [ -0, 0, 1, -1, -0, 0, 1, -1, -0, 0, 1, -1]
  - Name: Out
    Format: Float32
    Stride: 16
    ZeroInitSize: 48
  - Name: ExpectedOut # The result we expect
    Format: Float32
    Stride: 16
    Data: [ -0.0, 0.0, 0.761594, -0.761594, -0.0, 0.0, 0.761594, -0.761594, -0.0, 0.0, 0.761594, -0.761594]
Results:
  - Result: Test1
    Rule: BufferFloatULP
    ULPT: 120  # Metal has an ULP range of 5, CUDA has 2, but NV drivers seem to have wider drift
    Actual: Out
    Expected: ExpectedOut
DescriptorSets:
  - Resources:
    - Name: In
      Kind: StructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: Out
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end


# RUN: split-file %s %t
# RUN: %dxc_target -T cs_6_5 -Gis -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
