

================================================================
== Vitis HLS Report for 'toplevel'
================================================================
* Date:           Wed May  7 17:36:11 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.213 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_a_star_len_fu_372  |a_star_len  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- COPY_LOOP              |     7832|     7832|         3|          1|          1|  7831|       yes|
        |- WAYPOINT_EXTRACT_LOOP  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- PATHFINDING_LOOP       |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 2, States = { 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 24 15 
15 --> 17 16 
16 --> 15 
17 --> 24 18 
18 --> 19 24 
19 --> 20 
20 --> 21 
21 --> 22 18 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ram"   --->   Operation 31 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%waypoints_x = alloca i64 1" [assessment/toplevel.cpp:411]   --->   Operation 32 'alloca' 'waypoints_x' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%waypoints_y = alloca i64 1" [assessment/toplevel.cpp:411]   --->   Operation 33 'alloca' 'waypoints_y' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln389 = store i32 0, i32 %error_flag" [assessment/toplevel.cpp:389]   --->   Operation 34 'store' 'store_ln389' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %ram_read, i32 2, i32 63" [assessment/toplevel.cpp:401]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln401 = sext i62 %trunc_ln" [assessment/toplevel.cpp:401]   --->   Operation 36 'sext' 'sext_ln401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32 %MAXI, i64 %sext_ln401" [assessment/toplevel.cpp:401]   --->   Operation 37 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 38 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 38 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 39 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 40 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 41 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 42 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 43 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 44 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MAXI, void @empty_15, i32 0, i32 0, void @empty_7, i32 0, i32 7827, void @empty_11, void @empty_6, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %MAXI"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_9, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_1, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_4, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln377 = specmemcore void @_ssdm_op_SpecMemCore, i32 %closed_set, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:377]   --->   Operation 52 'specmemcore' 'specmemcore_ln377' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln381 = specmemcore void @_ssdm_op_SpecMemCore, i16 %open_set_heap_f_score, i16 %open_set_heap_g_score, i16 %open_set_heap_x, i16 %open_set_heap_y, i64 666, i64 22, i64 18446744073709551615" [assessment/toplevel.cpp:381]   --->   Operation 53 'specmemcore' 'specmemcore_ln381' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln382 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_ram, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:382]   --->   Operation 54 'specmemcore' 'specmemcore_ln382' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7831" [assessment/toplevel.cpp:401]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 56 [1/1] (1.58ns)   --->   "%br_ln401 = br void" [assessment/toplevel.cpp:401]   --->   Operation 56 'br' 'br_ln401' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.09>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%i = phi i13 0, void, i13 %i_1, void %.split12"   --->   Operation 57 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (1.67ns)   --->   "%i_1 = add i13 %i, i13 1" [assessment/toplevel.cpp:401]   --->   Operation 58 'add' 'i_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (2.09ns)   --->   "%icmp_ln401 = icmp_eq  i13 %i, i13 7831" [assessment/toplevel.cpp:401]   --->   Operation 60 'icmp' 'icmp_ln401' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7831, i64 7831, i64 7831"   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln401 = br i1 %icmp_ln401, void %.split12, void" [assessment/toplevel.cpp:401]   --->   Operation 62 'br' 'br_ln401' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 63 [1/1] (7.30ns)   --->   "%MAXI_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr" [assessment/toplevel.cpp:402]   --->   Operation 63 'read' 'MAXI_addr_read' <Predicate = (!icmp_ln401)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln401 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [assessment/toplevel.cpp:401]   --->   Operation 64 'specloopname' 'specloopname_ln401' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i13 %i" [assessment/toplevel.cpp:402]   --->   Operation 65 'zext' 'zext_ln402' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %zext_ln402" [assessment/toplevel.cpp:402]   --->   Operation 66 'getelementptr' 'local_ram_addr' <Predicate = (!icmp_ln401)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln402 = store i32 %MAXI_addr_read, i13 %local_ram_addr" [assessment/toplevel.cpp:402]   --->   Operation 67 'store' 'store_ln402' <Predicate = (!icmp_ln401)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 68 'br' 'br_ln0' <Predicate = (!icmp_ln401)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.25>
ST_12 : Operation 69 [2/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:404]   --->   Operation 69 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>
ST_12 : Operation 70 [2/2] (3.25ns)   --->   "%local_ram_load_1 = load i32 1" [assessment/toplevel.cpp:405]   --->   Operation 70 'load' 'local_ram_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>

State 13 <SV = 10> <Delay = 5.68>
ST_13 : Operation 71 [1/2] (3.25ns)   --->   "%local_ram_load = load i32 0" [assessment/toplevel.cpp:404]   --->   Operation 71 'load' 'local_ram_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln404 = trunc i32 %local_ram_load" [assessment/toplevel.cpp:404]   --->   Operation 72 'trunc' 'trunc_ln404' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln404 = store i16 %trunc_ln404, i16 %world_size" [assessment/toplevel.cpp:404]   --->   Operation 73 'store' 'store_ln404' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 74 [1/2] (3.25ns)   --->   "%local_ram_load_1 = load i32 1" [assessment/toplevel.cpp:405]   --->   Operation 74 'load' 'local_ram_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%waypoint_count = trunc i32 %local_ram_load_1" [assessment/toplevel.cpp:405]   --->   Operation 75 'trunc' 'waypoint_count' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln405_1 = trunc i32 %local_ram_load_1" [assessment/toplevel.cpp:405]   --->   Operation 76 'trunc' 'trunc_ln405_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 77 [1/1] (2.42ns)   --->   "%icmp_ln406 = icmp_eq  i16 %trunc_ln404, i16 0" [assessment/toplevel.cpp:406]   --->   Operation 77 'icmp' 'icmp_ln406' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [1/1] (2.42ns)   --->   "%icmp_ln406_1 = icmp_ugt  i16 %trunc_ln404, i16 500" [assessment/toplevel.cpp:406]   --->   Operation 78 'icmp' 'icmp_ln406_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 7.19>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i16 %waypoint_count" [assessment/toplevel.cpp:406]   --->   Operation 79 'zext' 'zext_ln406' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (2.07ns)   --->   "%add_ln406 = add i17 %zext_ln406, i17 131070" [assessment/toplevel.cpp:406]   --->   Operation 80 'add' 'add_ln406' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [1/1] (2.43ns)   --->   "%icmp_ln406_2 = icmp_ugt  i17 %add_ln406, i17 14" [assessment/toplevel.cpp:406]   --->   Operation 81 'icmp' 'icmp_ln406_2' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln406_1)   --->   "%or_ln406 = or i1 %icmp_ln406_1, i1 %icmp_ln406_2" [assessment/toplevel.cpp:406]   --->   Operation 82 'or' 'or_ln406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln406_1 = or i1 %or_ln406, i1 %icmp_ln406" [assessment/toplevel.cpp:406]   --->   Operation 83 'or' 'or_ln406_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/1] (1.70ns)   --->   "%br_ln406 = br i1 %or_ln406_1, void %.lr.ph21.preheader, void %.loopexit" [assessment/toplevel.cpp:406]   --->   Operation 84 'br' 'br_ln406' <Predicate = true> <Delay = 1.70>
ST_14 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph21"   --->   Operation 85 'br' 'br_ln0' <Predicate = (!or_ln406_1)> <Delay = 1.58>

State 15 <SV = 12> <Delay = 5.16>
ST_15 : Operation 86 [1/1] (0.00ns)   --->   "%i_2 = phi i8 %i_3, void %.split9, i8 0, void %.lr.ph21.preheader"   --->   Operation 86 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 87 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i_2, i8 1" [assessment/toplevel.cpp:412]   --->   Operation 87 'add' 'i_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln412_1 = zext i8 %i_2" [assessment/toplevel.cpp:412]   --->   Operation 89 'zext' 'zext_ln412_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 90 [1/1] (2.42ns)   --->   "%icmp_ln412 = icmp_ult  i16 %zext_ln412_1, i16 %waypoint_count" [assessment/toplevel.cpp:412]   --->   Operation 90 'icmp' 'icmp_ln412' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln412 = br i1 %icmp_ln412, void %._crit_edge.loopexit, void %.split9" [assessment/toplevel.cpp:412]   --->   Operation 91 'br' 'br_ln412' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln412 = zext i8 %i_2" [assessment/toplevel.cpp:412]   --->   Operation 92 'zext' 'zext_ln412' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_15 : Operation 93 [1/1] (1.91ns)   --->   "%add_ln413 = add i9 %zext_ln412, i9 2" [assessment/toplevel.cpp:413]   --->   Operation 93 'add' 'add_ln413' <Predicate = (icmp_ln412)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln413 = zext i9 %add_ln413" [assessment/toplevel.cpp:413]   --->   Operation 94 'zext' 'zext_ln413' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (0.00ns)   --->   "%local_ram_addr_1 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln413" [assessment/toplevel.cpp:413]   --->   Operation 95 'getelementptr' 'local_ram_addr_1' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_15 : Operation 96 [2/2] (3.25ns)   --->   "%wp = load i13 %local_ram_addr_1" [assessment/toplevel.cpp:413]   --->   Operation 96 'load' 'wp' <Predicate = (icmp_ln412)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>

State 16 <SV = 13> <Delay = 5.57>
ST_16 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln412 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [assessment/toplevel.cpp:412]   --->   Operation 97 'specloopname' 'specloopname_ln412' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 98 [1/2] (3.25ns)   --->   "%wp = load i13 %local_ram_addr_1" [assessment/toplevel.cpp:413]   --->   Operation 98 'load' 'wp' <Predicate = (icmp_ln412)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7831> <RAM>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %wp, i32 16, i32 31" [assessment/toplevel.cpp:414]   --->   Operation 99 'partselect' 'trunc_ln2' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i8 %i_2" [assessment/toplevel.cpp:414]   --->   Operation 100 'zext' 'zext_ln414' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "%waypoints_x_addr = getelementptr i16 %waypoints_x, i64 0, i64 %zext_ln414" [assessment/toplevel.cpp:414]   --->   Operation 101 'getelementptr' 'waypoints_x_addr' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln414 = store i16 %trunc_ln2, i4 %waypoints_x_addr" [assessment/toplevel.cpp:414]   --->   Operation 102 'store' 'store_ln414' <Predicate = (icmp_ln412)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln415 = trunc i32 %wp" [assessment/toplevel.cpp:415]   --->   Operation 103 'trunc' 'trunc_ln415' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%waypoints_y_addr = getelementptr i16 %waypoints_y, i64 0, i64 %zext_ln414" [assessment/toplevel.cpp:415]   --->   Operation 104 'getelementptr' 'waypoints_y_addr' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (2.32ns)   --->   "%store_ln415 = store i16 %trunc_ln415, i4 %waypoints_y_addr" [assessment/toplevel.cpp:415]   --->   Operation 105 'store' 'store_ln415' <Predicate = (icmp_ln412)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph21"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln412)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 5.19>
ST_17 : Operation 107 [1/1] (1.82ns)   --->   "%add_ln427 = add i9 %trunc_ln405_1, i9 511" [assessment/toplevel.cpp:427]   --->   Operation 107 'add' 'add_ln427' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [1/1] (1.66ns)   --->   "%icmp_ln427 = icmp_sgt  i9 %add_ln427, i9 0" [assessment/toplevel.cpp:427]   --->   Operation 108 'icmp' 'icmp_ln427' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [1/1] (1.70ns)   --->   "%br_ln427 = br i1 %icmp_ln427, void %.loopexit, void %.lr.ph.preheader" [assessment/toplevel.cpp:427]   --->   Operation 109 'br' 'br_ln427' <Predicate = true> <Delay = 1.70>
ST_17 : Operation 110 [1/1] (1.58ns)   --->   "%br_ln427 = br void %.lr.ph" [assessment/toplevel.cpp:427]   --->   Operation 110 'br' 'br_ln427' <Predicate = (icmp_ln427)> <Delay = 1.58>

State 18 <SV = 14> <Delay = 4.23>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%i_4 = phi i8 %i_5, void, i8 0, void %.lr.ph.preheader"   --->   Operation 111 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%total_len = phi i24 %total_len_1, void, i24 0, void %.lr.ph.preheader"   --->   Operation 112 'phi' 'total_len' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln427 = zext i8 %i_4" [assessment/toplevel.cpp:427]   --->   Operation 113 'zext' 'zext_ln427' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (1.66ns)   --->   "%icmp_ln427_1 = icmp_slt  i9 %zext_ln427, i9 %add_ln427" [assessment/toplevel.cpp:427]   --->   Operation 114 'icmp' 'icmp_ln427_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 115 [1/1] (1.91ns)   --->   "%i_5 = add i8 %i_4, i8 1" [assessment/toplevel.cpp:430]   --->   Operation 115 'add' 'i_5' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln427 = br i1 %icmp_ln427_1, void %.loopexit.loopexit, void %.split" [assessment/toplevel.cpp:427]   --->   Operation 116 'br' 'br_ln427' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln430 = zext i8 %i_4" [assessment/toplevel.cpp:430]   --->   Operation 117 'zext' 'zext_ln430' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%waypoints_x_addr_1 = getelementptr i16 %waypoints_x, i64 0, i64 %zext_ln430" [assessment/toplevel.cpp:430]   --->   Operation 118 'getelementptr' 'waypoints_x_addr_1' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%waypoints_y_addr_1 = getelementptr i16 %waypoints_y, i64 0, i64 %zext_ln430" [assessment/toplevel.cpp:430]   --->   Operation 119 'getelementptr' 'waypoints_y_addr_1' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 120 [2/2] (2.32ns)   --->   "%waypoints_x_load = load i4 %waypoints_x_addr_1" [assessment/toplevel.cpp:430]   --->   Operation 120 'load' 'waypoints_x_load' <Predicate = (icmp_ln427_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 121 [2/2] (2.32ns)   --->   "%waypoints_y_load = load i4 %waypoints_y_addr_1" [assessment/toplevel.cpp:430]   --->   Operation 121 'load' 'waypoints_y_load' <Predicate = (icmp_ln427_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln430_1 = zext i8 %i_5" [assessment/toplevel.cpp:430]   --->   Operation 122 'zext' 'zext_ln430_1' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%waypoints_x_addr_2 = getelementptr i16 %waypoints_x, i64 0, i64 %zext_ln430_1" [assessment/toplevel.cpp:430]   --->   Operation 123 'getelementptr' 'waypoints_x_addr_2' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%waypoints_y_addr_2 = getelementptr i16 %waypoints_y, i64 0, i64 %zext_ln430_1" [assessment/toplevel.cpp:430]   --->   Operation 124 'getelementptr' 'waypoints_y_addr_2' <Predicate = (icmp_ln427_1)> <Delay = 0.00>
ST_18 : Operation 125 [2/2] (2.32ns)   --->   "%waypoints_x_load_1 = load i4 %waypoints_x_addr_2" [assessment/toplevel.cpp:430]   --->   Operation 125 'load' 'waypoints_x_load_1' <Predicate = (icmp_ln427_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 126 [2/2] (2.32ns)   --->   "%waypoints_y_load_1 = load i4 %waypoints_y_addr_2" [assessment/toplevel.cpp:430]   --->   Operation 126 'load' 'waypoints_y_load_1' <Predicate = (icmp_ln427_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_18 : Operation 127 [1/1] (1.70ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln427_1)> <Delay = 1.70>

State 19 <SV = 15> <Delay = 2.32>
ST_19 : Operation 128 [1/2] (2.32ns)   --->   "%waypoints_x_load = load i4 %waypoints_x_addr_1" [assessment/toplevel.cpp:430]   --->   Operation 128 'load' 'waypoints_x_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 129 [1/2] (2.32ns)   --->   "%waypoints_y_load = load i4 %waypoints_y_addr_1" [assessment/toplevel.cpp:430]   --->   Operation 129 'load' 'waypoints_y_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 130 [1/2] (2.32ns)   --->   "%waypoints_x_load_1 = load i4 %waypoints_x_addr_2" [assessment/toplevel.cpp:430]   --->   Operation 130 'load' 'waypoints_x_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 131 [1/2] (2.32ns)   --->   "%waypoints_y_load_1 = load i4 %waypoints_y_addr_2" [assessment/toplevel.cpp:430]   --->   Operation 131 'load' 'waypoints_y_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 16> <RAM>
ST_19 : Operation 132 [2/2] (0.00ns)   --->   "%ret = call i16 @a_star_len, i16 %waypoints_x_load, i16 %waypoints_y_load, i16 %waypoints_x_load_1, i16 %waypoints_y_load_1, i32 %closed_set, i16 %open_set_heap_f_score, i16 %open_set_heap_g_score, i16 %open_set_heap_x, i16 %open_set_heap_y, i32 %error_flag, i16 %world_size, i32 %local_ram" [assessment/toplevel.cpp:430]   --->   Operation 132 'call' 'ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 16> <Delay = 0.00>
ST_20 : Operation 133 [1/2] (0.00ns)   --->   "%ret = call i16 @a_star_len, i16 %waypoints_x_load, i16 %waypoints_y_load, i16 %waypoints_x_load_1, i16 %waypoints_y_load_1, i32 %closed_set, i16 %open_set_heap_f_score, i16 %open_set_heap_g_score, i16 %open_set_heap_x, i16 %open_set_heap_y, i32 %error_flag, i16 %world_size, i32 %local_ram" [assessment/toplevel.cpp:430]   --->   Operation 133 'call' 'ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 17> <Delay = 2.47>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln426 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [assessment/toplevel.cpp:426]   --->   Operation 134 'specloopname' 'specloopname_ln426' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln430_3 = zext i16 %ret" [assessment/toplevel.cpp:430]   --->   Operation 135 'zext' 'zext_ln430_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%error_flag_load = load i32 %error_flag" [assessment/toplevel.cpp:431]   --->   Operation 136 'load' 'error_flag_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (2.47ns)   --->   "%icmp_ln431 = icmp_eq  i32 %error_flag_load, i32 0" [assessment/toplevel.cpp:431]   --->   Operation 137 'icmp' 'icmp_ln431' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln431 = br i1 %icmp_ln431, void, void" [assessment/toplevel.cpp:431]   --->   Operation 138 'br' 'br_ln431' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (2.31ns)   --->   "%total_len_1 = add i24 %zext_ln430_3, i24 %total_len" [assessment/toplevel.cpp:435]   --->   Operation 139 'add' 'total_len_1' <Predicate = (icmp_ln431)> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 140 'br' 'br_ln0' <Predicate = (icmp_ln431)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln430_2 = zext i8 %i_5" [assessment/toplevel.cpp:430]   --->   Operation 141 'zext' 'zext_ln430_2' <Predicate = (!icmp_ln431)> <Delay = 0.00>
ST_21 : Operation 142 [3/3] (1.05ns) (grouped into DSP with root node add_ln432)   --->   "%mul_ln432 = mul i18 %zext_ln430_2, i18 1000" [assessment/toplevel.cpp:432]   --->   Operation 142 'mul' 'mul_ln432' <Predicate = (!icmp_ln431)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 18> <Delay = 1.05>
ST_22 : Operation 143 [2/3] (1.05ns) (grouped into DSP with root node add_ln432)   --->   "%mul_ln432 = mul i18 %zext_ln430_2, i18 1000" [assessment/toplevel.cpp:432]   --->   Operation 143 'mul' 'mul_ln432' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 19> <Delay = 2.10>
ST_23 : Operation 144 [1/3] (0.00ns) (grouped into DSP with root node add_ln432)   --->   "%mul_ln432 = mul i18 %zext_ln430_2, i18 1000" [assessment/toplevel.cpp:432]   --->   Operation 144 'mul' 'mul_ln432' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 145 [1/1] (0.00ns) (grouped into DSP with root node add_ln432)   --->   "%zext_ln432 = zext i18 %mul_ln432" [assessment/toplevel.cpp:432]   --->   Operation 145 'zext' 'zext_ln432' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 146 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln432 = add i32 %error_flag_load, i32 %zext_ln432" [assessment/toplevel.cpp:432]   --->   Operation 146 'add' 'add_ln432' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 20> <Delay = 7.30>
ST_24 : Operation 147 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln432 = add i32 %error_flag_load, i32 %zext_ln432" [assessment/toplevel.cpp:432]   --->   Operation 147 'add' 'add_ln432' <Predicate = (!or_ln406_1 & icmp_ln427 & icmp_ln427_1)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln432 = store i32 %add_ln432, i32 %error_flag" [assessment/toplevel.cpp:432]   --->   Operation 148 'store' 'store_ln432' <Predicate = (!or_ln406_1 & icmp_ln427 & icmp_ln427_1)> <Delay = 1.58>
ST_24 : Operation 149 [1/1] (1.70ns)   --->   "%br_ln433 = br void %.loopexit" [assessment/toplevel.cpp:433]   --->   Operation 149 'br' 'br_ln433' <Predicate = (!or_ln406_1 & icmp_ln427 & icmp_ln427_1)> <Delay = 1.70>
ST_24 : Operation 150 [1/1] (7.30ns)   --->   "%MAXI_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr, i32 1" [assessment/toplevel.cpp:445]   --->   Operation 150 'writereq' 'MAXI_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 7.30>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%storemerge3 = phi i24 %total_len, void, i24 65535, void, i24 0, void %._crit_edge.loopexit, i24 %total_len, void %.loopexit.loopexit"   --->   Operation 151 'phi' 'storemerge3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln432, void, i32 10000, void, i32 0, void %._crit_edge.loopexit, i32 0, void %.loopexit.loopexit" [assessment/toplevel.cpp:432]   --->   Operation 152 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln445 = zext i24 %storemerge3" [assessment/toplevel.cpp:445]   --->   Operation 153 'zext' 'zext_ln445' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 154 [1/1] (7.30ns)   --->   "%write_ln445 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr, i32 %zext_ln445, i4 15" [assessment/toplevel.cpp:445]   --->   Operation 154 'write' 'write_ln445' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 155 [1/1] (1.00ns)   --->   "%write_ln408 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %code, i32 %storemerge" [assessment/toplevel.cpp:408]   --->   Operation 155 'write' 'write_ln408' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 26 <SV = 22> <Delay = 7.30>
ST_26 : Operation 156 [5/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:445]   --->   Operation 156 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 23> <Delay = 7.30>
ST_27 : Operation 157 [4/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:445]   --->   Operation 157 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 24> <Delay = 7.30>
ST_28 : Operation 158 [3/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:445]   --->   Operation 158 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 7.30>
ST_29 : Operation 159 [2/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:445]   --->   Operation 159 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 26> <Delay = 7.30>
ST_30 : Operation 160 [1/5] (7.30ns)   --->   "%MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr" [assessment/toplevel.cpp:445]   --->   Operation 160 'writeresp' 'MAXI_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 161 [1/1] (0.00ns)   --->   "%ret_ln447 = ret" [assessment/toplevel.cpp:447]   --->   Operation 161 'ret' 'ret_ln447' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ MAXI]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ code]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ error_flag]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ local_ram]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ world_size]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ closed_set]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ open_set_heap_f_score]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ open_set_heap_g_score]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ open_set_heap_x]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ open_set_heap_y]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ram_read              (read             ) [ 0000000000000000000000000000000]
waypoints_x           (alloca           ) [ 0011111111111111111111000000000]
waypoints_y           (alloca           ) [ 0011111111111111111111000000000]
store_ln389           (store            ) [ 0000000000000000000000000000000]
trunc_ln              (partselect       ) [ 0000000000000000000000000000000]
sext_ln401            (sext             ) [ 0000000000000000000000000000000]
MAXI_addr             (getelementptr    ) [ 0011111111111111111111111111111]
spectopmodule_ln0     (spectopmodule    ) [ 0000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000000]
specmemcore_ln377     (specmemcore      ) [ 0000000000000000000000000000000]
specmemcore_ln381     (specmemcore      ) [ 0000000000000000000000000000000]
specmemcore_ln382     (specmemcore      ) [ 0000000000000000000000000000000]
empty                 (readreq          ) [ 0000000000000000000000000000000]
br_ln401              (br               ) [ 0000000011110000000000000000000]
i                     (phi              ) [ 0000000001110000000000000000000]
i_1                   (add              ) [ 0000000011110000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000000000000000000]
icmp_ln401            (icmp             ) [ 0000000001110000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000000000000000000]
br_ln401              (br               ) [ 0000000000000000000000000000000]
MAXI_addr_read        (read             ) [ 0000000001010000000000000000000]
specloopname_ln401    (specloopname     ) [ 0000000000000000000000000000000]
zext_ln402            (zext             ) [ 0000000000000000000000000000000]
local_ram_addr        (getelementptr    ) [ 0000000000000000000000000000000]
store_ln402           (store            ) [ 0000000000000000000000000000000]
br_ln0                (br               ) [ 0000000011110000000000000000000]
local_ram_load        (load             ) [ 0000000000000000000000000000000]
trunc_ln404           (trunc            ) [ 0000000000000000000000000000000]
store_ln404           (store            ) [ 0000000000000000000000000000000]
local_ram_load_1      (load             ) [ 0000000000000000000000000000000]
waypoint_count        (trunc            ) [ 0000000000000011100000000000000]
trunc_ln405_1         (trunc            ) [ 0000000000000011110000000000000]
icmp_ln406            (icmp             ) [ 0000000000000010000000000000000]
icmp_ln406_1          (icmp             ) [ 0000000000000010000000000000000]
zext_ln406            (zext             ) [ 0000000000000000000000000000000]
add_ln406             (add              ) [ 0000000000000000000000000000000]
icmp_ln406_2          (icmp             ) [ 0000000000000000000000000000000]
or_ln406              (or               ) [ 0000000000000000000000000000000]
or_ln406_1            (or               ) [ 0000000000000011111111111000000]
br_ln406              (br               ) [ 0000000000000011111111111100000]
br_ln0                (br               ) [ 0000000000000011100000000000000]
i_2                   (phi              ) [ 0000000000000001100000000000000]
i_3                   (add              ) [ 0000000000000011100000000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000000000000000000000000]
zext_ln412_1          (zext             ) [ 0000000000000000000000000000000]
icmp_ln412            (icmp             ) [ 0000000000000001100000000000000]
br_ln412              (br               ) [ 0000000000000000000000000000000]
zext_ln412            (zext             ) [ 0000000000000000000000000000000]
add_ln413             (add              ) [ 0000000000000000000000000000000]
zext_ln413            (zext             ) [ 0000000000000000000000000000000]
local_ram_addr_1      (getelementptr    ) [ 0000000000000001100000000000000]
specloopname_ln412    (specloopname     ) [ 0000000000000000000000000000000]
wp                    (load             ) [ 0000000000000000000000000000000]
trunc_ln2             (partselect       ) [ 0000000000000000000000000000000]
zext_ln414            (zext             ) [ 0000000000000000000000000000000]
waypoints_x_addr      (getelementptr    ) [ 0000000000000000000000000000000]
store_ln414           (store            ) [ 0000000000000000000000000000000]
trunc_ln415           (trunc            ) [ 0000000000000000000000000000000]
waypoints_y_addr      (getelementptr    ) [ 0000000000000000000000000000000]
store_ln415           (store            ) [ 0000000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000011100000000000000]
add_ln427             (add              ) [ 0000000000000000001111000000000]
icmp_ln427            (icmp             ) [ 0000000000000000011111111000000]
br_ln427              (br               ) [ 0000000000000010011111111100000]
br_ln427              (br               ) [ 0000000000000000011111000000000]
i_4                   (phi              ) [ 0000000000000000001000000000000]
total_len             (phi              ) [ 0000000000000010011111111100000]
zext_ln427            (zext             ) [ 0000000000000000000000000000000]
icmp_ln427_1          (icmp             ) [ 0000000000000000001111111000000]
i_5                   (add              ) [ 0000000000000000011111000000000]
br_ln427              (br               ) [ 0000000000000000000000000000000]
zext_ln430            (zext             ) [ 0000000000000000000000000000000]
waypoints_x_addr_1    (getelementptr    ) [ 0000000000000000000100000000000]
waypoints_y_addr_1    (getelementptr    ) [ 0000000000000000000100000000000]
zext_ln430_1          (zext             ) [ 0000000000000000000000000000000]
waypoints_x_addr_2    (getelementptr    ) [ 0000000000000000000100000000000]
waypoints_y_addr_2    (getelementptr    ) [ 0000000000000000000100000000000]
br_ln0                (br               ) [ 0000000000000010011111111100000]
waypoints_x_load      (load             ) [ 0000000000000000000010000000000]
waypoints_y_load      (load             ) [ 0000000000000000000010000000000]
waypoints_x_load_1    (load             ) [ 0000000000000000000010000000000]
waypoints_y_load_1    (load             ) [ 0000000000000000000010000000000]
ret                   (call             ) [ 0000000000000000000001000000000]
specloopname_ln426    (specloopname     ) [ 0000000000000000000000000000000]
zext_ln430_3          (zext             ) [ 0000000000000000000000000000000]
error_flag_load       (load             ) [ 0000000000000000001000111000000]
icmp_ln431            (icmp             ) [ 0000000000000000001111000000000]
br_ln431              (br               ) [ 0000000000000000000000000000000]
total_len_1           (add              ) [ 0000000000000000011111000000000]
br_ln0                (br               ) [ 0000000000000000011111000000000]
zext_ln430_2          (zext             ) [ 0000000000000000000000110000000]
mul_ln432             (mul              ) [ 0000000000000000000000000000000]
zext_ln432            (zext             ) [ 0000000000000000000000001000000]
add_ln432             (add              ) [ 0000000000000010011000001100000]
store_ln432           (store            ) [ 0000000000000000000000000000000]
br_ln433              (br               ) [ 0000000000000010011000001100000]
MAXI_addr_req         (writereq         ) [ 0000000000000000000000000000000]
storemerge3           (phi              ) [ 0000000000000000000000000100000]
storemerge            (phi              ) [ 0000000000000000000000000100000]
zext_ln445            (zext             ) [ 0000000000000000000000000000000]
write_ln445           (write            ) [ 0000000000000000000000000000000]
write_ln408           (write            ) [ 0000000000000000000000000000000]
MAXI_addr_resp        (writeresp        ) [ 0000000000000000000000000000000]
ret_ln447             (ret              ) [ 0000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MAXI">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAXI"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ram">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ram"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="code">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="code"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="error_flag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="error_flag"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_ram">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_ram"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="world_size">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="world_size"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="closed_set">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="closed_set"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="open_set_heap_f_score">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_set_heap_f_score"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="open_set_heap_g_score">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_set_heap_g_score"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="open_set_heap_x">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_set_heap_x"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="open_set_heap_y">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="open_set_heap_y"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_star_len"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="156" class="1004" name="waypoints_x_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="waypoints_x/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="waypoints_y_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="waypoints_y/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ram_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ram_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_writeresp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="14" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 MAXI_addr_req/24 MAXI_addr_resp/26 "/>
</bind>
</comp>

<comp id="177" class="1004" name="MAXI_addr_read_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="9"/>
<pin id="180" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MAXI_addr_read/10 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln445_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="21"/>
<pin id="187" dir="0" index="2" bw="24" slack="0"/>
<pin id="188" dir="0" index="3" bw="1" slack="0"/>
<pin id="189" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln445/25 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln408_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="32" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln408/25 "/>
</bind>
</comp>

<comp id="200" class="1004" name="local_ram_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="13" slack="0"/>
<pin id="204" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_ram_addr/11 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="13" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
<pin id="216" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln402/11 local_ram_load/12 local_ram_load_1/12 wp/15 "/>
</bind>
</comp>

<comp id="219" class="1004" name="local_ram_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_ram_addr_1/15 "/>
</bind>
</comp>

<comp id="227" class="1004" name="waypoints_x_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_x_addr/16 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="0"/>
<pin id="263" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="264" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="265" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="16" slack="0"/>
<pin id="266" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln414/16 waypoints_x_load/18 waypoints_x_load_1/18 "/>
</bind>
</comp>

<comp id="239" class="1004" name="waypoints_y_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_y_addr/16 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="0" index="1" bw="16" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="0"/>
<pin id="268" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="269" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="270" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="16" slack="0"/>
<pin id="271" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln415/16 waypoints_y_load/18 waypoints_y_load_1/18 "/>
</bind>
</comp>

<comp id="251" class="1004" name="waypoints_x_addr_1_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_x_addr_1/18 "/>
</bind>
</comp>

<comp id="257" class="1004" name="waypoints_y_addr_1_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_y_addr_1/18 "/>
</bind>
</comp>

<comp id="273" class="1004" name="waypoints_x_addr_2_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="8" slack="0"/>
<pin id="277" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_x_addr_2/18 "/>
</bind>
</comp>

<comp id="279" class="1004" name="waypoints_y_addr_2_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="8" slack="0"/>
<pin id="283" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="waypoints_y_addr_2/18 "/>
</bind>
</comp>

<comp id="287" class="1005" name="i_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="13" slack="1"/>
<pin id="289" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="i_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="13" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_2_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="1" slack="1"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/15 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_4_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_4_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="1" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/18 "/>
</bind>
</comp>

<comp id="322" class="1005" name="total_len_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="24" slack="1"/>
<pin id="324" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="total_len (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="total_len_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="24" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="1" slack="1"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="4" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="total_len/18 "/>
</bind>
</comp>

<comp id="334" class="1005" name="storemerge3_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="24" slack="8"/>
<pin id="336" dir="1" index="1" bw="24" slack="8"/>
</pin_list>
<bind>
<opset="storemerge3 (phireg) "/>
</bind>
</comp>

<comp id="339" class="1004" name="storemerge3_phi_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="24" slack="7"/>
<pin id="341" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="17" slack="10"/>
<pin id="343" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="4" bw="1" slack="8"/>
<pin id="345" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="6" bw="24" slack="7"/>
<pin id="347" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge3/25 "/>
</bind>
</comp>

<comp id="353" class="1005" name="storemerge_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="7"/>
<pin id="355" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="storemerge_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="15" slack="10"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="4" bw="1" slack="8"/>
<pin id="364" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="6" bw="1" slack="7"/>
<pin id="366" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/25 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_a_star_len_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="0" index="2" bw="16" slack="0"/>
<pin id="376" dir="0" index="3" bw="16" slack="0"/>
<pin id="377" dir="0" index="4" bw="16" slack="0"/>
<pin id="378" dir="0" index="5" bw="32" slack="0"/>
<pin id="379" dir="0" index="6" bw="16" slack="0"/>
<pin id="380" dir="0" index="7" bw="16" slack="0"/>
<pin id="381" dir="0" index="8" bw="16" slack="0"/>
<pin id="382" dir="0" index="9" bw="16" slack="0"/>
<pin id="383" dir="0" index="10" bw="32" slack="0"/>
<pin id="384" dir="0" index="11" bw="16" slack="0"/>
<pin id="385" dir="0" index="12" bw="32" slack="0"/>
<pin id="386" dir="1" index="13" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ret/19 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln389_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln389/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="62" slack="0"/>
<pin id="408" dir="0" index="1" bw="64" slack="0"/>
<pin id="409" dir="0" index="2" bw="3" slack="0"/>
<pin id="410" dir="0" index="3" bw="7" slack="0"/>
<pin id="411" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln401_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="62" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln401/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="MAXI_addr_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="62" slack="0"/>
<pin id="423" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MAXI_addr/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="i_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="13" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln401_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="13" slack="0"/>
<pin id="434" dir="0" index="1" bw="10" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln401/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln402_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="13" slack="2"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln402/11 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln404_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln404/13 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln404_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln404/13 "/>
</bind>
</comp>

<comp id="453" class="1004" name="waypoint_count_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="waypoint_count/13 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln405_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln405_1/13 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln406_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln406/13 "/>
</bind>
</comp>

<comp id="467" class="1004" name="icmp_ln406_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="10" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln406_1/13 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln406_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="1"/>
<pin id="475" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln406/14 "/>
</bind>
</comp>

<comp id="476" class="1004" name="add_ln406_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln406/14 "/>
</bind>
</comp>

<comp id="482" class="1004" name="icmp_ln406_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="17" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln406_2/14 "/>
</bind>
</comp>

<comp id="488" class="1004" name="or_ln406_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="1"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln406/14 "/>
</bind>
</comp>

<comp id="493" class="1004" name="or_ln406_1_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="1"/>
<pin id="496" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln406_1/14 "/>
</bind>
</comp>

<comp id="498" class="1004" name="i_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/15 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln412_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln412_1/15 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln412_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="16" slack="2"/>
<pin id="511" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln412/15 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln412_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="0"/>
<pin id="515" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln412/15 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln413_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="3" slack="0"/>
<pin id="520" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln413/15 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln413_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="0"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln413/15 "/>
</bind>
</comp>

<comp id="528" class="1004" name="trunc_ln2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="6" slack="0"/>
<pin id="532" dir="0" index="3" bw="6" slack="0"/>
<pin id="533" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/16 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln414_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln414/16 "/>
</bind>
</comp>

<comp id="545" class="1004" name="trunc_ln415_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln415/16 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln427_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="3"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln427/17 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln427_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln427/17 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln427_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln427/18 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln427_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="9" slack="1"/>
<pin id="568" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln427_1/18 "/>
</bind>
</comp>

<comp id="570" class="1004" name="i_5_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/18 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln430_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln430/18 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln430_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln430_1/18 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln430_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="1"/>
<pin id="590" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln430_3/21 "/>
</bind>
</comp>

<comp id="591" class="1004" name="error_flag_load_load_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="error_flag_load/21 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln431_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln431/21 "/>
</bind>
</comp>

<comp id="601" class="1004" name="total_len_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="0" index="1" bw="24" slack="3"/>
<pin id="604" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="total_len_1/21 "/>
</bind>
</comp>

<comp id="607" class="1004" name="zext_ln430_2_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="8" slack="3"/>
<pin id="609" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln430_2/21 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln432_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln432/24 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln445_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="24" slack="0"/>
<pin id="617" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln445/25 "/>
</bind>
</comp>

<comp id="620" class="1007" name="grp_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="18" slack="0"/>
<pin id="623" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="624" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln432/21 zext_ln432/23 add_ln432/23 "/>
</bind>
</comp>

<comp id="628" class="1005" name="MAXI_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MAXI_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="i_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="13" slack="0"/>
<pin id="637" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="640" class="1005" name="icmp_ln401_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="1"/>
<pin id="642" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln401 "/>
</bind>
</comp>

<comp id="644" class="1005" name="MAXI_addr_read_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MAXI_addr_read "/>
</bind>
</comp>

<comp id="649" class="1005" name="waypoint_count_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="16" slack="1"/>
<pin id="651" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="waypoint_count "/>
</bind>
</comp>

<comp id="655" class="1005" name="trunc_ln405_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="9" slack="3"/>
<pin id="657" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln405_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="icmp_ln406_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln406 "/>
</bind>
</comp>

<comp id="665" class="1005" name="icmp_ln406_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="1"/>
<pin id="667" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln406_1 "/>
</bind>
</comp>

<comp id="670" class="1005" name="or_ln406_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="1" slack="1"/>
<pin id="672" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln406_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="i_3_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="679" class="1005" name="icmp_ln412_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln412 "/>
</bind>
</comp>

<comp id="683" class="1005" name="local_ram_addr_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="13" slack="1"/>
<pin id="685" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="local_ram_addr_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="add_ln427_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="9" slack="1"/>
<pin id="690" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln427 "/>
</bind>
</comp>

<comp id="693" class="1005" name="icmp_ln427_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="7"/>
<pin id="695" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln427 "/>
</bind>
</comp>

<comp id="697" class="1005" name="icmp_ln427_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="6"/>
<pin id="699" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln427_1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="i_5_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="0"/>
<pin id="703" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="707" class="1005" name="waypoints_x_addr_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="1"/>
<pin id="709" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_x_addr_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="waypoints_y_addr_1_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="1"/>
<pin id="714" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_y_addr_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="waypoints_x_addr_2_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="1"/>
<pin id="719" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_x_addr_2 "/>
</bind>
</comp>

<comp id="722" class="1005" name="waypoints_y_addr_2_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="1"/>
<pin id="724" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_y_addr_2 "/>
</bind>
</comp>

<comp id="727" class="1005" name="waypoints_x_load_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="1"/>
<pin id="729" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_x_load "/>
</bind>
</comp>

<comp id="732" class="1005" name="waypoints_y_load_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="1"/>
<pin id="734" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_y_load "/>
</bind>
</comp>

<comp id="737" class="1005" name="waypoints_x_load_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="1"/>
<pin id="739" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_x_load_1 "/>
</bind>
</comp>

<comp id="742" class="1005" name="waypoints_y_load_1_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="16" slack="1"/>
<pin id="744" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="waypoints_y_load_1 "/>
</bind>
</comp>

<comp id="747" class="1005" name="ret_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="1"/>
<pin id="749" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="758" class="1005" name="total_len_1_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="24" slack="1"/>
<pin id="760" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="total_len_1 "/>
</bind>
</comp>

<comp id="763" class="1005" name="zext_ln430_2_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="18" slack="1"/>
<pin id="765" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln430_2 "/>
</bind>
</comp>

<comp id="768" class="1005" name="add_ln432_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln432 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="98" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="142" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="183"><net_src comp="88" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="190"><net_src comp="148" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="150" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="197"><net_src comp="152" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="154" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="104" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="106" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="108" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="104" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="219" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="232"><net_src comp="104" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="227" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="104" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="104" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="104" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="251" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="272"><net_src comp="257" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="278"><net_src comp="104" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="284"><net_src comp="104" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="273" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="286"><net_src comp="279" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="290"><net_src comp="80" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="302"><net_src comp="118" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="310"><net_src comp="303" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="314"><net_src comp="118" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="134" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="333"><net_src comp="326" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="337"><net_src comp="144" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="134" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="349"><net_src comp="322" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="350"><net_src comp="334" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="334" pin="1"/><net_sink comp="339" pin=4"/></net>

<net id="352"><net_src comp="322" pin="1"/><net_sink comp="339" pin=6"/></net>

<net id="356"><net_src comp="146" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="368"><net_src comp="353" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="353" pin="1"/><net_sink comp="358" pin=4"/></net>

<net id="370"><net_src comp="353" pin="1"/><net_sink comp="358" pin=6"/></net>

<net id="371"><net_src comp="358" pin="8"/><net_sink comp="192" pin=2"/></net>

<net id="387"><net_src comp="136" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="388"><net_src comp="233" pin="7"/><net_sink comp="372" pin=1"/></net>

<net id="389"><net_src comp="245" pin="7"/><net_sink comp="372" pin=2"/></net>

<net id="390"><net_src comp="233" pin="3"/><net_sink comp="372" pin=3"/></net>

<net id="391"><net_src comp="245" pin="3"/><net_sink comp="372" pin=4"/></net>

<net id="392"><net_src comp="12" pin="0"/><net_sink comp="372" pin=5"/></net>

<net id="393"><net_src comp="14" pin="0"/><net_sink comp="372" pin=6"/></net>

<net id="394"><net_src comp="16" pin="0"/><net_sink comp="372" pin=7"/></net>

<net id="395"><net_src comp="18" pin="0"/><net_sink comp="372" pin=8"/></net>

<net id="396"><net_src comp="20" pin="0"/><net_sink comp="372" pin=9"/></net>

<net id="397"><net_src comp="6" pin="0"/><net_sink comp="372" pin=10"/></net>

<net id="398"><net_src comp="10" pin="0"/><net_sink comp="372" pin=11"/></net>

<net id="399"><net_src comp="8" pin="0"/><net_sink comp="372" pin=12"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="6" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="412"><net_src comp="28" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="164" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="30" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="415"><net_src comp="32" pin="0"/><net_sink comp="406" pin=3"/></net>

<net id="419"><net_src comp="406" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="0" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="291" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="82" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="291" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="92" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="287" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="446"><net_src comp="207" pin="7"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="10" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="207" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="207" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="443" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="110" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="443" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="112" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="480"><net_src comp="473" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="114" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="116" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="482" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="488" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="502"><net_src comp="303" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="120" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="303" pin="4"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="504" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="303" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="122" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="534"><net_src comp="126" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="207" pin="7"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="54" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="128" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="538"><net_src comp="528" pin="4"/><net_sink comp="233" pin=1"/></net>

<net id="542"><net_src comp="299" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="548"><net_src comp="207" pin="7"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="554"><net_src comp="130" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="550" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="132" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="315" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="574"><net_src comp="315" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="120" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="579"><net_src comp="315" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="585"><net_src comp="570" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="594"><net_src comp="6" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="26" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="605"><net_src comp="588" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="322" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="614"><net_src comp="6" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="339" pin="8"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="625"><net_src comp="607" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="140" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="620" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="631"><net_src comp="420" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="638"><net_src comp="426" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="643"><net_src comp="432" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="647"><net_src comp="177" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="652"><net_src comp="453" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="658"><net_src comp="457" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="663"><net_src comp="461" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="668"><net_src comp="467" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="673"><net_src comp="493" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="677"><net_src comp="498" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="682"><net_src comp="508" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="219" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="691"><net_src comp="550" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="696"><net_src comp="555" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="565" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="570" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="710"><net_src comp="251" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="715"><net_src comp="257" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="720"><net_src comp="273" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="725"><net_src comp="279" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="730"><net_src comp="233" pin="7"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="735"><net_src comp="245" pin="7"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="740"><net_src comp="233" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="745"><net_src comp="245" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="750"><net_src comp="372" pin="13"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="761"><net_src comp="601" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="766"><net_src comp="607" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="771"><net_src comp="620" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="358" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MAXI | {24 25 26 27 28 29 30 }
	Port: code | {25 }
	Port: error_flag | {1 19 20 24 }
	Port: local_ram | {11 }
	Port: world_size | {13 }
	Port: closed_set | {19 20 }
	Port: open_set_heap_f_score | {19 20 }
	Port: open_set_heap_g_score | {19 20 }
	Port: open_set_heap_x | {19 20 }
	Port: open_set_heap_y | {19 20 }
 - Input state : 
	Port: toplevel : MAXI | {2 3 4 5 6 7 8 10 }
	Port: toplevel : ram | {1 }
	Port: toplevel : error_flag | {19 20 21 }
	Port: toplevel : local_ram | {12 13 15 16 19 20 }
	Port: toplevel : world_size | {19 20 }
	Port: toplevel : closed_set | {19 20 }
	Port: toplevel : open_set_heap_f_score | {19 20 }
	Port: toplevel : open_set_heap_g_score | {19 20 }
	Port: toplevel : open_set_heap_x | {19 20 }
	Port: toplevel : open_set_heap_y | {19 20 }
  - Chain level:
	State 1
		sext_ln401 : 1
		MAXI_addr : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		i_1 : 1
		icmp_ln401 : 1
		br_ln401 : 2
	State 10
	State 11
		local_ram_addr : 1
		store_ln402 : 2
	State 12
	State 13
		trunc_ln404 : 1
		store_ln404 : 2
		waypoint_count : 1
		trunc_ln405_1 : 1
		icmp_ln406 : 2
		icmp_ln406_1 : 2
	State 14
		add_ln406 : 1
		icmp_ln406_2 : 2
		or_ln406 : 3
		or_ln406_1 : 3
		br_ln406 : 3
	State 15
		i_3 : 1
		zext_ln412_1 : 1
		icmp_ln412 : 2
		br_ln412 : 3
		zext_ln412 : 1
		add_ln413 : 2
		zext_ln413 : 3
		local_ram_addr_1 : 4
		wp : 5
	State 16
		trunc_ln2 : 1
		waypoints_x_addr : 1
		store_ln414 : 2
		trunc_ln415 : 1
		waypoints_y_addr : 1
		store_ln415 : 2
	State 17
		icmp_ln427 : 1
		br_ln427 : 2
	State 18
		zext_ln427 : 1
		icmp_ln427_1 : 2
		i_5 : 1
		br_ln427 : 3
		zext_ln430 : 1
		waypoints_x_addr_1 : 2
		waypoints_y_addr_1 : 2
		waypoints_x_load : 3
		waypoints_y_load : 3
		zext_ln430_1 : 2
		waypoints_x_addr_2 : 3
		waypoints_y_addr_2 : 3
		waypoints_x_load_1 : 4
		waypoints_y_load_1 : 4
	State 19
		ret : 1
	State 20
	State 21
		icmp_ln431 : 1
		br_ln431 : 2
		total_len_1 : 1
		mul_ln432 : 1
	State 22
	State 23
		zext_ln432 : 1
		add_ln432 : 2
	State 24
		store_ln432 : 1
	State 25
		zext_ln445 : 1
		write_ln445 : 2
		write_ln408 : 1
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |    grp_a_star_len_fu_372   |    3    | 57.7605 |   7983  |   5393  |
|----------|----------------------------|---------|---------|---------|---------|
|          |         i_1_fu_426         |    0    |    0    |    0    |    14   |
|          |      add_ln406_fu_476      |    0    |    0    |    0    |    23   |
|          |         i_3_fu_498         |    0    |    0    |    0    |    15   |
|    add   |      add_ln413_fu_517      |    0    |    0    |    0    |    15   |
|          |      add_ln427_fu_550      |    0    |    0    |    0    |    14   |
|          |         i_5_fu_570         |    0    |    0    |    0    |    15   |
|          |     total_len_1_fu_601     |    0    |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|---------|
|          |      icmp_ln401_fu_432     |    0    |    0    |    0    |    12   |
|          |      icmp_ln406_fu_461     |    0    |    0    |    0    |    13   |
|          |     icmp_ln406_1_fu_467    |    0    |    0    |    0    |    13   |
|   icmp   |     icmp_ln406_2_fu_482    |    0    |    0    |    0    |    13   |
|          |      icmp_ln412_fu_508     |    0    |    0    |    0    |    13   |
|          |      icmp_ln427_fu_555     |    0    |    0    |    0    |    11   |
|          |     icmp_ln427_1_fu_565    |    0    |    0    |    0    |    11   |
|          |      icmp_ln431_fu_595     |    0    |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|---------|
|    or    |       or_ln406_fu_488      |    0    |    0    |    0    |    2    |
|          |      or_ln406_1_fu_493     |    0    |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|---------|
|  muladd  |         grp_fu_620         |    1    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   read   |    ram_read_read_fu_164    |    0    |    0    |    0    |    0    |
|          | MAXI_addr_read_read_fu_177 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_170    |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   write  |  write_ln445_write_fu_184  |    0    |    0    |    0    |    0    |
|          |  write_ln408_write_fu_192  |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|partselect|       trunc_ln_fu_406      |    0    |    0    |    0    |    0    |
|          |      trunc_ln2_fu_528      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   sext   |      sext_ln401_fu_416     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |      zext_ln402_fu_438     |    0    |    0    |    0    |    0    |
|          |      zext_ln406_fu_473     |    0    |    0    |    0    |    0    |
|          |     zext_ln412_1_fu_504    |    0    |    0    |    0    |    0    |
|          |      zext_ln412_fu_513     |    0    |    0    |    0    |    0    |
|          |      zext_ln413_fu_523     |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln414_fu_539     |    0    |    0    |    0    |    0    |
|          |      zext_ln427_fu_561     |    0    |    0    |    0    |    0    |
|          |      zext_ln430_fu_576     |    0    |    0    |    0    |    0    |
|          |     zext_ln430_1_fu_582    |    0    |    0    |    0    |    0    |
|          |     zext_ln430_3_fu_588    |    0    |    0    |    0    |    0    |
|          |     zext_ln430_2_fu_607    |    0    |    0    |    0    |    0    |
|          |      zext_ln445_fu_615     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|          |     trunc_ln404_fu_443     |    0    |    0    |    0    |    0    |
|   trunc  |    waypoint_count_fu_453   |    0    |    0    |    0    |    0    |
|          |    trunc_ln405_1_fu_457    |    0    |    0    |    0    |    0    |
|          |     trunc_ln415_fu_545     |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    4    | 57.7605 |   7983  |   5628  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|      closed_set     |   16   |    0   |    0   |
|      local_ram      |   16   |    0   |    0   |
|open_set_heap_f_score|   64   |    0   |    0   |
|open_set_heap_g_score|   64   |    0   |    0   |
|   open_set_heap_x   |   64   |    0   |    0   |
|   open_set_heap_y   |   64   |    0   |    0   |
|     waypoints_x     |    0   |   32   |    4   |
|     waypoints_y     |    0   |   32   |    4   |
+---------------------+--------+--------+--------+
|        Total        |   288  |   64   |    8   |
+---------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  MAXI_addr_read_reg_644  |   32   |
|     MAXI_addr_reg_628    |   32   |
|     add_ln427_reg_688    |    9   |
|     add_ln432_reg_768    |   32   |
|        i_1_reg_635       |   13   |
|        i_2_reg_299       |    8   |
|        i_3_reg_674       |    8   |
|        i_4_reg_311       |    8   |
|        i_5_reg_701       |    8   |
|         i_reg_287        |   13   |
|    icmp_ln401_reg_640    |    1   |
|   icmp_ln406_1_reg_665   |    1   |
|    icmp_ln406_reg_660    |    1   |
|    icmp_ln412_reg_679    |    1   |
|   icmp_ln427_1_reg_697   |    1   |
|    icmp_ln427_reg_693    |    1   |
| local_ram_addr_1_reg_683 |   13   |
|    or_ln406_1_reg_670    |    1   |
|        ret_reg_747       |   16   |
|    storemerge3_reg_334   |   24   |
|    storemerge_reg_353    |   32   |
|    total_len_1_reg_758   |   24   |
|     total_len_reg_322    |   24   |
|   trunc_ln405_1_reg_655  |    9   |
|  waypoint_count_reg_649  |   16   |
|waypoints_x_addr_1_reg_707|    4   |
|waypoints_x_addr_2_reg_717|    4   |
|waypoints_x_load_1_reg_737|   16   |
| waypoints_x_load_reg_727 |   16   |
|waypoints_y_addr_1_reg_712|    4   |
|waypoints_y_addr_2_reg_722|    4   |
|waypoints_y_load_1_reg_742|   16   |
| waypoints_y_load_reg_732 |   16   |
|   zext_ln430_2_reg_763   |   18   |
+--------------------------+--------+
|           Total          |   426  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|  grp_writeresp_fu_170 |  p0  |   3  |   1  |    3   |
|  grp_writeresp_fu_170 |  p2  |   2  |  14  |   28   |
|   grp_access_fu_207   |  p0  |   2  |  13  |   26   ||    9    |
|   grp_access_fu_207   |  p2  |   3  |   0  |    0   ||    14   |
|   grp_access_fu_233   |  p0  |   3  |   4  |   12   ||    14   |
|   grp_access_fu_233   |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_245   |  p0  |   3  |   4  |   12   ||    14   |
|   grp_access_fu_245   |  p2  |   2  |   0  |    0   ||    9    |
|       i_reg_287       |  p0  |   2  |  13  |   26   ||    9    |
|      i_2_reg_299      |  p0  |   2  |   8  |   16   ||    9    |
|   total_len_reg_322   |  p0  |   2  |  24  |   48   ||    9    |
|  storemerge3_reg_334  |  p0  |   2  |  24  |   48   |
|   storemerge_reg_353  |  p0  |   2  |  32  |   64   |
| grp_a_star_len_fu_372 |  p1  |   2  |  16  |   32   ||    9    |
| grp_a_star_len_fu_372 |  p2  |   2  |  16  |   32   ||    9    |
| grp_a_star_len_fu_372 |  p3  |   2  |  16  |   32   ||    9    |
| grp_a_star_len_fu_372 |  p4  |   2  |  16  |   32   ||    9    |
|       grp_fu_620      |  p0  |   2  |   8  |   16   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   427  || 29.0612 ||   141   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   57   |  7983  |  5628  |
|   Memory  |   288  |    -   |    -   |   64   |    8   |
|Multiplexer|    -   |    -   |   29   |    -   |   141  |
|  Register |    -   |    -   |    -   |   426  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   288  |    4   |   86   |  8473  |  5777  |
+-----------+--------+--------+--------+--------+--------+
