{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756644045520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756644045521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 31 18:10:45 2025 " "Processing started: Sun Aug 31 18:10:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756644045521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644045521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off jk_ff_using_mux_dff -c jk_ff_using_mux_dff " "Command: quartus_map --read_settings_files=on --write_settings_files=off jk_ff_using_mux_dff -c jk_ff_using_mux_dff" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644045521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756644045915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756644045915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back-up/mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file back-up/mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "back-up/mux21.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back-up/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644053964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644053964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back-up/jkff_using_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file back-up/jkff_using_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 jkff_using_dff " "Found entity 1: jkff_using_dff" {  } { { "back-up/jkff_using_dff.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back-up/jkff_using_dff.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644053966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644053966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back-up/dlatch_positive_level_sensitive.v 1 1 " "Found 1 design units, including 1 entities, in source file back-up/dlatch_positive_level_sensitive.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch_positive_level_sensitive " "Found entity 1: d_latch_positive_level_sensitive" {  } { { "back-up/dlatch_positive_level_sensitive.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back-up/dlatch_positive_level_sensitive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644053968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644053968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back-up/dlatch_negative_level_sensitive.v 1 1 " "Found 1 design units, including 1 entities, in source file back-up/dlatch_negative_level_sensitive.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch_negative_level_sensitive " "Found entity 1: d_latch_negative_level_sensitive" {  } { { "back-up/dlatch_negative_level_sensitive.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back-up/dlatch_negative_level_sensitive.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644053971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644053971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "back-up/d_ff_edgetrigger_using_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file back-up/d_ff_edgetrigger_using_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_edgeTrigger_using_mux " "Found entity 1: d_ff_edgeTrigger_using_mux" {  } { { "back-up/d_ff_edgeTrigger_using_mux.v" "" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back-up/d_ff_edgeTrigger_using_mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756644053974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756644053974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jkff_using_dff " "Elaborating entity \"jkff_using_dff\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756644053999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_edgeTrigger_using_mux d_ff_edgeTrigger_using_mux:d " "Elaborating entity \"d_ff_edgeTrigger_using_mux\" for hierarchy \"d_ff_edgeTrigger_using_mux:d\"" {  } { { "back-up/jkff_using_dff.v" "d" { Text "C:/intelFPGA/18.1/100Days/Day_n_jkff_dff_mux/back-up/jkff_using_dff.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756644054010 ""}
