// Seed: 2857296519
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wor id_1;
  assign id_2 = -1;
  assign id_1 = 1;
  parameter id_17 = 1;
  assign id_7 = id_14;
  parameter id_18 = !1;
  parameter id_19 = -1;
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  uwire id_3,
    output logic id_4,
    input  uwire id_5,
    input  uwire id_6,
    output uwire id_7,
    input  tri   id_8,
    input  wand  id_9
);
  assign id_7 = 1 - -1'h0;
  wire id_11;
  assign id_7 = id_2;
  assign id_7 = id_3 == -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  always_latch id_4 <= id_5;
  always id_4 <= 1;
endmodule
