
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 2.84

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.70 source latency registers[11][14]$_SDFFCE_PN0P_/CLK ^
  -0.73 target latency read_data1[14]$_SDFFCE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.03 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: write_addr[4] (input port clocked by core_clock)
Endpoint: registers[16][9]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v write_addr[4] (in)
                                         write_addr[4] (net)
                  0.00    0.00    0.20 v input10/A (sky130_fd_sc_hd__buf_6)
     8    0.09    0.08    0.15    0.35 v input10/X (sky130_fd_sc_hd__buf_6)
                                         net10 (net)
                  0.08    0.01    0.36 v _4297_/A (sky130_fd_sc_hd__nand2_8)
     8    0.08    0.14    0.15    0.51 ^ _4297_/Y (sky130_fd_sc_hd__nand2_8)
                                         _1140_ (net)
                  0.14    0.00    0.51 ^ _3306_/B (sky130_fd_sc_hd__nor2_4)
     5    0.03    0.06    0.09    0.59 v _3306_/Y (sky130_fd_sc_hd__nor2_4)
                                         _2402_ (net)
                  0.06    0.00    0.59 v _3341_/B (sky130_fd_sc_hd__and2_0)
     1    0.00    0.04    0.15    0.74 v _3341_/X (sky130_fd_sc_hd__and2_0)
                                         _0353_ (net)
                  0.04    0.00    0.74 v registers[16][9]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.17    0.18    0.22    0.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.00    0.22 ^ clkbuf_3_6__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.20    0.21    0.29    0.52 ^ clkbuf_3_6__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_6__leaf_clk (net)
                  0.21    0.01    0.52 ^ clkbuf_leaf_63_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.20    0.72 ^ clkbuf_leaf_63_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_63_clk (net)
                  0.06    0.00    0.72 ^ registers[16][9]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    0.72   clock reconvergence pessimism
                         -0.16    0.56   library hold time
                                  0.56   data required time
-----------------------------------------------------------------------------
                                  0.56   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.19   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: registers[19][9]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__buf_2)
     4    0.04    0.18    0.19    0.39 ^ input5/X (sky130_fd_sc_hd__buf_2)
                                         net5 (net)
                  0.18    0.00    0.39 ^ _4270_/A (sky130_fd_sc_hd__buf_8)
    10    0.13    0.21    0.25    0.64 ^ _4270_/X (sky130_fd_sc_hd__buf_8)
                                         _1122_ (net)
                  0.21    0.00    0.64 ^ _4286_/A (sky130_fd_sc_hd__nand4_4)
     7    0.10    0.45    0.39    1.03 v _4286_/Y (sky130_fd_sc_hd__nand4_4)
                                         _1134_ (net)
                  0.45    0.01    1.04 v _4287_/A (sky130_fd_sc_hd__buf_8)
    10    0.13    0.11    0.34    1.38 v _4287_/X (sky130_fd_sc_hd__buf_8)
                                         _1135_ (net)
                  0.11    0.01    1.39 v _4302_/A1 (sky130_fd_sc_hd__o21ai_4)
    32    0.21    1.38    1.08    2.47 ^ _4302_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _0021_ (net)
                  1.38    0.01    2.48 ^ registers[19][9]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.48   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.06    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.17    0.18    0.22    5.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.00    5.22 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.19    0.20    0.29    5.51 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.20    0.01    5.52 ^ clkbuf_leaf_64_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.19    5.71 ^ clkbuf_leaf_64_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_64_clk (net)
                  0.06    0.00    5.71 ^ registers[19][9]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.71   clock reconvergence pessimism
                         -0.39    5.32   library setup time
                                  5.32   data required time
-----------------------------------------------------------------------------
                                  5.32   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  2.84   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: registers[19][9]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/A (sky130_fd_sc_hd__buf_2)
     4    0.04    0.18    0.19    0.39 ^ input5/X (sky130_fd_sc_hd__buf_2)
                                         net5 (net)
                  0.18    0.00    0.39 ^ _4270_/A (sky130_fd_sc_hd__buf_8)
    10    0.13    0.21    0.25    0.64 ^ _4270_/X (sky130_fd_sc_hd__buf_8)
                                         _1122_ (net)
                  0.21    0.00    0.64 ^ _4286_/A (sky130_fd_sc_hd__nand4_4)
     7    0.10    0.45    0.39    1.03 v _4286_/Y (sky130_fd_sc_hd__nand4_4)
                                         _1134_ (net)
                  0.45    0.01    1.04 v _4287_/A (sky130_fd_sc_hd__buf_8)
    10    0.13    0.11    0.34    1.38 v _4287_/X (sky130_fd_sc_hd__buf_8)
                                         _1135_ (net)
                  0.11    0.01    1.39 v _4302_/A1 (sky130_fd_sc_hd__o21ai_4)
    32    0.21    1.38    1.08    2.47 ^ _4302_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _0021_ (net)
                  1.38    0.01    2.48 ^ registers[19][9]$_SDFFCE_PN0P_/DE (sky130_fd_sc_hd__edfxtp_1)
                                  2.48   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.06    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.17    0.18    0.22    5.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.18    0.00    5.22 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.19    0.20    0.29    5.51 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_3__leaf_clk (net)
                  0.20    0.01    5.52 ^ clkbuf_leaf_64_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.19    5.71 ^ clkbuf_leaf_64_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_64_clk (net)
                  0.06    0.00    5.71 ^ registers[19][9]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    5.71   clock reconvergence pessimism
                         -0.39    5.32   library setup time
                                  5.32   data required time
-----------------------------------------------------------------------------
                                  5.32   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  2.84   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.032319482415914536

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.4943389892578125

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0216

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.001523466664366424

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.22431400418281555

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0068

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: registers[13][20]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[20]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.22    0.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.51 ^ clkbuf_3_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.71 ^ clkbuf_leaf_2_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.71 ^ registers[13][20]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.43    1.15 v registers[13][20]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.58    1.72 v _4619_/X (sky130_fd_sc_hd__mux4_1)
   0.21    1.93 ^ _4622_/Y (sky130_fd_sc_hd__mux2i_4)
   0.30    2.24 ^ _4624_/X (sky130_fd_sc_hd__a221o_2)
   0.11    2.34 v _4625_/Y (sky130_fd_sc_hd__a31oi_2)
   0.00    2.34 v read_data1[20]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
           2.34   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.22    5.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    5.51 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    5.71 ^ clkbuf_leaf_69_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.71 ^ read_data1[20]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    5.71   clock reconvergence pessimism
  -0.29    5.42   library setup time
           5.42   data required time
---------------------------------------------------------
           5.42   data required time
          -2.34   data arrival time
---------------------------------------------------------
           3.08   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: registers[19][13]$_SDFFCE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: read_data1[13]$_SDFFCE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.22    0.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.52 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.21    0.73 ^ clkbuf_leaf_82_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.73 ^ registers[19][13]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.33    1.06 ^ registers[19][13]$_SDFFCE_PN0P_/Q (sky130_fd_sc_hd__edfxtp_1)
   0.24    1.30 ^ _4461_/X (sky130_fd_sc_hd__mux4_1)
   0.10    1.40 v _4465_/Y (sky130_fd_sc_hd__o21ai_0)
   0.18    1.58 ^ _4479_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    1.58 ^ read_data1[13]$_SDFFCE_PN0P_/D (sky130_fd_sc_hd__edfxtp_1)
           1.58   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.22    0.22 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.52 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.20    0.73 ^ clkbuf_leaf_81_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.73 ^ read_data1[13]$_SDFFCE_PN0P_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    0.73   clock reconvergence pessimism
  -0.12    0.60   library hold time
           0.60   data required time
---------------------------------------------------------
           0.60   data required time
          -1.58   data arrival time
---------------------------------------------------------
           0.97   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.7087

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.7218

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
2.4809

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
2.8389

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
114.430247

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-02   2.97e-04   1.04e-08   1.09e-02  47.0%
Combinational          1.27e-03   1.84e-03   1.29e-08   3.11e-03  13.5%
Clock                  5.16e-03   3.97e-03   1.88e-09   9.13e-03  39.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.70e-02   6.11e-03   2.52e-08   2.31e-02 100.0%
                          73.5%      26.5%       0.0%
