# prj-sao-wall

## Sep2020 Errata
- add jtag pins
- SPI header has rows swapped and wierd footprint
- Connectors on either end are too close to the edge
- xtal footprint is wrong (need 4 pin)
- C8 move to Y centre to narrow slot width
- X3 change to power pwm
- change to 500mA pnp transistors in place of n-fets
- change to 4x2 connectors on either end
