/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [3:0] _04_;
  wire [2:0] _05_;
  reg [2:0] _06_;
  reg [15:0] _07_;
  wire [6:0] _08_;
  wire [12:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [22:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [3:0] celloutsig_0_64z;
  wire [14:0] celloutsig_0_65z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_53z = celloutsig_0_28z ? celloutsig_0_0z[10] : celloutsig_0_21z[0];
  assign celloutsig_0_57z = _02_ ? celloutsig_0_5z : celloutsig_0_53z;
  assign celloutsig_0_1z = in_data[55] ? in_data[19] : celloutsig_0_0z[5];
  assign celloutsig_0_13z = in_data[70] ? celloutsig_0_9z : in_data[33];
  assign celloutsig_0_40z = ~(celloutsig_0_18z[4] & celloutsig_0_18z[10]);
  assign celloutsig_0_61z = ~(celloutsig_0_21z[11] & _03_);
  assign celloutsig_1_5z = ~(in_data[133] & 1'h1);
  assign celloutsig_0_12z = ~(celloutsig_0_0z[7] & in_data[82]);
  assign celloutsig_1_15z = !(1'h1 ? in_data[174] : 1'h1);
  assign celloutsig_0_62z = ~celloutsig_0_61z;
  assign celloutsig_1_0z = ~in_data[141];
  assign celloutsig_1_8z = ~celloutsig_1_2z[4];
  assign celloutsig_0_17z = ~celloutsig_0_5z;
  reg [2:0] _22_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 3'h0;
    else _22_ <= celloutsig_0_0z[3:1];
  assign { _05_[2], _01_, _00_ } = _22_;
  reg [3:0] _23_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _23_ <= 4'h0;
    else _23_ <= { celloutsig_0_6z, celloutsig_0_9z };
  assign { _03_, _04_[2:0] } = _23_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _06_ <= 3'h0;
    else _06_ <= celloutsig_0_3z[4:2];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 16'h0000;
    else _07_ <= { celloutsig_0_10z[2:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z };
  reg [6:0] _26_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _26_ <= 7'h00;
    else _26_ <= celloutsig_0_11z[8:2];
  assign { _08_[6:1], _02_ } = _26_;
  assign celloutsig_0_42z = { celloutsig_0_20z[6:3], celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_1z } == celloutsig_0_11z[10:4];
  assign celloutsig_0_5z = { celloutsig_0_0z[5:0], celloutsig_0_3z, celloutsig_0_2z } >= { celloutsig_0_0z[11:1], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_11z = { in_data[118:117], celloutsig_1_6z[3:2], 1'h1, celloutsig_1_6z[0] } >= { celloutsig_1_10z[4:3], 1'h1, celloutsig_1_5z, 1'h1, celloutsig_1_8z };
  assign celloutsig_0_22z = in_data[39:22] >= { celloutsig_0_11z[13:2], celloutsig_0_14z };
  assign celloutsig_1_18z = celloutsig_1_13z[4:0] <= { celloutsig_1_12z[5:2], celloutsig_1_15z };
  assign celloutsig_0_28z = { in_data[6], celloutsig_0_5z, _06_, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_5z } || { celloutsig_0_18z[4:2], celloutsig_0_20z };
  assign celloutsig_0_0z = in_data[48:36] % { 1'h1, in_data[79:68] };
  assign celloutsig_0_8z = { in_data[95], _05_[2], _01_, _00_, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, _00_, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_11z[11:7], celloutsig_0_3z } % { 1'h1, celloutsig_0_11z[12:11], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_21z = { celloutsig_0_19z[10:5], celloutsig_0_1z, celloutsig_0_10z } % { 1'h1, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_65z = { celloutsig_0_19z[12:2], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_42z, celloutsig_0_40z } * _07_[14:0];
  assign celloutsig_0_6z = in_data[57:55] * { celloutsig_0_0z[9:8], celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_11z[9:8], celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z } * { _07_[14:10], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_5z, _06_ };
  assign celloutsig_1_10z = celloutsig_1_5z ? { celloutsig_1_4z[8:0], 1'h1 } : { celloutsig_1_4z[6:0], 3'h2 };
  assign celloutsig_1_13z = celloutsig_1_10z[9] ? celloutsig_1_12z : { celloutsig_1_10z[6:2], 1'h1 };
  assign celloutsig_1_16z = celloutsig_1_11z ? { in_data[185:177], celloutsig_1_15z } : { celloutsig_1_10z[7:1], celloutsig_1_5z, 2'h2 };
  assign celloutsig_0_10z = celloutsig_0_2z ? { in_data[30:29], 1'h1, celloutsig_0_7z, celloutsig_0_6z } : in_data[64:58];
  assign celloutsig_0_11z = celloutsig_0_0z[11] ? { celloutsig_0_9z, celloutsig_0_0z[12], 1'h1, celloutsig_0_0z[10:0] } : { celloutsig_0_10z[4:2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z, _05_[2], _01_, _00_ };
  assign celloutsig_0_14z = _00_ ? { celloutsig_0_10z[4:0], celloutsig_0_2z } : { celloutsig_0_0z[2], _05_[2], _01_, 1'h0, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_7z = in_data[56:48] !== { celloutsig_0_0z[10:5], _05_[2], _01_, _00_ };
  assign celloutsig_0_9z = { celloutsig_0_8z[1], celloutsig_0_5z, celloutsig_0_3z } !== { celloutsig_0_3z[4:3], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[61:54] !== { in_data[41:35], celloutsig_0_1z };
  assign celloutsig_0_64z = { celloutsig_0_25z[21:19], celloutsig_0_62z } | { celloutsig_0_19z[0], celloutsig_0_57z, celloutsig_0_62z, celloutsig_0_62z };
  assign celloutsig_1_2z = in_data[106:102] >> { in_data[120], celloutsig_1_0z, 2'h3, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[180:177], 1'h1, celloutsig_1_2z, 3'h7 } >> { in_data[149:145], 1'h1, celloutsig_1_2z, 2'h3 };
  assign celloutsig_0_20z = in_data[54:48] >> { celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_1_12z = { celloutsig_1_2z[3:1], celloutsig_1_5z, 1'h1, celloutsig_1_8z } <<< celloutsig_1_10z[8:3];
  assign celloutsig_0_19z = { celloutsig_0_11z[12:0], celloutsig_0_13z } <<< { celloutsig_0_0z[11:0], celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_3z = celloutsig_0_0z[10:5] - celloutsig_0_0z[8:3];
  assign celloutsig_1_19z = { celloutsig_1_16z[9:6], celloutsig_1_0z, 1'h0 } - { celloutsig_1_12z[4], celloutsig_1_8z, 3'h7, celloutsig_1_11z };
  assign { celloutsig_1_6z[2], celloutsig_1_6z[0], celloutsig_1_6z[3] } = { celloutsig_1_5z, celloutsig_1_5z, in_data[121] } | { celloutsig_1_4z[3], celloutsig_1_4z[1], celloutsig_1_4z[4] };
  assign _04_[3] = _03_;
  assign _05_[1:0] = { _01_, _00_ };
  assign _08_[0] = _02_;
  assign celloutsig_1_6z[1] = 1'h1;
  assign { out_data[128], out_data[101:96], out_data[35:32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
