(kicad_pcb (version 4) (host pcbnew 4.0.1-3.201512221401+6198~38~ubuntu15.10.1-stable)

  (general
    (links 44)
    (no_connects 44)
    (area 85.071429 87.15 185.633753 154.050001)
    (thickness 1.6)
    (drawings 11)
    (tracks 0)
    (zones 0)
    (modules 6)
    (nets 37)
  )

  (page A4)
  (title_block
    (title "96Boards Mezzanine Project Template")
    (date 2015-08-08)
    (rev A)
    (company "Linaro Ltd")
  )

  (layers
    (0 F.Cu signal)
    (31 B.Cu signal hide)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user hide)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user hide)
    (48 B.Fab user hide)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.254)
    (user_trace_width 0.254)
    (user_trace_width 0.381)
    (user_trace_width 0.635)
    (trace_clearance 0.1778)
    (zone_clearance 0.508)
    (zone_45_only yes)
    (trace_min 0.1778)
    (segment_width 0.2)
    (edge_width 0.1)
    (via_size 0.6)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 3 3)
    (pad_drill 2.5)
    (pad_to_mask_clearance 0)
    (aux_axis_origin 100 100)
    (grid_origin 100 100)
    (visible_elements FFFFFF7B)
    (pcbplotparams
      (layerselection 0x010ef_80000001)
      (usegerberextensions false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15)
      (hpglpenoverlay 2)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory gerbers/))
  )

  (net 0 "")
  (net 1 +1V8)
  (net 2 GND)
  (net 3 +5V)
  (net 4 I2C0_SCL)
  (net 5 I2C0_SDA)
  (net 6 I2C1_SCL)
  (net 7 I2C1_SDA)
  (net 8 PWR_BTN_N)
  (net 9 RST_BTN_N)
  (net 10 SYS_DCIN)
  (net 11 GPIO_B)
  (net 12 GPIO_A)
  (net 13 SPIO_SCL)
  (net 14 SPIO_DIN)
  (net 15 SPIO_CS)
  (net 16 SPIO_DOUT)
  (net 17 PCM_FS)
  (net 18 PCM_CLK)
  (net 19 PCM_DO)
  (net 20 PCM_DI)
  (net 21 GPIO_D)
  (net 22 GPIO_F)
  (net 23 GPIO_H)
  (net 24 GPIO_J)
  (net 25 GPIO_L)
  (net 26 UART1_TX)
  (net 27 UART1_RX)
  (net 28 GPIO_C)
  (net 29 GPIO_E)
  (net 30 GPIO_G)
  (net 31 GPIO_I)
  (net 32 GPIO_K)
  (net 33 UART0_CTS)
  (net 34 UART0_TX)
  (net 35 UART0_RX)
  (net 36 UART0_RTS)

  (net_class Default "This is the default net class."
    (clearance 0.1778)
    (trace_width 0.254)
    (via_dia 0.6)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net GPIO_A)
    (add_net GPIO_B)
    (add_net GPIO_C)
    (add_net GPIO_D)
    (add_net GPIO_E)
    (add_net GPIO_F)
    (add_net GPIO_G)
    (add_net GPIO_H)
    (add_net GPIO_I)
    (add_net GPIO_J)
    (add_net GPIO_K)
    (add_net GPIO_L)
    (add_net I2C0_SCL)
    (add_net I2C0_SDA)
    (add_net I2C1_SCL)
    (add_net I2C1_SDA)
    (add_net PCM_CLK)
    (add_net PCM_DI)
    (add_net PCM_DO)
    (add_net PCM_FS)
    (add_net PWR_BTN_N)
    (add_net RST_BTN_N)
    (add_net SPIO_CS)
    (add_net SPIO_DIN)
    (add_net SPIO_DOUT)
    (add_net SPIO_SCL)
    (add_net SYS_DCIN)
    (add_net UART0_CTS)
    (add_net UART0_RTS)
    (add_net UART0_RX)
    (add_net UART0_TX)
    (add_net UART1_RX)
    (add_net UART1_TX)
  )

  (net_class Power ""
    (clearance 0.1778)
    (trace_width 0.381)
    (via_dia 0.6)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net +1V8)
    (add_net +5V)
    (add_net GND)
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55DECD77) (tstamp 55F48FD6)
    (at 104 135.5)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55DECD77) (tstamp 55DED4DA)
    (at 181 135.5)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55C6917D) (tstamp 55C69203)
    (at 181 104)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (module Sensors:Hole_2.5MM locked (layer F.Cu) (tedit 55C743C8) (tstamp 55C691E1)
    (at 104 104)
    (fp_text reference REF** (at 0 0.5) (layer F.SilkS) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Hole_2.5MM (at 0 -0.5) (layer F.Fab) hide
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (pad 1 thru_hole circle (at 0 0) (size 3 3) (drill 2.5) (layers *.Cu *.Mask))
  )

  (module 96boards:Socket_Strip_SMD_2x20_Pitch2mm locked (layer F.Cu) (tedit 55F865FA) (tstamp 56AB82C3)
    (at 110 105 90)
    (descr "Double row SMD 2mm socket strip, 2x20 contacts")
    (path /55D48226)
    (attr smd)
    (fp_text reference P2 (at 1 -2 90) (layer F.SilkS)
      (effects (font (size 0.7 0.7) (thickness 0.15)))
    )
    (fp_text value CONN_02X20 (at 1 -4 90) (layer F.Fab)
      (effects (font (size 1.016 1.016) (thickness 0.2032)))
    )
    (fp_line (start -3 -0.75) (end -3 38.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 5 38.75) (end 5 -0.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 5 -0.75) (end -3 -0.75) (layer F.SilkS) (width 0.15))
    (fp_line (start 5 38.75) (end -3 38.75) (layer F.SilkS) (width 0.15))
    (pad 5 smd rect (at -1.65 4) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 34 UART0_TX))
    (pad 3 smd rect (at -1.65 2) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 33 UART0_CTS))
    (pad 4 smd rect (at 3.65 2) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 8 PWR_BTN_N))
    (pad 2 smd rect (at 3.65 -0.01) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 1 smd rect (at -1.65 -0.01) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 7 smd rect (at -1.65 6) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 35 UART0_RX))
    (pad 9 smd rect (at -1.65 8) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 36 UART0_RTS))
    (pad 11 smd rect (at -1.65 10) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 26 UART1_TX))
    (pad 13 smd rect (at -1.65 12) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 27 UART1_RX))
    (pad 15 smd rect (at -1.65 14) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 4 I2C0_SCL))
    (pad 17 smd rect (at -1.65 16) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 5 I2C0_SDA))
    (pad 19 smd rect (at -1.65 18) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 6 I2C1_SCL))
    (pad 21 smd rect (at -1.65 20) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 7 I2C1_SDA))
    (pad 23 smd rect (at -1.65 22) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 12 GPIO_A))
    (pad 25 smd rect (at -1.65 24) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 28 GPIO_C))
    (pad 27 smd rect (at -1.65 26) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 29 GPIO_E))
    (pad 29 smd rect (at -1.65 28) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 30 GPIO_G))
    (pad 31 smd rect (at -1.65 30) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 31 GPIO_I))
    (pad 33 smd rect (at -1.65 32) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 32 GPIO_K))
    (pad 35 smd rect (at -1.65 34) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 1 +1V8))
    (pad 37 smd rect (at -1.65 36) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 3 +5V))
    (pad 39 smd rect (at -1.65 38) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (pad 6 smd rect (at 3.65 4) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 9 RST_BTN_N))
    (pad 8 smd rect (at 3.65 6) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 13 SPIO_SCL))
    (pad 10 smd rect (at 3.65 8) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 14 SPIO_DIN))
    (pad 12 smd rect (at 3.65 10) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 15 SPIO_CS))
    (pad 14 smd rect (at 3.65 12) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 16 SPIO_DOUT))
    (pad 16 smd rect (at 3.65 14) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 17 PCM_FS))
    (pad 18 smd rect (at 3.65 16) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 18 PCM_CLK))
    (pad 20 smd rect (at 3.65 18) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 19 PCM_DO))
    (pad 22 smd rect (at 3.65 20) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 20 PCM_DI))
    (pad 24 smd rect (at 3.65 22) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 11 GPIO_B))
    (pad 26 smd rect (at 3.65 24) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 21 GPIO_D))
    (pad 28 smd rect (at 3.65 26) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 22 GPIO_F))
    (pad 30 smd rect (at 3.65 28) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 23 GPIO_H))
    (pad 32 smd rect (at 3.65 30) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 24 GPIO_J))
    (pad 34 smd rect (at 3.65 32) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 25 GPIO_L))
    (pad 36 smd rect (at 3.65 34) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 10 SYS_DCIN))
    (pad 38 smd rect (at 3.65 36) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 10 SYS_DCIN))
    (pad 40 smd rect (at 3.65 38) (size 0.89 2.1) (layers F.Cu F.Paste F.Mask)
      (net 2 GND))
    (model Socket_Strips.3dshapes/Socket_Strip_Straight_2x20.wrl
      (at (xyz 0.0394 -0.749 0.01576))
      (scale (xyz 0.787 0.787 0.5))
      (rotate (xyz 0 0 90))
    )
  )

  (module 96boards:Pin_Header_SMD_2x20_Pitch2mm locked (layer B.Cu) (tedit 55F9A19C) (tstamp 56AB8296)
    (at 110 105 270)
    (descr "Double row SMD 2mm pin header, 2x20 contacts")
    (path /55D44709)
    (attr smd)
    (fp_text reference P1 (at -1 2 270) (layer B.SilkS)
      (effects (font (size 0.7 0.7) (thickness 0.15)) (justify mirror))
    )
    (fp_text value CONN_02X20 (at -1 4 270) (layer B.Fab)
      (effects (font (size 1.016 1.016) (thickness 0.2032)) (justify mirror))
    )
    (fp_line (start -4.95 0.6) (end -4.95 -38.7) (layer B.SilkS) (width 0.15))
    (fp_line (start -4.95 -38.7) (end 2.95 -38.7) (layer B.SilkS) (width 0.15))
    (fp_line (start -4.95 0.6) (end 2.95 0.6) (layer B.SilkS) (width 0.15))
    (fp_line (start 2.95 0.6) (end 2.95 -38.7) (layer B.SilkS) (width 0.15))
    (pad "" np_thru_hole circle (at -1 -37) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask B.SilkS))
    (pad 1 smd rect (at 1.25 0) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (pad 2 smd rect (at -3.25 0.01) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (pad "" np_thru_hole circle (at -1 -1) (size 1.2 1.2) (drill 1.2) (layers *.Cu *.Mask B.SilkS))
    (pad 4 smd rect (at -3.25 -2) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 8 PWR_BTN_N))
    (pad 6 smd rect (at -3.25 -4) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 9 RST_BTN_N))
    (pad 8 smd rect (at -3.25 -6) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 13 SPIO_SCL))
    (pad 10 smd rect (at -3.25 -8) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 14 SPIO_DIN))
    (pad 12 smd rect (at -3.25 -10) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 15 SPIO_CS))
    (pad 14 smd rect (at -3.25 -12) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 16 SPIO_DOUT))
    (pad 16 smd rect (at -3.25 -14) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 17 PCM_FS))
    (pad 18 smd rect (at -3.25 -16) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 18 PCM_CLK))
    (pad 20 smd rect (at -3.25 -18) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 19 PCM_DO))
    (pad 22 smd rect (at -3.25 -20) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 20 PCM_DI))
    (pad 24 smd rect (at -3.25 -22) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 11 GPIO_B))
    (pad 26 smd rect (at -3.25 -24) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 21 GPIO_D))
    (pad 28 smd rect (at -3.25 -26) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 22 GPIO_F))
    (pad 30 smd rect (at -3.25 -28) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 23 GPIO_H))
    (pad 32 smd rect (at -3.25 -30) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 24 GPIO_J))
    (pad 34 smd rect (at -3.25 -32) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 25 GPIO_L))
    (pad 36 smd rect (at -3.25 -34) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 10 SYS_DCIN))
    (pad 38 smd rect (at -3.25 -36) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 10 SYS_DCIN))
    (pad 40 smd rect (at -3.25 -38) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (pad 3 smd rect (at 1.25 -2) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 33 UART0_CTS))
    (pad 5 smd rect (at 1.25 -4) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 34 UART0_TX))
    (pad 7 smd rect (at 1.25 -6) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 35 UART0_RX))
    (pad 9 smd rect (at 1.25 -8) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 36 UART0_RTS))
    (pad 11 smd rect (at 1.25 -10) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 26 UART1_TX))
    (pad 13 smd rect (at 1.25 -12) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 27 UART1_RX))
    (pad 15 smd rect (at 1.25 -14) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 4 I2C0_SCL))
    (pad 17 smd rect (at 1.25 -16) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 5 I2C0_SDA))
    (pad 19 smd rect (at 1.25 -18) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 6 I2C1_SCL))
    (pad 21 smd rect (at 1.25 -20) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 7 I2C1_SDA))
    (pad 23 smd rect (at 1.25 -22) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 12 GPIO_A))
    (pad 25 smd rect (at 1.25 -24) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 28 GPIO_C))
    (pad 27 smd rect (at 1.25 -26) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 29 GPIO_E))
    (pad 29 smd rect (at 1.25 -28) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 30 GPIO_G))
    (pad 31 smd rect (at 1.25 -30) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 31 GPIO_I))
    (pad 33 smd rect (at 1.25 -32) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 32 GPIO_K))
    (pad 35 smd rect (at 1.25 -34) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 1 +1V8))
    (pad 37 smd rect (at 1.25 -36) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 3 +5V))
    (pad 39 smd rect (at 1.25 -38) (size 0.89 3) (layers B.Cu B.Paste B.Mask)
      (net 2 GND))
    (model Pin_Headers.3dshapes/Pin_Header_Straight_2x20.wrl
      (at (xyz -0.0394 -0.749 0.01576))
      (scale (xyz 0.787 0.787 0.5))
      (rotate (xyz 0 0 90))
    )
  )

  (dimension 18.5 (width 0.3) (layer F.Fab)
    (gr_text 18.5mm (at 93.65 144.75 90) (layer F.Fab)
      (effects (font (size 1.5 1.5) (thickness 0.3)))
    )
    (feature1 (pts (xy 104 135.5) (xy 92.3 135.5)))
    (feature2 (pts (xy 104 154) (xy 92.3 154)))
    (crossbar (pts (xy 95 154) (xy 95 135.5)))
    (arrow1a (pts (xy 95 135.5) (xy 95.586421 136.626504)))
    (arrow1b (pts (xy 95 135.5) (xy 94.413579 136.626504)))
    (arrow2a (pts (xy 95 154) (xy 95.586421 152.873496)))
    (arrow2b (pts (xy 95 154) (xy 94.413579 152.873496)))
  )
  (dimension 4 (width 0.3) (layer F.Fab)
    (gr_text 4mm (at 95 107 90) (layer F.Fab)
      (effects (font (size 1.5 1.5) (thickness 0.3)))
    )
    (feature1 (pts (xy 104 100) (xy 92.3 100)))
    (feature2 (pts (xy 104 104) (xy 92.3 104)))
    (crossbar (pts (xy 95 104) (xy 95 100)))
    (arrow1a (pts (xy 95 100) (xy 95.586421 101.126504)))
    (arrow1b (pts (xy 95 100) (xy 94.413579 101.126504)))
    (arrow2a (pts (xy 95 104) (xy 95.586421 102.873496)))
    (arrow2b (pts (xy 95 104) (xy 94.413579 102.873496)))
  )
  (dimension 4 (width 0.3) (layer F.Fab)
    (gr_text 4mm (at 178 95) (layer F.Fab) (tstamp 56AB8CC9)
      (effects (font (size 1.5 1.5) (thickness 0.3)))
    )
    (feature1 (pts (xy 185 104) (xy 185 92.3)))
    (feature2 (pts (xy 181 104) (xy 181 92.3)))
    (crossbar (pts (xy 181 95) (xy 185 95)))
    (arrow1a (pts (xy 185 95) (xy 183.873496 95.586421)))
    (arrow1b (pts (xy 185 95) (xy 183.873496 94.413579)))
    (arrow2a (pts (xy 181 95) (xy 182.126504 95.586421)))
    (arrow2b (pts (xy 181 95) (xy 182.126504 94.413579)))
  )
  (dimension 6 (width 0.3) (layer F.Fab)
    (gr_text 6mm (at 113 95) (layer F.Fab)
      (effects (font (size 1.5 1.5) (thickness 0.3)))
    )
    (feature1 (pts (xy 110 104) (xy 110 92.3)))
    (feature2 (pts (xy 104 104) (xy 104 92.3)))
    (crossbar (pts (xy 104 95) (xy 110 95)))
    (arrow1a (pts (xy 110 95) (xy 108.873496 95.586421)))
    (arrow1b (pts (xy 110 95) (xy 108.873496 94.413579)))
    (arrow2a (pts (xy 104 95) (xy 105.126504 95.586421)))
    (arrow2b (pts (xy 104 95) (xy 105.126504 94.413579)))
  )
  (dimension 4 (width 0.3) (layer F.Fab)
    (gr_text 4mm (at 97 95) (layer F.Fab)
      (effects (font (size 1.5 1.5) (thickness 0.3)))
    )
    (feature1 (pts (xy 104 104) (xy 104 92.3)))
    (feature2 (pts (xy 100 104) (xy 100 92.3)))
    (crossbar (pts (xy 100 95) (xy 104 95)))
    (arrow1a (pts (xy 104 95) (xy 102.873496 95.586421)))
    (arrow1b (pts (xy 104 95) (xy 102.873496 94.413579)))
    (arrow2a (pts (xy 100 95) (xy 101.126504 95.586421)))
    (arrow2b (pts (xy 100 95) (xy 101.126504 94.413579)))
  )
  (dimension 85 (width 0.3) (layer F.Fab)
    (gr_text 85mm (at 142.5 88.65) (layer F.Fab)
      (effects (font (size 1.5 1.5) (thickness 0.3)))
    )
    (feature1 (pts (xy 185 100) (xy 185 87.3)))
    (feature2 (pts (xy 100 100) (xy 100 87.3)))
    (crossbar (pts (xy 100 90) (xy 185 90)))
    (arrow1a (pts (xy 185 90) (xy 183.873496 90.586421)))
    (arrow1b (pts (xy 185 90) (xy 183.873496 89.413579)))
    (arrow2a (pts (xy 100 90) (xy 101.126504 90.586421)))
    (arrow2b (pts (xy 100 90) (xy 101.126504 89.413579)))
  )
  (dimension 54 (width 0.3) (layer F.Fab)
    (gr_text 54mm (at 88.65 127 90) (layer F.Fab)
      (effects (font (size 1.5 1.5) (thickness 0.3)))
    )
    (feature1 (pts (xy 100 100) (xy 87.3 100)))
    (feature2 (pts (xy 100 154) (xy 87.3 154)))
    (crossbar (pts (xy 90 154) (xy 90 100)))
    (arrow1a (pts (xy 90 100) (xy 90.586421 101.126504)))
    (arrow1b (pts (xy 90 100) (xy 89.413579 101.126504)))
    (arrow2a (pts (xy 90 154) (xy 90.586421 152.873496)))
    (arrow2b (pts (xy 90 154) (xy 89.413579 152.873496)))
  )
  (gr_line (start 100 154) (end 184.999492 154) (angle 90) (layer Edge.Cuts) (width 0.1) (tstamp 55F1F924))
  (gr_line (start 184.999492 100) (end 184.999492 154) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 100 154) (end 100 100) (angle 90) (layer Edge.Cuts) (width 0.1))
  (gr_line (start 100 100) (end 184.999492 100) (angle 90) (layer Edge.Cuts) (width 0.1))

)
