Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Aug 17 02:34:15 2022
| Host         : stu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xczu3cg
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1278 |
|    Minimum number of control sets                        |  1278 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1626 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1278 |
| >= 0 to < 4        |   344 |
| >= 4 to < 6        |   113 |
| >= 6 to < 8        |    60 |
| >= 8 to < 10       |   165 |
| >= 10 to < 12      |    79 |
| >= 12 to < 14      |    37 |
| >= 14 to < 16      |    17 |
| >= 16              |   463 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4053 |         1045 |
| No           | No                    | Yes                    |             567 |          139 |
| No           | Yes                   | No                     |            2338 |          743 |
| Yes          | No                    | No                     |           11566 |         2199 |
| Yes          | No                    | Yes                    |             394 |           60 |
| Yes          | Yes                   | No                     |           12768 |         2530 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                   |                                                                                                                                    Enable Signal                                                                                                                                    |                                                                                                                                       Set/Reset Signal                                                                                                                                       | Slice Load Count | Bel Load Count |
+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                         |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                               |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                               |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/REG                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                               |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[63]_i_1_n_0                                                                                                                                         |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                         |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                        |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                         |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                               |                                                                                                                                                                                                                                                                                              |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[3]_i_1_n_0                                                                                                                                                            | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ibf/specialPCR[38]_i_1_n_0                                                                                                                                                                                                              | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                      | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                    | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                    | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                         |                1 |              1 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]       |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en           | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                         | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data58_out                                                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_i_1__0_n_0                                                                                                                      |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                      | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/src_state_inferred__0/i__n_0                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                      | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                    | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/src_state_inferred__0/i__n_0                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1_n_0                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                               |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data58_out                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_i_1__0_n_0                                                                                                                            |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                           | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                        | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                               |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                         | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                                        |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                  |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                  |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__1_n_0                                                                                                                        |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                        |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1_n_0                                                                                                                                                           |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[0]                                                                                                |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                        | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                          | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                        |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                                           | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/E[0]                                                                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/split_ar                                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/ar_start                                                                                                                                       |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                            | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/p_4_out_0                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/alreadyOutFire                                                                                                                                                                                                                                   |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/alreadyOutFire                                                                                                                                                                                                                                 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                      |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                               |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/isForwardDataReg                                                                                                                                                                                                                               |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/level[1]_i_2__0_n_0                                                                                                                                                                                                        | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/level[1]_i_1__0_n_0                                                                                                                                                                                                                 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/p_3_out                                                                                                                                                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1/FSM_sequential_state[1]_i_1__5_n_0                                                                                                                                                                                         | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/p_6_out                                                                                                                                                                                                |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/value0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                              |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/FSM_sequential_state_reg[0]_1[0]                                                                                                                                                                                                                | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/p_5_out                                                                                                                                                |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/E[0]                                                                                                                                                                                                            | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/isForwardDataReg                                                                                                                                                                                                                                 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inflightSrc                                                                                                                                                                                                              | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs[1]_i_2_n_0                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/_T_5                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/SR[0]                                                                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                        | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_out                                                                                                                                                |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/p_1_out                                                                                                                                                |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/p_6_out                                                                                                                                                                                          |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ibf/FSM_sequential_state[1]_i_1__2_n_0                                                                                                                                                                                                  | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/SR[0]                                                                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1/inputArb/wAck                                                                                                                                                                                                                       |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/Cache/s3/alreadyOutFire                                                                                                                                                                                                                                           |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/Cache/s3/isForwardDataReg                                                                                                                                                                                                                                         |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/SimpleBus2AXI4Converter/wAck                                                                                                                                                                                                                                      |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/SimpleBus2AXI4Converter_2/wAck                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/SimpleBus2AXI4Converter_3/wAck                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/p_3_out                                                                                                                                                                       |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/FSM_sequential_mm2s_cs[1]_i_2_n_0                                                                                         | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                    | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/REG_HRD_RST/GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/corerst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                          | zynq_soc_i/hier_arm_peripheral/corerst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                           |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                  | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_out                                                                                                                                          |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/split_ar                                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/ar_start                                                                                                                                       |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/_T_13                                                                                                                                                                                                                                   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/SR[0]                                                                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/p_2_out3_out                                                                                                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/p_1_out                                                                                                                                          |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/p_6_out                                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/p_3_out                                                                                                                                        |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/p_7_out                                                                                                                                        |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27     | hdmi_i2c_config/FSM_sequential_state[1]_i_1_n_0                                                                                                                                                                                                                                     | zynq_soc_i/hier_clkrst/uncorerst/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/level[1]_i_2_n_0                                                                                                                                                                                                             | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/level[1]_i_1_n_0                                                                                                                                                                                                                      |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                       |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                      | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/p_4_out_0                                                                                                                                        |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/SR[0]                                                                                                                                                                                                                                     |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en       | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/p_5_out                                                                                                                                          |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[2]_i_1_n_0                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                     |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[1]                                                                                | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0            |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                                          |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_ready_d_reg[0][0]                                                                                                                                                              | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                              | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                         |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                              | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]                                                   |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                              | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                             |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                              | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1       |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                 | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[5]_i_1_n_0                                                                          |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                            |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                       |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/w_done                                                                                                                                         |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/w_done                                                                                                                                         |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                                |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                           | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/corerst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                        | zynq_soc_i/hier_arm_peripheral/corerst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                           |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db1_i_1__0_n_0                                                                                                                               |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                           |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                       |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db10                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                              |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_advance_pipe_data57_out                                                            | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_tlast_out                                                                                   |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                   |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0[0]                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                       |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/REG_HRD_RST/GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg                                                                                                                                                                           |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/load_s1                                                                                                                       |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[3]_0[0]                                                                                                                                                | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                          |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                               | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                                               |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/gen_axi.gen_write.s_axi_bvalid_i_reg[0]                                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                               | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/E[0]                                                                                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/E[0]                                                                                                                                                                  | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                               |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                       |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[3]_0[1]                                                                                                                                                | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1_n_0                                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1__2_n_0                                                                                           | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                               |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__0_n_0                                                                                          | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1__1_n_0                                                                                           | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                       | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0                  |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_d1_i_1_n_0                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                            |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[0]                                                                                                            |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                         |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/i___465_n_0                                                                                                                                                                                                                      | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                      |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_advance_pipe_data57_out                                                      | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_tlast_out                                                                             |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/_T_4                                                                                                                                                                                                                                    | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/SR[0]                                                                                                                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[2]_i_1_n_0                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                              | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/E[0]                                                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                                               |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db1_i_1__0_n_0                                                                                                                         |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                 | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                        |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                               | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/M_AXI_WREADY_I                                                                                           | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                 | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                             |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                        |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db10                                                                                               |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[1]                                                                          | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[1]_i_1__0_n_0                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__2_n_0                                                                                                                                    |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                          |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__1_n_0                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[1]_i_1_n_0                                                                                                          | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_cntl_accept                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[0]                                                                                                                                                                          |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/m_ready_d[1]_i_1_n_0                                                                                                                                                                       |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                                          |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/state_reg[0]_0                                                                                                                                                                                                       | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/state[1]                                                                                                                                                                                                                      |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                       | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                2 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                           | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[5]_i_1_n_0                                                                    |                1 |              2 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/value0                                                                                                                                                                                                          | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/split_aw38_out                                                                                                                        | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/aw_start                                                                                                                                       |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                        | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1__0_n_0                                                                                                                                                       |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                      |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2_n_0                                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                 |                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/s_axi_rvalid                                                                                                                                                                                       | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_coelsc_tag_reg1                                                                                                                         |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ibf/pcOffsetR[2]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/p_24_in                                                                                                                                                                                                                               | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/p_18_in                                                                                                                                                                                                                               | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mideleg0                                                                                                                                                                                                                 | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                             | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/_T_14                                                                                                                                                                                                                                    | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2_n_0                                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[7]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[5]_i_1_n_0                                                                                                                                | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                        | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mstatus[12]_i_1_n_0                                                                                                                                                                                                      | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/value_2                                                                                                                                                                                                                               | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/FSM_sequential_state[2]_i_1__1_n_0                                                                                                                                                                                                      | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_2_n_0                                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                          |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                                              | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/value_1                                                                                                                                                                                                                               | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                              | zynq_soc_i/hier_clkrst/uncorerst/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                    |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/value_1                                                                                                                                                                                                                                 | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[5]_i_1_n_0                                                                                                                                | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/r_1_req_cmd_reg[0]_0[0]                                                                                                                                                                                                               | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/FSM_onehot_state2[2]_i_1_n_0                                                                                                                                                                                                          | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/split_aw38_out                                                                                                                        | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/aw_start                                                                                                                                       |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                        | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/splitter_aw_mi/SR[0]                                                                                                                                                                                      |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                            |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/value[2]_i_1__3_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                              |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                       | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                      |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                 | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/FSM_onehot_state_reg[0]_0[0]                                                                                                                                                                                                             | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/E[0]                                                                                                                                                                                                                                  | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/FSM_sequential_state_reg[0]_2[0]                                                                                                                                                                                                      | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                          |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                         |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                        |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                        |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                        |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                         |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                                                   |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                  | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_coelsc_tag_reg1                                                                                                                   |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                         |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                        |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                      |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                      |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                           |                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                        |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel                                                                                                                                                                                           | zynq_soc_i/hier_clkrst/uncorerst/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                         |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                        |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_S2MM.queue_dout2_valid_reg[0]                                                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1__0_n_0                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                         |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                           | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                                      |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                      |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/FSM_sequential_state[2]_i_1__3_n_0                                                                                                                                                                                                              | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                                                          |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                                                               |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                               |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[1]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                         |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                        |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                  |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                        |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                        |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                        |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_ASYNC_RESET.scndry_resetn_reg[0]                                                                                                                                                |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                           |                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/E[0]                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_ASYNC_RESET.scndry_resetn_reg[0]                                                                                                                                          |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/value[2]_i_1__7_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/s3_io_dataReadRespToL1                                                                                                                                                                                                                          | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |                3 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__2_n_0                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                      |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__2_n_0                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                      |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                3 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/value_2                                                                                                                                                                                                                                         | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                      |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/E[0]                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/value_1                                                                                                                                                                                                                                         | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/FSM_onehot_state2[2]_i_1__0_n_0                                                                                                                                                                                                                 | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                2 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/E[0]                                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                              |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/E[0]                                                                                                                         | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                      |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]                                         |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_S2MM.queue_dout2_valid_reg[0]                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                    |                1 |              3 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/isu/E[0]                                                                                                                                                                                                                         | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/SR[0]                                                                                                                                                                                                                                     |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/alu/REG_6_valid_reg_1                                                                                                                                                                                                        | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/alu/reset_0                                                                                                                                                                                                                           |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                      | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                         |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.splitter_aw_si/m_ready_d_reg[0]_1                                                                                                                                | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                                                                       | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                                              |                3 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                     |                3 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                        |                3 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                    |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                               | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                        | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                         | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                      |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/corerst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                 | zynq_soc_i/hier_arm_peripheral/corerst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                        |                3 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                           |                3 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/corerst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                               | zynq_soc_i/hier_arm_peripheral/corerst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                           |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                                          |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                                    |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                         |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                  |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/corerst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                           |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                               |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                          |                3 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                         | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                          |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                       |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                         | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                        |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                                              |                4 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                    |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                       | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                   |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i_reg[1]_0                                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg16_out                                                                                                                                         | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                 |                3 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2__0_n_0                                                                                                            | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                  |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2mstr_cmd_ready                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                              |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                       | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                    |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                    |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                       |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                         |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                    |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                    |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                    |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_out                                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                      |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                          |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                          | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                             |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                            |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                          |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/mdTLB/resetState                                                                                                                                                                                                                   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/reset_1[0]                                                                                                                                                                                                                                |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                4 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                 |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                          |                2 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                                              |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                           | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                              |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                              | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |                1 |              4 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                           | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_2                                                                              | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                              | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                         | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                         | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                           | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_axi_awready[0][0]                                                                                                                                                              | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                          | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                     |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                               |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_clkrst/clk50rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                           |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                           |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                       | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                        |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                        |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                      |                3 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                     | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                          | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg[0]_i_1_n_0                                                                                                                                         |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_clkrst/uncorerst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                          |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                        | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                            |                3 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                    | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                     | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                3 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                3 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[4]_i_1_n_0                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[4][0]                                                                        | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                3 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_2                                                                                          | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              5 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/s_ready_i_reg_0[0]                                                                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                          |                1 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                           |                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                          |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                 |                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg        | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_5_out                                                                                                 |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/ar.ar_pipe/m_axi_rvalid_0[0]                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                1 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_clkrst/uncorerst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | zynq_soc_i/hier_clkrst/uncorerst/U0/SEQ/seq_clr                                                                                                                                                                                                                                              |                1 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/s_ready_i_reg_0[0]                                                                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                1 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                           |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                       | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                      |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                        |                3 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/value[5]_i_2_n_0                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/value[5]_i_1_n_0                                                                                                                                                                                                              |                3 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/lsExecUnit/FSM_onehot_state_reg[0]_1[0]                                                                                                                                                                                  | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/reset_0[0]                                                                                                                                                                                                                          |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                1 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                1 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                4 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_m_valid_out1                                                                                                                                     |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/FSM_onehot_state[5]_i_1__0_n_0                                                                                                                                                                                             | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg[0]_i_1_n_0                                                                                                                                            |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                   |                5 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                  |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                  |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27     | hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[4]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                              |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27     | hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/fSDA                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |                1 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg              | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/p_5_out                                                                                                       |                1 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                   | zynq_soc_i/hier_clkrst/clk50rst/U0/SEQ/seq_clr                                                                                                                                                                                                                                               |                1 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_m_valid_out1                                                                                                                               |                4 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/s_axi_arvalid_0[0]                                                                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                2 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                  |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                 |                1 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/s_axi_awaddr[31][0]                                                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                1 |              6 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |                1 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_2                                                                              | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                5 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                              | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                         |                2 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                       | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                           | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/REG_reg_1                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |                1 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/metaArray/ram/E[0]                                                                                                                                                                                                                         | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/metaArray_reset                                                                                                                                                                                                                           |                4 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                           |                2 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/SR[0]                                                                                                              |                2 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_tvalid_i_reg_1                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/SR[0]                                                                                                        |                2 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                   | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                 | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                         |                2 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_2                                                                                          | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/REG_reg_3                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                                                                                 |                1 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                5 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                3 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                3 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                          | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                  |                1 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/metaArray/ram/E[0]                                                                                                                                                                                                                       | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                3 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27     | hdmi_i2c_config/i2c_master_top_m0/byte_controller/c_state                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                              |                2 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                1 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                       | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                        | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                1 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                        | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                2 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                2 |              7 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_0[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                          | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_1[0]                                                                                                                                                       |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0[0]                                                                                                           |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/_T_13                                                                                                                                                                                                                                   | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_0[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                             |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_6[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                                             |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                                                   |                6 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg[0]                                                                      | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                         |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[3]                                                                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                            |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                   |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/s_axi_rvalid                                                                                                                                                                                       | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                                   |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                  |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg[0]                                                          | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_4[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_3[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_1[0]                                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                    | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                      |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_13                                                                                                                                                                                                                                |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/REG_13                                                                                                                                                                                                                              |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                       |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27     | hdmi_i2c_config/lut_index                                                                                                                                                                                                                                                           | zynq_soc_i/hier_clkrst/uncorerst/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                    |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/msbnxtdesc_tready                                                                                                                                                                    | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                                                   |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[2]                                                                                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                  |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg[0]                                                          | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_0[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_1[0]                                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                       |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__1_n_0                                                                                                          | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_3[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                         |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                     |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[1]                                                                                | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                              |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_1[0]                                                                                                                                                             |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0[0]                                                                                                                 |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                   |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg[0]                                                                      | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_0[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_3[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_6[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_3[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_5[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                          | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                               |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_1[0]                                                                                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                           |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                            |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_4[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_4[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                  | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                                             |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                             | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                                                                                   |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_0                                                                                                                                                                             |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_5[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                              |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                           | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                              |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_6[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_5[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[1]                                                                          | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                        |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_5[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[8]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                                              |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_1[0]                                                                                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                3 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2[0]                                                        | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_4[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                1 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_6[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2[0]                                                                    | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |              8 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                |                4 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                |                1 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         |                                                                                                                                                                                                                                                                                              |                1 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                          |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                 |                1 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                                                 |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                           |                5 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                          |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                5 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                 |                1 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                       |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                4 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                       |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                 |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                             |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                 |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                           |                4 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                           |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                   | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                           |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                                             |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                 |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                |                1 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                             |                4 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                |                1 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_1_n_0                                                                                                                       |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                                                                 |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                           |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Prefetcher/reg_RW0_addr0_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |                4 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                 |                1 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_9_out                                                                                                            |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                                   |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                          | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                   |                1 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                 |                                                                                                                                                                                                                                                                                              |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                                                                 |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                                                                 |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                               | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                |                1 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                             |                                                                                                                                                                                                                                                                                              |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                                                                 |                4 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               |                                                                                                                                                                                                                                                                                              |                1 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/REG_reg_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_5_out                                                                                                      |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                |                5 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ifu/bp1/btb/E[0]                                                                                                                                                                                                                        | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/btb_reset                                                                                                                                                                                                                                 |                4 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                   |                4 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_9_out                                                                                                      |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                               | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                 |                1 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_5_out                                                                                                            |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                2 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/metaArray/ram/E[0]                                                                                                                                                                                                                                 | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                4 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                              |                3 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_1                                                                                                                           | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |              9 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                               |                                                                                                                                                                                                                                                                                              |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                    |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                1 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                    |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                         |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_15_out                                                                                                     |                4 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_11_out                                                                                                     |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                1 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                            |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_1[0]                                                              |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_1[0]                                                              |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_1[0]                                                              |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_2[0]                                                              |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                    |                4 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                                                                               |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                              |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                                  |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                               |                6 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                   | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                    |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                1 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                                     |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                  |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/wrap_wrap                                                                                                                                                                                                                          | zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/vCounter[9]_i_1_n_0                                                                                                                                                                                                                         |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_15_out                                                                                                           |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_11_out                                                                                                           |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/FSM_sequential_state_reg[1]_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                              |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                    |                4 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                      |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                                              |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                      |                                                                                                                                                                                                                                                                                              |                6 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_2[0]                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                      |                1 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                      |                4 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_5[0]                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                  |                4 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_4[0]                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                               |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                      |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                               | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                            |                6 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                              |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                                   |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                                   |                4 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                                   |                4 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                                                             |                5 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_2[0]                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                     |                                                                                                                                                                                                                                                                                              |                6 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                      |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/reg_RW0_addr0_1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                              |                7 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                       |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                     |                                                                                                                                                                                                                                                                                              |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_3[0]                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                                              |                6 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                                                             |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                                                             |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_4[0]                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_15_out                                                                                                                                         |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                |                2 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mipReg[10]_i_1_n_0                                                                                                                                                                                                       | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                9 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_2[0]                                                                    |                4 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                     |                1 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                                                    |                4 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_1[0]                                                                    |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_5[0]                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                            |                4 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_1[0]                                                                    |                6 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_1[0]                                                                    |                3 |             10 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/hCounter[10]_i_1_n_0                                                                                                                                                                                                                        |                4 |             11 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27     | hdmi_i2c_config/i2c_master_top_m0/byte_controller/dcnt                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                              |                2 |             11 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_clkrst/clk50rst/U0/peripheral_reset[0]                                                                                                                                                                                                                                       |                5 |             11 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                                                              |                6 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                       |                1 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                        |                                                                                                                                                                                                                                                                                              |                5 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                         |                                                                                                                                                                                                                                                                                              |                6 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                         |                                                                                                                                                                                                                                                                                              |                5 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                |                1 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/_T_2                                                                                                                                                                                                                                  | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/REG_reg_1                                                                                                                                                                                                                                      |                5 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                              |                5 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                |                1 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                |                2 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                               |                1 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                               |                2 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                               |                2 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                                                |                1 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                               |                2 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                              |                6 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/FSM_onehot_state2_reg[0]_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |                5 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                       |                1 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                               |                1 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                               |                2 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                |                1 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                                                               |                2 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                 | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                4 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                                                |                1 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                                               |                1 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                                               |                1 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                           | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                             |                3 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |                8 |             12 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                    |                6 |             13 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                4 |             13 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                               |                4 |             13 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[2]                                                                                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                6 |             13 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                6 |             13 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                             |                5 |             13 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                9 |             13 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[3]                                                                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                8 |             13 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                  |                6 |             13 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                5 |             14 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                           | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                5 |             14 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                 |                6 |             14 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/medeleg0                                                                                                                                                                                                                 | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                7 |             14 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                           |                5 |             14 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                5 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                              | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                5 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                         |                5 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                    |                2 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                                              |                3 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27     | hdmi_i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                5 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                              |                2 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                             |                4 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                5 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                          |                                                                                                                                                                                                                                                                                              |                6 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                        | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                   |                4 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                   |                                                                                                                                                                                                                                                                                              |                2 |             15 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                              |                6 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                              |                9 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               11 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                             |                3 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s2mm_all_idle                                                                                                                                                        | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                             |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                       |                2 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                              |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                            |                                                                                                                                                                                                                                                                                              |                3 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/r_1_req_addr_reg[12]_2[0]                                                                                                                                                                                                                | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               10 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/r_1_req_addr_reg[12]_1[0]                                                                                                                                                                                                                | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               10 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               12 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               11 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |                9 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               11 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |                8 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               11 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                              |                3 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                       |                1 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |                9 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/clint/cnt[15]_i_1_n_0                                                                                                                                                                                                                                             |                4 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               10 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ibf/specialInstR[15]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                              |                6 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                8 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                              |                9 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               11 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                              |                7 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |               10 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |               12 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                         |                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |                8 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf              |                                                                                                                                                                                                                                                                                              |                1 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                |                1 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/corerst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                           |                6 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                  |                3 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                      |                1 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s2mm_all_idle                                                                                                                                                              | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                      |                4 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                5 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                             |                5 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                                        |                3 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                             |                2 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                             |                2 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                             |                5 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                    |                                                                                                                                                                                                                                                                                              |                1 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                 |                                                                                                                                                                                                                                                                                              |                5 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                6 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                2 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                     | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                3 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |                2 |             16 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/_T_16                                                                                                                                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fbPixelAddrV1[0]_i_1_n_0                                                                                                                                                                                                                    |                3 |             17 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                      |                3 |             17 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                      |                3 |             17 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/_T_15                                                                                                                                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fbPixelAddrV0[0]_i_1_n_0                                                                                                                                                                                                                    |                3 |             17 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                                              |                2 |             17 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                                              |                2 |             17 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                                                                                              |                4 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                       |                4 |             18 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                       |                3 |             18 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/REG_12                                                                                                                                                                                                                                |                6 |             18 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/REG_12                                                                                                                                                                                                                              |                7 |             18 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                      |                4 |             18 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                      |                2 |             18 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                                                              |                3 |             18 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                                                                                              |                2 |             19 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                              |                                                                                                                                                                                                                                                                                              |                2 |             19 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                6 |             20 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27     |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_clkrst/uncorerst/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                    |                5 |             20 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                                              |                2 |             20 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                                                              |                3 |             20 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0[0]                                                                                                         | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                5 |             20 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |               16 |             20 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                          | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                    |                6 |             21 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                    | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                              |                6 |             21 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                                              |                3 |             21 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                   |                                                                                                                                                                                                                                                                                              |                3 |             21 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                8 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                 |                                                                                                                                                                                                                                                                                              |                3 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                  | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                8 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                        |                6 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                     | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                  |                7 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                              |                8 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/isForwardMeta__1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               17 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0             | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0]                                                                                                                                |                3 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_0[0]                                                                                        | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                7 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                   | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/SR[0]                                                                                                                                      |                4 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                             |                                                                                                                                                                                                                                                                                              |                3 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                9 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                                              |                9 |             22 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                      |               11 |             23 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                               | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |             23 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                   | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                4 |             23 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |               11 |             23 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0                                                                                                                        |                                                                                                                                                                                                                                                                                              |                2 |             24 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                              |                8 |             24 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                                              |                8 |             24 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ifu/bp1/pht_reg_r1_0_255_1_1_i_2_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                3 |             24 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ifu/bp1/pht_reg_r1_256_511_1_1_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                              |                3 |             24 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                      |               14 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/exu_io__out_valid                                                                                                                                                                                                    | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/i___990_n_0                                                                                                                                                                                                                               |               21 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                   |               10 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                    |                8 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                4 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                8 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                             |                5 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                8 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                6 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                6 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                              |                7 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                             |               10 |             25 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0[0]                                                                                                                       | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                9 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                    |               10 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                              |                2 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                    |                9 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                 | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               10 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                         | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               16 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_reg[0]                                                                                                                                                                 | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               11 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                          | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                6 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[4]                                                                                                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               15 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               12 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                    | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                9 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               11 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               10 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[4]_0[0]                                                                                                                                      | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               13 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               11 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                               |                                                                                                                                                                                                                                                                                              |                2 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               11 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Prefetcher/p_2_in                                                                                                                                                                                                                                        | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                5 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               11 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               12 |             26 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               12 |             27 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/hitWB                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |               16 |             27 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/hitWB                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |               19 |             27 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                      | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                      |                7 |             27 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1_n_0                                                                                                                       | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               13 |             27 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               14 |             27 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren_reg_0[0]                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                9 |             27 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                            | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                5 |             27 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.curdesc_lsb_i[31]_i_1__0_n_0                                                                                                                    | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               12 |             27 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                      |                5 |             28 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                            |                7 |             28 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                        | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               10 |             28 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                          | zynq_soc_i/hier_clkrst/uncorerst/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                    |                3 |             28 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                  | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                      |                2 |             28 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                             | zynq_soc_i/hier_clkrst/uncorerst/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                    |                5 |             28 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/E[0]                                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                                                                                      |               10 |             28 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/raddr                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |               14 |             29 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/REG_reg_2[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                              |                9 |             29 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |               13 |             30 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                          | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                                    |                4 |             30 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/cohMg/_T_20                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                              |               12 |             30 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                          |                5 |             30 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                    | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                              |                3 |             30 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |               11 |             30 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                                    |                6 |             30 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                    |                8 |             31 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                |                8 |             31 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                                          |                6 |             31 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                9 |             31 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[39]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                                              |               10 |             31 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                          |                6 |             31 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                      | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                7 |             31 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/REG[31]_i_1_n_0                                                                                                                                                                                                                           |               12 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                       |               10 |             31 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_0[0]                                                                                                            | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                9 |             31 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                7 |             31 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                              |                                                                                                                                                                                                                                                                                              |                5 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                          |                                                                                                                                                                                                                                                                                              |                5 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                    |                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                  |                5 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                        |                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                   |                5 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_1                                                                                                                           | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |                8 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                      | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                  |               11 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/r_1_req_addr_reg[15]_2[0]                                                                                                                                                                                                                | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               20 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/r_1_req_addr_reg[1]_1[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                              |               23 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/r_1_req_addr_reg[20]_0[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               24 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/r_1_req_addr_reg[6]_1[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                              |               21 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                               | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |               12 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                                   |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                              |                2 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                            |               16 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                        | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                 |               10 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               13 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                              |                2 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                         |                8 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                             |                5 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1_n_0                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               16 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_DESC_REG_FOR_SG.GEN_SG_ADDR_EQL64.curdesc_msb_i[31]_i_1__0_n_0                                                                                                  | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               12 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[39]_i_1__0_n_0                                                                                  |                                                                                                                                                                                                                                                                                              |               13 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |                8 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg16_out                                                                                                                                         | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                             |               10 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                             |                6 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                              |                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                7 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  |                                                                                                                                                                                                                                                                                              |                4 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                  | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                           |               14 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                       | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                                      |               19 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                    |                                                                                                                                                                                                                                                                                              |                7 |             32 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                              |               14 |             33 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                              |                                                                                                                                                                                                                                                                                              |               11 |             33 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                          | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                          |                5 |             33 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                |                7 |             33 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg15_out                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                                      |               14 |             34 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                                                                                              |                5 |             34 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[54]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                              |               12 |             34 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |               16 |             34 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                  |                6 |             34 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                    | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                |               12 |             34 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                              |               11 |             35 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                  | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                                             |                9 |             36 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                        | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                |               10 |             36 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk27     |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |               15 |             37 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                             | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                              |               10 |             37 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                              |               13 |             37 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                        | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                   |               10 |             37 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                            | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |               10 |             37 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                  | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |               11 |             37 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                              | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                         |               10 |             37 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                       | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |               10 |             37 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |               10 |             37 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                    |               10 |             37 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                                    |               10 |             37 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                |                8 |             38 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                   | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                               |               10 |             38 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ifu/bp1/btb/array/array_ext/REG_1_reg                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                              |               21 |             39 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[39]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                                              |               12 |             39 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ibf/specialPCR[38]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                              |               13 |             39 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/REG_1_reg_1[0]                                                                                                                                                                                                                   | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                6 |             39 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ibf/specialNPCR[38]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |               22 |             39 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                                                              |                3 |             39 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                              |                4 |             39 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                             |                                                                                                                                                                                                                                                                                              |                6 |             40 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[39]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                                              |               11 |             40 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                   |                                                                                                                                                                                                                                                                                              |                3 |             40 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                              |                8 |             40 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                       | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                            |                8 |             41 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                              |                7 |             41 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                              |               12 |             41 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                  |                6 |             41 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                              |                7 |             41 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                         | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                7 |             41 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                       | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                8 |             41 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |               10 |             41 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_m_valid_dup_reg[0]                                                                                                                                             | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |                7 |             41 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |                8 |             41 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |                8 |             41 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                                              |               10 |             42 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s02_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[54]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |                9 |             42 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                     |               10 |             42 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                              |               10 |             42 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                                               |                4 |             42 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                               | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[39]_i_1__2_n_0                                                                                                                                         |                6 |             42 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                              |               12 |             43 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                         | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                       |                7 |             43 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                              |                8 |             43 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/axi2sb/E[0]                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                              |               13 |             43 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                               | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                             |                5 |             43 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]       |                                                                                                                                                                                                                                                                                              |               11 |             43 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]        |                                                                                                                                                                                                                                                                                              |                8 |             43 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                              |                9 |             44 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                         |                                                                                                                                                                                                                                                                                              |               13 |             44 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]        |                                                                                                                                                                                                                                                                                              |               16 |             44 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                     |                                                                                                                                                                                                                                                                                              |               13 |             44 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                     |                                                                                                                                                                                                                                                                                              |               11 |             44 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                       |                                                                                                                                                                                                                                                                                              |               11 |             44 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]       |                                                                                                                                                                                                                                                                                              |               17 |             44 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                              |               13 |             44 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/AXI4VGA_0/inst/fb/fb_io_in_rvalid                                                                                                                                                                                                                 | zynq_soc_i/hier_clkrst/clk50rst/U0/peripheral_reset[0]                                                                                                                                                                                                                                       |               20 |             48 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/alu/ras_MPORT_4_en                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                              |                3 |             48 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                          | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |               15 |             49 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_clkrst/uncorerst/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                    |               15 |             49 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |               15 |             49 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                                                                                              |               10 |             51 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |               13 |             51 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |               12 |             51 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                       |                                                                                                                                                                                                                                                                                              |               10 |             51 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                          |                                                                                                                                                                                                                                                                                              |               23 |             54 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                  |                                                                                                                                                                                                                                                                                              |               21 |             54 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/r_data_src2_reg[8]                                                                                                                                                                                                       | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               24 |             55 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                              |               16 |             56 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                              |               15 |             56 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]       |                                                                                                                                                                                                                                                                                              |               17 |             56 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]        |                                                                                                                                                                                                                                                                                              |               19 |             56 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |                7 |             57 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               22 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               20 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               20 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH2_UPDATE.ch2_dma_slverr_set_reg_0[0]                                                                                                                 | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               19 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_reg0                                                                                                                       | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               20 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_error_reg[0]                                                                                                                                                           | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               28 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               21 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                              |               20 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                              |               20 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[63]_i_1_n_0                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               16 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.axi2ip_wrce_reg[5]_0[0]                                                                                                                                      | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               19 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[63]_i_1_n_0                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               17 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[6]                                                                                                                                                                   | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               22 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/ar.ar_pipe/m_payload_i[65]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                              |               23 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s03_mmu/inst/register_slice_inst/aw.aw_pipe/m_payload_i[65]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |               20 |             58 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc_wren_reg_0[0]                                                                                                              | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               21 |             59 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                           |               23 |             59 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                                                                                                                     |               23 |             59 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |               20 |             60 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                           | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                                                 |               21 |             60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i          |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |               29 |             63 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/exu_io__out_valid                                                                                                                                                                                                    | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/i___989_n_0                                                                                                                                                                                                                               |               24 |             63 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mcause[63]_i_1_n_0                                                                                                                                                                                                       | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               35 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/perfCnts_10                                                                                                                                                                                                              | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               42 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mtvec0                                                                                                                                                                                                                   | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               39 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mscratch0                                                                                                                                                                                                                | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               48 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/misa0                                                                                                                                                                                                                    | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               43 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mie[63]_i_1_n_0                                                                                                                                                                                                          | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               37 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mepc[63]_i_1_n_0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                              |               29 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/mcounteren0                                                                                                                                                                                                              | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               41 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/pmpcfg20                                                                                                                                                                                                                 | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               41 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/stvec0                                                                                                                                                                                                                   | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               44 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/scounteren0                                                                                                                                                                                                              | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               39 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/perfCnts_2[63]_i_1_n_0                                                                                                                                                                                                   | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               26 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/pmpaddr00                                                                                                                                                                                                                | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               25 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/pmpaddr10                                                                                                                                                                                                                | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               42 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/r_1_req_addr_reg[15]_0[0]                                                                                                                                                                                                                | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               33 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/pmpcfg10                                                                                                                                                                                                                 | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               45 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/_T_152                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                              |               51 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/pmpaddr30                                                                                                                                                                                                                | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               44 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/pmpaddr20                                                                                                                                                                                                                | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               43 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/pmpcfg00                                                                                                                                                                                                                 | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               39 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/pmpcfg30                                                                                                                                                                                                                 | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               45 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            |                                                                                                                                                                                                                                                                                              |                4 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/clint/mtime[63]_i_1_n_0                                                                                                                                                                                                                                  | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |                8 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                              |                4 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/scause[63]_i_1_n_0                                                                                                                                                                                                       | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               37 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                              |                4 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/sepc[63]_i_1_n_0                                                                                                                                                                                                         | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               35 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/_T_152                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               38 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/r_1_req_addr_reg[2]_0[0]                                                                                                                                                                                                                 | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               36 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            |                                                                                                                                                                                                                                                                                              |                4 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/_T_152                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                              |               33 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/i___970_n_0                                                                                                                                                                                                                      | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/i___969_n_0                                                                                                                                                                                                                               |               19 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/i___192_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |               42 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/NutShell_0/inst/xbar/inputArb/lockIdx_reg_0                                                                                                                                                                                                                                       |               22 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/atomRegReg[63]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                              |               46 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/lsu/lsExecUnit/E[0]                                                                                                                                                                                                          | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               10 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/satp0                                                                                                                                                                                                                    | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               38 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/stval[63]_i_1_n_0                                                                                                                                                                                                        | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/csr/stval                                                                                                                                                                                                                                 |               19 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/csr/sscratch0                                                                                                                                                                                                                | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               36 |             64 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                              |               19 |             65 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/missMaskStore[17]_i_1__0_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |               42 |             65 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]        |                                                                                                                                                                                                                                                                                              |               31 |             65 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]        |                                                                                                                                                                                                                                                                                              |               22 |             65 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/missMaskStore[17]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |               37 |             65 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                              |               22 |             65 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                         |                                                                                                                                                                                                                                                                                              |               29 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                         |                                                                                                                                                                                                                                                                                              |               34 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                                                                              |               18 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                 |                                                                                                                                                                                                                                                                                              |               25 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                  |                                                                                                                                                                                                                                                                                              |                9 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                              |               15 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]        |                                                                                                                                                                                                                                                                                              |               18 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                                              |               16 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                                              |               15 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |               11 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                 |                                                                                                                                                                                                                                                                                              |               27 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                      |                                                                                                                                                                                                                                                                                              |               15 |             66 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                             |                                                                                                                                                                                                                                                                                              |               14 |             67 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                               |                                                                                                                                                                                                                                                                                              |               14 |             67 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                               |                                                                                                                                                                                                                                                                                              |               15 |             67 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                           |                                                                                                                                                                                                                                                                                              |               15 |             67 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                              |               15 |             67 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                                                                                                                                              |               22 |             67 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                         |                                                                                                                                                                                                                                                                                              |               23 |             67 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                          |                                                                                                                                                                                                                                                                                              |               10 |             67 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                |                                                                                                                                                                                                                                                                                              |                9 |             67 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                                                                                                                                              |               15 |             67 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_mmio/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                              |               24 |             67 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/isForwardData                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                              |               22 |             68 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                              |               12 |             68 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/isForwardData__1                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               49 |             68 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                                            |                                                                                                                                                                                                                                                                                              |               12 |             68 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/isForwardData                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                              |               28 |             68 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                              |               12 |             68 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_interconnect_rvcore_dma/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                   |                                                                                                                                                                                                                                                                                              |               12 |             68 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/FlushableQueue/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |               12 |             69 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]       |                                                                                                                                                                                                                                                                                              |               20 |             72 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                              |               22 |             72 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                              |               22 |             73 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]       |                                                                                                                                                                                                                                                                                              |               22 |             73 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                                                                                                              |               11 |             73 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                               |                                                                                                                                                                                                                                                                                              |               11 |             73 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                                              |               12 |             73 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ifu/bp1/btb/REG_1                                                                                                                                                                                                                       | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/btb_reset                                                                                                                                                                                                                                 |               20 |             73 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]       |                                                                                                                                                                                                                                                                                              |               17 |             73 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                           |               25 |             75 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/E[0]                                                                                                                                                                       | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                           |               25 |             75 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/clk40     |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |               22 |             76 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/metaArray/REG_1                                                                                                                                                                                                                                    | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               25 |             76 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/metaArray/REG                                                                                                                                                                                                                              | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/metaArray_reset                                                                                                                                                                                                                           |               31 |             80 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                           |               27 |             80 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            |                                                                                                                                                                                                                                                                                              |                5 |             80 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            |                                                                                                                                                                                                                                                                                              |                5 |             80 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |               23 |             80 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            |                                                                                                                                                                                                                                                                                              |                5 |             80 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            |                                                                                                                                                                                                                                                                                              |                5 |             80 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                              |                5 |             80 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |               12 |             81 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                              |               12 |             81 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/metaArray/REG_0                                                                                                                                                                                                                          | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               37 |             84 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/FSM_sequential_mm2s_cs_reg[1][0]                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                 |               38 |             87 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                      | zynq_soc_i/hier_arm_peripheral/axi_dma_arm/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                                 |               38 |             87 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/REG_reg_0[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |               32 |             95 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | nutshell_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                              |                6 |             96 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_2/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                              |                6 |             96 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/axi_interconnect_1/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                           |                                                                                                                                                                                                                                                                                              |                6 |             96 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/_T_2                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                              |               31 |             99 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/E[0]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |               41 |            102 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                              |               26 |            103 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/E[0]                                                                                                                                                                 | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                     |               34 |            107 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                               | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit2                                                                                                                                                                                     |               35 |            107 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/SimpleBusCrossbarNto1_1/inputArb/lockIdx_reg[1]_1[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |               43 |            107 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/ibf/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |               51 |            113 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/p_0_out                                                                                                                                                                                                                      | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/mdTLB/resetState                                                                                                                                                                                                                              |               49 |            118 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/p_3_out                                                                                                                                                                                                                      | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/mdTLB/resetState                                                                                                                                                                                                                              |               52 |            118 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/p_1_out                                                                                                                                                                                                                      | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/mdTLB/resetState                                                                                                                                                                                                                              |               48 |            118 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/p_2_out                                                                                                                                                                                                                      | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/mdTLB/resetState                                                                                                                                                                                                                              |               53 |            118 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/FSM_sequential_mm2s_cs_reg[1][0]                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                           |               43 |            119 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren_new                                                                                                                                                | zynq_soc_i/hier_rvcore_peripheral/axi_dma_rvcore/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                                           |               43 |            119 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/shiftReg                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |               31 |            128 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/newReq                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                              |               28 |            130 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/p_0_in4_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |                9 |            144 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/p_0_in3_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |                9 |            144 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/p_0_in2_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |                9 |            144 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/p_0_in1_out                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                              |                9 |            144 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     | zynq_soc_i/hier_clkrst/uncorerst/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                  |               59 |            148 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | nutshell_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                              |               34 |            158 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/REG_1_reg_2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                              |               10 |            160 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/REG_2_reg[1][0]                                                                                                                                                                                                                         | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               91 |            161 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/E[0]                                                                                                                                                                                                                                    | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               94 |            161 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/REG_2_reg[0][0]                                                                                                                                                                                                                         | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               96 |            161 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/frontend/REG_2_reg[1]_0[0]                                                                                                                                                                                                                       | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               97 |            161 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/_T_4                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |               13 |            194 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/dataArray/REG                                                                                                                                                                                                                                      | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |              113 |            256 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/dataArray/REG_1_0                                                                                                                                                                                                                                  | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |              113 |            256 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/FSM_onehot_state2_reg_n_0_[1]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                              |              124 |            256 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/FSM_onehot_state2_reg_n_0_[1]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                              |              117 |            256 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/exu/mdu/div/exu_io__out_valid                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                              |              105 |            256 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/dataArray/REG                                                                                                                                                                                                                              | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               41 |            256 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/REG                                                                                                                                                                                                                            | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |              112 |            256 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/dataArray/REG_1_0                                                                                                                                                                                                                        | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |              113 |            256 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     | corerstn_sync_reg_n_0_[1]                                                                                                                                                                                                                                                                    |               75 |            417 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/Cache/s3/E[0]                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                              |              232 |            498 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache/s3/REG_reg_3[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                              |              145 |            508 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Cache_1/s3/_T_5                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                              |              210 |            533 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB/tlbExec/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                              |              125 |            554 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/Backend_inorder/_T_2                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                              |              141 |            575 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   | nutshell_i/NutShell_0/inst/nutcore/EmbeddedTLB_1/tlbExec/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                              |               65 |            598 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/uncoreclk |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |              505 |           1645 |
|  zynq_soc_i/hier_clkrst/clk_wiz_0/inst/coreclk   |                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                              |              538 |           2412 |
+--------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


