# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /home/magna/smartVerilog/examples/cocotb/suv/sim_build -DCOCOTB_SIM=1 --top-module fixed_relu --vpi --public-flat-rw --prefix Vtop -o fixed_relu -LDFLAGS -Wl,-rpath,/home/magna/.local/lib/python3.8/site-packages/cocotb/libs -L/home/magna/.local/lib/python3.8/site-packages/cocotb/libs -lcocotbvpi_verilator -GIN_SIZE=16 -GIN_WIDTH=32 --trace /home/magna/.local/lib/python3.8/site-packages/cocotb/share/lib/verilator/verilator.cpp /home/magna/smartVerilog/examples/cocotb/suv/suv.sv"
T      4987   393211  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop.cpp"
T      3464   393207  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop.h"
T      2140   393276  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop.mk"
T       669   393206  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop__Dpi.cpp"
T       520   393205  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop__Dpi.h"
T      4447   393203  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop__Syms.cpp"
T      1295   393204  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop__Syms.h"
T       290   393273  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      6333   393274  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop__Trace__0.cpp"
T     12641   393272  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop__Trace__0__Slow.cpp"
T      2028   393261  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop___024root.h"
T      1362   393268  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       838   393263  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     15464   393271  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6791   393264  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      1072   393262  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop___024root__Slow.cpp"
T       711   393253  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop__pch.h"
T      1617   393277  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop__ver.d"
T         0        0  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop__verFiles.dat"
T      1758   393275  1728988706   114698981  1728988706   114698981 "/home/magna/smartVerilog/examples/cocotb/suv/sim_build/Vtop_classes.mk"
S       970    55233  1728912978   661544587  1728912978   661544587 "/home/magna/smartVerilog/examples/cocotb/suv/suv.sv"
S  13999080    66269  1728912753   391585880  1728912753   391585880 "/usr/local/bin/verilator_bin"
S      4942    66325  1728912753   571585850  1728912753   571585850 "/usr/local/share/verilator/include/verilated_std.sv"
