<?xml version="1.0" encoding="UTF-8"?><module id="EHRPWM" HW_revision="" XML_version="1" description="Enhanced high-resolution pulse width modulator.  This is a combination of the ePWM and HRPWM modules.">
     <register id="TBCTL" acronym="TBCTL" offset="0" width="16" description="Time-base control">
<bitfield id="FREE_SOFT" width="2" begin="15" end="14" resetval="0" description="Emulation mode bits." range="0-3" rwaccess="RW">
<bitenum id="STOPNEXT" value="0" token="STOPNEXT" description=""/>
<bitenum id="STOPONFULLCYCLE" value="1" token="STOPONFULLCYCLE" description=""/>
<bitenum id="RUNFREE" value="2" token="RUNFREE" description=""/>
<bitenum id="RUNFREE" value="3" token="RUNFREE" description=""/>
</bitfield>
<bitfield id="PHSDIR" width="1" begin="13" end="13" resetval="0" description="Phase direction." range="0-1" rwaccess="RW">
<bitenum id="DOWN" value="0" token="DOWN" description=""/>
<bitenum id="UP" value="1" token="UP" description=""/>
</bitfield>
<bitfield id="CLKDIV" width="3" begin="12" end="10" resetval="0" description="Time-base clock prescale" range="0-7" rwaccess="RW">
<bitenum id="DIVBY1" value="0" token="DIVBY1" description=""/>
<bitenum id="DIVBY2" value="1" token="DIVBY2" description=""/>
<bitenum id="DIVBY4" value="2" token="DIVBY4" description=""/>
<bitenum id="DIVBY8" value="3" token="DIVBY8" description=""/>
<bitenum id="DIVBY16" value="4" token="DIVBY16" description=""/>
<bitenum id="DIVBY32" value="5" token="DIVBY32" description=""/>
<bitenum id="DIVBY64" value="6" token="DIVBY64" description=""/>
<bitenum id="DIVBY128" value="7" token="DIVBY128" description=""/>
</bitfield>
<bitfield id="HSPCLKDIV" width="3" begin="9" end="7" resetval="1" description="High speed time-base clock prescale" range="0-7" rwaccess="RW">
<bitenum id="DIVBY1" value="0" token="DIVBY1" description=""/>
<bitenum id="DIVBY2" value="1" token="DIVBY2" description=""/>
<bitenum id="DIVBY4" value="2" token="DIVBY4" description=""/>
<bitenum id="DIVBY6" value="3" token="DIVBY6" description=""/>
<bitenum id="DIVBY8" value="4" token="DIVBY8" description=""/>
<bitenum id="DIVBY10" value="5" token="DIVBY10" description=""/>
<bitenum id="DIVBY10" value="6" token="DIVBY10" description=""/>
<bitenum id="DIVBY14" value="7" token="DIVBY14" description=""/>
</bitfield>
<bitfield id="SWFSYNC" width="1" begin="6" end="6" resetval="0" description="Software forced sync pulse" range="0-1" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="SYNCPULSE" value="1" token="SYNCPULSE" description=""/>
</bitfield>
<bitfield id="SYNCOSEL" width="2" begin="5" end="4" resetval="0" description="Sync output select" range="0-3" rwaccess="RW">
<bitenum id="EPWMXSYNCI" value="0" token="EPWMXSYNCI" description=""/>
<bitenum id="TBCTRZERO" value="1" token="TBCTRZERO" description=""/>
<bitenum id="TBCTRCMPB" value="2" token="TBCTRCMPB" description=""/>
<bitenum id="DISABLE" value="3" token="DISABLE" description=""/>
</bitfield>
<bitfield id="PRDLD" width="1" begin="3" end="3" resetval="0" description="Active period register load from shadow register select" range="0-1" rwaccess="RW">
<bitenum id="FROMSHADOW" value="0" token="FROMSHADOW" description=""/>
<bitenum id="NOSHADOW" value="1" token="NOSHADOW" description=""/>
</bitfield>
<bitfield id="PHSEN" width="1" begin="2" end="2" resetval="0" description="Counter register load from phase register enable" range="0-1" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="CTRMODE" width="2" begin="1" end="0" resetval="3" description="Counter mode" range="0-3" rwaccess="RW">
<bitenum id="UP" value="0" token="UP" description=""/>
<bitenum id="DOWN" value="1" token="DOWN" description=""/>
<bitenum id="UPDOWN" value="2" token="UPDOWN" description=""/>
<bitenum id="STOPFREEZE" value="3" token="STOPFREEZE" description=""/>
</bitfield>
</register>
     <register id="TBSTS" acronym="TBSTS" offset="2" width="16" description="Time-base status">
<bitfield id="_RESV_1" width="13" begin="15" end="3" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="CTRMAX" width="1" begin="2" end="2" resetval="0" description="Time-base counter max latched status" range="0-1" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="SYNCI" width="1" begin="1" end="1" resetval="0" description="Input sync latched status" range="0-1" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="CTRDIR" width="1" begin="0" end="0" resetval="1" description="Time-base counter direction status" range="0-1" rwaccess="R">
<bitenum id="DOWN" value="0" token="DOWN" description=""/>
<bitenum id="UP" value="1" token="UP" description=""/>
</bitfield>
</register>
     <register id="TBPHSHR" acronym="TBPHSHR" offset="4" width="16" description="Extension for HRPWM phase register.  NOTE: although these are documented as part of the HRPWM module, they are actually on the ePWM VBUS, and are therefore represented here.">
<bitfield id="TBPHSHR" width="8" begin="15" end="8" resetval="0" description="High-res extension for TBPHS." range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="8" begin="7" end="0" resetval="0" description="Reserved." range="" rwaccess="N"/>
</register>
     <register id="TBPHS" acronym="TBPHS" offset="6" width="16" description="Time-base phase">
<bitfield id="TBPHS" width="16" begin="15" end="0" resetval="0" description="Time-base counter phase relative to time-base that is supplying sync input." range="" rwaccess="RW"/>
</register>
     <register id="TBCTR" acronym="TBCTR" offset="8" width="16" description="Time-base counter">
<bitfield id="TBCTR" width="16" begin="15" end="0" resetval="0" description="Time-base counter" range="" rwaccess="RW"/>
</register>
     <register id="TBPRD" acronym="TBPRD" offset="10" width="16" description="Time-base period">
<bitfield id="TBPRD" width="16" begin="15" end="0" resetval="0" description="Time-base period, i.e. the PWM frequency" range="" rwaccess="RW"/>
</register>
     <register id="CMPCTL" acronym="CMPCTL" offset="14" width="16" description="Counter-compare control">
<bitfield id="_RESV_1" width="6" begin="15" end="10" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="SHDWBFULL" width="1" begin="9" end="9" resetval="0" description="CMPB shadow registers full status flag" range="0-1" rwaccess="R">
<bitenum id="NOTFULL" value="0" token="NOTFULL" description=""/>
<bitenum id="FULL" value="1" token="FULL" description=""/>
</bitfield>
<bitfield id="SHDWAFULL" width="1" begin="8" end="8" resetval="0" description="CMPA shadow registers full status flag" range="0-1" rwaccess="R">
<bitenum id="NOTFULL" value="0" token="NOTFULL" description=""/>
<bitenum id="FULL" value="1" token="FULL" description=""/>
</bitfield>
<bitfield id="_RESV_4" width="1" begin="7" end="7" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="SHDWBMODE" width="1" begin="6" end="6" resetval="0" description="CMPB register operating mode" range="0-1" rwaccess="RW">
<bitenum id="SHADOW" value="0" token="SHADOW" description=""/>
<bitenum id="IMMEDIATE" value="1" token="IMMEDIATE" description=""/>
</bitfield>
<bitfield id="_RESV_6" width="1" begin="5" end="5" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="SHDWAMODE" width="1" begin="4" end="4" resetval="0" description="CMPA register operating mode" range="0-1" rwaccess="RW">
<bitenum id="SHADOW" value="0" token="SHADOW" description=""/>
<bitenum id="IMMEDIATE" value="1" token="IMMEDIATE" description=""/>
</bitfield>
<bitfield id="LOADBMODE" width="2" begin="3" end="2" resetval="0" description="CMPB load from shadow select mode" range="0-3" rwaccess="RW">
<bitenum id="TBCTRZERO" value="0" token="TBCTRZERO" description=""/>
<bitenum id="TBCTRPRD" value="1" token="TBCTRPRD" description=""/>
<bitenum id="ZEROORPRD" value="2" token="ZEROORPRD" description=""/>
<bitenum id="FREEZE" value="3" token="FREEZE" description=""/>
</bitfield>
<bitfield id="LOADAMODE" width="2" begin="1" end="0" resetval="0" description="CMPa load from shadow select mode" range="0-3" rwaccess="RW">
<bitenum id="TBCTRZERO" value="0" token="TBCTRZERO" description=""/>
<bitenum id="TBCTRPRD" value="1" token="TBCTRPRD" description=""/>
<bitenum id="ZEROORPRD" value="2" token="ZEROORPRD" description=""/>
<bitenum id="FREEZE" value="3" token="FREEZE" description=""/>
</bitfield>
</register>
     <register id="CMPAHR" acronym="CMPAHR" offset="16" width="16" description="Extension for HRPWM Counter-compare A.  NOTE: although these are documented as part of the HRPWM module, they are actually on the ePWM VBUS, and are therefore represented here.">
<bitfield id="CMPAHR" width="8" begin="15" end="8" resetval="0" description="High-res extension for CMPA." range="" rwaccess="RW"/>
<bitfield id="_RESV_2" width="8" begin="7" end="0" resetval="0" description="Reserved." range="" rwaccess="N"/>
</register>
     <register id="CMPA" acronym="CMPA" offset="18" width="16" description="Counter-compare A">
<bitfield id="CMPA" width="16" begin="15" end="0" resetval="0" description="Compare A value" range="" rwaccess="RW"/>
</register>
     <register id="CMPB" acronym="CMPB" offset="20" width="16" description="Counter-compare B">
<bitfield id="CMPB" width="16" begin="15" end="0" resetval="0" description="Compare B value" range="" rwaccess="RW"/>
</register>
     <register id="AQCTLA" acronym="AQCTLA" offset="22" width="16" description="Action-qualifier control for output A">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="CBD" width="2" begin="11" end="10" resetval="0" description="Action when TBCTR equals active CMPB and counter is decrementing." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXALOW" value="1" token="EPWMXALOW" description=""/>
<bitenum id="EPWMXAHIGH" value="2" token="EPWMXAHIGH" description=""/>
<bitenum id="EPWMXATOGGLE" value="3" token="EPWMXATOGGLE" description=""/>
</bitfield>
<bitfield id="CBU" width="2" begin="9" end="8" resetval="0" description="Action when TBCTR equals active CMPB and counter is incrementing." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXALOW" value="1" token="EPWMXALOW" description=""/>
<bitenum id="EPWMXAHIGH" value="2" token="EPWMXAHIGH" description=""/>
<bitenum id="EPWMXATOGGLE" value="3" token="EPWMXATOGGLE" description=""/>
</bitfield>
<bitfield id="CAD" width="2" begin="7" end="6" resetval="0" description="Action when TBCTR equals active CMPA and counter is decrementing." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXALOW" value="1" token="EPWMXALOW" description=""/>
<bitenum id="EPWMXAHIGH" value="2" token="EPWMXAHIGH" description=""/>
<bitenum id="EPWMXATOGGLE" value="3" token="EPWMXATOGGLE" description=""/>
</bitfield>
<bitfield id="CAU" width="2" begin="5" end="4" resetval="0" description="Action when TBCTR equals active CMPA and counter is incrementing." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXALOW" value="1" token="EPWMXALOW" description=""/>
<bitenum id="EPWMXAHIGH" value="2" token="EPWMXAHIGH" description=""/>
<bitenum id="EPWMXATOGGLE" value="3" token="EPWMXATOGGLE" description=""/>
</bitfield>
<bitfield id="PRD" width="2" begin="3" end="2" resetval="0" description="Action when TBCTR equals the period." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXALOW" value="1" token="EPWMXALOW" description=""/>
<bitenum id="EPWMXAHIGH" value="2" token="EPWMXAHIGH" description=""/>
<bitenum id="EPWMXATOGGLE" value="3" token="EPWMXATOGGLE" description=""/>
</bitfield>
<bitfield id="ZRO" width="2" begin="1" end="0" resetval="0" description="Action when TBCTR equals zero." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXALOW" value="1" token="EPWMXALOW" description=""/>
<bitenum id="EPWMXAHIGH" value="2" token="EPWMXAHIGH" description=""/>
<bitenum id="EPWMXATOGGLE" value="3" token="EPWMXATOGGLE" description=""/>
</bitfield>
</register>
     <register id="AQCTLB" acronym="AQCTLB" offset="24" width="16" description="Action-qualifier control for output B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="CBD" width="2" begin="11" end="10" resetval="0" description="Action when TBCTR equals active CMPB and counter is decrementing." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXBLOW" value="1" token="EPWMXBLOW" description=""/>
<bitenum id="EPWMXBHIGH" value="2" token="EPWMXBHIGH" description=""/>
<bitenum id="EPWMXBTOGGLE" value="3" token="EPWMXBTOGGLE" description=""/>
</bitfield>
<bitfield id="CBU" width="2" begin="9" end="8" resetval="0" description="Action when TBCTR equals active CMPB and counter is incrementing." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXBLOW" value="1" token="EPWMXBLOW" description=""/>
<bitenum id="EPWMXBHIGH" value="2" token="EPWMXBHIGH" description=""/>
<bitenum id="EPWMXBTOGGLE" value="3" token="EPWMXBTOGGLE" description=""/>
</bitfield>
<bitfield id="CAD" width="2" begin="7" end="6" resetval="0" description="Action when TBCTR equals active CMPA and counter is decrementing." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXBLOW" value="1" token="EPWMXBLOW" description=""/>
<bitenum id="EPWMXBHIGH" value="2" token="EPWMXBHIGH" description=""/>
<bitenum id="EPWMXBTOGGLE" value="3" token="EPWMXBTOGGLE" description=""/>
</bitfield>
<bitfield id="CAU" width="2" begin="5" end="4" resetval="0" description="Action when TBCTR equals active CMPA and counter is incrementing." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXBLOW" value="1" token="EPWMXBLOW" description=""/>
<bitenum id="EPWMXBHIGH" value="2" token="EPWMXBHIGH" description=""/>
<bitenum id="EPWMXBTOGGLE" value="3" token="EPWMXBTOGGLE" description=""/>
</bitfield>
<bitfield id="PRD" width="2" begin="3" end="2" resetval="0" description="Action when TBCTR equals the period." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXBLOW" value="1" token="EPWMXBLOW" description=""/>
<bitenum id="EPWMXBHIGH" value="2" token="EPWMXBHIGH" description=""/>
<bitenum id="EPWMXBTOGGLE" value="3" token="EPWMXBTOGGLE" description=""/>
</bitfield>
<bitfield id="ZRO" width="2" begin="1" end="0" resetval="0" description="Action when TBCTR equals zero." range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="EPWMXBLOW" value="1" token="EPWMXBLOW" description=""/>
<bitenum id="EPWMXBHIGH" value="2" token="EPWMXBHIGH" description=""/>
<bitenum id="EPWMXBTOGGLE" value="3" token="EPWMXBTOGGLE" description=""/>
</bitfield>
</register>
     <register id="AQSFRC" acronym="AQSFRC" offset="26" width="16" description="Action-qualifier software force">
<bitfield id="_RESV_1" width="8" begin="15" end="8" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="RLDCSF" width="2" begin="7" end="6" resetval="0" description="AQCSF active register reload from shadow options" range="0-3" rwaccess="RW">
<bitenum id="EVTCTRZERO" value="0" token="EVTCTRZERO" description=""/>
<bitenum id="EVTCTRPRD" value="1" token="EVTCTRPRD" description=""/>
<bitenum id="ZEROORPRD" value="2" token="ZEROORPRD" description=""/>
<bitenum id="IMMEDIATE" value="3" token="IMMEDIATE" description=""/>
</bitfield>
<bitfield id="OTSFB" width="1" begin="5" end="5" resetval="0" description="One-time s/w forced event on output B" range="0-1" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="EVENT" value="1" token="EVENT" description=""/>
</bitfield>
<bitfield id="ACTSFB" width="2" begin="4" end="3" resetval="0" description="Action when one-time s/w force B is invoked" range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
<bitenum id="SET" value="2" token="SET" description=""/>
<bitenum id="TOGGLE" value="3" token="TOGGLE" description=""/>
</bitfield>
<bitfield id="OTSFA" width="1" begin="2" end="2" resetval="0" description="One-time s/w forced event on output A" range="0-1" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="EVENT" value="1" token="EVENT" description=""/>
</bitfield>
<bitfield id="ACTSFA" width="2" begin="1" end="0" resetval="0" description="Action when one-time s/w force A is invoked" range="0-3" rwaccess="RW">
<bitenum id="DONOTHING" value="0" token="DONOTHING" description=""/>
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
<bitenum id="SET" value="2" token="SET" description=""/>
<bitenum id="TOGGLE" value="3" token="TOGGLE" description=""/>
</bitfield>
</register>
     <register id="AQCSFRC" acronym="AQCSFRC" offset="28" width="16" description="Action-qualifier continuous s/w force">
<bitfield id="_RESV_1" width="12" begin="15" end="4" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="CSFB" width="2" begin="3" end="2" resetval="0" description="Continuous software force on output B" range="0-3" rwaccess="RW">
<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
<bitenum id="LOW" value="1" token="LOW" description=""/>
<bitenum id="HIGH" value="2" token="HIGH" description=""/>
<bitenum id="DISABLED" value="3" token="DISABLED" description=""/>
</bitfield>
<bitfield id="CSFA" width="2" begin="1" end="0" resetval="0" description="Continuous software force on output A" range="0-3" rwaccess="RW">
<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
<bitenum id="LOW" value="1" token="LOW" description=""/>
<bitenum id="HIGH" value="2" token="HIGH" description=""/>
<bitenum id="DISABLED" value="3" token="DISABLED" description=""/>
</bitfield>
</register>
     <register id="DBCTL" acronym="DBCTL" offset="30" width="16" description="Dead-band generator control">
<bitfield id="_RESV_1" width="10" begin="15" end="6" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="IN_MODE" width="2" begin="5" end="4" resetval="0" description="Dead band input mode; &quot;FED&quot; is falling edge delay, &quot;RED&quot; is rising edge delay." range="0-3" rwaccess="RW">
<bitenum id="AREDAFED" value="0" token="AREDAFED" description=""/>
<bitenum id="BREDAFED" value="1" token="BREDAFED" description=""/>
<bitenum id="AREDBFED" value="2" token="AREDBFED" description=""/>
<bitenum id="BREDBFED" value="3" token="BREDBFED" description=""/>
</bitfield>
<bitfield id="POLSEL" width="2" begin="3" end="2" resetval="0" description="Polarity select" range="0-3" rwaccess="RW">
<bitenum id="ACTIVEHIGH" value="0" token="ACTIVEHIGH" description=""/>
<bitenum id="ALC" value="1" token="ALC" description=""/>
<bitenum id="AHC" value="2" token="AHC" description=""/>
<bitenum id="ACTIVELOW" value="3" token="ACTIVELOW" description=""/>
</bitfield>
<bitfield id="OUT_MODE" width="2" begin="1" end="0" resetval="0" description="Dead-band output mode control; &quot;FED&quot; is falling edge delay, &quot;RED&quot; is rising edge delay." range="0-3" rwaccess="RW">
<bitenum id="BYPASS" value="0" token="BYPASS" description=""/>
<bitenum id="NOREDBFED" value="1" token="NOREDBFED" description=""/>
<bitenum id="AREDNOFED" value="2" token="AREDNOFED" description=""/>
<bitenum id="AREDBFED" value="3" token="AREDBFED" description=""/>
</bitfield>
</register>
     <register id="DBRED" acronym="DBRED" offset="32" width="16" description="Dead-band generator rising edge delay count">
<bitfield id="_RESV_1" width="6" begin="15" end="10" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="DEL" width="10" begin="9" end="0" resetval="0" description="Rising edge delay count.  10-bit counter." range="" rwaccess="RW"/>
</register>
     <register id="DBFED" acronym="DBFED" offset="34" width="16" description="Dead-band generator rising edge delay count">
<bitfield id="_RESV_1" width="6" begin="15" end="10" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="DEL" width="10" begin="9" end="0" resetval="0" description="Falling edge delay count.  10-bit counter." range="" rwaccess="RW"/>
</register>
     <register id="TZSEL" acronym="TZSEL" offset="36" width="16" description="Trip-zone select">
<bitfield id="_RESV_1" width="7" begin="15" end="9" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="OSHT1" width="1" begin="8" end="8" resetval="0" description="Trip zone 1 as one-shot source select" range="0-1" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_3" width="7" begin="7" end="1" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="CBC1" width="1" begin="0" end="0" resetval="0" description="Trip zone 1 as cycle-by-cycle source select" range="0-1" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="TZCTL" acronym="TZCTL" offset="40" width="16" description="Trip-zone control">
<bitfield id="_RESV_1" width="12" begin="15" end="4" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="TZB" width="2" begin="3" end="2" resetval="0" description="When TZ event occurs, take this action on EPWMxB." range="0-3" rwaccess="RW">
<bitenum id="TRISTATE" value="0" token="TRISTATE" description=""/>
<bitenum id="FORCEHIGH" value="1" token="FORCEHIGH" description=""/>
<bitenum id="FORCELOW" value="2" token="FORCELOW" description=""/>
<bitenum id="DONOTHING" value="3" token="DONOTHING" description=""/>
</bitfield>
<bitfield id="TZA" width="2" begin="1" end="0" resetval="0" description="When TZ event occurs, take this action on EPWMxA." range="0-3" rwaccess="RW">
<bitenum id="TRISTATE" value="0" token="TRISTATE" description=""/>
<bitenum id="FORCEHIGH" value="1" token="FORCEHIGH" description=""/>
<bitenum id="FORCELOW" value="2" token="FORCELOW" description=""/>
<bitenum id="DONOTHING" value="3" token="DONOTHING" description=""/>
</bitfield>
</register>
     <register id="TZEINT" acronym="TZEINT" offset="42" width="16" description="Trip-zone interrupt enable ">
<bitfield id="_RESV_1" width="13" begin="15" end="3" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="OST" width="1" begin="2" end="2" resetval="0" description="Trip-zone one-shot interrupt enable" range="0-1" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="CBC" width="1" begin="1" end="1" resetval="0" description="Trip-zone cycle-by-cycle interrupt enable" range="0-1" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="_RESV_4" width="1" begin="0" end="0" resetval="0" description="Reserved." range="" rwaccess="N"/>
</register>
     <register id="TZFLG" acronym="TZFLG" offset="44" width="16" description="Trip-zone flag">
<bitfield id="_RESV_1" width="13" begin="15" end="3" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="OST" width="1" begin="2" end="2" resetval="0" description="Trip-zone one-shot event latched status flag" range="0-1" rwaccess="R">
<bitenum id="NOEVENT" value="0" token="NOEVENT" description=""/>
<bitenum id="EVENT" value="1" token="EVENT" description=""/>
</bitfield>
<bitfield id="CBC" width="1" begin="1" end="1" resetval="0" description="Trip-zone cycle-by-cycle event latched status flag" range="0-1" rwaccess="R">
<bitenum id="NOEVENT" value="0" token="NOEVENT" description=""/>
<bitenum id="EVENT" value="1" token="EVENT" description=""/>
</bitfield>
<bitfield id="INT" width="1" begin="0" end="0" resetval="0" description="Trip-zone interrupt latched status flag" range="0-1" rwaccess="R">
<bitenum id="NOINT" value="0" token="NOINT" description=""/>
<bitenum id="INT" value="1" token="INT" description=""/>
</bitfield>
</register>
     <register id="TZCLR" acronym="TZCLR" offset="46" width="16" description="Trip-zone clear">
<bitfield id="_RESV_1" width="13" begin="15" end="3" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="OST" width="1" begin="2" end="2" resetval="0" description="Clear flag for OST latch" range="0-1" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="CBC" width="1" begin="1" end="1" resetval="0" description="Clear flag for CBC trip latch" range="0-1" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
<bitfield id="INT" width="1" begin="0" end="0" resetval="0" description="Clear global interrupt flag" range="0-1" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
</register>
     <register id="TZFRC" acronym="TZFRC" offset="48" width="16" description="Trip-zone force">
<bitfield id="_RESV_1" width="13" begin="15" end="3" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="OST" width="1" begin="2" end="2" resetval="0" description="Force OST event" range="0-1" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="FORCE" value="1" token="FORCE" description=""/>
</bitfield>
<bitfield id="CBC" width="1" begin="1" end="1" resetval="0" description="Force CBC event" range="0-1" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="FORCE" value="1" token="FORCE" description=""/>
</bitfield>
<bitfield id="_RESV_4" width="1" begin="0" end="0" resetval="0" description="Reserved." range="" rwaccess="N"/>
</register>
     <register id="ETSEL" acronym="ETSEL" offset="50" width="16" description="Event-trigger selection">
<bitfield id="_RESV_1" width="12" begin="15" end="4" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="INTEN" width="1" begin="3" end="3" resetval="0" description="Enable ePWM interrupt (EPWMX_INT) generation." range="0-1" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
<bitfield id="INTSEL" width="3" begin="2" end="0" resetval="0" description="EPWMx_INT selection options" range="0-7" rwaccess="RW">
<bitenum id="RESERVED" value="0" token="RESERVED" description=""/>
<bitenum id="TBCTREQUZERO" value="1" token="TBCTREQUZERO" description=""/>
<bitenum id="TBCTREQUPRD" value="2" token="TBCTREQUPRD" description=""/>
<bitenum id="RESERVED" value="3" token="RESERVED" description=""/>
<bitenum id="TBCTREQUCMPAINC" value="4" token="TBCTREQUCMPAINC" description=""/>
<bitenum id="TBCTREQUCMPADEC" value="5" token="TBCTREQUCMPADEC" description=""/>
<bitenum id="TBCTREQUCMPBINC" value="6" token="TBCTREQUCMPBINC" description=""/>
<bitenum id="TBCTREQUCMPBDEC" value="7" token="TBCTREQUCMPBDEC" description=""/>
</bitfield>
</register>
     <register id="ETPS" acronym="ETPS" offset="52" width="16" description="Event-trigger prescale">
<bitfield id="_RESV_1" width="12" begin="15" end="4" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="INTCNT" width="2" begin="3" end="2" resetval="0" description="EPWMx_INT counter" range="0-3" rwaccess="R">
<bitenum id="NOEVENTS" value="0" token="NOEVENTS" description=""/>
<bitenum id="ONEEVENT" value="1" token="ONEEVENT" description=""/>
<bitenum id="TWOEVENTS" value="2" token="TWOEVENTS" description=""/>
<bitenum id="THREEEVENTS" value="3" token="THREEEVENTS" description=""/>
</bitfield>
<bitfield id="INTPRD" width="2" begin="1" end="0" resetval="0" description="EPWMx_INT period select" range="0-3" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="FIRSTEVENT" value="1" token="FIRSTEVENT" description=""/>
<bitenum id="SECONDEVENT" value="2" token="SECONDEVENT" description=""/>
<bitenum id="THIRDEVENT" value="3" token="THIRDEVENT" description=""/>
</bitfield>
</register>
     <register id="ETFLG" acronym="ETFLG" offset="54" width="16" description="Event-trigger flag">
<bitfield id="_RESV_1" width="15" begin="15" end="1" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="INT" width="1" begin="0" end="0" resetval="0" description="Latched EPWMx_INT status flag" range="0-1" rwaccess="R">
<bitenum id="NOINT" value="0" token="NOINT" description=""/>
<bitenum id="INT" value="1" token="INT" description=""/>
</bitfield>
</register>
     <register id="ETCLR" acronym="ETCLR" offset="56" width="16" description="Event-trigger clear">
<bitfield id="_RESV_1" width="15" begin="15" end="1" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="INT" width="1" begin="0" end="0" resetval="0" description="Latched EPWMx_INT flag clear" range="0-1" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="CLEAR" value="1" token="CLEAR" description=""/>
</bitfield>
</register>
     <register id="ETFRC" acronym="ETFRC" offset="58" width="16" description="Event-trigger force">
<bitfield id="_RESV_1" width="15" begin="15" end="1" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="INT" width="1" begin="0" end="0" resetval="0" description="INT force" range="0-1" rwaccess="R">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description=""/>
<bitenum id="FORCE" value="1" token="FORCE" description=""/>
</bitfield>
</register>
     <register id="PCCTL" acronym="PCCTL" offset="60" width="16" description="PWM-chopper control">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="CHPDUTY" width="3" begin="10" end="8" resetval="0" description="Chopping clock duty cycle" range="0-7" rwaccess="RW">
<bitenum id="1DIV8" value="0" token="1DIV8" description=""/>
<bitenum id="2DIV8" value="1" token="2DIV8" description=""/>
<bitenum id="3DIV8" value="2" token="3DIV8" description=""/>
<bitenum id="4DIV8" value="3" token="4DIV8" description=""/>
<bitenum id="5DIV8" value="4" token="5DIV8" description=""/>
<bitenum id="6DIV8" value="5" token="6DIV8" description=""/>
<bitenum id="7DIV8" value="6" token="7DIV8" description=""/>
<bitenum id="RESERVED" value="7" token="RESERVED" description=""/>
</bitfield>
<bitfield id="CHPFREQ" width="3" begin="7" end="5" resetval="0" description="Chopping clock frequency" range="0-7" rwaccess="RW">
<bitenum id="DIVBY1" value="0" token="DIVBY1" description=""/>
<bitenum id="DIVBY2" value="1" token="DIVBY2" description=""/>
<bitenum id="DIVBY3" value="2" token="DIVBY3" description=""/>
<bitenum id="DIVBY4" value="3" token="DIVBY4" description=""/>
<bitenum id="DIVBY5" value="4" token="DIVBY5" description=""/>
<bitenum id="DIVBY6" value="5" token="DIVBY6" description=""/>
<bitenum id="DIVBY7" value="6" token="DIVBY7" description=""/>
<bitenum id="DIVBY8" value="7" token="DIVBY8" description=""/>
</bitfield>
<bitfield id="OSHTWTH" width="4" begin="4" end="1" resetval="0" description="One-shot pulse width" range="0-15" rwaccess="RW"/>
<bitfield id="CHPEN" width="1" begin="0" end="0" resetval="0" description="PWM-chopping enable" range="0-1" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
</bitfield>
</register>
     <register id="REVID" acronym="REVID" offset="92" width="32" description="Revision ID">
<bitfield id="REV" width="32" begin="31" end="0" resetval="1154550019" description="Revision ID" range="" rwaccess="R"/>
</register>
     <register id="HRCNFG" acronym="HRCNFG" offset="4160" width="16" description="HRPWM configuration.  Note: this register actually lies within the HRPWM memory space, which is offset by 0x1000 from ePWM's base address.  So this large offset accounts for that.">
<bitfield id="_RESV_1" width="12" begin="15" end="4" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="HRLOAD" width="1" begin="3" end="3" resetval="0" description="Shadow mode bit: selects time event that loads CMPAHR value into the active register." range="0-1" rwaccess="RW">
<bitenum id="CTREQUZERO" value="0" token="CTREQUZERO" description=""/>
<bitenum id="CTREQUPRD" value="1" token="CTREQUPRD" description=""/>
</bitfield>
<bitfield id="CTLMODE" width="1" begin="2" end="2" resetval="0" description="Control mode bits; selects register that controls the MEP." range="0-1" rwaccess="RW">
<bitenum id="CMPAHR" value="0" token="CMPAHR" description=""/>
<bitenum id="TBPHSHR" value="1" token="TBPHSHR" description=""/>
</bitfield>
<bitfield id="EDGMODE" width="2" begin="1" end="0" resetval="0" description="Edge mode bits: selects the edge of the PWM that is controlled by the MEP." range="0-3" rwaccess="RW">
<bitenum id="DISABLED" value="0" token="DISABLED" description=""/>
<bitenum id="RISINGEDGE" value="1" token="RISINGEDGE" description=""/>
<bitenum id="FALLINGEDGE" value="2" token="FALLINGEDGE" description=""/>
<bitenum id="BOTHEDGES" value="3" token="BOTHEDGES" description=""/>
</bitfield>
</register>
</module>
