<stg><name>multiplier</name>


<trans_list>

<trans id="17" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %b_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %b

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %a_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %a

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %mul_ln7 = mul i32 %b_read, i32 %a_read

]]></Node>
<StgValue><ssdm name="mul_ln7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln2 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln2"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %b

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %mul_ln7 = mul i32 %b_read, i32 %a_read

]]></Node>
<StgValue><ssdm name="mul_ln7"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
entry:10 %sext_ln7 = sext i32 %mul_ln7

]]></Node>
<StgValue><ssdm name="sext_ln7"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %write_ln7 = write void @_ssdm_op_Write.ap_none.i64P0A, i64 %c, i64 %sext_ln7

]]></Node>
<StgValue><ssdm name="write_ln7"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0">
<![CDATA[
entry:12 %ret_ln8 = ret

]]></Node>
<StgValue><ssdm name="ret_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="18" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="19" name="b" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
<port id="20" name="c" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="22" from="_ssdm_op_Read.ap_none.i32" to="b_read" fromId="21" toId="3">
</dataflow>
<dataflow id="23" from="b" to="b_read" fromId="19" toId="3">
</dataflow>
<dataflow id="24" from="_ssdm_op_Read.ap_none.i32" to="a_read" fromId="21" toId="4">
</dataflow>
<dataflow id="25" from="a" to="a_read" fromId="18" toId="4">
</dataflow>
<dataflow id="26" from="b_read" to="mul_ln7" fromId="3" toId="5">
</dataflow>
<dataflow id="27" from="a_read" to="mul_ln7" fromId="4" toId="5">
</dataflow>
<dataflow id="29" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln2" fromId="28" toId="6">
</dataflow>
<dataflow id="31" from="empty_1" to="spectopmodule_ln2" fromId="30" toId="6">
</dataflow>
<dataflow id="33" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="32" toId="7">
</dataflow>
<dataflow id="34" from="a" to="specbitsmap_ln0" fromId="18" toId="7">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="37" from="a" to="specinterface_ln0" fromId="18" toId="8">
</dataflow>
<dataflow id="39" from="empty" to="specinterface_ln0" fromId="38" toId="8">
</dataflow>
<dataflow id="41" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="42" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="44" from="empty_0" to="specinterface_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="45" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="46" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="47" from="empty_0" to="specinterface_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="48" from="empty_0" to="specinterface_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="49" from="empty_0" to="specinterface_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="50" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="51" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="52" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="53" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="55" from="empty_0" to="specinterface_ln0" fromId="43" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="8">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="32" toId="9">
</dataflow>
<dataflow id="60" from="b" to="specbitsmap_ln0" fromId="19" toId="9">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="35" toId="10">
</dataflow>
<dataflow id="62" from="b" to="specinterface_ln0" fromId="19" toId="10">
</dataflow>
<dataflow id="63" from="empty" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="67" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="71" from="empty_0" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="73" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="76" from="empty_0" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="77" from="empty_0" to="specinterface_ln0" fromId="43" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="32" toId="11">
</dataflow>
<dataflow id="81" from="c" to="specbitsmap_ln0" fromId="20" toId="11">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="35" toId="12">
</dataflow>
<dataflow id="83" from="c" to="specinterface_ln0" fromId="20" toId="12">
</dataflow>
<dataflow id="84" from="empty" to="specinterface_ln0" fromId="38" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="86" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="43" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="43" toId="12">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="43" toId="12">
</dataflow>
<dataflow id="92" from="empty_0" to="specinterface_ln0" fromId="43" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="43" toId="12">
</dataflow>
<dataflow id="98" from="empty_0" to="specinterface_ln0" fromId="43" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="12">
</dataflow>
<dataflow id="101" from="b_read" to="mul_ln7" fromId="3" toId="13">
</dataflow>
<dataflow id="102" from="a_read" to="mul_ln7" fromId="4" toId="13">
</dataflow>
<dataflow id="103" from="mul_ln7" to="sext_ln7" fromId="13" toId="14">
</dataflow>
<dataflow id="105" from="_ssdm_op_Write.ap_none.i64P0A" to="write_ln7" fromId="104" toId="15">
</dataflow>
<dataflow id="106" from="c" to="write_ln7" fromId="20" toId="15">
</dataflow>
<dataflow id="107" from="sext_ln7" to="write_ln7" fromId="14" toId="15">
</dataflow>
</dataflows>


</stg>
