
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 317.465 ; gain = 79.211
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Vivado/i2s_playback/i2s_playback.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:70]
Finished RTL Elaboration : Time (s): cpu = 00:03:07 ; elapsed = 00:03:34 . Memory (MB): peak = 553.031 ; gain = 314.777
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:08 ; elapsed = 00:03:35 . Memory (MB): peak = 553.031 ; gain = 314.777
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 721.980 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:25 ; elapsed = 00:03:56 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:25 ; elapsed = 00:03:56 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:25 ; elapsed = 00:03:56 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:29 ; elapsed = 00:04:01 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:32 ; elapsed = 00:04:04 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:46 ; elapsed = 00:04:21 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished Timing Optimization : Time (s): cpu = 00:03:47 ; elapsed = 00:04:21 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished Technology Mapping : Time (s): cpu = 00:03:47 ; elapsed = 00:04:21 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished IO Insertion : Time (s): cpu = 00:03:48 ; elapsed = 00:04:23 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished Renaming Generated Instances : Time (s): cpu = 00:03:48 ; elapsed = 00:04:23 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:48 ; elapsed = 00:04:23 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished Renaming Generated Ports : Time (s): cpu = 00:03:48 ; elapsed = 00:04:23 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished Handling Custom Attributes : Time (s): cpu = 00:03:48 ; elapsed = 00:04:23 . Memory (MB): peak = 721.980 ; gain = 483.727
Finished Renaming Generated Nets : Time (s): cpu = 00:03:48 ; elapsed = 00:04:23 . Memory (MB): peak = 721.980 ; gain = 483.727

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     4|
|2     |LUT5       |    64|
|3     |LUT6       |   160|
|4     |MUXF7      |    72|
|5     |MUXF8      |    36|
|6     |RAMB36E1   |    64|
|7     |RAMB36E1_1 |    28|
|8     |RAMB36E1_2 |    28|
|9     |FDRE       |    12|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:48 ; elapsed = 00:04:23 . Memory (MB): peak = 721.980 ; gain = 483.727
synth_design: Time (s): cpu = 00:03:52 ; elapsed = 00:04:28 . Memory (MB): peak = 721.980 ; gain = 485.359
