<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p972" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_972{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_972{left:666px;bottom:48px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3_972{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_972{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_972{left:96px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t6_972{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.38px;}
#t7_972{left:96px;bottom:958px;letter-spacing:-0.13px;}
#t8_972{left:192px;bottom:958px;letter-spacing:0.22px;}
#t9_972{left:96px;bottom:922px;letter-spacing:0.15px;word-spacing:-0.48px;}
#ta_972{left:656px;bottom:922px;letter-spacing:0.14px;word-spacing:-0.42px;}
#tb_972{left:96px;bottom:901px;letter-spacing:0.12px;}
#tc_972{left:132px;bottom:901px;letter-spacing:0.13px;word-spacing:-0.44px;}
#td_972{left:96px;bottom:864px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#te_972{left:290px;bottom:864px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_972{left:96px;bottom:842px;letter-spacing:0.13px;word-spacing:-0.86px;}
#tg_972{left:96px;bottom:821px;letter-spacing:0.13px;word-spacing:-0.47px;}
#th_972{left:96px;bottom:799px;letter-spacing:0.11px;word-spacing:-0.49px;}
#ti_972{left:96px;bottom:778px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tj_972{left:96px;bottom:757px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tk_972{left:96px;bottom:735px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tl_972{left:96px;bottom:700px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tm_972{left:96px;bottom:679px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tn_972{left:96px;bottom:460px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_972{left:96px;bottom:439px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tp_972{left:96px;bottom:417px;letter-spacing:0.1px;word-spacing:-1.02px;}
#tq_972{left:96px;bottom:396px;letter-spacing:0.13px;word-spacing:-0.95px;}
#tr_972{left:96px;bottom:375px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ts_972{left:96px;bottom:353px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tt_972{left:96px;bottom:332px;letter-spacing:0.08px;}
#tu_972{left:96px;bottom:295px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tv_972{left:353px;bottom:295px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tw_972{left:96px;bottom:273px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tx_972{left:96px;bottom:238px;letter-spacing:0.14px;word-spacing:-0.48px;}
#ty_972{left:96px;bottom:208px;}
#tz_972{left:124px;bottom:208px;letter-spacing:0.1px;word-spacing:-0.42px;}
#t10_972{left:96px;bottom:180px;}
#t11_972{left:124px;bottom:180px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_972{left:96px;bottom:153px;}
#t13_972{left:124px;bottom:153px;letter-spacing:0.14px;word-spacing:4.13px;}
#t14_972{left:124px;bottom:131px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t15_972{left:245px;bottom:630px;letter-spacing:-0.12px;word-spacing:1.08px;}
#t16_972{left:317px;bottom:630px;}
#t17_972{left:323px;bottom:630px;letter-spacing:0.12px;}
#t18_972{left:357px;bottom:630px;letter-spacing:0.18px;word-spacing:0.04px;}
#t19_972{left:265px;bottom:601px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1a_972{left:515px;bottom:601px;letter-spacing:0.17px;word-spacing:-0.07px;}
#t1b_972{left:297px;bottom:577px;letter-spacing:0.14px;}
#t1c_972{left:473px;bottom:577px;letter-spacing:0.14px;}
#t1d_972{left:297px;bottom:552px;letter-spacing:0.14px;}
#t1e_972{left:471px;bottom:552px;letter-spacing:0.14px;}
#t1f_972{left:290px;bottom:528px;letter-spacing:0.13px;}
#t1g_972{left:471px;bottom:528px;letter-spacing:0.14px;}
#t1h_972{left:289px;bottom:503px;letter-spacing:0.14px;}
#t1i_972{left:526px;bottom:503px;letter-spacing:0.13px;}
#t1j_972{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_972{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_972{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_972{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_972{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_972{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s6_972{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s7_972{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s8_972{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s9_972{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.sa_972{font-size:15px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.sb_972{font-size:15px;font-family:TimesNewRoman_61y;color:#000;}
.sc_972{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts972" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg972Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg972" style="-webkit-user-select: none;"><object width="935" height="1210" data="972/972.svg" type="image/svg+xml" id="pdf972" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_972" class="t s1_972">517 </span><span id="t2_972" class="t s2_972">Secure Virtual Machine </span>
<span id="t3_972" class="t s1_972">AMD64 Technology </span><span id="t4_972" class="t s1_972">24593—Rev. 3.41—June 2023 </span>
<span id="t5_972" class="t s3_972">On intercepted SMI-on-I/O, bits 12:10 of EXITINFO1 encode the segment. For definitions of the </span>
<span id="t6_972" class="t s3_972">remaining bits of this field, (Section 15.13.3). </span>
<span id="t7_972" class="t s4_972">15.11 </span><span id="t8_972" class="t s4_972">MSR Intercepts </span>
<span id="t9_972" class="t s3_972">The VMM can intercept RDMSR and WRMSR instructions by means of the </span><span id="ta_972" class="t s5_972">SVM MSR permissions </span>
<span id="tb_972" class="t s5_972">map </span><span id="tc_972" class="t s3_972">(MSRPM) on a per-MSR basis. </span>
<span id="td_972" class="t s6_972">MSR Permissions Map. </span><span id="te_972" class="t s3_972">The MSR permissions bitmap consists of four separate bit vectors of 16 </span>
<span id="tf_972" class="t s3_972">Kbits (2 Kbytes) each. Each 16 Kbit vector controls guest access to a defined range of 8K MSRs. Each </span>
<span id="tg_972" class="t s3_972">MSR is covered by two bits defining the guest read and write access permissions. The lsb of the two </span>
<span id="th_972" class="t s3_972">bits controls read access to the MSR and the msb controls write access. A value of 1 indicates that the </span>
<span id="ti_972" class="t s3_972">operation is intercepted. The four separate bit vectors must be packed together and located in two </span>
<span id="tj_972" class="t s3_972">contiguous physical pages of memory. If the MSR_PROT intercept is active, any attempt to read or </span>
<span id="tk_972" class="t s3_972">write an MSR not covered by the MSRPM will automatically cause an intercept. </span>
<span id="tl_972" class="t s3_972">The following table defines the ranges of MSRs covered by the MSR permissions map. Note that the </span>
<span id="tm_972" class="t s3_972">MSR ranges are not contiguous. </span>
<span id="tn_972" class="t s3_972">The MSRPM is accessed by physical address and should reside in memory that is mapped as </span>
<span id="to_972" class="t s3_972">writeback (WB). The MSRPM must be aligned on a 4KB boundary. The physical base address of the </span>
<span id="tp_972" class="t s3_972">MSRPM is specified in MSRPM_BASE_PA field in the VMCB and is loaded into the processor by the </span>
<span id="tq_972" class="t s3_972">VMRUN instruction. The VMRUN instruction ignores the lower 12 bits of the address specified in the </span>
<span id="tr_972" class="t s3_972">VMCB, and if the address of the last byte in the table is greater than or equal to the maximum </span>
<span id="ts_972" class="t s3_972">supported physical address, this is treated as illegal VMCB state and causes a </span>
<span id="tt_972" class="t s3_972">#VMEXIT(VMEXIT_INVALID). </span>
<span id="tu_972" class="t s6_972">RDMSR and WRMSR Behavior. </span><span id="tv_972" class="t s3_972">If the MSR_PROT bit in the VMCB’s intercept vector is clear, </span>
<span id="tw_972" class="t s3_972">RDMSR/WRMSR instructions are not intercepted. </span>
<span id="tx_972" class="t s3_972">RDMSR and WRMSR instructions check for exceptions and intercepts in the following order: </span>
<span id="ty_972" class="t s7_972">• </span><span id="tz_972" class="t s3_972">Exceptions common to all MSRs (e.g., #GP if not at CPL 0) </span>
<span id="t10_972" class="t s7_972">• </span><span id="t11_972" class="t s3_972">Check SVM intercepts in the MSR permission map, if the MSR_PROT intercept is requested. </span>
<span id="t12_972" class="t s7_972">• </span><span id="t13_972" class="t s3_972">Exceptions specific to a given MSR (including password protection, unimplemented MSRs, </span>
<span id="t14_972" class="t s3_972">reserved bits, etc.) </span>
<span id="t15_972" class="t s8_972">Table 15</span><span id="t16_972" class="t s9_972">-</span><span id="t17_972" class="t s8_972">8. </span><span id="t18_972" class="t s8_972">MSR Ranges Covered by MSRPM </span>
<span id="t19_972" class="t sa_972">MSRPM Byte Offset </span><span id="t1a_972" class="t sa_972">MSR Range </span>
<span id="t1b_972" class="t sb_972">000h–7FFh </span><span id="t1c_972" class="t sb_972">0000_0000h–0000_1FFFh </span>
<span id="t1d_972" class="t sb_972">800h–FFFh </span><span id="t1e_972" class="t sb_972">C000_0000h–C000_1FFFh </span>
<span id="t1f_972" class="t sb_972">1000h–17FFh </span><span id="t1g_972" class="t sb_972">C001_0000h–C001_1FFFh </span>
<span id="t1h_972" class="t sb_972">1800h–1FFFh </span><span id="t1i_972" class="t sb_972">Reserved </span>
<span id="t1j_972" class="t sc_972">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
