{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1713649111696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1713649111696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_2 " "Found entity 1: lab3_2" {  } { { "lab3_2.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_2/lab3_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713649117561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1713649117561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_2 " "Elaborating entity \"lab3_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1713649117573 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "segment_codes.data_a 0 lab3_2.v(6) " "Net \"segment_codes.data_a\" at lab3_2.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "lab3_2.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_2/lab3_2.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1713649117575 "|lab3_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "segment_codes.waddr_a 0 lab3_2.v(6) " "Net \"segment_codes.waddr_a\" at lab3_2.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "lab3_2.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_2/lab3_2.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1713649117575 "|lab3_2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "segment_codes.we_a 0 lab3_2.v(6) " "Net \"segment_codes.we_a\" at lab3_2.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "lab3_2.v" "" { Text "D:/Users/Legion/Quartus and Verilog/Verilog/Third year/5th semester/lab3/lab3_2/lab3_2.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1713649117575 "|lab3_2"}
