#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun  1 08:29:49 2023
# Process ID: 7756
# Current directory: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10936 D:\Academic\02. Computer Organization and Digital Design\Lab Work\Nano_Processor\Nano_Processor.xpr
# Log file: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/vivado.log
# Journal file: D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.xpr}
update_compile_order -fileset sources_1
import_files -norecurse {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Lab_4/Lab_4.srcs/sources_1/new/Mux_8_to_1.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CPU [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
add_files -fileset constrs_1 -norecurse {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Basys3Labs.xdc}}
import_files -fileset constrs_1 {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Basys3Labs.xdc}}
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
refresh_design
synth_design -rtl -name rtl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
close_design
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sim_1/new/TB_CPU.vhd} w ]
add_files -fileset sim_1 {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/Nano_Processor.srcs/sim_1/new/TB_CPU.vhd}}
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TB_CPU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source TB_CPU.tcl
current_wave_config {Untitled 1}
add_wave {{/TB_CPU/UUT/Slow_Clock_0}} 
save_wave_config {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/TB_CPU_behav.wcfg}
add_files -fileset sim_1 -norecurse {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/TB_CPU_behav.wcfg}}
set_property xsim.view {{D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/TB_CPU_behav.wcfg}} [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/TB_CPU_behav.wcfg}
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/UUT/Reg_Bank_0}} 
save_wave_config {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config {D:/Academic/02. Computer Organization and Digital Design/Lab Work/Nano_Processor/TB_CPU_behav.wcfg}
source TB_CPU.tcl
close_sim
