Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Mon Jun  2 02:45:28 2025
| Host         : archlinux running 64-bit Arch Linux
| Command      : report_timing_summary -file alinx_ax7203_timing_synth.rpt
| Design       : alinx_ax7203
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (33)
6. checking no_output_delay (100)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (100)
---------------------------------
 There are 100 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.208        0.000                      0                14248       -0.008       -0.560                     66                14248        0.264        0.000                       0                  5878  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk200_p       {0.000 2.500}        5.000           200.000         
  crg_clkout0  {0.000 10.000}       20.000          50.000          
  crg_clkout1  {0.000 2.500}        5.000           200.000         
  crg_clkout2  {1.250 3.750}        5.000           200.000         
  crg_clkout3  {0.000 2.500}        5.000           200.000         
  pll_fb       {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p             4.013        0.000                      0                    7        0.140        0.000                      0                    7        1.100        0.000                       0                    10  
  crg_clkout0        1.208        0.000                      0                14159       -0.008       -0.560                     66                14159        8.870        0.000                       0                  5722  
  crg_clkout1                                                                                                                                                    3.408        0.000                       0                   128  
  crg_clkout2                                                                                                                                                    3.408        0.000                       0                     6  
  crg_clkout3        1.216        0.000                      0                   14        0.037        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                         3.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  crg_clkout0        crg_clkout0             18.534        0.000                      0                   68        0.343        0.000                      0                   68  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        4.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.013ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.379ns (59.685%)  route 0.256ns (40.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.934ns = ( 6.934 - 5.000 ) 
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, unplaced)         0.646     1.487    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.082     1.569 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.153    crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.379     2.532 r  FDCE/Q
                         net (fo=1, unplaced)         0.256     2.788    reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     5.804 r  IBUFDS/O
                         net (fo=1, unplaced)         0.613     6.417    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.078     6.495 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     6.934    crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.074     7.008    
                         clock uncertainty           -0.035     6.973    
                         FDCE (Setup_fdce_C_D)       -0.172     6.801    FDCE_1
  -------------------------------------------------------------------
                         required time                          6.801    
                         arrival time                          -2.788    
  -------------------------------------------------------------------
                         slack                                  4.013    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.621%)  route 0.127ns (47.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.017ns
    Source Clock Delay      (SCD):    0.821ns
    Clock Pessimism Removal (CPR):    0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, unplaced)         0.320     0.680    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.027     0.707 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.821    crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.962 r  FDCE/Q
                         net (fo=1, unplaced)         0.127     1.089    reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, unplaced)         0.337     0.728    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.758 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.017    crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.051     0.966    
                         FDCE (Hold_fdce_C_D)        -0.017     0.949    FDCE_1
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I            n/a            1.592         5.000       3.408                IBUFDS_n_0_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633               PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100                PLLE2_ADV/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100                PLLE2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.208ns,  Total Violation        0.000ns
Hold  :           66  Failing Endpoints,  Worst Slack       -0.008ns,  Total Violation       -0.560ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.544ns  (logic 0.397ns (72.978%)  route 0.147ns (27.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, unplaced)         0.646     1.487    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.082     1.569 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.153    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.230 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.646     2.876    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.081     2.957 r  BUFG/O
                         net (fo=5720, unplaced)      0.646     3.603    sys_clk
                         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.397     4.000 r  FDPE/Q
                         net (fo=1, unplaced)         0.147     4.147    xilinxasyncresetsynchronizerimpl0_rst_meta
                         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     2.804 r  IBUFDS/O
                         net (fo=1, unplaced)         0.613     3.417    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.078     3.495 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     3.934    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     4.007 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.613     4.621    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.077     4.698 r  BUFG/O
                         net (fo=5720, unplaced)      0.501     5.198    sys_clk
                         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.259     5.458    
                         clock uncertainty           -0.059     5.398    
                         FDPE (Setup_fdpe_C_D)       -0.044     5.354    FDPE_1
  -------------------------------------------------------------------
                         required time                          5.354    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                  1.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 a7ddrphy_rst_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.239ns (34.363%)  route 0.457ns (65.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, unplaced)         0.320     0.680    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.027     0.707 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.821    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.871 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.320     1.191    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.217 r  BUFG/O
                         net (fo=5720, unplaced)      0.192     1.409    sys_clk
                         FDRE                                         r  a7ddrphy_rst_storage_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  a7ddrphy_rst_storage_reg/Q
                         net (fo=7, unplaced)         0.136     1.686    a7ddrphy_rst_storage
                         LUT2 (Prop_lut2_I1_O)        0.098     1.784 r  OSERDESE2_i_1/O
                         net (fo=106, unplaced)       0.320     2.104    RST0
    OLOGIC_X1Y144        OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, unplaced)         0.337     0.728    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.758 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.017    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.407    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.436 r  BUFG/O
                         net (fo=5720, unplaced)      0.337     1.773    sys_clk
    OLOGIC_X1Y144        OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism             -0.219     1.554    
    OLOGIC_X1Y144        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.113    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                 -0.008    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         20.000      17.528               VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000              PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870                storage_10_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout1
  To Clock:  crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            1.592         5.000       3.408                BUFG_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000              PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout2
  To Clock:  crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout2
Waveform(ns):       { 1.250 3.750 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I             n/a            1.592         5.000       3.408                BUFG_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000              PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  crg_clkout3
  To Clock:  crg_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.544ns  (logic 0.397ns (72.978%)  route 0.147ns (27.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    3.541ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, unplaced)         0.646     1.487    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.082     1.569 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.153    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.230 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.646     2.876    crg_clkout3
                         BUFG (Prop_bufg_I_O)         0.081     2.957 r  BUFG_3/O
                         net (fo=8, unplaced)         0.584     3.541    crg_clkout_buf3
                         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.397     3.938 r  FDPE_6/Q
                         net (fo=1, unplaced)         0.147     4.085    xilinxasyncresetsynchronizerimpl3_rst_meta
                         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804     2.804 r  IBUFDS/O
                         net (fo=1, unplaced)         0.613     3.417    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.078     3.495 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     3.934    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     4.007 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.613     4.621    crg_clkout3
                         BUFG (Prop_bufg_I_O)         0.077     4.698 r  BUFG_3/O
                         net (fo=8, unplaced)         0.439     5.137    crg_clkout_buf3
                         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.259     5.396    
                         clock uncertainty           -0.051     5.345    
                         FDPE (Setup_fdpe_C_D)       -0.044     5.301    FDPE_7
  -------------------------------------------------------------------
                         required time                          5.301    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  1.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout3 rise@0.000ns - crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.849%)  route 0.073ns (33.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, unplaced)         0.320     0.680    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.027     0.707 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.821    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.871 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.320     1.191    crg_clkout3
                         BUFG (Prop_bufg_I_O)         0.026     1.217 r  BUFG_3/O
                         net (fo=8, unplaced)         0.114     1.331    crg_clkout_buf3
                         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     1.478 r  FDPE_6/Q
                         net (fo=1, unplaced)         0.073     1.551    xilinxasyncresetsynchronizerimpl3_rst_meta
                         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, unplaced)         0.337     0.728    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.758 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.017    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.070 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, unplaced)         0.337     1.407    crg_clkout3
                         BUFG (Prop_bufg_I_O)         0.029     1.436 r  BUFG_3/O
                         net (fo=8, unplaced)         0.259     1.695    crg_clkout_buf3
                         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.219     1.476    
                         FDPE (Hold_fdpe_C_D)         0.038     1.514    FDPE_7
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         crg_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_6/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000                FDPE_6/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751                PLLE2_ADV/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633               PLLE2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  crg_clkout0
  To Clock:  crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack       18.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.534ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/aux_d1_reg/CLR
                            (recovery check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (crg_clkout0 rise@20.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.397ns (49.563%)  route 0.404ns (50.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.198ns = ( 23.198 - 20.000 ) 
    Source Clock Delay      (SCD):    3.603ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  IBUFDS/O
                         net (fo=1, unplaced)         0.646     1.487    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.082     1.569 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.153    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.230 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.646     2.876    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.081     2.957 r  BUFG/O
                         net (fo=5720, unplaced)      0.646     3.603    sys_clk
                         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.397     4.000 f  FDPE_1/Q
                         net (fo=2085, unplaced)      0.404     4.404    cordic_dac/sys_rst
                         FDCE                                         f  cordic_dac/aux_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    20.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    20.804 r  IBUFDS/O
                         net (fo=1, unplaced)         0.613    21.417    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.078    21.495 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439    21.934    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    22.007 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.613    22.621    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.077    22.698 r  BUFG/O
                         net (fo=5720, unplaced)      0.501    23.198    cordic_dac/out
                         FDCE                                         r  cordic_dac/aux_d1_reg/C
                         clock pessimism              0.259    23.458    
                         clock uncertainty           -0.059    23.398    
                         FDCE (Recov_fdce_C_CLR)     -0.461    22.937    cordic_dac/aux_d1_reg
  -------------------------------------------------------------------
                         required time                         22.937    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                 18.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cordic_dac/phase_acc_reg[0]/CLR
                            (removal check against rising-edge clock crg_clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (crg_clkout0 rise@0.000ns - crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.147ns (42.321%)  route 0.200ns (57.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  IBUFDS/O
                         net (fo=1, unplaced)         0.320     0.680    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.027     0.707 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.821    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.871 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.320     1.191    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.217 r  BUFG/O
                         net (fo=5720, unplaced)      0.192     1.409    sys_clk
                         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     1.556 f  FDPE_1/Q
                         net (fo=2085, unplaced)      0.200     1.756    cordic_dac/sys_rst
                         FDCE                                         f  cordic_dac/phase_acc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  IBUFDS/O
                         net (fo=1, unplaced)         0.337     0.728    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.758 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.017    crg_clkin
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.070 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.337     1.407    crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.029     1.436 r  BUFG/O
                         net (fo=5720, unplaced)      0.337     1.773    cordic_dac/out
                         FDCE                                         r  cordic_dac/phase_acc_reg[0]/C
                         clock pessimism             -0.219     1.554    
                         FDCE (Remov_fdce_C_CLR)     -0.141     1.413    cordic_dac/phase_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.343    





