Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Sat May 15 00:06:37 2021
| Host             : MSI running 64-bit major release  (build 9200)
| Command          : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
| Design           : fpga
| Device           : xc7k325tfbv676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.745        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.574        |
| Device Static (W)        | 0.171        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 83.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        8 |       --- |             --- |
| Slice Logic              |     0.008 |     7527 |       --- |             --- |
|   LUT as Logic           |     0.007 |     2346 |    203800 |            1.15 |
|   CARRY4                 |    <0.001 |      284 |     50950 |            0.56 |
|   Register               |    <0.001 |     4014 |    407600 |            0.98 |
|   LUT as Distributed RAM |    <0.001 |       88 |     64000 |            0.14 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |    <0.001 |       18 |    203800 |           <0.01 |
|   LUT as Shift Register  |    <0.001 |       24 |     64000 |            0.04 |
|   Others                 |     0.000 |      197 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       208 |            0.48 |
| Signals                  |     0.009 |     6124 |       --- |             --- |
| Block RAM                |     0.003 |        8 |       445 |            1.80 |
| MMCM                     |     0.160 |        2 |        10 |           20.00 |
| I/O                      |     0.004 |        9 |       400 |            2.25 |
| GTX                      |     0.382 |        2 |         8 |           25.00 |
| Static Power             |     0.171 |          |           |                 |
| Total                    |     0.745 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.130 |       0.059 |      0.072 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.119 |       0.090 |      0.028 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.191 |       0.187 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.144 |       0.139 |      0.005 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                          | Domain                                                                                                 | Constraint (ns) |
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------+
| clkfbout                                                                                                       | eth_pcspma/inst/core_clocking_i/clkfbout                                                               |            16.0 |
| clkout0                                                                                                        | eth_pcspma/inst/core_clocking_i/clkout0                                                                |             8.0 |
| clkout1                                                                                                        | eth_pcspma/inst/core_clocking_i/clkout1                                                                |            16.0 |
| eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK | eth_pcspma/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gtwizard_i/gt0_GTWIZARD_i/txoutclk |            16.0 |
+----------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| fpga                   |     0.574 |
|   AURORA0              |     0.148 |
|     inst               |     0.148 |
|       gt_wrapper_i     |     0.146 |
|   core_inst            |     0.019 |
|     eth_axis_rx_inst   |     0.001 |
|     eth_mac_inst       |     0.007 |
|       eth_mac_1g_inst  |     0.002 |
|       rx_fifo          |     0.002 |
|       tx_fifo          |     0.003 |
|     udp_complete_inst  |     0.010 |
|       ip_complete_inst |     0.006 |
|       udp_inst         |     0.004 |
|   eth_pcspma           |     0.350 |
|     inst               |     0.350 |
|       core_clocking_i  |     0.106 |
|       pcs_pma_block_i  |     0.243 |
+------------------------+-----------+


