<profile>

<ReportVersion>
<Version>2019.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>artix7</ProductFamily>
<Part>xc7a12ti-csg325-1L</Part>
<TopModelName>single_conv_test</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>8.470</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>70162</Best-caseLatency>
<Average-caseLatency>122578</Average-caseLatency>
<Worst-caseLatency>217618</Worst-caseLatency>
<Interval-min>70163</Interval-min>
<Interval-max>217619</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>6</TripCount>
<Latency>48</Latency>
<IterationLatency>8</IterationLatency>
<Loop1.1>
<TripCount>6</TripCount>
<Latency>6</Latency>
<IterationLatency>1</IterationLatency>
</Loop1.1>
</Loop1>
<Loop2>
<TripCount>16</TripCount>
<Latency>
<range>
<min>70112</min>
<max>217568</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>4382</min>
<max>13598</max>
</range>
</IterationLatency>
<Loop2.1>
<TripCount>64</TripCount>
<Latency>128</Latency>
<IterationLatency>2</IterationLatency>
</Loop2.1>
<Loop2.2>
<TripCount>9</TripCount>
<Latency>18</Latency>
<IterationLatency>2</IterationLatency>
</Loop2.2>
<Loop2.3>
<TripCount>2</TripCount>
<Latency>36</Latency>
<IterationLatency>18</IterationLatency>
<Loop2.3.1>
<TripCount>8</TripCount>
<Latency>16</Latency>
<IterationLatency>2</IterationLatency>
</Loop2.3.1>
</Loop2.3>
<Loop2.4>
<TripCount>3</TripCount>
<Latency>6</Latency>
<IterationLatency>2</IterationLatency>
</Loop2.4>
<Loop2.5>
<TripCount>6</TripCount>
<Latency>
<range>
<min>4188</min>
<max>13404</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>698</min>
<max>2234</max>
</range>
</IterationLatency>
<Loop2.5.1>
<TripCount>6</TripCount>
<Latency>
<range>
<min>696</min>
<max>2232</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>116</min>
<max>372</max>
</range>
</IterationLatency>
<Loop2.5.1.1>
<TripCount>3</TripCount>
<Latency>
<range>
<min>210</min>
<max>339</max>
</range>
</Latency>
<IterationLatency>
<range>
<min>70</min>
<max>113</max>
</range>
</IterationLatency>
</Loop2.5.1.1>
<Loop2.5.1.2>
<TripCount>5</TripCount>
<Latency>10</Latency>
<IterationLatency>2</IterationLatency>
</Loop2.5.1.2>
<Loop2.5.1.3>
<TripCount>3</TripCount>
<Latency>15</Latency>
<IterationLatency>5</IterationLatency>
<Loop2.5.1.3.1>
<TripCount>3</TripCount>
<Latency>3</Latency>
<IterationLatency>1</IterationLatency>
</Loop2.5.1.3.1>
</Loop2.5.1.3>
</Loop2.5.1>
</Loop2.5>
</Loop2>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>4</BRAM_18K>
<DSP48E>3</DSP48E>
<FF>1580</FF>
<LUT>2246</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>40</BRAM_18K>
<DSP48E>40</DSP48E>
<FF>16000</FF>
<LUT>8000</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>single_conv_test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>single_conv_test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>single_conv_test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>single_conv_test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>single_conv_test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>single_conv_test</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>imgtotal_address0</name>
<Object>imgtotal</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imgtotal_ce0</name>
<Object>imgtotal</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>imgtotal_q0</name>
<Object>imgtotal</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weitotal_address0</name>
<Object>weitotal</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weitotal_ce0</name>
<Object>weitotal</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weitotal_q0</name>
<Object>weitotal</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outtotal_address0</name>
<Object>outtotal</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outtotal_ce0</name>
<Object>outtotal</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outtotal_we0</name>
<Object>outtotal</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>outtotal_d0</name>
<Object>outtotal</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
