Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jun 25 10:45:26 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_level_wrapper_utilization_placed.rpt -pb top_level_wrapper_utilization_placed.pb
| Design       : top_level_wrapper
| Device       : xczu29drffvf1760-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 11101 |     0 |    425280 |  2.61 |
|   LUT as Logic             |  9321 |     0 |    425280 |  2.19 |
|   LUT as Memory            |  1780 |     0 |    213600 |  0.83 |
|     LUT as Distributed RAM |    96 |     0 |           |       |
|     LUT as Shift Register  |  1684 |     0 |           |       |
| CLB Registers              | 13280 |     0 |    850560 |  1.56 |
|   Register as Flip Flop    | 13279 |     0 |    850560 |  1.56 |
|   Register as Latch        |     0 |     0 |    850560 |  0.00 |
|   Register as AND/OR       |     1 |     0 |    850560 | <0.01 |
| CARRY8                     |   278 |     0 |     53160 |  0.52 |
| F7 Muxes                   |   284 |     0 |    212640 |  0.13 |
| F8 Muxes                   |    55 |     0 |    106320 |  0.05 |
| F9 Muxes                   |     0 |     0 |     53160 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 46    |          Yes |           - |          Set |
| 417   |          Yes |           - |        Reset |
| 350   |          Yes |         Set |            - |
| 12466 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  3010 |     0 |     53160 |  5.66 |
|   CLBL                                     |  1548 |     0 |           |       |
|   CLBM                                     |  1462 |     0 |           |       |
| LUT as Logic                               |  9321 |     0 |    425280 |  2.19 |
|   using O5 output only                     |   207 |       |           |       |
|   using O6 output only                     |  7433 |       |           |       |
|   using O5 and O6                          |  1681 |       |           |       |
| LUT as Memory                              |  1780 |     0 |    213600 |  0.83 |
|   LUT as Distributed RAM                   |    96 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    96 |       |           |       |
|   LUT as Shift Register                    |  1684 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   178 |       |           |       |
|     using O5 and O6                        |  1506 |       |           |       |
| CLB Registers                              | 13280 |     0 |    850560 |  1.56 |
|   Register driven from within the CLB      |  6145 |       |           |       |
|   Register driven from outside the CLB     |  7135 |       |           |       |
|     LUT in front of the register is unused |  5064 |       |           |       |
|     LUT in front of the register is used   |  2071 |       |           |       |
| Unique Control Sets                        |   595 |       |    106320 |  0.56 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 468.5 |     0 |      1080 | 43.38 |
|   RAMB36/FIFO*    |   468 |     0 |      1080 | 43.33 |
|     RAMB36E2 only |   468 |       |           |       |
|   RAMB18          |     1 |     0 |      2160 |  0.05 |
|     RAMB18E2 only |     1 |       |           |       |
| URAM              |     0 |     0 |        80 |  0.00 |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    2 |     0 |      4272 |  0.05 |
|   DSP48E2 only |    2 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   13 |    13 |       408 |  3.19 |
| HPIOB_M          |    6 |     6 |       144 |  4.17 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    6 |     6 |       144 |  4.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    5 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |        24 |  4.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |       192 |  0.52 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       696 |  0.72 |
|   BUFGCE             |    4 |     0 |       216 |  1.85 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    1 |     0 |       312 |  0.32 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |         8 | 12.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| CMACE4          |    0 |     0 |         2 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |         4 |   0.00 |
| HSADC           |    4 |     4 |         4 | 100.00 |
| HSDAC           |    4 |     4 |         4 | 100.00 |
| ILKNE4          |    0 |     0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    0 |     0 |         1 |   0.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    2 |     0 |         4 | 50.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 12466 |            Register |
| LUT6         |  4912 |                 CLB |
| SRL16E       |  1917 |                 CLB |
| LUT4         |  1819 |                 CLB |
| LUT3         |  1604 |                 CLB |
| LUT5         |  1430 |                 CLB |
| SRLC32E      |  1262 |                 CLB |
| LUT2         |  1096 |                 CLB |
| RAMB36E2     |   468 |           Block Ram |
| FDCE         |   417 |            Register |
| FDSE         |   350 |            Register |
| MUXF7        |   284 |                 CLB |
| CARRY8       |   278 |                 CLB |
| RAMD32       |   152 |                 CLB |
| LUT1         |   141 |                 CLB |
| MUXF8        |    55 |                 CLB |
| FDPE         |    46 |            Register |
| RAMS32       |    40 |                 CLB |
| SRLC16E      |    11 |                 CLB |
| OBUF         |     9 |                 I/O |
| HSDAC        |     4 |            Advanced |
| HSADC        |     4 |            Advanced |
| BUFGCE       |     4 |               Clock |
| IBUFCTRL     |     3 |              Others |
| INBUF        |     2 |                 I/O |
| DSP48E2      |     2 |          Arithmetic |
| BSCANE2      |     2 |       Configuration |
| RAMB18E2     |     1 |           Block Ram |
| MMCME4_ADV   |     1 |               Clock |
| DIFFINBUF    |     1 |                 I/O |
| BUFG_GT_SYNC |     1 |               Clock |
| BUFG_GT      |     1 |               Clock |
| AND2B1L      |     1 |              Others |
+--------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| top_level_xbar_0                    |    1 |
| top_level_util_vector_logic_0_0     |    1 |
| top_level_usp_rf_data_converter_0_0 |    1 |
| top_level_system_ila_1_2            |    1 |
| top_level_system_ila_0_2            |    1 |
| top_level_rst_clk_wiz_1_100M_0      |    1 |
| top_level_microblaze_0_0            |    1 |
| top_level_mdm_1_0                   |    1 |
| top_level_lmb_bram_0                |    1 |
| top_level_ilmb_v10_0                |    1 |
| top_level_ilmb_bram_if_cntlr_0      |    1 |
| top_level_dlmb_v10_0                |    1 |
| top_level_dlmb_bram_if_cntlr_0      |    1 |
| top_level_clk_wiz_1_0               |    1 |
| top_level_axis_dwidth_converter_0_1 |    1 |
| top_level_axis_data_fifo_0_0        |    1 |
| top_level_axi_uartlite_0_0          |    1 |
| top_level_axi_gpio_0_0              |    1 |
| dbg_hub                             |    1 |
+-------------------------------------+------+


