TimeQuest Timing Analyzer report for projeto3sd
Mon Nov 12 12:17:31 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clkFPGA'
 12. Slow Model Setup: 'clkARDUINO'
 13. Slow Model Setup: 'SCK'
 14. Slow Model Setup: 'contador:inst3|saida[0]'
 15. Slow Model Hold: 'SCK'
 16. Slow Model Hold: 'contador:inst3|saida[0]'
 17. Slow Model Hold: 'clkFPGA'
 18. Slow Model Hold: 'clkARDUINO'
 19. Slow Model Recovery: 'clkARDUINO'
 20. Slow Model Removal: 'clkARDUINO'
 21. Slow Model Minimum Pulse Width: 'clkFPGA'
 22. Slow Model Minimum Pulse Width: 'SCK'
 23. Slow Model Minimum Pulse Width: 'clkARDUINO'
 24. Slow Model Minimum Pulse Width: 'contador:inst3|saida[0]'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'clkFPGA'
 37. Fast Model Setup: 'clkARDUINO'
 38. Fast Model Setup: 'SCK'
 39. Fast Model Setup: 'contador:inst3|saida[0]'
 40. Fast Model Hold: 'SCK'
 41. Fast Model Hold: 'clkFPGA'
 42. Fast Model Hold: 'contador:inst3|saida[0]'
 43. Fast Model Hold: 'clkARDUINO'
 44. Fast Model Recovery: 'clkARDUINO'
 45. Fast Model Removal: 'clkARDUINO'
 46. Fast Model Minimum Pulse Width: 'clkFPGA'
 47. Fast Model Minimum Pulse Width: 'SCK'
 48. Fast Model Minimum Pulse Width: 'clkARDUINO'
 49. Fast Model Minimum Pulse Width: 'contador:inst3|saida[0]'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Propagation Delay
 55. Minimum Propagation Delay
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Progagation Delay
 62. Minimum Progagation Delay
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; projeto3sd                                         ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; clkARDUINO              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkARDUINO }              ;
; clkFPGA                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkFPGA }                 ;
; contador:inst3|saida[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { contador:inst3|saida[0] } ;
; SCK                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SCK }                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 246.18 MHz ; 246.18 MHz      ; SCK        ;                                                       ;
; 279.8 MHz  ; 260.01 MHz      ; clkFPGA    ; limit due to high minimum pulse width violation (tch) ;
; 305.53 MHz ; 305.53 MHz      ; clkARDUINO ;                                                       ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clkFPGA                 ; -2.574 ; -167.189      ;
; clkARDUINO              ; -2.273 ; -15.911       ;
; SCK                     ; -1.531 ; -12.220       ;
; contador:inst3|saida[0] ; -0.666 ; -3.704        ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow Model Hold Summary                          ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; SCK                     ; -2.584 ; -19.478       ;
; contador:inst3|saida[0] ; -0.777 ; -4.683        ;
; clkFPGA                 ; -0.514 ; -8.192        ;
; clkARDUINO              ; 0.829  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------+
; Slow Model Recovery Summary         ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clkARDUINO ; -2.369 ; -16.583       ;
+------------+--------+---------------+


+------------------------------------+
; Slow Model Removal Summary         ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clkARDUINO ; 2.219 ; 0.000         ;
+------------+-------+---------------+


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clkFPGA                 ; -1.423 ; -122.454      ;
; SCK                     ; -1.380 ; -20.380       ;
; clkARDUINO              ; -1.380 ; -8.380        ;
; contador:inst3|saida[0] ; -0.500 ; -13.000       ;
+-------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clkFPGA'                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.574 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.610      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.552 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.588      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.538 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.574      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.499 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.535      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.432 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.468      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.425 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.461      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.405 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.441      ;
; -2.392 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.428      ;
; -2.392 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3] ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 3.428      ;
+--------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clkARDUINO'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.273 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.309      ;
; -2.273 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.309      ;
; -2.218 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.254      ;
; -2.218 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.254      ;
; -2.148 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.184      ;
; -2.148 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.184      ;
; -2.148 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.184      ;
; -2.148 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.184      ;
; -2.148 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.184      ;
; -2.148 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.184      ;
; -2.148 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.184      ;
; -2.121 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.157      ;
; -2.121 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.157      ;
; -2.121 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.157      ;
; -2.121 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.157      ;
; -2.121 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.157      ;
; -2.121 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.157      ;
; -2.121 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.157      ;
; -2.001 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.037      ;
; -2.001 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.037      ;
; -1.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.004      ;
; -1.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.004      ;
; -1.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.004      ;
; -1.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.004      ;
; -1.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.004      ;
; -1.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.004      ;
; -1.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.004      ;
; -1.898 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.934      ;
; -1.898 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.934      ;
; -1.898 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.934      ;
; -1.898 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.934      ;
; -1.898 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.934      ;
; -1.898 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.934      ;
; -1.898 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 2.934      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SCK'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -1.531 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.349      ;
; -1.531 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.349      ;
; -1.530 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.348      ;
; -1.528 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.346      ;
; -1.526 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.344      ;
; -1.525 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.343      ;
; -1.525 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.343      ;
; -1.524 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.342      ;
; -1.423 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.241      ;
; -1.423 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.241      ;
; -1.422 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.240      ;
; -1.420 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.238      ;
; -1.418 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.236      ;
; -1.417 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.235      ;
; -1.417 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.235      ;
; -1.416 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 0.500        ; -0.718     ; 1.234      ;
; -0.811 ; lpm_ff:inst12|dffs[9]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clkFPGA                 ; SCK         ; 0.500        ; 0.001      ; 1.348      ;
; -0.805 ; lpm_ff:inst12|dffs[11]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clkFPGA                 ; SCK         ; 0.500        ; 0.002      ; 1.343      ;
; -0.803 ; lpm_ff:inst12|dffs[6]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clkFPGA                 ; SCK         ; 0.500        ; 0.002      ; 1.341      ;
; -0.802 ; lpm_ff:inst12|dffs[8]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clkFPGA                 ; SCK         ; 0.500        ; 0.002      ; 1.340      ;
; -0.797 ; lpm_ff:inst12|dffs[12]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clkFPGA                 ; SCK         ; 0.500        ; 0.002      ; 1.335      ;
; -0.794 ; lpm_ff:inst12|dffs[7]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clkFPGA                 ; SCK         ; 0.500        ; 0.002      ; 1.332      ;
; -0.791 ; lpm_ff:inst12|dffs[5]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clkFPGA                 ; SCK         ; 0.500        ; 0.002      ; 1.329      ;
; -0.791 ; lpm_ff:inst12|dffs[10]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clkFPGA                 ; SCK         ; 0.500        ; 0.002      ; 1.329      ;
; -0.083 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 1.119      ;
; -0.058 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 1.094      ;
; -0.027 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 1.063      ;
; -0.026 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 1.062      ;
; -0.025 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 1.061      ;
; -0.024 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 1.060      ;
; -0.024 ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 1.060      ;
; 0.066  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[2]                                        ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.970      ;
; 0.242  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.794      ;
; 0.243  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.793      ;
; 0.243  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.793      ;
; 0.244  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.792      ;
; 0.245  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.791      ;
; 0.245  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.791      ;
; 0.247  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.789      ;
; 0.379  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[1]                                        ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; contador:inst3|saida[2]                                        ; contador:inst3|saida[2]                                        ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.657      ;
; 1.740  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 2.664      ; 1.710      ;
; 1.740  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 2.664      ; 1.710      ;
; 1.741  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 2.664      ; 1.709      ;
; 1.743  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 2.664      ; 1.707      ;
; 1.745  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 2.664      ; 1.705      ;
; 1.746  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 2.664      ; 1.704      ;
; 1.746  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 2.664      ; 1.704      ;
; 1.747  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 2.664      ; 1.703      ;
; 2.240  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 2.664      ; 1.710      ;
; 2.240  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 2.664      ; 1.710      ;
; 2.241  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 2.664      ; 1.709      ;
; 2.243  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 2.664      ; 1.707      ;
; 2.245  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 2.664      ; 1.705      ;
; 2.246  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 2.664      ; 1.704      ;
; 2.246  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 2.664      ; 1.704      ;
; 2.247  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 2.664      ; 1.703      ;
; 2.792  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 2.663      ; 0.657      ;
; 2.854  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 3.382      ; 1.314      ;
; 2.854  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 3.382      ; 1.314      ;
; 3.292  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 2.663      ; 0.657      ;
; 3.354  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 3.382      ; 1.314      ;
; 3.354  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 3.382      ; 1.314      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'contador:inst3|saida[0]'                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                 ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+
; -0.666 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.538      ;
; -0.641 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.837      ; 3.514      ;
; -0.595 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.467      ;
; -0.524 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.396      ;
; -0.453 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.325      ;
; -0.440 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.312      ;
; -0.436 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.308      ;
; -0.415 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.837      ; 3.288      ;
; -0.410 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.282      ;
; -0.387 ; lpm_ff:UMIDADE|dffs[6]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.259      ;
; -0.377 ; lpm_ff:TEMPERATURA|dffs[4]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.249      ;
; -0.369 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.241      ;
; -0.365 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.237      ;
; -0.365 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.237      ;
; -0.339 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.211      ;
; -0.316 ; lpm_ff:UMIDADE|dffs[6]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.188      ;
; -0.306 ; lpm_ff:TEMPERATURA|dffs[4]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.178      ;
; -0.294 ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.166      ;
; -0.294 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.166      ;
; -0.294 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.166      ;
; -0.293 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.165      ;
; -0.271 ; lpm_ff:TEMPERATURA|dffs[5]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.143      ;
; -0.260 ; lpm_ff:TEMPERATURA|dffs[3]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.132      ;
; -0.255 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[3]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.837      ; 3.128      ;
; -0.226 ; lpm_ff:UMIDADE|dffs[3]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.098      ;
; -0.223 ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.095      ;
; -0.223 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.095      ;
; -0.222 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.094      ;
; -0.210 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.082      ;
; -0.200 ; lpm_ff:TEMPERATURA|dffs[5]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.072      ;
; -0.189 ; lpm_ff:TEMPERATURA|dffs[3]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.061      ;
; -0.180 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.052      ;
; -0.165 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.807      ; 3.008      ;
; -0.156 ; lpm_ff:UMIDADE|dffs[4]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.028      ;
; -0.155 ; lpm_ff:UMIDADE|dffs[3]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.027      ;
; -0.151 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.023      ;
; -0.150 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.022      ;
; -0.147 ; lpm_ff:TEMPERATURA|dffs[4]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.019      ;
; -0.139 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.011      ;
; -0.135 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 3.007      ;
; -0.123 ; lpm_ff:UMIDADE|dffs[5]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.995      ;
; -0.109 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.981      ;
; -0.085 ; lpm_ff:UMIDADE|dffs[4]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.957      ;
; -0.080 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.952      ;
; -0.076 ; lpm_ff:TEMPERATURA|dffs[4]                                                          ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.948      ;
; -0.070 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.837      ; 2.943      ;
; -0.067 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.939      ;
; -0.064 ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.936      ;
; -0.064 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.936      ;
; -0.052 ; lpm_ff:UMIDADE|dffs[5]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.924      ;
; -0.041 ; lpm_ff:TEMPERATURA|dffs[5]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.913      ;
; -0.040 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.912      ;
; -0.036 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.908      ;
; -0.033 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[3]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.837      ; 2.906      ;
; -0.030 ; lpm_ff:TEMPERATURA|dffs[3]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.902      ;
; -0.024 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.837      ; 2.897      ;
; -0.006 ; lpm_ff:TEMPERATURA|dffs[6]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.878      ;
; 0.004  ; lpm_ff:UMIDADE|dffs[3]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.868      ;
; 0.004  ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.868      ;
; 0.007  ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.865      ;
; 0.009  ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.863      ;
; 0.041  ; lpm_ff:TEMPERATURA|dffs[3]                                                          ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.831      ;
; 0.065  ; lpm_ff:TEMPERATURA|dffs[6]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.807      ;
; 0.074  ; lpm_ff:UMIDADE|dffs[4]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.798      ;
; 0.074  ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.798      ;
; 0.075  ; lpm_ff:UMIDADE|dffs[3]                                                              ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.797      ;
; 0.075  ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.797      ;
; 0.080  ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.792      ;
; 0.107  ; lpm_ff:UMIDADE|dffs[5]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.765      ;
; 0.114  ; lpm_ff:TEMPERATURA|dffs[3]                                                          ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.758      ;
; 0.116  ; lpm_ff:UMIDADE|dffs[6]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.756      ;
; 0.119  ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.753      ;
; 0.126  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.716      ;
; 0.145  ; lpm_ff:UMIDADE|dffs[4]                                                              ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.727      ;
; 0.146  ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.726      ;
; 0.147  ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.725      ;
; 0.148  ; lpm_ff:UMIDADE|dffs[3]                                                              ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.724      ;
; 0.186  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.656      ;
; 0.188  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.654      ;
; 0.190  ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.682      ;
; 0.192  ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.680      ;
; 0.197  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.645      ;
; 0.210  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[3]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.807      ; 2.633      ;
; 0.211  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4] ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.807      ; 2.632      ;
; 0.230  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.612      ;
; 0.257  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.585      ;
; 0.259  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.583      ;
; 0.301  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.541      ;
; 0.310  ; lpm_ff:TEMPERATURA|dffs[4]                                                          ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.562      ;
; 0.344  ; lpm_ff:TEMPERATURA|dffs[5]                                                          ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.528      ;
; 0.347  ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.525      ;
; 0.356  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.486      ;
; 0.401  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.441      ;
; 0.403  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.439      ;
; 0.413  ; lpm_ff:TEMPERATURA|dffs[7]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.836      ; 2.459      ;
; 0.416  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4] ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.426      ;
; 0.418  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6] ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.424      ;
; 0.427  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.415      ;
; 0.460  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5] ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.382      ;
; 0.472  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 1.806      ; 2.370      ;
+--------+-------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SCK'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -2.584 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 3.382      ; 1.314      ;
; -2.584 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 3.382      ; 1.314      ;
; -2.522 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 2.663      ; 0.657      ;
; -2.084 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 3.382      ; 1.314      ;
; -2.084 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 3.382      ; 1.314      ;
; -2.022 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 2.663      ; 0.657      ;
; -1.477 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 2.664      ; 1.703      ;
; -1.476 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 2.664      ; 1.704      ;
; -1.476 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 2.664      ; 1.704      ;
; -1.475 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 2.664      ; 1.705      ;
; -1.473 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 2.664      ; 1.707      ;
; -1.471 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 2.664      ; 1.709      ;
; -1.470 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 2.664      ; 1.710      ;
; -1.470 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 2.664      ; 1.710      ;
; -0.977 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 2.664      ; 1.703      ;
; -0.976 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 2.664      ; 1.704      ;
; -0.976 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 2.664      ; 1.704      ;
; -0.975 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 2.664      ; 1.705      ;
; -0.973 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 2.664      ; 1.707      ;
; -0.971 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 2.664      ; 1.709      ;
; -0.970 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 2.664      ; 1.710      ;
; -0.970 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 2.664      ; 1.710      ;
; 0.391  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[1]                                        ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; contador:inst3|saida[2]                                        ; contador:inst3|saida[2]                                        ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.657      ;
; 0.523  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.789      ;
; 0.525  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.791      ;
; 0.525  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.792      ;
; 0.527  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.793      ;
; 0.528  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.794      ;
; 0.704  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[2]                                        ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.970      ;
; 0.794  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.794  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 1.062      ;
; 0.797  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 1.063      ;
; 0.828  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 1.094      ;
; 0.853  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 1.119      ;
; 1.561  ; lpm_ff:inst12|dffs[5]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clkFPGA                 ; SCK         ; -0.500       ; 0.002      ; 1.329      ;
; 1.561  ; lpm_ff:inst12|dffs[10]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clkFPGA                 ; SCK         ; -0.500       ; 0.002      ; 1.329      ;
; 1.564  ; lpm_ff:inst12|dffs[7]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clkFPGA                 ; SCK         ; -0.500       ; 0.002      ; 1.332      ;
; 1.567  ; lpm_ff:inst12|dffs[12]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clkFPGA                 ; SCK         ; -0.500       ; 0.002      ; 1.335      ;
; 1.572  ; lpm_ff:inst12|dffs[8]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clkFPGA                 ; SCK         ; -0.500       ; 0.002      ; 1.340      ;
; 1.573  ; lpm_ff:inst12|dffs[6]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clkFPGA                 ; SCK         ; -0.500       ; 0.002      ; 1.341      ;
; 1.575  ; lpm_ff:inst12|dffs[11]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clkFPGA                 ; SCK         ; -0.500       ; 0.002      ; 1.343      ;
; 1.581  ; lpm_ff:inst12|dffs[9]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clkFPGA                 ; SCK         ; -0.500       ; 0.001      ; 1.348      ;
; 2.186  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.234      ;
; 2.187  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.235      ;
; 2.187  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.235      ;
; 2.188  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.236      ;
; 2.190  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.238      ;
; 2.192  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.240      ;
; 2.193  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.241      ;
; 2.193  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.241      ;
; 2.294  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.342      ;
; 2.295  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.343      ;
; 2.295  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.343      ;
; 2.296  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.344      ;
; 2.298  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.346      ;
; 2.300  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.348      ;
; 2.301  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.349      ;
; 2.301  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; -0.500       ; -0.718     ; 1.349      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'contador:inst3|saida[0]'                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                 ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+
; -0.777 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]  ; lpm_dff:inst28|dffs[0]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.807      ; 1.296      ;
; -0.760 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]  ; lpm_dff:inst28|dffs[1]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.807      ; 1.313      ;
; -0.746 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]  ; lpm_dff:inst28|dffs[2]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.807      ; 1.327      ;
; -0.388 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 1.684      ;
; -0.371 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10] ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 1.701      ;
; -0.366 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 1.706      ;
; -0.360 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 1.712      ;
; -0.349 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 1.723      ;
; -0.319 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 1.753      ;
; -0.287 ; lpm_ff:UMIDADE|dffs[7]                                                               ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 1.815      ;
; -0.247 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]  ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 1.825      ;
; -0.191 ; lpm_ff:UMIDADE|dffs[3]                                                               ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 1.911      ;
; -0.190 ; lpm_ff:TEMPERATURA|dffs[7]                                                           ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 1.912      ;
; -0.188 ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 1.914      ;
; -0.156 ; lpm_ff:TEMPERATURA|dffs[3]                                                           ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 1.946      ;
; -0.146 ; lpm_ff:UMIDADE|dffs[4]                                                               ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 1.956      ;
; -0.116 ; lpm_ff:TEMPERATURA|dffs[6]                                                           ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 1.986      ;
; -0.107 ; lpm_ff:UMIDADE|dffs[5]                                                               ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 1.995      ;
; -0.005 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.067      ;
; -0.001 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.071      ;
; 0.017  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.089      ;
; 0.026  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.098      ;
; 0.034  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.106      ;
; 0.039  ; lpm_ff:UMIDADE|dffs[2]                                                               ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.141      ;
; 0.040  ; lpm_ff:TEMPERATURA|dffs[5]                                                           ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.142      ;
; 0.059  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]  ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.131      ;
; 0.066  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.138      ;
; 0.068  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.140      ;
; 0.070  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.142      ;
; 0.072  ; lpm_ff:TEMPERATURA|dffs[4]                                                           ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.174      ;
; 0.097  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.169      ;
; 0.108  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.180      ;
; 0.130  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]  ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.202      ;
; 0.137  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.209      ;
; 0.139  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]  ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.211      ;
; 0.139  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.211      ;
; 0.141  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.213      ;
; 0.168  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.240      ;
; 0.176  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]  ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.248      ;
; 0.179  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.251      ;
; 0.189  ; lpm_ff:UMIDADE|dffs[7]                                                               ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.291      ;
; 0.193  ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.295      ;
; 0.195  ; lpm_ff:TEMPERATURA|dffs[1]                                                           ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.297      ;
; 0.196  ; lpm_ff:UMIDADE|dffs[3]                                                               ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.298      ;
; 0.201  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]  ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.273      ;
; 0.210  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.282      ;
; 0.212  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.284      ;
; 0.229  ; lpm_ff:TEMPERATURA|dffs[6]                                                           ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.331      ;
; 0.231  ; lpm_ff:TEMPERATURA|dffs[3]                                                           ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.333      ;
; 0.239  ; lpm_ff:UMIDADE|dffs[4]                                                               ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.341      ;
; 0.239  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.311      ;
; 0.240  ; lpm_ff:UMIDADE|dffs[1]                                                               ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.342      ;
; 0.247  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]  ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.319      ;
; 0.260  ; lpm_ff:UMIDADE|dffs[7]                                                               ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.362      ;
; 0.264  ; lpm_ff:TEMPERATURA|dffs[1]                                                           ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.366      ;
; 0.266  ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.368      ;
; 0.267  ; lpm_ff:UMIDADE|dffs[3]                                                               ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.369      ;
; 0.268  ; lpm_ff:UMIDADE|dffs[6]                                                               ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.370      ;
; 0.270  ; lpm_ff:TEMPERATURA|dffs[0]                                                           ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.372      ;
; 0.272  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.344      ;
; 0.277  ; lpm_ff:UMIDADE|dffs[5]                                                               ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.379      ;
; 0.281  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.353      ;
; 0.283  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.355      ;
; 0.286  ; lpm_ff:TEMPERATURA|dffs[7]                                                           ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.388      ;
; 0.296  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.368      ;
; 0.298  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]  ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.370      ;
; 0.302  ; lpm_ff:TEMPERATURA|dffs[3]                                                           ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.404      ;
; 0.307  ; lpm_ff:UMIDADE|dffs[5]                                                               ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.409      ;
; 0.308  ; lpm_ff:UMIDADE|dffs[4]                                                               ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.410      ;
; 0.309  ; lpm_ff:UMIDADE|dffs[1]                                                               ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.411      ;
; 0.310  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.382      ;
; 0.337  ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.439      ;
; 0.338  ; lpm_ff:UMIDADE|dffs[3]                                                               ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.440      ;
; 0.338  ; lpm_ff:UMIDADE|dffs[4]                                                               ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.440      ;
; 0.339  ; lpm_ff:TEMPERATURA|dffs[0]                                                           ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.441      ;
; 0.343  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.415      ;
; 0.352  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.424      ;
; 0.354  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.426      ;
; 0.357  ; lpm_ff:TEMPERATURA|dffs[7]                                                           ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.459      ;
; 0.367  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.439      ;
; 0.369  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]  ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.441      ;
; 0.373  ; lpm_ff:TEMPERATURA|dffs[3]                                                           ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.475      ;
; 0.375  ; lpm_ff:TEMPERATURA|dffs[1]                                                           ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.477      ;
; 0.408  ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.510      ;
; 0.408  ; lpm_ff:UMIDADE|dffs[3]                                                               ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.510      ;
; 0.414  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.486      ;
; 0.420  ; lpm_ff:UMIDADE|dffs[1]                                                               ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.522      ;
; 0.422  ; lpm_ff:UMIDADE|dffs[2]                                                               ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.524      ;
; 0.425  ; lpm_ff:TEMPERATURA|dffs[5]                                                           ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.527      ;
; 0.429  ; lpm_ff:TEMPERATURA|dffs[6]                                                           ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.531      ;
; 0.442  ; lpm_ff:TEMPERATURA|dffs[3]                                                           ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.544      ;
; 0.446  ; lpm_ff:TEMPERATURA|dffs[1]                                                           ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.548      ;
; 0.448  ; lpm_ff:TEMPERATURA|dffs[0]                                                           ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.550      ;
; 0.455  ; lpm_ff:TEMPERATURA|dffs[5]                                                           ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.557      ;
; 0.458  ; lpm_ff:TEMPERATURA|dffs[4]                                                           ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.560      ;
; 0.469  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.806      ; 2.541      ;
; 0.476  ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.578      ;
; 0.492  ; lpm_ff:UMIDADE|dffs[1]                                                               ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.594      ;
; 0.493  ; lpm_ff:UMIDADE|dffs[2]                                                               ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.595      ;
; 0.496  ; lpm_ff:UMIDADE|dffs[0]                                                               ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 1.836      ; 2.598      ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clkFPGA'                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                      ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.514 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[0]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.664      ;
; -0.514 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[1]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.664      ;
; -0.514 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[2]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.664      ;
; -0.514 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[3]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.664      ;
; -0.514 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[4]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.664      ;
; -0.514 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[5]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.664      ;
; -0.514 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[6]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.664      ;
; -0.514 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[7]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.664      ;
; -0.510 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[0]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.668      ;
; -0.510 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[1]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.668      ;
; -0.510 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[2]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.668      ;
; -0.510 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[3]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.668      ;
; -0.510 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[4]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.668      ;
; -0.510 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[5]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.668      ;
; -0.510 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[6]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.668      ;
; -0.510 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[7]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 2.662      ; 2.668      ;
; -0.014 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[0]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.664      ;
; -0.014 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[1]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.664      ;
; -0.014 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[2]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.664      ;
; -0.014 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[3]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.664      ;
; -0.014 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[4]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.664      ;
; -0.014 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[5]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.664      ;
; -0.014 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[6]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.664      ;
; -0.014 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[7]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.664      ;
; -0.010 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[0]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.668      ;
; -0.010 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[1]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.668      ;
; -0.010 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[2]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.668      ;
; -0.010 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[3]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.668      ;
; -0.010 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[4]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.668      ;
; -0.010 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[5]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.668      ;
; -0.010 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[6]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.668      ;
; -0.010 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[7]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 2.662      ; 2.668      ;
; 0.795  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.061      ;
; 0.806  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.080      ;
; 0.816  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.082      ;
; 0.816  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.082      ;
; 0.818  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.084      ;
; 0.838  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.108      ;
; 0.845  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.111      ;
; 0.847  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.113      ;
; 0.849  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.115      ;
; 0.849  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.115      ;
; 0.964  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[4]                                                                                        ; clkARDUINO              ; clkFPGA     ; 0.000        ; -0.001     ; 1.229      ;
; 1.000  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; lpm_ff:UMIDADE|dffs[1]                                                                                       ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.258      ;
; 1.011  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; lpm_ff:UMIDADE|dffs[3]                                                                                       ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.269      ;
; 1.011  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; lpm_ff:UMIDADE|dffs[5]                                                                                       ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.269      ;
; 1.080  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[1]                                                                                        ; clkARDUINO              ; clkFPGA     ; 0.000        ; 0.000      ; 1.346      ;
; 1.091  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[2]                                                                                        ; clkARDUINO              ; clkFPGA     ; 0.000        ; 0.000      ; 1.357      ;
; 1.098  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[3]                                                                                        ; clkARDUINO              ; clkFPGA     ; 0.000        ; -0.001     ; 1.363      ;
; 1.099  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[4]                                                                                        ; clkARDUINO              ; clkFPGA     ; 0.000        ; -0.001     ; 1.364      ;
; 1.130  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; lpm_ff:UMIDADE|dffs[4]                                                                                       ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.388      ;
; 1.130  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                                  ; lpm_ff:TEMPERATURA|dffs[4]                                                                                   ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.388      ;
; 1.143  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; lpm_ff:TEMPERATURA|dffs[7]                                                                                   ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.401      ;
; 1.145  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; lpm_ff:UMIDADE|dffs[0]                                                                                       ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.403      ;
; 1.145  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; lpm_ff:UMIDADE|dffs[6]                                                                                       ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.403      ;
; 1.145  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                                  ; lpm_ff:UMIDADE|dffs[7]                                                                                       ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.403      ;
; 1.146  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; lpm_ff:TEMPERATURA|dffs[2]                                                                                   ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.404      ;
; 1.146  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                                  ; lpm_ff:TEMPERATURA|dffs[6]                                                                                   ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.404      ;
; 1.148  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                                  ; lpm_ff:TEMPERATURA|dffs[0]                                                                                   ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.406      ;
; 1.149  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                                  ; lpm_ff:UMIDADE|dffs[2]                                                                                       ; SCK                     ; clkFPGA     ; 0.000        ; -0.008     ; 1.407      ;
; 1.178  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; clkARDUINO              ; clkFPGA     ; 0.000        ; 0.062      ; 1.474      ;
; 1.178  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.444      ;
; 1.189  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.455      ;
; 1.193  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.459      ;
; 1.195  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; clkARDUINO              ; clkFPGA     ; 0.000        ; 0.062      ; 1.491      ;
; 1.196  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.463      ;
; 1.199  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.465      ;
; 1.201  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.467      ;
; 1.212  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; clkARDUINO              ; clkFPGA     ; 0.000        ; 0.062      ; 1.508      ;
; 1.224  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.491      ;
; 1.227  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.493      ;
; 1.228  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.494      ;
; 1.228  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.494      ;
; 1.231  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.497      ;
; 1.231  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.497      ;
; 1.231  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.497      ;
; 1.233  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.499      ;
; 1.235  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 1.501      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clkARDUINO'                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.829 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.095      ;
; 0.841 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.107      ;
; 0.845 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.112      ;
; 0.876 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.142      ;
; 0.877 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.143      ;
; 0.887 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.153      ;
; 1.212 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.478      ;
; 1.224 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.490      ;
; 1.228 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.494      ;
; 1.229 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.495      ;
; 1.262 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.528      ;
; 1.273 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.539      ;
; 1.283 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.549      ;
; 1.295 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.561      ;
; 1.299 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.565      ;
; 1.300 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.566      ;
; 1.344 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.610      ;
; 1.354 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.620      ;
; 1.370 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.636      ;
; 1.371 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.637      ;
; 1.415 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.681      ;
; 1.425 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.691      ;
; 1.441 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.707      ;
; 1.442 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.708      ;
; 1.496 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.762      ;
; 1.512 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.778      ;
; 1.567 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.833      ;
; 2.091 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.357      ;
; 2.091 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.357      ;
; 2.091 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.357      ;
; 2.091 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.357      ;
; 2.091 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.357      ;
; 2.091 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.357      ;
; 2.123 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.389      ;
; 2.333 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.599      ;
; 2.333 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.599      ;
; 2.333 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.599      ;
; 2.333 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.599      ;
; 2.368 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.634      ;
; 2.368 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.634      ;
; 2.368 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.634      ;
; 2.368 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.634      ;
; 2.368 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.634      ;
; 2.371 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.637      ;
; 2.371 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.637      ;
; 2.371 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.637      ;
; 2.398 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.664      ;
; 2.398 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.664      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clkARDUINO'                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.369 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.405      ;
; -2.369 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.405      ;
; -2.369 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.405      ;
; -2.369 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.405      ;
; -2.369 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.405      ;
; -2.369 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.405      ;
; -2.369 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.405      ;
; -2.314 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.350      ;
; -2.314 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.350      ;
; -2.314 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.350      ;
; -2.314 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.350      ;
; -2.314 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.350      ;
; -2.314 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.350      ;
; -2.314 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.350      ;
; -2.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.280      ;
; -2.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.280      ;
; -2.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.280      ;
; -2.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.280      ;
; -2.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.280      ;
; -2.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.280      ;
; -2.244 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.280      ;
; -2.217 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.253      ;
; -2.217 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.253      ;
; -2.217 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.253      ;
; -2.217 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.253      ;
; -2.217 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.253      ;
; -2.217 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.253      ;
; -2.217 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.253      ;
; -2.097 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.133      ;
; -2.097 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.133      ;
; -2.097 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.133      ;
; -2.097 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.133      ;
; -2.097 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.133      ;
; -2.097 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.133      ;
; -2.097 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.133      ;
; -2.064 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.100      ;
; -2.064 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.100      ;
; -2.064 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.100      ;
; -2.064 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.100      ;
; -2.064 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.100      ;
; -2.064 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.100      ;
; -2.064 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.100      ;
; -1.994 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.030      ;
; -1.994 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 3.030      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clkARDUINO'                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.219 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.485      ;
; 2.219 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.485      ;
; 2.219 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.485      ;
; 2.219 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.485      ;
; 2.219 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.485      ;
; 2.219 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.485      ;
; 2.219 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.485      ;
; 2.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.519      ;
; 2.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.519      ;
; 2.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.519      ;
; 2.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.519      ;
; 2.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.519      ;
; 2.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.519      ;
; 2.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.519      ;
; 2.461 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.727      ;
; 2.461 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.727      ;
; 2.461 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.727      ;
; 2.461 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.727      ;
; 2.461 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.727      ;
; 2.461 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.727      ;
; 2.461 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.727      ;
; 2.496 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.762      ;
; 2.496 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.762      ;
; 2.496 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.762      ;
; 2.496 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.762      ;
; 2.496 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.762      ;
; 2.496 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.762      ;
; 2.496 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.762      ;
; 2.499 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.765      ;
; 2.499 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.765      ;
; 2.499 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.765      ;
; 2.499 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.765      ;
; 2.499 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.765      ;
; 2.499 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.765      ;
; 2.499 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.765      ;
; 2.528 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.794      ;
; 2.528 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.794      ;
; 2.528 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.794      ;
; 2.528 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.794      ;
; 2.528 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.794      ;
; 2.528 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.794      ;
; 2.528 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.794      ;
; 2.543 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.809      ;
; 2.543 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.809      ;
; 2.543 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.809      ;
; 2.543 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.809      ;
; 2.543 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.809      ;
; 2.543 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.809      ;
; 2.543 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 2.809      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clkFPGA'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clkFPGA ; Rise       ; clkFPGA                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[0]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[0]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[1]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[1]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[2]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[2]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[3]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[3]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[4]                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SCK'                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SCK   ; Rise       ; SCK                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK~clkctrl|inclk[0]                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK~clkctrl|inclk[0]                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK~clkctrl|outclk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK~clkctrl|outclk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[0]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[0]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[1]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[1]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[2]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[2]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                        ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clkARDUINO'                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clkARDUINO ; Rise       ; clkARDUINO                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'contador:inst3|saida[0]'                                                                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[9]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst3|cout|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst3|cout|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst3|cout|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst3|cout|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst3|cout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst3|cout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst3|cout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst3|cout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst3|saida[0]|regout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst3|saida[0]|regout       ;
+--------+--------------+----------------+------------------+-------------------------+------------+-----------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MOSI      ; SCK        ; 3.477 ; 3.477 ; Rise       ; SCK             ;
; chave     ; clkARDUINO ; 0.941 ; 0.941 ; Rise       ; clkARDUINO      ;
; selData   ; clkFPGA    ; 4.685 ; 4.685 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MOSI      ; SCK        ; -3.247 ; -3.247 ; Rise       ; SCK             ;
; chave     ; clkARDUINO ; -0.711 ; -0.711 ; Rise       ; clkARDUINO      ;
; selData   ; clkFPGA    ; -4.410 ; -4.410 ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MISO      ; SCK        ; 9.026  ; 9.026  ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 9.548  ; 9.548  ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 10.935 ; 10.935 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 10.176 ; 10.176 ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MISO      ; SCK        ; 9.026 ; 9.026 ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 8.628 ; 8.628 ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 7.755 ; 7.755 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 7.725 ; 7.725 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 8.305 ; 8.305 ;       ;
; chave      ; LED_ATIV    ; 7.216 ;       ;       ; 7.216 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 8.305 ; 8.305 ;       ;
; chave      ; LED_ATIV    ; 7.216 ;       ;       ; 7.216 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clkFPGA                 ; -0.979 ; -38.397       ;
; clkARDUINO              ; -0.530 ; -3.710        ;
; SCK                     ; -0.296 ; -2.345        ;
; contador:inst3|saida[0] ; 0.235  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast Model Hold Summary                          ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; SCK                     ; -1.566 ; -13.651       ;
; clkFPGA                 ; -0.642 ; -10.240       ;
; contador:inst3|saida[0] ; -0.228 ; -1.166        ;
; clkARDUINO              ; 0.372  ; 0.000         ;
+-------------------------+--------+---------------+


+-------------------------------------+
; Fast Model Recovery Summary         ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; clkARDUINO ; -0.602 ; -4.214        ;
+------------+--------+---------------+


+------------------------------------+
; Fast Model Removal Summary         ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; clkARDUINO ; 1.090 ; 0.000         ;
+------------+-------+---------------+


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; clkFPGA                 ; -1.423 ; -122.454      ;
; SCK                     ; -1.380 ; -20.380       ;
; clkARDUINO              ; -1.380 ; -8.380        ;
; contador:inst3|saida[0] ; -0.500 ; -13.000       ;
+-------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clkFPGA'                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                    ; To Node                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10]    ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]     ; clkFPGA      ; clkFPGA     ; 1.000        ; -0.018     ; 1.960      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.673 ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12] ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.705      ;
; -0.660 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.692      ;
; -0.660 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.692      ;
; -0.660 ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]  ; clkFPGA      ; clkFPGA     ; 1.000        ; 0.000      ; 1.692      ;
+--------+--------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clkARDUINO'                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.530 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.562      ;
; -0.502 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.534      ;
; -0.502 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.534      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.473 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.505      ;
; -0.451 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.483      ;
; -0.451 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.483      ;
; -0.398 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.430      ;
; -0.398 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.430      ;
; -0.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.408      ;
; -0.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.408      ;
; -0.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.408      ;
; -0.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.408      ;
; -0.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.408      ;
; -0.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.408      ;
; -0.376 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.408      ;
; -0.342 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.374      ;
; -0.342 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.374      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SCK'                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.296 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.643      ;
; -0.296 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.643      ;
; -0.295 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.642      ;
; -0.294 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.641      ;
; -0.292 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.639      ;
; -0.291 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.638      ;
; -0.291 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.638      ;
; -0.290 ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.637      ;
; -0.244 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.591      ;
; -0.244 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.591      ;
; -0.243 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.590      ;
; -0.242 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.589      ;
; -0.240 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.587      ;
; -0.239 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.586      ;
; -0.239 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.586      ;
; -0.238 ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 0.500        ; -0.185     ; 0.585      ;
; -0.120 ; lpm_ff:inst12|dffs[5]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clkFPGA                 ; SCK         ; 0.500        ; -0.001     ; 0.651      ;
; -0.104 ; lpm_ff:inst12|dffs[9]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clkFPGA                 ; SCK         ; 0.500        ; -0.001     ; 0.635      ;
; -0.100 ; lpm_ff:inst12|dffs[8]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clkFPGA                 ; SCK         ; 0.500        ; -0.001     ; 0.631      ;
; -0.100 ; lpm_ff:inst12|dffs[11]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clkFPGA                 ; SCK         ; 0.500        ; -0.001     ; 0.631      ;
; -0.095 ; lpm_ff:inst12|dffs[12]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clkFPGA                 ; SCK         ; 0.500        ; -0.001     ; 0.626      ;
; -0.094 ; lpm_ff:inst12|dffs[6]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clkFPGA                 ; SCK         ; 0.500        ; -0.001     ; 0.625      ;
; -0.094 ; lpm_ff:inst12|dffs[7]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clkFPGA                 ; SCK         ; 0.500        ; -0.001     ; 0.625      ;
; -0.093 ; lpm_ff:inst12|dffs[10]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clkFPGA                 ; SCK         ; 0.500        ; -0.001     ; 0.624      ;
; 0.491  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.541      ;
; 0.505  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.527      ;
; 0.516  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.516      ;
; 0.517  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.515      ;
; 0.518  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.514      ;
; 0.518  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.514      ;
; 0.519  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.513      ;
; 0.561  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[2]                                        ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.471      ;
; 0.637  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.395      ;
; 0.637  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.395      ;
; 0.638  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.394      ;
; 0.639  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.393      ;
; 0.639  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.393      ;
; 0.640  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.392      ;
; 0.641  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.391      ;
; 0.665  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[1]                                        ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; contador:inst3|saida[2]                                        ; contador:inst3|saida[2]                                        ; SCK                     ; SCK         ; 1.000        ; 0.000      ; 0.367      ;
; 1.514  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 1.641      ; 0.800      ;
; 1.514  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 1.641      ; 0.800      ;
; 1.515  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 1.641      ; 0.799      ;
; 1.516  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 1.641      ; 0.798      ;
; 1.518  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 1.641      ; 0.796      ;
; 1.519  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 1.641      ; 0.795      ;
; 1.519  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 1.641      ; 0.795      ;
; 1.520  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 1.641      ; 0.794      ;
; 1.875  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 1.826      ; 0.624      ;
; 1.875  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 1.826      ; 0.624      ;
; 1.946  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0] ; SCK         ; 0.500        ; 1.640      ; 0.367      ;
; 2.014  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 1.641      ; 0.800      ;
; 2.014  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 1.641      ; 0.800      ;
; 2.015  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 1.641      ; 0.799      ;
; 2.016  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 1.641      ; 0.798      ;
; 2.018  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 1.641      ; 0.796      ;
; 2.019  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 1.641      ; 0.795      ;
; 2.019  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 1.641      ; 0.795      ;
; 2.020  ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 1.641      ; 0.794      ;
; 2.375  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 1.826      ; 0.624      ;
; 2.375  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 1.826      ; 0.624      ;
; 2.446  ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0] ; SCK         ; 1.000        ; 1.640      ; 0.367      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'contador:inst3|saida[0]'                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                           ; To Node                 ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.235 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.573      ;
; 0.249 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.559      ;
; 0.270 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.538      ;
; 0.306 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.502      ;
; 0.338 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.470      ;
; 0.341 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.467      ;
; 0.349 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.459      ;
; 0.353 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.455      ;
; 0.364 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.444      ;
; 0.373 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.435      ;
; 0.375 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.433      ;
; 0.380 ; lpm_ff:UMIDADE|dffs[6]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.428      ;
; 0.381 ; lpm_ff:TEMPERATURA|dffs[4]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.427      ;
; 0.387 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[3]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.421      ;
; 0.388 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.420      ;
; 0.399 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.409      ;
; 0.404 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.362      ;
; 0.409 ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.399      ;
; 0.410 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.398      ;
; 0.415 ; lpm_ff:UMIDADE|dffs[6]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.393      ;
; 0.416 ; lpm_ff:TEMPERATURA|dffs[4]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.392      ;
; 0.425 ; lpm_ff:TEMPERATURA|dffs[5]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.383      ;
; 0.431 ; lpm_ff:TEMPERATURA|dffs[3]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.377      ;
; 0.435 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.373      ;
; 0.436 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.372      ;
; 0.442 ; lpm_ff:UMIDADE|dffs[3]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.366      ;
; 0.444 ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.364      ;
; 0.460 ; lpm_ff:TEMPERATURA|dffs[5]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.348      ;
; 0.466 ; lpm_ff:TEMPERATURA|dffs[3]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.342      ;
; 0.467 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.341      ;
; 0.470 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.338      ;
; 0.472 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.336      ;
; 0.473 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.335      ;
; 0.476 ; lpm_ff:UMIDADE|dffs[4]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.332      ;
; 0.477 ; lpm_ff:UMIDADE|dffs[3]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.331      ;
; 0.482 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.326      ;
; 0.485 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[3]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.323      ;
; 0.492 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.316      ;
; 0.496 ; lpm_ff:UMIDADE|dffs[5]                                                              ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.312      ;
; 0.499 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.267      ;
; 0.502 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.306      ;
; 0.504 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.304      ;
; 0.505 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.261      ;
; 0.507 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.301      ;
; 0.508 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.300      ;
; 0.510 ; lpm_ff:TEMPERATURA|dffs[4]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.298      ;
; 0.511 ; lpm_ff:UMIDADE|dffs[4]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.297      ;
; 0.517 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.291      ;
; 0.529 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.237      ;
; 0.531 ; lpm_ff:UMIDADE|dffs[5]                                                              ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.277      ;
; 0.534 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.232      ;
; 0.535 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[3]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.231      ;
; 0.537 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4] ; lpm_dff:inst28|dffs[4]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.229      ;
; 0.538 ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.270      ;
; 0.539 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.269      ;
; 0.539 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.269      ;
; 0.540 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.226      ;
; 0.543 ; lpm_ff:UMIDADE|dffs[0]                                                              ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.265      ;
; 0.545 ; lpm_ff:TEMPERATURA|dffs[4]                                                          ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.263      ;
; 0.554 ; lpm_ff:TEMPERATURA|dffs[6]                                                          ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.254      ;
; 0.554 ; lpm_ff:TEMPERATURA|dffs[5]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.254      ;
; 0.554 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.254      ;
; 0.556 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.210      ;
; 0.557 ; lpm_ff:UMIDADE|dffs[2]                                                              ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.251      ;
; 0.560 ; lpm_ff:TEMPERATURA|dffs[3]                                                          ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.248      ;
; 0.564 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.202      ;
; 0.571 ; lpm_ff:UMIDADE|dffs[3]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.237      ;
; 0.573 ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.235      ;
; 0.576 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.232      ;
; 0.576 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.232      ;
; 0.589 ; lpm_ff:TEMPERATURA|dffs[6]                                                          ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.219      ;
; 0.591 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.175      ;
; 0.595 ; lpm_ff:UMIDADE|dffs[6]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.213      ;
; 0.595 ; lpm_ff:TEMPERATURA|dffs[3]                                                          ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.213      ;
; 0.604 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.204      ;
; 0.605 ; lpm_ff:UMIDADE|dffs[4]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.203      ;
; 0.606 ; lpm_ff:UMIDADE|dffs[3]                                                              ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.202      ;
; 0.607 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.159      ;
; 0.610 ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.198      ;
; 0.611 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.197      ;
; 0.625 ; lpm_ff:UMIDADE|dffs[5]                                                              ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.183      ;
; 0.626 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.182      ;
; 0.628 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.138      ;
; 0.632 ; lpm_ff:TEMPERATURA|dffs[3]                                                          ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.176      ;
; 0.634 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6] ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.132      ;
; 0.635 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.131      ;
; 0.640 ; lpm_ff:UMIDADE|dffs[4]                                                              ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.168      ;
; 0.641 ; lpm_ff:UMIDADE|dffs[1]                                                              ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.167      ;
; 0.642 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.124      ;
; 0.643 ; lpm_ff:UMIDADE|dffs[3]                                                              ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.165      ;
; 0.646 ; lpm_ff:TEMPERATURA|dffs[0]                                                          ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.162      ;
; 0.658 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4] ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.108      ;
; 0.660 ; lpm_ff:TEMPERATURA|dffs[2]                                                          ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.148      ;
; 0.663 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3] ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.103      ;
; 0.663 ; lpm_ff:TEMPERATURA|dffs[1]                                                          ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.145      ;
; 0.669 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6] ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.097      ;
; 0.670 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.096      ;
; 0.685 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5] ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.081      ;
; 0.685 ; lpm_ff:TEMPERATURA|dffs[4]                                                          ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.776      ; 1.123      ;
; 0.688 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 1.000        ; 0.734      ; 1.078      ;
+-------+-------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SCK'                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -1.566 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 1.640      ; 0.367      ;
; -1.495 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 1.826      ; 0.624      ;
; -1.495 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 1.826      ; 0.624      ;
; -1.140 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 1.641      ; 0.794      ;
; -1.139 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 1.641      ; 0.795      ;
; -1.139 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 1.641      ; 0.795      ;
; -1.138 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 1.641      ; 0.796      ;
; -1.136 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 1.641      ; 0.798      ;
; -1.135 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 1.641      ; 0.799      ;
; -1.134 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 1.641      ; 0.800      ;
; -1.134 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; contador:inst3|saida[0] ; SCK         ; 0.000        ; 1.641      ; 0.800      ;
; -1.066 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0]                                        ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 1.640      ; 0.367      ;
; -0.995 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[1]                                        ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 1.826      ; 0.624      ;
; -0.995 ; contador:inst3|saida[0]                                        ; contador:inst3|saida[2]                                        ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 1.826      ; 0.624      ;
; -0.640 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 1.641      ; 0.794      ;
; -0.639 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 1.641      ; 0.795      ;
; -0.639 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 1.641      ; 0.795      ;
; -0.638 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 1.641      ; 0.796      ;
; -0.636 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 1.641      ; 0.798      ;
; -0.635 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 1.641      ; 0.799      ;
; -0.634 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 1.641      ; 0.800      ;
; -0.634 ; contador:inst3|saida[0]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; contador:inst3|saida[0] ; SCK         ; -0.500       ; 1.641      ; 0.800      ;
; 0.215  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[1]                                        ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; contador:inst3|saida[2]                                        ; contador:inst3|saida[2]                                        ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.319  ; contador:inst3|saida[1]                                        ; contador:inst3|saida[2]                                        ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.471      ;
; 0.361  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.375  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.527      ;
; 0.389  ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; 0.000        ; 0.000      ; 0.541      ;
; 0.973  ; lpm_ff:inst12|dffs[10]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; clkFPGA                 ; SCK         ; -0.500       ; -0.001     ; 0.624      ;
; 0.974  ; lpm_ff:inst12|dffs[6]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; clkFPGA                 ; SCK         ; -0.500       ; -0.001     ; 0.625      ;
; 0.974  ; lpm_ff:inst12|dffs[7]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; clkFPGA                 ; SCK         ; -0.500       ; -0.001     ; 0.625      ;
; 0.975  ; lpm_ff:inst12|dffs[12]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; clkFPGA                 ; SCK         ; -0.500       ; -0.001     ; 0.626      ;
; 0.980  ; lpm_ff:inst12|dffs[8]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; clkFPGA                 ; SCK         ; -0.500       ; -0.001     ; 0.631      ;
; 0.980  ; lpm_ff:inst12|dffs[11]                                         ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; clkFPGA                 ; SCK         ; -0.500       ; -0.001     ; 0.631      ;
; 0.984  ; lpm_ff:inst12|dffs[9]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; clkFPGA                 ; SCK         ; -0.500       ; -0.001     ; 0.635      ;
; 1.000  ; lpm_ff:inst12|dffs[5]                                          ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; clkFPGA                 ; SCK         ; -0.500       ; -0.001     ; 0.651      ;
; 1.118  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.585      ;
; 1.119  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.586      ;
; 1.119  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.586      ;
; 1.120  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.587      ;
; 1.122  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.589      ;
; 1.123  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.590      ;
; 1.124  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.591      ;
; 1.124  ; contador:inst3|saida[2]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.591      ;
; 1.170  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.637      ;
; 1.171  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.638      ;
; 1.171  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.638      ;
; 1.172  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.639      ;
; 1.174  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.641      ;
; 1.175  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.642      ;
; 1.176  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.643      ;
; 1.176  ; contador:inst3|saida[1]                                        ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ; SCK                     ; SCK         ; -0.500       ; -0.185     ; 0.643      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clkFPGA'                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                      ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.642 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[0]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.292      ;
; -0.642 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[1]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.292      ;
; -0.642 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[2]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.292      ;
; -0.642 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[3]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.292      ;
; -0.642 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[4]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.292      ;
; -0.642 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[5]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.292      ;
; -0.642 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[6]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.292      ;
; -0.642 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[7]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.292      ;
; -0.638 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[0]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.296      ;
; -0.638 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[1]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.296      ;
; -0.638 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[2]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.296      ;
; -0.638 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[3]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.296      ;
; -0.638 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[4]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.296      ;
; -0.638 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[5]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.296      ;
; -0.638 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[6]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.296      ;
; -0.638 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[7]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; 0.000        ; 1.641      ; 1.296      ;
; -0.142 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[0]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.292      ;
; -0.142 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[1]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.292      ;
; -0.142 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[2]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.292      ;
; -0.142 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[3]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.292      ;
; -0.142 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[4]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.292      ;
; -0.142 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[5]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.292      ;
; -0.142 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[6]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.292      ;
; -0.142 ; contador:inst3|saida[0]                                                                         ; lpm_ff:TEMPERATURA|dffs[7]                                                                                   ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.292      ;
; -0.138 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[0]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.296      ;
; -0.138 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[1]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.296      ;
; -0.138 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[2]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.296      ;
; -0.138 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[3]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.296      ;
; -0.138 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[4]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.296      ;
; -0.138 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[5]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.296      ;
; -0.138 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[6]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.296      ;
; -0.138 ; contador:inst3|saida[0]                                                                         ; lpm_ff:UMIDADE|dffs[7]                                                                                       ; contador:inst3|saida[0] ; clkFPGA     ; -0.500       ; 1.641      ; 1.296      ;
; 0.355  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.507      ;
; 0.360  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.518      ;
; 0.371  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.530      ;
; 0.442  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_ff:inst13|dffs[4]                                                                                        ; clkARDUINO              ; clkFPGA     ; 0.000        ; -0.005     ; 0.589      ;
; 0.456  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                                  ; lpm_ff:UMIDADE|dffs[1]                                                                                       ; SCK                     ; clkFPGA     ; 0.000        ; -0.006     ; 0.602      ;
; 0.459  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                                  ; lpm_ff:UMIDADE|dffs[5]                                                                                       ; SCK                     ; clkFPGA     ; 0.000        ; -0.006     ; 0.605      ;
; 0.460  ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                                  ; lpm_ff:UMIDADE|dffs[3]                                                                                       ; SCK                     ; clkFPGA     ; 0.000        ; -0.006     ; 0.606      ;
; 0.493  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.645      ;
; 0.495  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[3]                                                                                        ; clkARDUINO              ; clkFPGA     ; 0.000        ; -0.005     ; 0.642      ;
; 0.497  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_ff:inst13|dffs[4]                                                                                        ; clkARDUINO              ; clkFPGA     ; 0.000        ; -0.005     ; 0.644      ;
; 0.498  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.653      ;
; 0.504  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.656      ;
; 0.504  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.656      ;
; 0.511  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.664      ;
; 0.513  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.665      ;
; 0.514  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_ff:inst13|dffs[1]                                                                                        ; clkARDUINO              ; clkFPGA     ; 0.000        ; -0.004     ; 0.662      ;
; 0.514  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ; clkARDUINO              ; clkFPGA     ; 0.000        ; 0.063      ; 0.717      ;
; 0.516  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ; clkARDUINO              ; clkFPGA     ; 0.000        ; 0.063      ; 0.717      ;
; 0.516  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]         ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.668      ;
; 0.518  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.670      ;
; 0.518  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.670      ;
; 0.523  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_ff:inst13|dffs[2]                                                                                        ; clkARDUINO              ; clkFPGA     ; 0.000        ; -0.004     ; 0.671      ;
; 0.524  ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ; clkARDUINO              ; clkFPGA     ; 0.000        ; 0.063      ; 0.725      ;
; 0.528  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.680      ;
; 0.533  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]          ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.686      ;
; 0.535  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.688      ;
; 0.539  ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]          ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ; clkFPGA                 ; clkFPGA     ; 0.000        ; 0.000      ; 0.691      ;
+--------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'contador:inst3|saida[0]'                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                 ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+
; -0.228 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]  ; lpm_dff:inst28|dffs[1]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.658      ;
; -0.226 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]  ; lpm_dff:inst28|dffs[0]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.660      ;
; -0.219 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]  ; lpm_dff:inst28|dffs[2]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.667      ;
; -0.092 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.794      ;
; -0.092 ; lpm_ff:UMIDADE|dffs[7]                                                               ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 0.836      ;
; -0.085 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.801      ;
; -0.075 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.811      ;
; -0.074 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10] ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.812      ;
; -0.066 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.820      ;
; -0.058 ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 0.870      ;
; -0.054 ; lpm_ff:UMIDADE|dffs[3]                                                               ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 0.874      ;
; -0.054 ; lpm_ff:TEMPERATURA|dffs[7]                                                           ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 0.874      ;
; -0.045 ; lpm_ff:TEMPERATURA|dffs[3]                                                           ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 0.883      ;
; -0.040 ; lpm_ff:UMIDADE|dffs[4]                                                               ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 0.888      ;
; -0.031 ; lpm_ff:TEMPERATURA|dffs[6]                                                           ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 0.897      ;
; -0.029 ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.857      ;
; -0.024 ; lpm_ff:UMIDADE|dffs[5]                                                               ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 0.904      ;
; 0.001  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]  ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.887      ;
; 0.043  ; lpm_ff:UMIDADE|dffs[2]                                                               ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 0.971      ;
; 0.046  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.932      ;
; 0.047  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.933      ;
; 0.049  ; lpm_ff:TEMPERATURA|dffs[5]                                                           ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 0.977      ;
; 0.053  ; lpm_ff:TEMPERATURA|dffs[4]                                                           ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 0.981      ;
; 0.055  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.941      ;
; 0.063  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.949      ;
; 0.072  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.958      ;
; 0.077  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]  ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.963      ;
; 0.079  ; lpm_ff:TEMPERATURA|dffs[1]                                                           ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.007      ;
; 0.080  ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.008      ;
; 0.081  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.967      ;
; 0.082  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.968      ;
; 0.084  ; lpm_ff:UMIDADE|dffs[3]                                                               ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.012      ;
; 0.090  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.976      ;
; 0.093  ; lpm_ff:TEMPERATURA|dffs[3]                                                           ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.021      ;
; 0.097  ; lpm_ff:TEMPERATURA|dffs[6]                                                           ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.025      ;
; 0.100  ; lpm_ff:UMIDADE|dffs[4]                                                               ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.028      ;
; 0.101  ; lpm_ff:UMIDADE|dffs[1]                                                               ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.029      ;
; 0.102  ; lpm_ff:UMIDADE|dffs[7]                                                               ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.030      ;
; 0.109  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.995      ;
; 0.112  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]  ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 0.998      ;
; 0.115  ; lpm_ff:UMIDADE|dffs[5]                                                               ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.043      ;
; 0.115  ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.043      ;
; 0.116  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.002      ;
; 0.116  ; lpm_ff:TEMPERATURA|dffs[0]                                                           ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.044      ;
; 0.116  ; lpm_ff:TEMPERATURA|dffs[1]                                                           ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.044      ;
; 0.117  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.003      ;
; 0.119  ; lpm_ff:UMIDADE|dffs[3]                                                               ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.047      ;
; 0.119  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10] ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.005      ;
; 0.125  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.011      ;
; 0.128  ; lpm_ff:TEMPERATURA|dffs[3]                                                           ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.056      ;
; 0.134  ; lpm_ff:UMIDADE|dffs[4]                                                               ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.062      ;
; 0.137  ; lpm_ff:UMIDADE|dffs[7]                                                               ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.065      ;
; 0.138  ; lpm_ff:UMIDADE|dffs[5]                                                               ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.066      ;
; 0.138  ; lpm_ff:UMIDADE|dffs[1]                                                               ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.066      ;
; 0.140  ; lpm_ff:TEMPERATURA|dffs[7]                                                           ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.068      ;
; 0.141  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]  ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.027      ;
; 0.144  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.030      ;
; 0.145  ; lpm_ff:UMIDADE|dffs[6]                                                               ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.073      ;
; 0.147  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]  ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.033      ;
; 0.150  ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.078      ;
; 0.152  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.038      ;
; 0.153  ; lpm_ff:TEMPERATURA|dffs[0]                                                           ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.081      ;
; 0.154  ; lpm_ff:UMIDADE|dffs[3]                                                               ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.082      ;
; 0.154  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10] ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.040      ;
; 0.157  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]  ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.043      ;
; 0.157  ; lpm_ff:UMIDADE|dffs[4]                                                               ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.085      ;
; 0.160  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.046      ;
; 0.163  ; lpm_ff:TEMPERATURA|dffs[3]                                                           ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.091      ;
; 0.164  ; lpm_ff:TEMPERATURA|dffs[1]                                                           ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.092      ;
; 0.175  ; lpm_ff:TEMPERATURA|dffs[7]                                                           ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.103      ;
; 0.176  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.062      ;
; 0.181  ; lpm_ff:UMIDADE|dffs[2]                                                               ; lpm_dff:inst28|dffs[6]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.109      ;
; 0.182  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]  ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.068      ;
; 0.184  ; lpm_ff:UMIDADE|dffs[1]                                                               ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.112      ;
; 0.185  ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.113      ;
; 0.186  ; lpm_ff:TEMPERATURA|dffs[5]                                                           ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.114      ;
; 0.187  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.073      ;
; 0.189  ; lpm_ff:UMIDADE|dffs[3]                                                               ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.117      ;
; 0.192  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]  ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.078      ;
; 0.193  ; lpm_ff:TEMPERATURA|dffs[4]                                                           ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.121      ;
; 0.195  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.081      ;
; 0.198  ; lpm_ff:TEMPERATURA|dffs[3]                                                           ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.126      ;
; 0.199  ; lpm_ff:TEMPERATURA|dffs[1]                                                           ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.127      ;
; 0.201  ; lpm_ff:TEMPERATURA|dffs[0]                                                           ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.129      ;
; 0.203  ; lpm_ff:TEMPERATURA|dffs[6]                                                           ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.131      ;
; 0.209  ; lpm_ff:TEMPERATURA|dffs[5]                                                           ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.137      ;
; 0.210  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.096      ;
; 0.211  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.097      ;
; 0.216  ; lpm_ff:UMIDADE|dffs[2]                                                               ; lpm_dff:inst28|dffs[7]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.144      ;
; 0.217  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]  ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.103      ;
; 0.219  ; lpm_ff:UMIDADE|dffs[0]                                                               ; lpm_dff:inst28|dffs[5]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.147      ;
; 0.219  ; lpm_ff:UMIDADE|dffs[1]                                                               ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.147      ;
; 0.220  ; lpm_ff:TEMPERATURA|dffs[2]                                                           ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.148      ;
; 0.222  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]  ; lpm_dff:inst28|dffs[10] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.108      ;
; 0.228  ; lpm_ff:TEMPERATURA|dffs[4]                                                           ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.156      ;
; 0.234  ; lpm_ff:TEMPERATURA|dffs[1]                                                           ; lpm_dff:inst28|dffs[9]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.162      ;
; 0.237  ; lpm_ff:TEMPERATURA|dffs[0]                                                           ; lpm_dff:inst28|dffs[8]  ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.165      ;
; 0.238  ; lpm_ff:TEMPERATURA|dffs[6]                                                           ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.776      ; 1.166      ;
; 0.238  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]  ; lpm_dff:inst28|dffs[11] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.124      ;
; 0.245  ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]  ; lpm_dff:inst28|dffs[12] ; clkFPGA      ; contador:inst3|saida[0] ; 0.000        ; 0.734      ; 1.131      ;
+--------+--------------------------------------------------------------------------------------+-------------------------+--------------+-------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clkARDUINO'                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.372 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.524      ;
; 0.379 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.532      ;
; 0.385 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.537      ;
; 0.391 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.544      ;
; 0.396 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.548      ;
; 0.510 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.662      ;
; 0.517 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.670      ;
; 0.523 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.675      ;
; 0.531 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.683      ;
; 0.536 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.688      ;
; 0.545 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.697      ;
; 0.552 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.705      ;
; 0.558 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.710      ;
; 0.571 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.723      ;
; 0.580 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.732      ;
; 0.587 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.739      ;
; 0.593 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.745      ;
; 0.606 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.758      ;
; 0.615 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.767      ;
; 0.622 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.774      ;
; 0.628 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.780      ;
; 0.650 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.802      ;
; 0.657 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.809      ;
; 0.685 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 0.837      ;
; 0.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.120      ;
; 0.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.120      ;
; 0.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.120      ;
; 0.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.120      ;
; 0.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.120      ;
; 0.968 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.120      ;
; 0.983 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.135      ;
; 1.079 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.231      ;
; 1.079 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.231      ;
; 1.079 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.231      ;
; 1.092 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.244      ;
; 1.092 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.244      ;
; 1.092 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.244      ;
; 1.092 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.244      ;
; 1.104 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.256      ;
; 1.104 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.256      ;
; 1.104 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.256      ;
; 1.104 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.256      ;
; 1.104 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.256      ;
; 1.116 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.268      ;
; 1.116 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.268      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clkARDUINO'                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.602 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.634      ;
; -0.602 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.634      ;
; -0.602 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.634      ;
; -0.602 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.634      ;
; -0.602 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.634      ;
; -0.602 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.634      ;
; -0.602 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.634      ;
; -0.574 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.606      ;
; -0.574 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.606      ;
; -0.545 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.577      ;
; -0.545 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.577      ;
; -0.545 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.577      ;
; -0.545 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.577      ;
; -0.545 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.577      ;
; -0.545 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.577      ;
; -0.545 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.577      ;
; -0.523 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.555      ;
; -0.523 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.555      ;
; -0.523 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.555      ;
; -0.523 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.555      ;
; -0.523 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.555      ;
; -0.523 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.555      ;
; -0.523 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.555      ;
; -0.470 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.502      ;
; -0.470 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.502      ;
; -0.470 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.502      ;
; -0.470 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.502      ;
; -0.470 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.502      ;
; -0.470 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.502      ;
; -0.470 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.502      ;
; -0.448 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.480      ;
; -0.448 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.480      ;
; -0.448 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.480      ;
; -0.448 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.480      ;
; -0.448 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.480      ;
; -0.448 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.480      ;
; -0.448 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.480      ;
; -0.414 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.446      ;
; -0.414 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.446      ;
; -0.414 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.446      ;
; -0.414 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.446      ;
; -0.414 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.446      ;
; -0.414 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.446      ;
; -0.414 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 1.000        ; 0.000      ; 1.446      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clkARDUINO'                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.090 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.242      ;
; 1.090 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.242      ;
; 1.090 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.242      ;
; 1.090 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.242      ;
; 1.090 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.242      ;
; 1.090 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.242      ;
; 1.090 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.242      ;
; 1.105 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.257      ;
; 1.105 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.257      ;
; 1.105 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.257      ;
; 1.105 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.257      ;
; 1.105 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.257      ;
; 1.105 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.257      ;
; 1.105 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.257      ;
; 1.201 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.353      ;
; 1.201 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.353      ;
; 1.214 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.366      ;
; 1.214 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.366      ;
; 1.214 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.366      ;
; 1.214 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.366      ;
; 1.214 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.366      ;
; 1.214 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.366      ;
; 1.214 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.366      ;
; 1.226 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.378      ;
; 1.226 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.378      ;
; 1.226 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.378      ;
; 1.226 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.378      ;
; 1.226 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.378      ;
; 1.226 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.378      ;
; 1.226 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.378      ;
; 1.238 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.390      ;
; 1.238 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.390      ;
; 1.238 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.390      ;
; 1.238 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.390      ;
; 1.238 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.390      ;
; 1.238 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.390      ;
; 1.238 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.390      ;
; 1.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.405      ;
; 1.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.405      ;
; 1.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.405      ;
; 1.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.405      ;
; 1.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.405      ;
; 1.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.405      ;
; 1.253 ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ; clkARDUINO   ; clkARDUINO  ; 0.000        ; 0.000      ; 1.405      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clkFPGA'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                       ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[0]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[10]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[11]                         ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[1]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[2]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[3]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[4]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[5]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[6]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[7]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[8]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|q_a[9]                          ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clkFPGA ; Rise       ; memory:inst21|altsyncram:altsyncram_component|altsyncram_ai81:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clkFPGA ; Rise       ; clkFPGA                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst6|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[0]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[10]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[11]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[12]                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[1]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[2]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[3]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[4]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[5]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[6]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[7]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[8]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; PWM_counter0:inst9|lpm_counter:LPM_COUNTER_component|cntr_r4j:auto_generated|safe_q[9]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[0]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[0]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[1]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[1]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[2]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[2]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[3]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[3]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkFPGA ; Rise       ; lpm_ff:TEMPERATURA|dffs[4]                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SCK'                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; SCK   ; Rise       ; SCK                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[0]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[1]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; contador:inst3|saida[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; contador:inst3|saida[2]                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Fall       ; lpm_shiftOUT:inst2|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SCK   ; Rise       ; lpm_shiftreg0:inst|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK|combout                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK~clkctrl|inclk[0]                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK~clkctrl|inclk[0]                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; SCK~clkctrl|outclk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; SCK~clkctrl|outclk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[0]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst2|LPM_SHIFTREG_component|dffs[7]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[0]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[0]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[1]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[1]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst3|saida[2]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst3|saida[2]|clk                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SCK   ; Rise       ; inst|LPM_SHIFTREG_component|dffs[7]|clk                        ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clkARDUINO'                                                                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clkARDUINO ; Rise       ; clkARDUINO                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; lpm_counterCONTADOR1:inst22|lpm_counter:LPM_COUNTER_component|cntr_gjk:auto_generated|safe_q[6] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO|combout                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|inclk[0]                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; clkARDUINO~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clkARDUINO ; Rise       ; inst22|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6]|clk                            ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'contador:inst3|saida[0]'                                                                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------------------------+------------+-----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; lpm_dff:inst28|dffs[9]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[8]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst28|dffs[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst3|cout|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst3|cout|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst3|cout|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst3|cout|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst3|cout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst3|cout~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst3|cout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst3|cout~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; contador:inst3|saida[0] ; Rise       ; inst3|saida[0]|regout       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; contador:inst3|saida[0] ; Rise       ; inst3|saida[0]|regout       ;
+--------+--------------+----------------+------------------+-------------------------+------------+-----------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MOSI      ; SCK        ; 1.904 ; 1.904 ; Rise       ; SCK             ;
; chave     ; clkARDUINO ; 0.183 ; 0.183 ; Rise       ; clkARDUINO      ;
; selData   ; clkFPGA    ; 2.513 ; 2.513 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MOSI      ; SCK        ; -1.784 ; -1.784 ; Rise       ; SCK             ;
; chave     ; clkARDUINO ; -0.063 ; -0.063 ; Rise       ; clkARDUINO      ;
; selData   ; clkFPGA    ; -2.391 ; -2.391 ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MISO      ; SCK        ; 4.869 ; 4.869 ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 5.056 ; 5.056 ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 5.616 ; 5.616 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 5.265 ; 5.265 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MISO      ; SCK        ; 4.869 ; 4.869 ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 4.664 ; 4.664 ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 4.238 ; 4.238 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 4.156 ; 4.156 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 4.238 ; 4.238 ;       ;
; chave      ; LED_ATIV    ; 3.709 ;       ;       ; 3.709 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 4.238 ; 4.238 ;       ;
; chave      ; LED_ATIV    ; 3.709 ;       ;       ; 3.709 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+--------------------------+----------+---------+----------+---------+---------------------+
; Clock                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack         ; -2.574   ; -2.584  ; -2.369   ; 1.090   ; -1.423              ;
;  SCK                     ; -1.531   ; -2.584  ; N/A      ; N/A     ; -1.380              ;
;  clkARDUINO              ; -2.273   ; 0.372   ; -2.369   ; 1.090   ; -1.380              ;
;  clkFPGA                 ; -2.574   ; -0.642  ; N/A      ; N/A     ; -1.423              ;
;  contador:inst3|saida[0] ; -0.666   ; -0.777  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS          ; -199.024 ; -32.353 ; -16.583  ; 0.0     ; -164.214            ;
;  SCK                     ; -12.220  ; -19.478 ; N/A      ; N/A     ; -20.380             ;
;  clkARDUINO              ; -15.911  ; 0.000   ; -16.583  ; 0.000   ; -8.380              ;
;  clkFPGA                 ; -167.189 ; -10.240 ; N/A      ; N/A     ; -122.454            ;
;  contador:inst3|saida[0] ; -3.704   ; -4.683  ; N/A      ; N/A     ; -13.000             ;
+--------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MOSI      ; SCK        ; 3.477 ; 3.477 ; Rise       ; SCK             ;
; chave     ; clkARDUINO ; 0.941 ; 0.941 ; Rise       ; clkARDUINO      ;
; selData   ; clkFPGA    ; 4.685 ; 4.685 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MOSI      ; SCK        ; -1.784 ; -1.784 ; Rise       ; SCK             ;
; chave     ; clkARDUINO ; -0.063 ; -0.063 ; Rise       ; clkARDUINO      ;
; selData   ; clkFPGA    ; -2.391 ; -2.391 ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; MISO      ; SCK        ; 9.026  ; 9.026  ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 9.548  ; 9.548  ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 10.935 ; 10.935 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 10.176 ; 10.176 ; Rise       ; clkFPGA         ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; MISO      ; SCK        ; 4.869 ; 4.869 ; Fall       ; SCK             ;
; LED_ATIV  ; clkARDUINO ; 4.664 ; 4.664 ; Rise       ; clkARDUINO      ;
; PWM1      ; clkFPGA    ; 4.238 ; 4.238 ; Rise       ; clkFPGA         ;
; PWM2      ; clkFPGA    ; 4.156 ; 4.156 ; Rise       ; clkFPGA         ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 8.305 ; 8.305 ;       ;
; chave      ; LED_ATIV    ; 7.216 ;       ;       ; 7.216 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SS         ; MISO        ;       ; 4.238 ; 4.238 ;       ;
; chave      ; LED_ATIV    ; 3.709 ;       ;       ; 3.709 ;
+------------+-------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clkARDUINO              ; clkARDUINO              ; 224      ; 0        ; 0        ; 0        ;
; clkARDUINO              ; clkFPGA                 ; 207      ; 0        ; 0        ; 0        ;
; clkFPGA                 ; clkFPGA                 ; 942      ; 0        ; 0        ; 0        ;
; contador:inst3|saida[0] ; clkFPGA                 ; 29       ; 16       ; 0        ; 0        ;
; SCK                     ; clkFPGA                 ; 48       ; 0        ; 0        ; 0        ;
; clkFPGA                 ; contador:inst3|saida[0] ; 441      ; 0        ; 0        ; 0        ;
; clkFPGA                 ; SCK                     ; 0        ; 0        ; 8        ; 0        ;
; contador:inst3|saida[0] ; SCK                     ; 3        ; 3        ; 8        ; 8        ;
; SCK                     ; SCK                     ; 10       ; 0        ; 16       ; 7        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; clkARDUINO              ; clkARDUINO              ; 224      ; 0        ; 0        ; 0        ;
; clkARDUINO              ; clkFPGA                 ; 207      ; 0        ; 0        ; 0        ;
; clkFPGA                 ; clkFPGA                 ; 942      ; 0        ; 0        ; 0        ;
; contador:inst3|saida[0] ; clkFPGA                 ; 29       ; 16       ; 0        ; 0        ;
; SCK                     ; clkFPGA                 ; 48       ; 0        ; 0        ; 0        ;
; clkFPGA                 ; contador:inst3|saida[0] ; 441      ; 0        ; 0        ; 0        ;
; clkFPGA                 ; SCK                     ; 0        ; 0        ; 8        ; 0        ;
; contador:inst3|saida[0] ; SCK                     ; 3        ; 3        ; 8        ; 8        ;
; SCK                     ; SCK                     ; 10       ; 0        ; 16       ; 7        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clkARDUINO ; clkARDUINO ; 98       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clkARDUINO ; clkARDUINO ; 98       ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 70    ; 70   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 61    ; 61   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Nov 12 12:17:30 2018
Info: Command: quartus_sta projeto3sd -c projeto3sd
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'projeto3sd.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clkARDUINO clkARDUINO
    Info (332105): create_clock -period 1.000 -name clkFPGA clkFPGA
    Info (332105): create_clock -period 1.000 -name contador:inst3|saida[0] contador:inst3|saida[0]
    Info (332105): create_clock -period 1.000 -name SCK SCK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.574
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.574      -167.189 clkFPGA 
    Info (332119):    -2.273       -15.911 clkARDUINO 
    Info (332119):    -1.531       -12.220 SCK 
    Info (332119):    -0.666        -3.704 contador:inst3|saida[0] 
Info (332146): Worst-case hold slack is -2.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.584       -19.478 SCK 
    Info (332119):    -0.777        -4.683 contador:inst3|saida[0] 
    Info (332119):    -0.514        -8.192 clkFPGA 
    Info (332119):     0.829         0.000 clkARDUINO 
Info (332146): Worst-case recovery slack is -2.369
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.369       -16.583 clkARDUINO 
Info (332146): Worst-case removal slack is 2.219
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.219         0.000 clkARDUINO 
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -122.454 clkFPGA 
    Info (332119):    -1.380       -20.380 SCK 
    Info (332119):    -1.380        -8.380 clkARDUINO 
    Info (332119):    -0.500       -13.000 contador:inst3|saida[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.979       -38.397 clkFPGA 
    Info (332119):    -0.530        -3.710 clkARDUINO 
    Info (332119):    -0.296        -2.345 SCK 
    Info (332119):     0.235         0.000 contador:inst3|saida[0] 
Info (332146): Worst-case hold slack is -1.566
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.566       -13.651 SCK 
    Info (332119):    -0.642       -10.240 clkFPGA 
    Info (332119):    -0.228        -1.166 contador:inst3|saida[0] 
    Info (332119):     0.372         0.000 clkARDUINO 
Info (332146): Worst-case recovery slack is -0.602
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.602        -4.214 clkARDUINO 
Info (332146): Worst-case removal slack is 1.090
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.090         0.000 clkARDUINO 
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -122.454 clkFPGA 
    Info (332119):    -1.380       -20.380 SCK 
    Info (332119):    -1.380        -8.380 clkARDUINO 
    Info (332119):    -0.500       -13.000 contador:inst3|saida[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 404 megabytes
    Info: Processing ended: Mon Nov 12 12:17:31 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


