// Seed: 4169492962
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  id_2 :
  assert property (@(1'h0) 1)
  else;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd57,
    parameter id_14 = 32'd24
) (
    input tri0 id_0,
    input supply1 id_1,
    input logic id_2,
    input wor id_3,
    input wor id_4
    , id_9,
    input tri0 id_5,
    output wire id_6,
    input wire id_7
);
  reg id_10;
  module_0 modCall_1 (id_9);
  reg id_11;
  if (id_2) begin : LABEL_0
    wire id_12;
  end else begin : LABEL_0
    final begin : LABEL_0
      id_11 <= 1'h0;
    end
    assign id_6 = 1;
    defparam id_13.id_14 = 1;
  end
  assign id_11 = 1;
  always id_10 <= {~id_3{id_7 >> 1'b0 & ""}};
  wire id_15 = id_0;
endmodule
