Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Aug 20 19:56:23 2024
| Host         : fiak-dell running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    8           
TIMING-18  Warning   Missing input or output delay   19          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnD (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnL (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnR (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnU (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.511        0.000                      0                  449        0.197        0.000                      0                  449        4.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.511        0.000                      0                  449        0.197        0.000                      0                  449        4.500        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 pg/pc/p1YPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/bXPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.308ns  (logic 2.403ns (28.924%)  route 5.905ns (71.076%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    pg/pc/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  pg/pc/p1YPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  pg/pc/p1YPos_reg[0]/Q
                         net (fo=20, routed)          0.814     6.408    pg/pc/p1YPos_reg[7]_0[0]
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.556 r  pg/pc/p1YPos[0]_i_1/O
                         net (fo=2, routed)           0.742     7.298    pg/pc/p1YPos[0]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.806     8.104 f  pg/pc/paddleCenterCollision1_carry/O[2]
                         net (fo=3, routed)           1.226     9.330    pg/pc/paddleCenterCollision12_out[3]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.301     9.631 r  pg/pc/bXPos[7]_i_30/O
                         net (fo=2, routed)           0.812    10.443    pg/pc/bXPos[7]_i_30_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124    10.567 r  pg/pc/bXPos[8]_i_7/O
                         net (fo=1, routed)           0.571    11.138    pg/pc/bXPos[8]_i_7_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    11.262 f  pg/pc/bXPos[8]_i_6/O
                         net (fo=10, routed)          0.625    11.887    pg/pc/bXPos[8]_i_6_n_0
    SLICE_X10Y27         LUT4 (Prop_lut4_I3_O)        0.116    12.003 r  pg/pc/bXPos[4]_i_2/O
                         net (fo=1, routed)           0.736    12.739    pg/pc/clkDivider/bXPos_0[0]
    SLICE_X13Y28         LUT5 (Prop_lut5_I3_O)        0.328    13.067 r  pg/pc/clkDivider/bXPos[4]_i_1/O
                         net (fo=1, routed)           0.379    13.446    pg/pc/clkDivider_n_12
    SLICE_X13Y28         FDRE                                         r  pg/pc/bXPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438    14.779    pg/pc/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  pg/pc/bXPos_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)       -0.047    14.957    pg/pc/bXPos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 pg/pc/p1YPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/bXPos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 2.111ns (27.651%)  route 5.524ns (72.349%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    pg/pc/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  pg/pc/p1YPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  pg/pc/p1YPos_reg[0]/Q
                         net (fo=20, routed)          0.814     6.408    pg/pc/p1YPos_reg[7]_0[0]
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.556 r  pg/pc/p1YPos[0]_i_1/O
                         net (fo=2, routed)           0.742     7.298    pg/pc/p1YPos[0]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.806     8.104 r  pg/pc/paddleCenterCollision1_carry/O[2]
                         net (fo=3, routed)           1.226     9.330    pg/pc/paddleCenterCollision12_out[3]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.301     9.631 f  pg/pc/bXPos[7]_i_30/O
                         net (fo=2, routed)           0.793    10.424    pg/pc/bXPos[7]_i_30_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  pg/pc/bXPos[7]_i_8/O
                         net (fo=3, routed)           0.317    10.865    pg/pc/clkDivider/bXPos_reg[2]_5
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    10.989 r  pg/pc/clkDivider/bXPos[7]_i_2/O
                         net (fo=7, routed)           0.969    11.958    pg/pc/clkDivider/E[0]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.152    12.110 r  pg/pc/clkDivider/bXPos[8]_i_2/O
                         net (fo=4, routed)           0.662    12.773    pg/pc/clkDivider_n_6
    SLICE_X10Y27         FDRE                                         r  pg/pc/bXPos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.437    14.778    pg/pc/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  pg/pc/bXPos_reg[5]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y27         FDRE (Setup_fdre_C_CE)      -0.377    14.626    pg/pc/bXPos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 pg/pc/p1YPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/bXPos_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 2.111ns (27.651%)  route 5.524ns (72.349%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    pg/pc/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  pg/pc/p1YPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  pg/pc/p1YPos_reg[0]/Q
                         net (fo=20, routed)          0.814     6.408    pg/pc/p1YPos_reg[7]_0[0]
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.556 r  pg/pc/p1YPos[0]_i_1/O
                         net (fo=2, routed)           0.742     7.298    pg/pc/p1YPos[0]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.806     8.104 r  pg/pc/paddleCenterCollision1_carry/O[2]
                         net (fo=3, routed)           1.226     9.330    pg/pc/paddleCenterCollision12_out[3]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.301     9.631 f  pg/pc/bXPos[7]_i_30/O
                         net (fo=2, routed)           0.793    10.424    pg/pc/bXPos[7]_i_30_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  pg/pc/bXPos[7]_i_8/O
                         net (fo=3, routed)           0.317    10.865    pg/pc/clkDivider/bXPos_reg[2]_5
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    10.989 r  pg/pc/clkDivider/bXPos[7]_i_2/O
                         net (fo=7, routed)           0.969    11.958    pg/pc/clkDivider/E[0]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.152    12.110 r  pg/pc/clkDivider/bXPos[8]_i_2/O
                         net (fo=4, routed)           0.662    12.773    pg/pc/clkDivider_n_6
    SLICE_X10Y27         FDSE                                         r  pg/pc/bXPos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.437    14.778    pg/pc/clk_IBUF_BUFG
    SLICE_X10Y27         FDSE                                         r  pg/pc/bXPos_reg[6]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y27         FDSE (Setup_fdse_C_CE)      -0.377    14.626    pg/pc/bXPos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 pg/pc/p1YPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/bXPos_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 2.111ns (27.651%)  route 5.524ns (72.349%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    pg/pc/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  pg/pc/p1YPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  pg/pc/p1YPos_reg[0]/Q
                         net (fo=20, routed)          0.814     6.408    pg/pc/p1YPos_reg[7]_0[0]
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.556 r  pg/pc/p1YPos[0]_i_1/O
                         net (fo=2, routed)           0.742     7.298    pg/pc/p1YPos[0]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.806     8.104 r  pg/pc/paddleCenterCollision1_carry/O[2]
                         net (fo=3, routed)           1.226     9.330    pg/pc/paddleCenterCollision12_out[3]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.301     9.631 f  pg/pc/bXPos[7]_i_30/O
                         net (fo=2, routed)           0.793    10.424    pg/pc/bXPos[7]_i_30_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  pg/pc/bXPos[7]_i_8/O
                         net (fo=3, routed)           0.317    10.865    pg/pc/clkDivider/bXPos_reg[2]_5
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    10.989 r  pg/pc/clkDivider/bXPos[7]_i_2/O
                         net (fo=7, routed)           0.969    11.958    pg/pc/clkDivider/E[0]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.152    12.110 r  pg/pc/clkDivider/bXPos[8]_i_2/O
                         net (fo=4, routed)           0.662    12.773    pg/pc/clkDivider_n_6
    SLICE_X10Y27         FDSE                                         r  pg/pc/bXPos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.437    14.778    pg/pc/clk_IBUF_BUFG
    SLICE_X10Y27         FDSE                                         r  pg/pc/bXPos_reg[8]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X10Y27         FDSE (Setup_fdse_C_CE)      -0.377    14.626    pg/pc/bXPos_reg[8]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -12.773    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 pg/pc/p1YPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/bXPos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.474ns  (logic 2.111ns (28.246%)  route 5.363ns (71.754%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    pg/pc/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  pg/pc/p1YPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  pg/pc/p1YPos_reg[0]/Q
                         net (fo=20, routed)          0.814     6.408    pg/pc/p1YPos_reg[7]_0[0]
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.556 r  pg/pc/p1YPos[0]_i_1/O
                         net (fo=2, routed)           0.742     7.298    pg/pc/p1YPos[0]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.806     8.104 r  pg/pc/paddleCenterCollision1_carry/O[2]
                         net (fo=3, routed)           1.226     9.330    pg/pc/paddleCenterCollision12_out[3]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.301     9.631 f  pg/pc/bXPos[7]_i_30/O
                         net (fo=2, routed)           0.793    10.424    pg/pc/bXPos[7]_i_30_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  pg/pc/bXPos[7]_i_8/O
                         net (fo=3, routed)           0.317    10.865    pg/pc/clkDivider/bXPos_reg[2]_5
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    10.989 r  pg/pc/clkDivider/bXPos[7]_i_2/O
                         net (fo=7, routed)           0.969    11.958    pg/pc/clkDivider/E[0]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.152    12.110 r  pg/pc/clkDivider/bXPos[8]_i_2/O
                         net (fo=4, routed)           0.501    12.612    pg/pc/clkDivider_n_6
    SLICE_X11Y28         FDRE                                         r  pg/pc/bXPos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.439    14.780    pg/pc/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  pg/pc/bXPos_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y28         FDRE (Setup_fdre_C_CE)      -0.413    14.592    pg/pc/bXPos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -12.612    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.067ns  (required time - arrival time)
  Source:                 pg/pc/p1YPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/bXPos_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 2.083ns (28.267%)  route 5.286ns (71.733%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    pg/pc/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  pg/pc/p1YPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  pg/pc/p1YPos_reg[0]/Q
                         net (fo=20, routed)          0.814     6.408    pg/pc/p1YPos_reg[7]_0[0]
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.556 r  pg/pc/p1YPos[0]_i_1/O
                         net (fo=2, routed)           0.742     7.298    pg/pc/p1YPos[0]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.806     8.104 r  pg/pc/paddleCenterCollision1_carry/O[2]
                         net (fo=3, routed)           1.226     9.330    pg/pc/paddleCenterCollision12_out[3]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.301     9.631 f  pg/pc/bXPos[7]_i_30/O
                         net (fo=2, routed)           0.793    10.424    pg/pc/bXPos[7]_i_30_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  pg/pc/bXPos[7]_i_8/O
                         net (fo=3, routed)           0.522    11.070    pg/pc/bXPos[7]_i_8_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.194 r  pg/pc/bXPos[7]_i_3/O
                         net (fo=4, routed)           0.482    11.676    pg/pc/clkDivider/bXPos_reg[2]_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.800 r  pg/pc/clkDivider/bXPos[7]_i_1/O
                         net (fo=4, routed)           0.707    12.507    pg/pc/clkDivider_n_3
    SLICE_X11Y27         FDRE                                         r  pg/pc/bXPos_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.437    14.778    pg/pc/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  pg/pc/bXPos_reg[7]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X11Y27         FDRE (Setup_fdre_C_R)       -0.429    14.574    pg/pc/bXPos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                         -12.507    
  -------------------------------------------------------------------
                         slack                                  2.067    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 pg/pc/p1YPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/bXPos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 2.083ns (28.569%)  route 5.208ns (71.431%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    pg/pc/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  pg/pc/p1YPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  pg/pc/p1YPos_reg[0]/Q
                         net (fo=20, routed)          0.814     6.408    pg/pc/p1YPos_reg[7]_0[0]
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.556 r  pg/pc/p1YPos[0]_i_1/O
                         net (fo=2, routed)           0.742     7.298    pg/pc/p1YPos[0]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.806     8.104 r  pg/pc/paddleCenterCollision1_carry/O[2]
                         net (fo=3, routed)           1.226     9.330    pg/pc/paddleCenterCollision12_out[3]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.301     9.631 f  pg/pc/bXPos[7]_i_30/O
                         net (fo=2, routed)           0.793    10.424    pg/pc/bXPos[7]_i_30_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  pg/pc/bXPos[7]_i_8/O
                         net (fo=3, routed)           0.522    11.070    pg/pc/bXPos[7]_i_8_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.194 r  pg/pc/bXPos[7]_i_3/O
                         net (fo=4, routed)           0.482    11.676    pg/pc/clkDivider/bXPos_reg[2]_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.800 r  pg/pc/clkDivider/bXPos[7]_i_1/O
                         net (fo=4, routed)           0.629    12.429    pg/pc/clkDivider_n_3
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436    14.777    pg/pc/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDRE (Setup_fdre_C_R)       -0.429    14.573    pg/pc/bXPos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.430    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 pg/pc/p1YPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/bXPos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 2.083ns (28.569%)  route 5.208ns (71.431%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    pg/pc/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  pg/pc/p1YPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  pg/pc/p1YPos_reg[0]/Q
                         net (fo=20, routed)          0.814     6.408    pg/pc/p1YPos_reg[7]_0[0]
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.556 r  pg/pc/p1YPos[0]_i_1/O
                         net (fo=2, routed)           0.742     7.298    pg/pc/p1YPos[0]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.806     8.104 r  pg/pc/paddleCenterCollision1_carry/O[2]
                         net (fo=3, routed)           1.226     9.330    pg/pc/paddleCenterCollision12_out[3]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.301     9.631 f  pg/pc/bXPos[7]_i_30/O
                         net (fo=2, routed)           0.793    10.424    pg/pc/bXPos[7]_i_30_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  pg/pc/bXPos[7]_i_8/O
                         net (fo=3, routed)           0.522    11.070    pg/pc/bXPos[7]_i_8_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.194 r  pg/pc/bXPos[7]_i_3/O
                         net (fo=4, routed)           0.482    11.676    pg/pc/clkDivider/bXPos_reg[2]_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.800 r  pg/pc/clkDivider/bXPos[7]_i_1/O
                         net (fo=4, routed)           0.629    12.429    pg/pc/clkDivider_n_3
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436    14.777    pg/pc/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDRE (Setup_fdre_C_R)       -0.429    14.573    pg/pc/bXPos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.430    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 pg/pc/p1YPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/bXPos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 2.083ns (28.569%)  route 5.208ns (71.431%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    pg/pc/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  pg/pc/p1YPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  pg/pc/p1YPos_reg[0]/Q
                         net (fo=20, routed)          0.814     6.408    pg/pc/p1YPos_reg[7]_0[0]
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.556 r  pg/pc/p1YPos[0]_i_1/O
                         net (fo=2, routed)           0.742     7.298    pg/pc/p1YPos[0]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.806     8.104 r  pg/pc/paddleCenterCollision1_carry/O[2]
                         net (fo=3, routed)           1.226     9.330    pg/pc/paddleCenterCollision12_out[3]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.301     9.631 f  pg/pc/bXPos[7]_i_30/O
                         net (fo=2, routed)           0.793    10.424    pg/pc/bXPos[7]_i_30_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124    10.548 r  pg/pc/bXPos[7]_i_8/O
                         net (fo=3, routed)           0.522    11.070    pg/pc/bXPos[7]_i_8_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I5_O)        0.124    11.194 r  pg/pc/bXPos[7]_i_3/O
                         net (fo=4, routed)           0.482    11.676    pg/pc/clkDivider/bXPos_reg[2]_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.800 r  pg/pc/clkDivider/bXPos[7]_i_1/O
                         net (fo=4, routed)           0.629    12.429    pg/pc/clkDivider_n_3
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436    14.777    pg/pc/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y26         FDRE (Setup_fdre_C_R)       -0.429    14.573    pg/pc/bXPos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -12.430    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.182ns  (required time - arrival time)
  Source:                 pg/pc/p1YPos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/bXPos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 2.407ns (31.210%)  route 5.305ns (68.790%))
  Logic Levels:           7  (CARRY4=1 LUT1=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.617     5.138    pg/pc/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  pg/pc/p1YPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  pg/pc/p1YPos_reg[0]/Q
                         net (fo=20, routed)          0.814     6.408    pg/pc/p1YPos_reg[7]_0[0]
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.148     6.556 r  pg/pc/p1YPos[0]_i_1/O
                         net (fo=2, routed)           0.742     7.298    pg/pc/p1YPos[0]_i_1_n_0
    SLICE_X6Y24          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.806     8.104 r  pg/pc/paddleCenterCollision1_carry/O[2]
                         net (fo=3, routed)           1.226     9.330    pg/pc/paddleCenterCollision12_out[3]
    SLICE_X8Y26          LUT4 (Prop_lut4_I0_O)        0.301     9.631 f  pg/pc/bXPos[7]_i_30/O
                         net (fo=2, routed)           0.812    10.443    pg/pc/bXPos[7]_i_30_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.124    10.567 f  pg/pc/bXPos[8]_i_7/O
                         net (fo=1, routed)           0.571    11.138    pg/pc/bXPos[8]_i_7_n_0
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.124    11.262 r  pg/pc/bXPos[8]_i_6/O
                         net (fo=10, routed)          0.645    11.906    pg/pc/bXPos[8]_i_6_n_0
    SLICE_X12Y28         LUT5 (Prop_lut5_I2_O)        0.117    12.023 r  pg/pc/bXPos[9]_i_2/O
                         net (fo=1, routed)           0.496    12.520    pg/pc/clkDivider/bXPos_0[1]
    SLICE_X13Y28         LUT5 (Prop_lut5_I3_O)        0.331    12.851 r  pg/pc/clkDivider/bXPos[9]_i_1/O
                         net (fo=1, routed)           0.000    12.851    pg/pc/clkDivider_n_13
    SLICE_X13Y28         FDRE                                         r  pg/pc/bXPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438    14.779    pg/pc/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  pg/pc/bXPos_reg[9]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y28         FDRE (Setup_fdre_C_D)        0.029    15.033    pg/pc/bXPos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -12.851    
  -------------------------------------------------------------------
                         slack                                  2.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vgac/Ypos/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgac/Ypos/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X2Y23          FDCE                                         r  vgac/Ypos/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  vgac/Ypos/cnt_reg[1]/Q
                         net (fo=15, routed)          0.105     1.736    vgac/Ypos/cnt_reg[1]
    SLICE_X3Y23          LUT5 (Prop_lut5_I1_O)        0.048     1.784 r  vgac/Ypos/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.784    vgac/Ypos/p_0_in__1[3]
    SLICE_X3Y23          FDCE                                         r  vgac/Ypos/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.851     1.978    vgac/Ypos/CLK
    SLICE_X3Y23          FDCE                                         r  vgac/Ypos/cnt_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.107     1.586    vgac/Ypos/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vgac/Ypos/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgac/Ypos/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X2Y23          FDCE                                         r  vgac/Ypos/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  vgac/Ypos/cnt_reg[1]/Q
                         net (fo=15, routed)          0.105     1.736    vgac/Ypos/cnt_reg[1]
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.045     1.781 r  vgac/Ypos/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.781    vgac/Ypos/p_0_in__1[2]
    SLICE_X3Y23          FDCE                                         r  vgac/Ypos/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.851     1.978    vgac/Ypos/CLK
    SLICE_X3Y23          FDCE                                         r  vgac/Ypos/cnt_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.091     1.570    vgac/Ypos/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pg/pc/clkDivider/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/clkDivider/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.293ns (81.156%)  route 0.068ns (18.844%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.565     1.448    pg/pc/clkDivider/clk_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  pg/pc/clkDivider/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  pg/pc/clkDivider/cnt_reg[0]/Q
                         net (fo=4, routed)           0.068     1.680    pg/pc/clkDivider/cnt_reg[0]
    SLICE_X8Y41          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.809 r  pg/pc/clkDivider/cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.809    pg/pc/clkDivider/cnt_reg[0]_i_1_n_6
    SLICE_X8Y41          FDCE                                         r  pg/pc/clkDivider/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.835     1.962    pg/pc/clkDivider/clk_IBUF_BUFG
    SLICE_X8Y41          FDCE                                         r  pg/pc/clkDivider/cnt_reg[1]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y41          FDCE (Hold_fdce_C_D)         0.134     1.582    pg/pc/clkDivider/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 pg/ip/p1u/outState_reg_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/ip/p1u/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.256ns (67.433%)  route 0.124ns (32.567%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.595     1.478    pg/ip/p1u/clk_IBUF_BUFG
    SLICE_X3Y44          FDPE                                         r  pg/ip/p1u/outState_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDPE (Prop_fdpe_C_Q)         0.141     1.619 r  pg/ip/p1u/outState_reg_P/Q
                         net (fo=38, routed)          0.124     1.743    pg/ip/p1u/outState_reg_P_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I1_O)        0.045     1.788 r  pg/ip/p1u/cnt[24]_i_5/O
                         net (fo=1, routed)           0.000     1.788    pg/ip/p1u/cnt[24]_i_5_n_0
    SLICE_X2Y44          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.858 r  pg/ip/p1u/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.858    pg/ip/p1u/cnt_reg[24]_i_1_n_7
    SLICE_X2Y44          FDCE                                         r  pg/ip/p1u/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.866     1.993    pg/ip/p1u/clk_IBUF_BUFG
    SLICE_X2Y44          FDCE                                         r  pg/ip/p1u/cnt_reg[24]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y44          FDCE (Hold_fdce_C_D)         0.134     1.625    pg/ip/p1u/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 pg/pc/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/bXPos_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.050%)  route 0.201ns (51.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    pg/pc/clk_IBUF_BUFG
    SLICE_X9Y28          FDCE                                         r  pg/pc/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDCE (Prop_fdce_C_Q)         0.141     1.580 f  pg/pc/FSM_onehot_state_reg[3]/Q
                         net (fo=24, routed)          0.201     1.781    pg/pc/ballReset
    SLICE_X10Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.826 r  pg/pc/bXPos[6]_i_1/O
                         net (fo=1, routed)           0.000     1.826    pg/pc/bXPos_0[6]
    SLICE_X10Y27         FDSE                                         r  pg/pc/bXPos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.823     1.950    pg/pc/clk_IBUF_BUFG
    SLICE_X10Y27         FDSE                                         r  pg/pc/bXPos_reg[6]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X10Y27         FDSE (Hold_fdse_C_D)         0.121     1.593    pg/pc/bXPos_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pg/pc/p2YPos_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/p2YPos_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.091%)  route 0.133ns (38.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    pg/pc/clk_IBUF_BUFG
    SLICE_X2Y30          FDSE                                         r  pg/pc/p2YPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDSE (Prop_fdse_C_Q)         0.164     1.634 r  pg/pc/p2YPos_reg[6]/Q
                         net (fo=16, routed)          0.133     1.767    pg/pc/p2YPos_reg[7]_0[4]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.045     1.812 r  pg/pc/p2YPos[7]_i_1/O
                         net (fo=1, routed)           0.000     1.812    pg/pc/p2YPos[7]_i_1_n_0
    SLICE_X3Y30          FDSE                                         r  pg/pc/p2YPos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.856     1.983    pg/pc/clk_IBUF_BUFG
    SLICE_X3Y30          FDSE                                         r  pg/pc/p2YPos_reg[7]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X3Y30          FDSE (Hold_fdse_C_D)         0.092     1.575    pg/pc/p2YPos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pg/pc/p2YPos_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/p2YPos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.913%)  route 0.134ns (39.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.587     1.470    pg/pc/clk_IBUF_BUFG
    SLICE_X2Y30          FDSE                                         r  pg/pc/p2YPos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDSE (Prop_fdse_C_Q)         0.164     1.634 r  pg/pc/p2YPos_reg[6]/Q
                         net (fo=16, routed)          0.134     1.768    pg/pc/p2YPos_reg[7]_0[4]
    SLICE_X3Y30          LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  pg/pc/p2YPos[8]_i_1/O
                         net (fo=1, routed)           0.000     1.813    pg/pc/p_0_in__3[8]
    SLICE_X3Y30          FDRE                                         r  pg/pc/p2YPos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.856     1.983    pg/pc/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  pg/pc/p2YPos_reg[8]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.091     1.574    pg/pc/p2YPos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vgac/clkDivider/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgac/clkDivider/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.583     1.466    vgac/clkDivider/CLK
    SLICE_X7Y21          FDCE                                         r  vgac/clkDivider/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  vgac/clkDivider/cnt_reg[1]/Q
                         net (fo=4, routed)           0.168     1.775    vgac/clkDivider/cnt_reg[1]
    SLICE_X7Y21          LUT4 (Prop_lut4_I1_O)        0.042     1.817 r  vgac/clkDivider/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.817    vgac/clkDivider/p_0_in[3]
    SLICE_X7Y21          FDCE                                         r  vgac/clkDivider/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.852     1.979    vgac/clkDivider/CLK
    SLICE_X7Y21          FDCE                                         r  vgac/clkDivider/cnt_reg[3]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y21          FDCE (Hold_fdce_C_D)         0.107     1.573    vgac/clkDivider/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 pg/pc/ballReset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pg/pc/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.927%)  route 0.172ns (45.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.557     1.440    pg/pc/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  pg/pc/ballReset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  pg/pc/ballReset_reg/Q
                         net (fo=3, routed)           0.172     1.776    pg/pc/ballReset_reg_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.821 r  pg/pc/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    pg/pc/FSM_onehot_state[2]_i_1_n_0
    SLICE_X10Y30         FDCE                                         r  pg/pc/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.826     1.953    pg/pc/clk_IBUF_BUFG
    SLICE_X10Y30         FDCE                                         r  pg/pc/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.121     1.576    pg/pc/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vgac/Xpos/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgac/Xpos/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.212ns (57.399%)  route 0.157ns (42.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    vgac/Xpos/CLK
    SLICE_X8Y22          FDCE                                         r  vgac/Xpos/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vgac/Xpos/cnt_reg[5]/Q
                         net (fo=14, routed)          0.157     1.760    vgac/Xpos/Q[3]
    SLICE_X9Y21          LUT5 (Prop_lut5_I3_O)        0.048     1.808 r  vgac/Xpos/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vgac/Xpos/p_0_in__0[7]
    SLICE_X9Y21          FDCE                                         r  vgac/Xpos/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.824     1.951    vgac/Xpos/CLK
    SLICE_X9Y21          FDCE                                         r  vgac/Xpos/cnt_reg[7]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X9Y21          FDCE (Hold_fdce_C_D)         0.105     1.558    vgac/Xpos/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y36    pg/ip/p1d/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y38    pg/ip/p1d/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y38    pg/ip/p1d/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y39    pg/ip/p1d/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y39    pg/ip/p1d/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y39    pg/ip/p1d/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y39    pg/ip/p1d/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y40    pg/ip/p1d/cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y40    pg/ip/p1d/cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    pg/ip/p1d/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    pg/ip/p1d/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    pg/ip/p1d/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    pg/ip/p1d/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    pg/ip/p1d/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    pg/ip/p1d/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    pg/ip/p1d/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    pg/ip/p1d/cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    pg/ip/p1d/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    pg/ip/p1d/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    pg/ip/p1d/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    pg/ip/p1d/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    pg/ip/p1d/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    pg/ip/p1d/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    pg/ip/p1d/cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y38    pg/ip/p1d/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    pg/ip/p1d/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    pg/ip/p1d/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    pg/ip/p1d/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y39    pg/ip/p1d/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p2u/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.732ns  (logic 1.565ns (23.250%)  route 5.167ns (76.750%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.353     5.794    pg/ip/p2u/btnC_IBUF
    SLICE_X0Y43          LUT2 (Prop_lut2_I0_O)        0.124     5.918 f  pg/ip/p2u/outState_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.814     6.732    pg/ip/p2u/outState_reg_LDC_i_2__1_n_0
    SLICE_X3Y43          LDCE                                         f  pg/ip/p2u/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1d/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.380ns  (logic 1.565ns (24.534%)  route 4.815ns (75.466%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         3.852     5.293    pg/ip/p1d/btnC_IBUF
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.124     5.417 f  pg/ip/p1d/outState_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.963     6.380    pg/ip/p1d/outState_reg_LDC_i_2__0_n_0
    SLICE_X6Y41          LDCE                                         f  pg/ip/p1d/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p2d/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.239ns  (logic 1.565ns (25.090%)  route 4.673ns (74.910%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.053     5.494    pg/ip/p2d/btnC_IBUF
    SLICE_X6Y42          LUT2 (Prop_lut2_I0_O)        0.124     5.618 f  pg/ip/p2d/outState_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.621     6.239    pg/ip/p2d/outState_reg_LDC_i_2__2_n_0
    SLICE_X7Y42          LDCE                                         f  pg/ip/p2d/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/ip/p1u/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.182ns  (logic 1.565ns (25.320%)  route 4.617ns (74.680%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.256     5.697    pg/ip/p1u/btnC_IBUF
    SLICE_X3Y44          LUT2 (Prop_lut2_I0_O)        0.124     5.821 f  pg/ip/p1u/outState_reg_LDC_i_2/O
                         net (fo=2, routed)           0.361     6.182    pg/ip/p1u/outState_reg_LDC_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  pg/ip/p1u/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            pg/ip/p1u/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.548ns  (logic 0.264ns (17.083%)  route 1.283ns (82.917%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=39, routed)          1.147     1.366    pg/ip/p1u/btnL_IBUF
    SLICE_X3Y44          LUT2 (Prop_lut2_I1_O)        0.045     1.411 f  pg/ip/p1u/outState_reg_LDC_i_2/O
                         net (fo=2, routed)           0.136     1.548    pg/ip/p1u/outState_reg_LDC_i_2_n_0
    SLICE_X4Y44          LDCE                                         f  pg/ip/p1u/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            pg/ip/p1d/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.906ns  (logic 0.266ns (13.932%)  route 1.640ns (86.068%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=39, routed)          1.181     1.402    pg/ip/p1d/btnD_IBUF
    SLICE_X6Y42          LUT2 (Prop_lut2_I1_O)        0.045     1.447 f  pg/ip/p1d/outState_reg_LDC_i_2__0/O
                         net (fo=2, routed)           0.459     1.906    pg/ip/p1d/outState_reg_LDC_i_2__0_n_0
    SLICE_X6Y41          LDCE                                         f  pg/ip/p1d/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            pg/ip/p2u/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 0.267ns (13.484%)  route 1.712ns (86.516%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=39, routed)          1.320     1.542    pg/ip/p2u/btnU_IBUF
    SLICE_X0Y43          LUT2 (Prop_lut2_I1_O)        0.045     1.587 f  pg/ip/p2u/outState_reg_LDC_i_2__1/O
                         net (fo=2, routed)           0.392     1.979    pg/ip/p2u/outState_reg_LDC_i_2__1_n_0
    SLICE_X3Y43          LDCE                                         f  pg/ip/p2u/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            pg/ip/p2d/outState_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.016ns  (logic 0.264ns (13.111%)  route 1.751ns (86.889%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=39, routed)          1.540     1.759    pg/ip/p2d/btnR_IBUF
    SLICE_X6Y42          LUT2 (Prop_lut2_I1_O)        0.045     1.804 f  pg/ip/p2d/outState_reg_LDC_i_2__2/O
                         net (fo=2, routed)           0.212     2.016    pg/ip/p2d/outState_reg_LDC_i_2__2_n_0
    SLICE_X7Y42          LDCE                                         f  pg/ip/p2d/outState_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.156ns  (logic 5.862ns (38.682%)  route 9.293ns (61.318%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.618     5.139    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          2.202     7.859    vgac/Ypos/Q[4]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  vgac/Ypos/_carry_i_2__0/O
                         net (fo=13, routed)          1.684     9.667    pg/pc/r2_carry[0]
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.791 r  pg/pc/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     9.791    pg/pr/br/r3_carry__0_1[1]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.341 r  pg/pr/br/r3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.341    pg/pr/br/r3_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.612 r  pg/pr/br/r3_carry__0/CO[0]
                         net (fo=1, routed)           0.326    10.938    pg/pc/vgaRed_OBUF[3]_inst_i_6_1[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.373    11.311 f  pg/pc/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.154    11.465    vgac/Ypos/vgaRed_OBUF[3]_inst_i_4
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.589 f  vgac/Ypos/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.809    12.398    vgac/Xpos/vgaRed_OBUF[2]_inst_i_1_1
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.522 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.835    13.358    pg/pc/vgaGreen[0]_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           3.283    16.765    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    20.295 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.295    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.960ns  (logic 5.851ns (39.113%)  route 9.109ns (60.887%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.618     5.139    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          2.202     7.859    vgac/Ypos/Q[4]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  vgac/Ypos/_carry_i_2__0/O
                         net (fo=13, routed)          1.684     9.667    pg/pc/r2_carry[0]
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.791 r  pg/pc/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     9.791    pg/pr/br/r3_carry__0_1[1]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.341 r  pg/pr/br/r3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.341    pg/pr/br/r3_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.612 r  pg/pr/br/r3_carry__0/CO[0]
                         net (fo=1, routed)           0.326    10.938    pg/pc/vgaRed_OBUF[3]_inst_i_6_1[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.373    11.311 f  pg/pc/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.154    11.465    vgac/Ypos/vgaRed_OBUF[3]_inst_i_4
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.589 f  vgac/Ypos/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.809    12.398    vgac/Xpos/vgaRed_OBUF[2]_inst_i_1_1
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.522 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.835    13.358    pg/pc/vgaGreen[0]_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           3.098    16.580    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    20.099 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.099    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.823ns  (logic 5.856ns (39.504%)  route 8.968ns (60.496%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.618     5.139    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          2.202     7.859    vgac/Ypos/Q[4]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  vgac/Ypos/_carry_i_2__0/O
                         net (fo=13, routed)          1.684     9.667    pg/pc/r2_carry[0]
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.791 r  pg/pc/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     9.791    pg/pr/br/r3_carry__0_1[1]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.341 r  pg/pr/br/r3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.341    pg/pr/br/r3_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.612 r  pg/pr/br/r3_carry__0/CO[0]
                         net (fo=1, routed)           0.326    10.938    pg/pc/vgaRed_OBUF[3]_inst_i_6_1[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.373    11.311 f  pg/pc/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.154    11.465    vgac/Ypos/vgaRed_OBUF[3]_inst_i_4
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.589 f  vgac/Ypos/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.809    12.398    vgac/Xpos/vgaRed_OBUF[2]_inst_i_1_1
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.522 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.835    13.358    pg/pc/vgaGreen[0]_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.957    16.439    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    19.963 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.963    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.654ns  (logic 5.837ns (39.835%)  route 8.817ns (60.165%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.618     5.139    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          2.202     7.859    vgac/Ypos/Q[4]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  vgac/Ypos/_carry_i_2__0/O
                         net (fo=13, routed)          1.684     9.667    pg/pc/r2_carry[0]
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.791 r  pg/pc/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     9.791    pg/pr/br/r3_carry__0_1[1]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.341 r  pg/pr/br/r3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.341    pg/pr/br/r3_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.612 r  pg/pr/br/r3_carry__0/CO[0]
                         net (fo=1, routed)           0.326    10.938    pg/pc/vgaRed_OBUF[3]_inst_i_6_1[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.373    11.311 f  pg/pc/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.154    11.465    vgac/Ypos/vgaRed_OBUF[3]_inst_i_4
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.589 f  vgac/Ypos/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.809    12.398    vgac/Xpos/vgaRed_OBUF[2]_inst_i_1_1
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.522 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.835    13.358    pg/pc/vgaGreen[0]_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.806    16.288    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    19.793 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.793    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.364ns  (logic 5.853ns (40.746%)  route 8.511ns (59.254%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.618     5.139    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          2.202     7.859    vgac/Ypos/Q[4]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  vgac/Ypos/_carry_i_2__0/O
                         net (fo=13, routed)          1.684     9.667    pg/pc/r2_carry[0]
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.791 r  pg/pc/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     9.791    pg/pr/br/r3_carry__0_1[1]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.341 r  pg/pr/br/r3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.341    pg/pr/br/r3_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.612 r  pg/pr/br/r3_carry__0/CO[0]
                         net (fo=1, routed)           0.326    10.938    pg/pc/vgaRed_OBUF[3]_inst_i_6_1[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.373    11.311 f  pg/pc/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.154    11.465    vgac/Ypos/vgaRed_OBUF[3]_inst_i_4
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.589 f  vgac/Ypos/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.809    12.398    vgac/Xpos/vgaRed_OBUF[2]_inst_i_1_1
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.522 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.835    13.358    pg/pc/vgaGreen[0]_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.501    15.983    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    19.503 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.503    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.217ns  (logic 5.857ns (41.195%)  route 8.360ns (58.805%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.618     5.139    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          2.202     7.859    vgac/Ypos/Q[4]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  vgac/Ypos/_carry_i_2__0/O
                         net (fo=13, routed)          1.684     9.667    pg/pc/r2_carry[0]
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.791 r  pg/pc/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     9.791    pg/pr/br/r3_carry__0_1[1]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.341 r  pg/pr/br/r3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.341    pg/pr/br/r3_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.612 r  pg/pr/br/r3_carry__0/CO[0]
                         net (fo=1, routed)           0.326    10.938    pg/pc/vgaRed_OBUF[3]_inst_i_6_1[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.373    11.311 f  pg/pc/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.154    11.465    vgac/Ypos/vgaRed_OBUF[3]_inst_i_4
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.589 f  vgac/Ypos/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.809    12.398    vgac/Xpos/vgaRed_OBUF[2]_inst_i_1_1
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.522 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.835    13.358    pg/pc/vgaGreen[0]_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.350    15.832    vgaGreen_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    19.356 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.356    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.097ns  (logic 5.861ns (41.577%)  route 8.236ns (58.423%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.618     5.139    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          2.202     7.859    vgac/Ypos/Q[4]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  vgac/Ypos/_carry_i_2__0/O
                         net (fo=13, routed)          1.684     9.667    pg/pc/r2_carry[0]
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.791 r  pg/pc/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     9.791    pg/pr/br/r3_carry__0_1[1]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.341 r  pg/pr/br/r3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.341    pg/pr/br/r3_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.612 r  pg/pr/br/r3_carry__0/CO[0]
                         net (fo=1, routed)           0.326    10.938    pg/pc/vgaRed_OBUF[3]_inst_i_6_1[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.373    11.311 f  pg/pc/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.154    11.465    vgac/Ypos/vgaRed_OBUF[3]_inst_i_4
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.589 f  vgac/Ypos/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.809    12.398    vgac/Xpos/vgaRed_OBUF[2]_inst_i_1_1
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.522 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.679    13.201    vgac/Xpos/cnt_reg[2]_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I4_O)        0.124    13.325 r  vgac/Xpos/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.382    15.707    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    19.236 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.236    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.045ns  (logic 5.835ns (41.548%)  route 8.209ns (58.452%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.618     5.139    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          2.202     7.859    vgac/Ypos/Q[4]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  vgac/Ypos/_carry_i_2__0/O
                         net (fo=13, routed)          1.684     9.667    pg/pc/r2_carry[0]
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.791 r  pg/pc/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     9.791    pg/pr/br/r3_carry__0_1[1]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.341 r  pg/pr/br/r3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.341    pg/pr/br/r3_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.612 r  pg/pr/br/r3_carry__0/CO[0]
                         net (fo=1, routed)           0.326    10.938    pg/pc/vgaRed_OBUF[3]_inst_i_6_1[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.373    11.311 f  pg/pc/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.154    11.465    vgac/Ypos/vgaRed_OBUF[3]_inst_i_4
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.589 f  vgac/Ypos/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.809    12.398    vgac/Xpos/vgaRed_OBUF[2]_inst_i_1_1
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.522 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.835    13.358    pg/pc/vgaGreen[0]_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.199    15.681    vgaGreen_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    19.184 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.184    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.951ns  (logic 5.856ns (41.976%)  route 8.095ns (58.024%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.618     5.139    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          2.202     7.859    vgac/Ypos/Q[4]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  vgac/Ypos/_carry_i_2__0/O
                         net (fo=13, routed)          1.684     9.667    pg/pc/r2_carry[0]
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.791 r  pg/pc/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     9.791    pg/pr/br/r3_carry__0_1[1]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.341 r  pg/pr/br/r3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.341    pg/pr/br/r3_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.612 r  pg/pr/br/r3_carry__0/CO[0]
                         net (fo=1, routed)           0.326    10.938    pg/pc/vgaRed_OBUF[3]_inst_i_6_1[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.373    11.311 f  pg/pc/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.154    11.465    vgac/Ypos/vgaRed_OBUF[3]_inst_i_4
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.589 f  vgac/Ypos/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.809    12.398    vgac/Xpos/vgaRed_OBUF[2]_inst_i_1_1
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.522 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.679    13.201    vgac/Xpos/cnt_reg[2]_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I4_O)        0.124    13.325 r  vgac/Xpos/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.241    15.566    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    19.090 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.090    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.885ns  (logic 5.827ns (41.967%)  route 8.058ns (58.033%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.618     5.139    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          2.202     7.859    vgac/Ypos/Q[4]
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.983 r  vgac/Ypos/_carry_i_2__0/O
                         net (fo=13, routed)          1.684     9.667    pg/pc/r2_carry[0]
    SLICE_X5Y25          LUT5 (Prop_lut5_I4_O)        0.124     9.791 r  pg/pc/r3_carry_i_7/O
                         net (fo=1, routed)           0.000     9.791    pg/pr/br/r3_carry__0_1[1]
    SLICE_X5Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.341 r  pg/pr/br/r3_carry/CO[3]
                         net (fo=1, routed)           0.000    10.341    pg/pr/br/r3_carry_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.612 r  pg/pr/br/r3_carry__0/CO[0]
                         net (fo=1, routed)           0.326    10.938    pg/pc/vgaRed_OBUF[3]_inst_i_6_1[0]
    SLICE_X5Y24          LUT6 (Prop_lut6_I2_O)        0.373    11.311 f  pg/pc/vgaRed_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.154    11.465    vgac/Ypos/vgaRed_OBUF[3]_inst_i_4
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124    11.589 f  vgac/Ypos/vgaRed_OBUF[3]_inst_i_6/O
                         net (fo=3, routed)           0.809    12.398    vgac/Xpos/vgaRed_OBUF[2]_inst_i_1_1
    SLICE_X7Y24          LUT4 (Prop_lut4_I3_O)        0.124    12.522 r  vgac/Xpos/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.835    13.358    pg/pc/vgaGreen[0]_0
    SLICE_X7Y25          LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           2.048    15.529    vgaGreen_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    19.025 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.025    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.413ns (66.816%)  route 0.702ns (33.184%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.583     1.466    vgac/Ypos/CLK
    SLICE_X2Y23          FDCE                                         r  vgac/Ypos/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  vgac/Ypos/cnt_reg[1]/Q
                         net (fo=15, routed)          0.269     1.899    vgac/Ypos/cnt_reg[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  vgac/Ypos/Vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.433     2.377    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.582 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.582    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Xpos/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.407ns (62.719%)  route 0.836ns (37.281%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    vgac/Xpos/CLK
    SLICE_X8Y22          FDCE                                         r  vgac/Xpos/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  vgac/Xpos/cnt_reg[5]/Q
                         net (fo=14, routed)          0.213     1.816    vgac/Xpos/Q[3]
    SLICE_X8Y23          LUT6 (Prop_lut6_I5_O)        0.045     1.861 r  vgac/Xpos/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.623     2.484    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.682 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.682    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.458ns (64.283%)  route 0.810ns (35.717%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.465    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     1.629 f  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          0.266     1.895    vgac/Ypos/Q[4]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.045     1.940 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.125     2.066    pg/pc/vgaGreen[0]
    SLICE_X7Y25          LUT6 (Prop_lut6_I0_O)        0.045     2.111 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.418     2.529    vgaGreen_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.733 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.733    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.451ns (62.552%)  route 0.868ns (37.448%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.465    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     1.629 f  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          0.266     1.895    vgac/Ypos/Q[4]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.045     1.940 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.125     2.066    pg/pc/vgaGreen[0]
    SLICE_X7Y25          LUT6 (Prop_lut6_I0_O)        0.045     2.111 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.477     2.588    vgaGreen_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.784 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.784    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Xpos/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.406ns (59.853%)  route 0.943ns (40.147%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    vgac/Xpos/CLK
    SLICE_X9Y21          FDCE                                         r  vgac/Xpos/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.580 f  vgac/Xpos/cnt_reg[8]/Q
                         net (fo=25, routed)          0.481     2.062    vgac/Xpos/Q[6]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.045     2.107 r  vgac/Xpos/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.461     2.568    vgaGreen_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.788 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.788    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.459ns (60.868%)  route 0.938ns (39.132%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.465    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     1.629 f  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          0.266     1.895    vgac/Ypos/Q[4]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.045     1.940 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.125     2.066    pg/pc/vgaGreen[0]
    SLICE_X7Y25          LUT6 (Prop_lut6_I0_O)        0.045     2.111 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.546     2.657    vgaGreen_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.861 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.861    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Xpos/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.483ns  (logic 1.411ns (56.814%)  route 1.072ns (43.186%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    vgac/Xpos/CLK
    SLICE_X9Y21          FDCE                                         r  vgac/Xpos/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.580 f  vgac/Xpos/cnt_reg[8]/Q
                         net (fo=25, routed)          0.481     2.062    vgac/Xpos/Q[6]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.045     2.107 r  vgac/Xpos/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.591     2.698    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.922 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.922    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.480ns (59.610%)  route 1.003ns (40.390%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.465    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     1.629 f  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          0.266     1.895    vgac/Ypos/Q[4]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.045     1.940 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.125     2.066    pg/pc/vgaGreen[0]
    SLICE_X7Y25          LUT6 (Prop_lut6_I0_O)        0.045     2.111 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.611     2.722    vgaGreen_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.947 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.947    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Xpos/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.548ns  (logic 1.416ns (55.581%)  route 1.132ns (44.419%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.556     1.439    vgac/Xpos/CLK
    SLICE_X9Y21          FDCE                                         r  vgac/Xpos/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDCE (Prop_fdce_C_Q)         0.141     1.580 f  vgac/Xpos/cnt_reg[8]/Q
                         net (fo=25, routed)          0.481     2.062    vgac/Xpos/Q[6]
    SLICE_X7Y24          LUT6 (Prop_lut6_I0_O)        0.045     2.107 r  vgac/Xpos/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.650     2.757    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.987 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.987    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/Ypos/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.476ns (58.026%)  route 1.068ns (41.974%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.582     1.465    vgac/Ypos/CLK
    SLICE_X2Y24          FDCE                                         r  vgac/Ypos/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     1.629 f  vgac/Ypos/cnt_reg[9]/Q
                         net (fo=40, routed)          0.266     1.895    vgac/Ypos/Q[4]
    SLICE_X5Y24          LUT6 (Prop_lut6_I4_O)        0.045     1.940 r  vgac/Ypos/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.125     2.066    pg/pc/vgaGreen[0]
    SLICE_X7Y25          LUT6 (Prop_lut6_I0_O)        0.045     2.111 r  pg/pc/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=9, routed)           0.676     2.787    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     4.009 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.009    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           559 Endpoints
Min Delay           559 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/pc/bXPos_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.537ns  (logic 1.965ns (20.607%)  route 7.572ns (79.393%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.064     5.505    pg/pc/clkDivider/btnC_IBUF
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124     5.629 f  pg/pc/clkDivider/p1YPos[9]_i_3/O
                         net (fo=11, routed)          0.893     6.522    pg/pc/clkDivider/btnC
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.646 f  pg/pc/clkDivider/bXVel[2]_i_5/O
                         net (fo=13, routed)          0.983     7.630    pg/pc/clkDivider/FSM_onehot_state_reg[3]
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.754 r  pg/pc/clkDivider/bXPos[7]_i_2/O
                         net (fo=7, routed)           0.969     8.723    pg/pc/clkDivider/E[0]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.152     8.875 r  pg/pc/clkDivider/bXPos[8]_i_2/O
                         net (fo=4, routed)           0.662     9.537    pg/pc/clkDivider_n_6
    SLICE_X10Y27         FDRE                                         r  pg/pc/bXPos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.437     4.778    pg/pc/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  pg/pc/bXPos_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/pc/bXPos_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.537ns  (logic 1.965ns (20.607%)  route 7.572ns (79.393%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.064     5.505    pg/pc/clkDivider/btnC_IBUF
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124     5.629 f  pg/pc/clkDivider/p1YPos[9]_i_3/O
                         net (fo=11, routed)          0.893     6.522    pg/pc/clkDivider/btnC
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.646 f  pg/pc/clkDivider/bXVel[2]_i_5/O
                         net (fo=13, routed)          0.983     7.630    pg/pc/clkDivider/FSM_onehot_state_reg[3]
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.754 r  pg/pc/clkDivider/bXPos[7]_i_2/O
                         net (fo=7, routed)           0.969     8.723    pg/pc/clkDivider/E[0]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.152     8.875 r  pg/pc/clkDivider/bXPos[8]_i_2/O
                         net (fo=4, routed)           0.662     9.537    pg/pc/clkDivider_n_6
    SLICE_X10Y27         FDSE                                         r  pg/pc/bXPos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.437     4.778    pg/pc/clk_IBUF_BUFG
    SLICE_X10Y27         FDSE                                         r  pg/pc/bXPos_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/pc/bXPos_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.537ns  (logic 1.965ns (20.607%)  route 7.572ns (79.393%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.064     5.505    pg/pc/clkDivider/btnC_IBUF
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124     5.629 f  pg/pc/clkDivider/p1YPos[9]_i_3/O
                         net (fo=11, routed)          0.893     6.522    pg/pc/clkDivider/btnC
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.646 f  pg/pc/clkDivider/bXVel[2]_i_5/O
                         net (fo=13, routed)          0.983     7.630    pg/pc/clkDivider/FSM_onehot_state_reg[3]
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.754 r  pg/pc/clkDivider/bXPos[7]_i_2/O
                         net (fo=7, routed)           0.969     8.723    pg/pc/clkDivider/E[0]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.152     8.875 r  pg/pc/clkDivider/bXPos[8]_i_2/O
                         net (fo=4, routed)           0.662     9.537    pg/pc/clkDivider_n_6
    SLICE_X10Y27         FDSE                                         r  pg/pc/bXPos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.437     4.778    pg/pc/clk_IBUF_BUFG
    SLICE_X10Y27         FDSE                                         r  pg/pc/bXPos_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/pc/bXPos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.376ns  (logic 1.965ns (20.961%)  route 7.411ns (79.039%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.064     5.505    pg/pc/clkDivider/btnC_IBUF
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124     5.629 f  pg/pc/clkDivider/p1YPos[9]_i_3/O
                         net (fo=11, routed)          0.893     6.522    pg/pc/clkDivider/btnC
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.646 f  pg/pc/clkDivider/bXVel[2]_i_5/O
                         net (fo=13, routed)          0.983     7.630    pg/pc/clkDivider/FSM_onehot_state_reg[3]
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.754 r  pg/pc/clkDivider/bXPos[7]_i_2/O
                         net (fo=7, routed)           0.969     8.723    pg/pc/clkDivider/E[0]
    SLICE_X13Y28         LUT2 (Prop_lut2_I1_O)        0.152     8.875 r  pg/pc/clkDivider/bXPos[8]_i_2/O
                         net (fo=4, routed)           0.501     9.376    pg/pc/clkDivider_n_6
    SLICE_X11Y28         FDRE                                         r  pg/pc/bXPos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.439     4.780    pg/pc/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  pg/pc/bXPos_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/pc/bXPos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.226ns  (logic 1.937ns (20.999%)  route 7.288ns (79.001%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.064     5.505    pg/pc/clkDivider/btnC_IBUF
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124     5.629 f  pg/pc/clkDivider/p1YPos[9]_i_3/O
                         net (fo=11, routed)          0.893     6.522    pg/pc/clkDivider/btnC
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.646 f  pg/pc/clkDivider/bXVel[2]_i_5/O
                         net (fo=13, routed)          0.983     7.630    pg/pc/clkDivider/FSM_onehot_state_reg[3]
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.754 r  pg/pc/clkDivider/bXPos[7]_i_2/O
                         net (fo=7, routed)           0.969     8.723    pg/pc/clkDivider/E[0]
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124     8.847 r  pg/pc/clkDivider/bXPos[4]_i_1/O
                         net (fo=1, routed)           0.379     9.226    pg/pc/clkDivider_n_12
    SLICE_X13Y28         FDRE                                         r  pg/pc/bXPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438     4.779    pg/pc/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  pg/pc/bXPos_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/pc/bXPos_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.691ns  (logic 2.009ns (23.118%)  route 6.682ns (76.882%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.064     5.505    pg/pc/clkDivider/btnC_IBUF
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124     5.629 f  pg/pc/clkDivider/p1YPos[9]_i_3/O
                         net (fo=11, routed)          0.882     6.511    pg/pc/clkDivider/btnC
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.116     6.627 r  pg/pc/clkDivider/bXPos[8]_i_4/O
                         net (fo=7, routed)           1.029     7.656    pg/pc/clkDivider/bXPos[8]_i_4_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I0_O)        0.328     7.984 r  pg/pc/clkDivider/bXPos[7]_i_1/O
                         net (fo=4, routed)           0.707     8.691    pg/pc/clkDivider_n_3
    SLICE_X11Y27         FDRE                                         r  pg/pc/bXPos_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.437     4.778    pg/pc/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  pg/pc/bXPos_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/pc/bXPos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.683ns  (logic 1.937ns (22.312%)  route 6.746ns (77.688%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.064     5.505    pg/pc/clkDivider/btnC_IBUF
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124     5.629 f  pg/pc/clkDivider/p1YPos[9]_i_3/O
                         net (fo=11, routed)          0.893     6.522    pg/pc/clkDivider/btnC
    SLICE_X10Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.646 f  pg/pc/clkDivider/bXVel[2]_i_5/O
                         net (fo=13, routed)          0.983     7.630    pg/pc/clkDivider/FSM_onehot_state_reg[3]
    SLICE_X9Y28          LUT6 (Prop_lut6_I0_O)        0.124     7.754 r  pg/pc/clkDivider/bXPos[7]_i_2/O
                         net (fo=7, routed)           0.805     8.559    pg/pc/clkDivider/E[0]
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124     8.683 r  pg/pc/clkDivider/bXPos[9]_i_1/O
                         net (fo=1, routed)           0.000     8.683    pg/pc/clkDivider_n_13
    SLICE_X13Y28         FDRE                                         r  pg/pc/bXPos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.438     4.779    pg/pc/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  pg/pc/bXPos_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/pc/bXPos_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.614ns  (logic 2.009ns (23.327%)  route 6.604ns (76.673%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.064     5.505    pg/pc/clkDivider/btnC_IBUF
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124     5.629 f  pg/pc/clkDivider/p1YPos[9]_i_3/O
                         net (fo=11, routed)          0.882     6.511    pg/pc/clkDivider/btnC
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.116     6.627 r  pg/pc/clkDivider/bXPos[8]_i_4/O
                         net (fo=7, routed)           1.029     7.656    pg/pc/clkDivider/bXPos[8]_i_4_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I0_O)        0.328     7.984 r  pg/pc/clkDivider/bXPos[7]_i_1/O
                         net (fo=4, routed)           0.629     8.614    pg/pc/clkDivider_n_3
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436     4.777    pg/pc/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/pc/bXPos_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.614ns  (logic 2.009ns (23.327%)  route 6.604ns (76.673%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.064     5.505    pg/pc/clkDivider/btnC_IBUF
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124     5.629 f  pg/pc/clkDivider/p1YPos[9]_i_3/O
                         net (fo=11, routed)          0.882     6.511    pg/pc/clkDivider/btnC
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.116     6.627 r  pg/pc/clkDivider/bXPos[8]_i_4/O
                         net (fo=7, routed)           1.029     7.656    pg/pc/clkDivider/bXPos[8]_i_4_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I0_O)        0.328     7.984 r  pg/pc/clkDivider/bXPos[7]_i_1/O
                         net (fo=4, routed)           0.629     8.614    pg/pc/clkDivider_n_3
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436     4.777    pg/pc/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            pg/pc/bXPos_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.614ns  (logic 2.009ns (23.327%)  route 6.604ns (76.673%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=189, routed)         4.064     5.505    pg/pc/clkDivider/btnC_IBUF
    SLICE_X9Y42          LUT6 (Prop_lut6_I0_O)        0.124     5.629 f  pg/pc/clkDivider/p1YPos[9]_i_3/O
                         net (fo=11, routed)          0.882     6.511    pg/pc/clkDivider/btnC
    SLICE_X10Y29         LUT2 (Prop_lut2_I1_O)        0.116     6.627 r  pg/pc/clkDivider/bXPos[8]_i_4/O
                         net (fo=7, routed)           1.029     7.656    pg/pc/clkDivider/bXPos[8]_i_4_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I0_O)        0.328     7.984 r  pg/pc/clkDivider/bXPos[7]_i_1/O
                         net (fo=4, routed)           0.629     8.614    pg/pc/clkDivider_n_3
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.436     4.777    pg/pc/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  pg/pc/bXPos_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pg/ip/p2u/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p2u/cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.331ns (71.143%)  route 0.134ns (28.857%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE                         0.000     0.000 r  pg/ip/p2u/outState_reg_LDC/G
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p2u/outState_reg_LDC/Q
                         net (fo=38, routed)          0.134     0.354    pg/ip/p2u/outState_reg_LDC_i_2__1_0
    SLICE_X1Y43          LUT5 (Prop_lut5_I2_O)        0.045     0.399 r  pg/ip/p2u/cnt[28]_i_3__1/O
                         net (fo=1, routed)           0.000     0.399    pg/ip/p2u/cnt[28]_i_3__1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.465 r  pg/ip/p2u/cnt_reg[28]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.465    pg/ip/p2u/cnt_reg[28]_i_1__1_n_5
    SLICE_X1Y43          FDCE                                         r  pg/ip/p2u/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.866     1.993    pg/ip/p2u/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  pg/ip/p2u/cnt_reg[30]/C

Slack:                    inf
  Source:                 pg/ip/p2u/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p2u/cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.328ns (70.498%)  route 0.137ns (29.502%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE                         0.000     0.000 r  pg/ip/p2u/outState_reg_LDC/G
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p2u/outState_reg_LDC/Q
                         net (fo=38, routed)          0.137     0.357    pg/ip/p2u/outState_reg_LDC_i_2__1_0
    SLICE_X1Y43          LUT5 (Prop_lut5_I2_O)        0.045     0.402 r  pg/ip/p2u/cnt[28]_i_2__1/O
                         net (fo=1, routed)           0.000     0.402    pg/ip/p2u/cnt[28]_i_2__1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.465 r  pg/ip/p2u/cnt_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.465    pg/ip/p2u/cnt_reg[28]_i_1__1_n_4
    SLICE_X1Y43          FDCE                                         r  pg/ip/p2u/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.866     1.993    pg/ip/p2u/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  pg/ip/p2u/cnt_reg[31]/C

Slack:                    inf
  Source:                 pg/ip/p1d/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p1d/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.355ns (69.542%)  route 0.155ns (30.458%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          LDCE                         0.000     0.000 r  pg/ip/p1d/outState_reg_LDC/G
    SLICE_X6Y41          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  pg/ip/p1d/outState_reg_LDC/Q
                         net (fo=37, routed)          0.155     0.399    pg/ip/p1d/outState_reg_LDC_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I2_O)        0.045     0.444 r  pg/ip/p1d/cnt[20]_i_3__0/O
                         net (fo=1, routed)           0.000     0.444    pg/ip/p1d/cnt[20]_i_3__0_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.510 r  pg/ip/p1d/cnt_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.510    pg/ip/p1d/cnt_reg[20]_i_1__0_n_5
    SLICE_X5Y41          FDCE                                         r  pg/ip/p1d/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.863     1.990    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  pg/ip/p1d/cnt_reg[22]/C

Slack:                    inf
  Source:                 pg/ip/p1d/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p1d/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.510ns  (logic 0.352ns (68.954%)  route 0.158ns (31.046%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          LDCE                         0.000     0.000 r  pg/ip/p1d/outState_reg_LDC/G
    SLICE_X6Y41          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  pg/ip/p1d/outState_reg_LDC/Q
                         net (fo=37, routed)          0.158     0.402    pg/ip/p1d/outState_reg_LDC_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I2_O)        0.045     0.447 r  pg/ip/p1d/cnt[20]_i_2__0/O
                         net (fo=1, routed)           0.000     0.447    pg/ip/p1d/cnt[20]_i_2__0_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.510 r  pg/ip/p1d/cnt_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.510    pg/ip/p1d/cnt_reg[20]_i_1__0_n_4
    SLICE_X5Y41          FDCE                                         r  pg/ip/p1d/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.863     1.990    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  pg/ip/p1d/cnt_reg[23]/C

Slack:                    inf
  Source:                 pg/ip/p2u/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p2u/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.328ns (63.162%)  route 0.191ns (36.838%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE                         0.000     0.000 r  pg/ip/p2u/outState_reg_LDC/G
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p2u/outState_reg_LDC/Q
                         net (fo=38, routed)          0.191     0.411    pg/ip/p2u/outState_reg_LDC_i_2__1_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I2_O)        0.045     0.456 r  pg/ip/p2u/cnt[24]_i_2__1/O
                         net (fo=1, routed)           0.000     0.456    pg/ip/p2u/cnt[24]_i_2__1_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.519 r  pg/ip/p2u/cnt_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.519    pg/ip/p2u/cnt_reg[24]_i_1__1_n_4
    SLICE_X1Y42          FDCE                                         r  pg/ip/p2u/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.865     1.992    pg/ip/p2u/clk_IBUF_BUFG
    SLICE_X1Y42          FDCE                                         r  pg/ip/p2u/cnt_reg[27]/C

Slack:                    inf
  Source:                 pg/ip/p1d/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p1d/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.521ns  (logic 0.352ns (67.516%)  route 0.169ns (32.484%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          LDCE                         0.000     0.000 r  pg/ip/p1d/outState_reg_LDC/G
    SLICE_X6Y41          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  pg/ip/p1d/outState_reg_LDC/Q
                         net (fo=37, routed)          0.169     0.413    pg/ip/p1d/outState_reg_LDC_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I2_O)        0.045     0.458 r  pg/ip/p1d/cnt[16]_i_2__0/O
                         net (fo=1, routed)           0.000     0.458    pg/ip/p1d/cnt[16]_i_2__0_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.521 r  pg/ip/p1d/cnt_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.521    pg/ip/p1d/cnt_reg[16]_i_1__0_n_4
    SLICE_X5Y40          FDCE                                         r  pg/ip/p1d/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.863     1.990    pg/ip/p1d/clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  pg/ip/p1d/cnt_reg[19]/C

Slack:                    inf
  Source:                 pg/ip/p2d/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p2d/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.339ns (60.979%)  route 0.217ns (39.021%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          LDCE                         0.000     0.000 r  pg/ip/p2d/outState_reg_LDC/G
    SLICE_X7Y42          LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  pg/ip/p2d/outState_reg_LDC/Q
                         net (fo=37, routed)          0.217     0.448    pg/ip/p2d/outState_reg_LDC_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.045     0.493 r  pg/ip/p2d/cnt[24]_i_2__2/O
                         net (fo=1, routed)           0.000     0.493    pg/ip/p2d/cnt[24]_i_2__2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.556 r  pg/ip/p2d/cnt_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.556    pg/ip/p2d/cnt_reg[24]_i_1__2_n_4
    SLICE_X4Y42          FDCE                                         r  pg/ip/p2d/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.863     1.990    pg/ip/p2d/clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  pg/ip/p2d/cnt_reg[27]/C

Slack:                    inf
  Source:                 pg/ip/p2d/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p2d/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.341ns (60.809%)  route 0.220ns (39.191%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          LDCE                         0.000     0.000 r  pg/ip/p2d/outState_reg_LDC/G
    SLICE_X7Y42          LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  pg/ip/p2d/outState_reg_LDC/Q
                         net (fo=37, routed)          0.220     0.451    pg/ip/p2d/outState_reg_LDC_n_0
    SLICE_X4Y43          LUT5 (Prop_lut5_I2_O)        0.045     0.496 r  pg/ip/p2d/cnt[28]_i_4__2/O
                         net (fo=1, routed)           0.000     0.496    pg/ip/p2d/cnt[28]_i_4__2_n_0
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.561 r  pg/ip/p2d/cnt_reg[28]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     0.561    pg/ip/p2d/cnt_reg[28]_i_1__2_n_6
    SLICE_X4Y43          FDCE                                         r  pg/ip/p2d/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.864     1.991    pg/ip/p2d/clk_IBUF_BUFG
    SLICE_X4Y43          FDCE                                         r  pg/ip/p2d/cnt_reg[29]/C

Slack:                    inf
  Source:                 pg/ip/p2d/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p2d/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.342ns (60.787%)  route 0.221ns (39.213%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          LDCE                         0.000     0.000 r  pg/ip/p2d/outState_reg_LDC/G
    SLICE_X7Y42          LDCE (EnToQ_ldce_G_Q)        0.231     0.231 r  pg/ip/p2d/outState_reg_LDC/Q
                         net (fo=37, routed)          0.221     0.452    pg/ip/p2d/outState_reg_LDC_n_0
    SLICE_X4Y42          LUT5 (Prop_lut5_I2_O)        0.045     0.497 r  pg/ip/p2d/cnt[24]_i_3__2/O
                         net (fo=1, routed)           0.000     0.497    pg/ip/p2d/cnt[24]_i_3__2_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.563 r  pg/ip/p2d/cnt_reg[24]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.563    pg/ip/p2d/cnt_reg[24]_i_1__2_n_5
    SLICE_X4Y42          FDCE                                         r  pg/ip/p2d/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.863     1.990    pg/ip/p2d/clk_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  pg/ip/p2d/cnt_reg[26]/C

Slack:                    inf
  Source:                 pg/ip/p2u/outState_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            pg/ip/p2u/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.563ns  (logic 0.330ns (58.592%)  route 0.233ns (41.408%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          LDCE                         0.000     0.000 r  pg/ip/p2u/outState_reg_LDC/G
    SLICE_X3Y43          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  pg/ip/p2u/outState_reg_LDC/Q
                         net (fo=38, routed)          0.233     0.453    pg/ip/p2u/outState_reg_LDC_i_2__1_0
    SLICE_X1Y43          LUT5 (Prop_lut5_I2_O)        0.045     0.498 r  pg/ip/p2u/cnt[28]_i_4__1/O
                         net (fo=1, routed)           0.000     0.498    pg/ip/p2u/cnt[28]_i_4__1_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.563 r  pg/ip/p2u/cnt_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.563    pg/ip/p2u/cnt_reg[28]_i_1__1_n_6
    SLICE_X1Y43          FDCE                                         r  pg/ip/p2u/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.866     1.993    pg/ip/p2u/clk_IBUF_BUFG
    SLICE_X1Y43          FDCE                                         r  pg/ip/p2u/cnt_reg[29]/C





