{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735044938162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735044938167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 19:55:37 2024 " "Processing started: Tue Dec 24 19:55:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735044938167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044938167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Question1 -c Question1 " "Command: quartus_sta Question1 -c Question1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044938167 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044938268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044939023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044939023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044939057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044939057 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_t0j3 " "Entity altpll_t0j3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1735044939583 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1735044939583 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1735044939583 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_o9k1 " "Entity dcfifo_o9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1735044939583 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1735044939583 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1735044939583 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_q9k1 " "Entity dcfifo_q9k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe19\|dffe20a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1735044939583 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_gd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1735044939583 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1735044939583 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044939583 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044939644 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044939666 ""}
{ "Info" "ISTA_SDC_FOUND" "ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc " "Reading SDC File: 'ddr3_qsys/synthesis/submodules/ddr3_qsys_ddr3_controller_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044939776 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044939780 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044939780 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044940031 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/Question1.sdc " "Reading SDC File: '../sdc/Question1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940074 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_PLL50\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1735044940076 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 20 -multiply_by 13 -duty_cycle 50.00 -name \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1735044940076 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940076 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940076 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940076 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940076 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940076 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] " " You called derive_pll_clocks. User-defined clock found on pll: u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940141 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940142 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044940145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044940145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044940145 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044940145 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940145 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044940146 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044940170 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1735044940230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.049 " "Worst-case setup slack is 0.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.049               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.114               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.166               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.424               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.627               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 DDR3_CK_p\[0\]  " "    0.641               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.676               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.676               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.826               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.484               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.484               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.415               0.000 Clk50  " "   17.415               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.075               0.000 DDR3_CLK_50  " "   18.075               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.211 " "Worst-case hold slack is 0.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.211               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.227               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.230               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.324               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.330               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 Clk50  " "    0.364               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.409               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.606               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 DDR3_CK_p\[0\]  " "    0.733               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.101               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    1.101               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.402               0.000 DDR3_CLK_50  " "    1.402               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.709 " "Worst-case recovery slack is 0.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.709               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.877               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    4.877               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.453               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.453               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.885               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.885               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.558 " "Worst-case removal slack is 0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.558               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.889               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.890               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.908               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.178               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.178               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.029               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    3.029               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.072               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.072               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.652               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.652               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.372               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.372               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.669               0.000 Clk50  " "    9.669               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.707               0.000 DDR3_CLK_50  " "    9.707               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044940324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940324 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044940367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044940367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044940367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044940367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044940367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.800 ns " "Worst Case Available Settling Time: 8.800 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044940367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044940367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044940367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044940367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044940367 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044940367 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044940367 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044940462 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044940705 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.049 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.049" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941280 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044941280 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.213 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.213" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941322 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044941322 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.709 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.709" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941345 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941345 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044941345 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.558 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.558" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044941369 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044941369 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044941394 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044941394 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  0.903  0.995" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  0.903  0.995" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044941394 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1200mV 85C Model)           \|  8.328     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1200mV 85C Model)           \|  8.328     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044941394 ""}
{ "Info" "0" "" "Core (Slow 1200mV 85C Model)                          \|  0.049  0.213" {  } {  } 0 0 "Core (Slow 1200mV 85C Model)                          \|  0.049  0.213" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044941394 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1200mV 85C Model)         \|  0.709  0.558" {  } {  } 0 0 "Core Recovery/Removal (Slow 1200mV 85C Model)         \|  0.709  0.558" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044941394 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.576  1.488" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  1.576  1.488" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044941394 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 85C Model)                  \|  0.132  0.132" {  } {  } 0 0 "Read Capture (Slow 1200mV 85C Model)                  \|  0.132  0.132" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044941394 ""}
{ "Info" "0" "" "Write (Slow 1200mV 85C Model)                         \|    0.0    0.0" {  } {  } 0 0 "Write (Slow 1200mV 85C Model)                         \|    0.0    0.0" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044941394 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044941480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044941512 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044941512 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044943041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044943305 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044943305 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044943306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044943306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044943306 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044943306 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044943306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.365 " "Worst-case setup slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.365               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.391               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.530               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 DDR3_CK_p\[0\]  " "    0.686               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.744               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.882               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.917               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.917               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.984               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.884               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.884               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.665               0.000 Clk50  " "   17.665               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.250               0.000 DDR3_CLK_50  " "   18.250               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044943403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.192               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.208               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.219               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.294               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.300               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 Clk50  " "    0.339               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.376               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.609               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.732               0.000 DDR3_CK_p\[0\]  " "    0.732               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    1.013               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.301               0.000 DDR3_CLK_50  " "    1.301               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044943446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.035 " "Worst-case recovery slack is 1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    1.035               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.103               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    5.103               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.684               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.684               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.111               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.111               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044943463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.477 " "Worst-case removal slack is 0.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.477               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.819               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.820               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.841               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044943481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.865               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.111               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.162               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.162               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.026               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    3.026               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.028               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.028               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.673               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.673               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.385               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.385               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689               0.000 DDR3_CLK_50  " "    9.689               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.690               0.000 Clk50  " "    9.690               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044943494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044943494 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044943534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044943534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044943534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044943534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044943534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.917 ns " "Worst Case Available Settling Time: 8.917 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044943534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044943534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044943534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044943534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044943534 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044943534 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044943534 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044943628 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044943867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.365 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.365" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944295 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944295 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944295 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.192 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.192" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944340 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944340 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.035 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.035" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944369 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944369 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944369 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.477 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.477" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944402 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044944402 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944402 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044944435 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044944435 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  0.932  0.978" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  0.932  0.978" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044944435 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1200mV 0C Model)            \|  8.359     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1200mV 0C Model)            \|  8.359     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044944435 ""}
{ "Info" "0" "" "Core (Slow 1200mV 0C Model)                           \|  0.365  0.192" {  } {  } 0 0 "Core (Slow 1200mV 0C Model)                           \|  0.365  0.192" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044944435 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1200mV 0C Model)          \|  1.035  0.477" {  } {  } 0 0 "Core Recovery/Removal (Slow 1200mV 0C Model)          \|  1.035  0.477" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044944435 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.592  1.502" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  1.592  1.502" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044944435 ""}
{ "Info" "0" "" "Read Capture (Slow 1200mV 0C Model)                   \|  0.134  0.134" {  } {  } 0 0 "Read Capture (Slow 1200mV 0C Model)                   \|  0.134  0.134" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044944436 ""}
{ "Info" "0" "" "Write (Slow 1200mV 0C Model)                          \|    0.0    0.0" {  } {  } 0 0 "Write (Slow 1200mV 0C Model)                          \|    0.0    0.0" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044944436 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044944537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944703 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944703 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044944704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Rise) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044944704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Setup clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044944704 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) DDR3_CK_p\[0\] (Rise) 0.025 0.110 " "Hold clock transfer from u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk (Fall) to DDR3_CK_p\[0\] (Rise) has uncertainty 0.025 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1735044944704 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.754 " "Worst-case setup slack is 0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.754               0.000 DDR3_CK_p\[0\]  " "    0.754               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    1.012               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.044               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    1.044               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.468               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.468               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.747               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.747               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.951               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    1.951               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.989               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    1.989               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.119               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.119               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.494               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.494               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.761               0.000 Clk50  " "   18.761               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.972               0.000 DDR3_CLK_50  " "   18.972               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.083               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.090               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.124               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.147               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.151               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 Clk50  " "    0.160               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    0.181               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    0.494               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 DDR3_CLK_50  " "    0.658               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    0.699               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.920               0.000 DDR3_CK_p\[0\]  " "    0.920               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.904 " "Worst-case recovery slack is 1.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.904               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    1.904               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.643               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    5.643               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.744               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.744               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944819 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.170               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.170               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944819 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.291 " "Worst-case removal slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    0.291               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    0.412               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.413               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.421               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.033 " "Worst-case minimum pulse width slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_n\[0\]  " "    0.033               0.000 DDR3_CK_n\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_CK_p\[0\]  " "    0.033               0.000 DDR3_CK_p\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_n\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_n\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_IN  " "    0.033               0.000 DDR3_DQS_p\[0\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[0\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[0\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_IN  " "    0.033               0.000 DDR3_DQS_p\[1\]_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 DDR3_DQS_p\[1\]_OUT  " "    0.033               0.000 DDR3_DQS_p\[1\]_OUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk  " "    0.033               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.313               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk  " "    1.313               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]_resync_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.333               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk  " "    1.333               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.289               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk  " "    2.289               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.962               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0  " "    2.962               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.026               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1  " "    3.026               0.000 u_MtDdr\|u_ddr3_qsys\|ddr3_controller_resync_x2_capture_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.716               0.000 u_PLL50\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.420               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.420               0.000 u_HDMI\|u_VGAGenerator\|u_PLL_VGA\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.471               0.000 Clk50  " "    9.471               0.000 Clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.780               0.000 DDR3_CLK_50  " "    9.780               0.000 DDR3_CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735044944870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944870 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 69 synchronizer chains. " "Report Metastability: Found 69 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044944907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044944907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 69 " "Number of Synchronizer Chains Found: 69" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044944907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044944907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.159" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044944907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.401 ns " "Worst Case Available Settling Time: 9.401 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044944907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044944907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044944907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044944907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044944907 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735044944907 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044944907 ""}
{ "Info" "0" "" "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" {  } {  } 0 0 "Initializing DDR database for CORE ddr3_qsys_ddr3_controller_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044945036 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: ddr3_qsys_ddr3_controller_p0 INSTANCE: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044945281 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.012 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945880 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945880 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044945880 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945933 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945933 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044945933 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.904 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.904" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044945970 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044945970 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.291 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.291" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*\}\] \[get_registers \{\{*:u_MtDdr\|*:u_ddr3_qsys\|*:ddr3_controller\|*:p0\|*:umemphy\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:*in_path_enhanced_ddr_with_halfrateresyncclk.fr_in_ddio*\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044946008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044946008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044946008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044946008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\} " "-panel_name \{u_MtDdr\|u_ddr3_qsys\|ddr3_controller Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735044946008 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044946008 ""}
{ "Info" "0" "" "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" {  } {  } 0 0 "Core: ddr3_qsys_ddr3_controller_p0 - Instance: u_MtDdr\|u_ddr3_qsys\|ddr3_controller" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044946050 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044946050 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|  1.004  1.065" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|  1.004  1.065" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044946051 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1200mV 0C Model)            \|  8.526     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1200mV 0C Model)            \|  8.526     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044946051 ""}
{ "Info" "0" "" "Core (Fast 1200mV 0C Model)                           \|  1.012  0.083" {  } {  } 0 0 "Core (Fast 1200mV 0C Model)                           \|  1.012  0.083" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044946051 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1200mV 0C Model)          \|  1.904  0.291" {  } {  } 0 0 "Core Recovery/Removal (Fast 1200mV 0C Model)          \|  1.904  0.291" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044946051 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  0.899  1.568" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  0.899  1.568" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044946051 ""}
{ "Info" "0" "" "Read Capture (Fast 1200mV 0C Model)                   \|  0.143  0.143" {  } {  } 0 0 "Read Capture (Fast 1200mV 0C Model)                   \|  0.143  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044946051 ""}
{ "Info" "0" "" "Write (Fast 1200mV 0C Model)                          \|    0.0    0.0" {  } {  } 0 0 "Write (Fast 1200mV 0C Model)                          \|    0.0    0.0" 0 0 "TimeQuest Timing Analyzer" 0 0 1735044946051 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044947043 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044947043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4993 " "Peak virtual memory: 4993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735044947320 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 19:55:47 2024 " "Processing ended: Tue Dec 24 19:55:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735044947320 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735044947320 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735044947320 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735044947320 ""}
