===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 92.2203 seconds

  ----User Time----  ----Wall Time----  ----Name----
    7.2838 (  6.9%)    7.2838 (  7.9%)  FIR Parser
   79.9786 ( 75.5%)   70.2821 ( 76.2%)  'firrtl.circuit' Pipeline
    0.2568 (  0.2%)    0.2568 (  0.3%)    InferWidths
   59.1241 ( 55.8%)   59.1241 ( 64.1%)    LowerFIRRTLTypes
   17.9464 ( 16.9%)    9.6642 ( 10.5%)    'firrtl.module' Pipeline
    4.2926 (  4.1%)    2.2974 (  2.5%)      ExpandWhens
    5.3411 (  5.0%)    2.8929 (  3.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    8.3120 (  7.8%)    4.4739 (  4.9%)      SimpleCanonicalizer
    1.1948 (  1.1%)    1.1948 (  1.3%)    IMConstProp
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0736 (  0.1%)    0.0414 (  0.0%)    'firrtl.module' Pipeline
    0.0736 (  0.1%)    0.0414 (  0.0%)      CheckWidths
    3.0689 (  2.9%)    3.0689 (  3.3%)  LowerFIRRTLToHW
    2.1088 (  2.0%)    2.1088 (  2.3%)  HWMemSimImpl
    5.8525 (  5.5%)    3.0117 (  3.3%)  'hw.module' Pipeline
    0.1705 (  0.2%)    0.0865 (  0.1%)    HWCleanup
    2.8671 (  2.7%)    1.4874 (  1.6%)    CSE
    0.0079 (  0.0%)    0.0042 (  0.0%)      (A) DominanceInfo
    2.7635 (  2.6%)    1.4120 (  1.5%)    SimpleCanonicalizer
    2.0693 (  2.0%)    2.0693 (  2.2%)  HWLegalizeNames
    2.2316 (  2.1%)    1.1601 (  1.3%)  'hw.module' Pipeline
    2.1923 (  2.1%)    1.1406 (  1.2%)    PrettifyVerilog
    3.1992 (  3.0%)    3.1992 (  3.5%)  Output
    0.0048 (  0.0%)    0.0048 (  0.0%)  Rest
  105.9177 (100.0%)   92.2203 (100.0%)  Total

{
  totalTime: 92.292,
  maxMemory: 5651664896
}
