Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:18:24 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_max.rpt
| Design       : sha1
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.028ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.026ns  (logic 1.271ns (42.003%)  route 1.755ns (57.997%))
  Logic Levels:           11  (CARRY8=5 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 3.791 - 3.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.270     1.136    clk_i_IBUF_BUFG
                                                                      r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 f  round_reg[1]/Q
                         net (fo=15, unplaced)        0.272     1.511    sel0[2]
                                                                      f  W12[31]_i_3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     1.573 f  W12[31]_i_3/O
                         net (fo=12, unplaced)        0.291     1.864    n_0_W12[31]_i_3
                                                                      f  A[31]_i_55/I3
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.898 r  A[31]_i_55/O
                         net (fo=33, unplaced)        0.291     2.189    SHA1_ft_BCD1
                                                                      r  A[7]_i_33/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.223 r  A[7]_i_33/O
                         net (fo=3, unplaced)         0.291     2.514    SHA1_ft_BCD[0]
                                                                      r  A[7]_i_18/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.548 r  A[7]_i_18/O
                         net (fo=1, unplaced)         0.000     2.548    n_0_A[7]_i_18
                                                                      r  A_reg[7]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     2.869 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.013     2.882    n_0_A_reg[7]_i_2
                                                                      r  A_reg[15]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     2.925 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     2.925    n_0_A_reg[15]_i_3
                                                                      r  A_reg[23]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.107 r  A_reg[23]_i_2/O[7]
                         net (fo=3, unplaced)         0.306     3.413    n_8_A_reg[23]_i_2
                                                                      r  A[23]_i_20/I0
                         LUT2 (Prop_LUT2_I0_O)        0.064     3.477 r  A[23]_i_20/O
                         net (fo=1, unplaced)         0.000     3.477    n_0_A[23]_i_20
                                                                      r  A_reg[23]_i_3/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     3.655 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     3.655    n_0_A_reg[23]_i_3
                                                                      r  A_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.837 r  A_reg[31]_i_3/O[7]
                         net (fo=1, unplaced)         0.291     4.128    data2[31]
                                                                      r  A[31]_i_1/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     4.162 r  A[31]_i_1/O
                         net (fo=1, unplaced)         0.000     4.162    n_0_A[31]_i_1
                         FDRE                                         r  A_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     3.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     3.476    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.535 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.256     3.791    clk_i_IBUF_BUFG
                                                                      r  A_reg[31]/C
                         clock pessimism              0.331     4.122    
                         clock uncertainty           -0.035     4.087    
                         FDRE (Setup_FDRE_C_D)        0.047     4.134    A_reg[31]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                 -0.028    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 1.223ns (40.944%)  route 1.764ns (59.056%))
  Logic Levels:           11  (CARRY8=5 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 3.791 - 3.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.270     1.136    clk_i_IBUF_BUFG
                                                                      r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 f  round_reg[1]/Q
                         net (fo=15, unplaced)        0.272     1.511    sel0[2]
                                                                      f  W12[31]_i_3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     1.573 f  W12[31]_i_3/O
                         net (fo=12, unplaced)        0.291     1.864    n_0_W12[31]_i_3
                                                                      f  A[31]_i_55/I3
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.898 r  A[31]_i_55/O
                         net (fo=33, unplaced)        0.291     2.189    SHA1_ft_BCD1
                                                                      r  A[7]_i_33/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.223 r  A[7]_i_33/O
                         net (fo=3, unplaced)         0.291     2.514    SHA1_ft_BCD[0]
                                                                      r  A[7]_i_18/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.548 r  A[7]_i_18/O
                         net (fo=1, unplaced)         0.000     2.548    n_0_A[7]_i_18
                                                                      r  A_reg[7]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     2.869 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.013     2.882    n_0_A_reg[7]_i_2
                                                                      r  A_reg[15]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     2.925 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     2.925    n_0_A_reg[15]_i_3
                                                                      r  A_reg[23]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.107 r  A_reg[23]_i_2/O[7]
                         net (fo=3, unplaced)         0.306     3.413    n_8_A_reg[23]_i_2
                                                                      r  A[23]_i_20/I0
                         LUT2 (Prop_LUT2_I0_O)        0.064     3.477 r  A[23]_i_20/O
                         net (fo=1, unplaced)         0.000     3.477    n_0_A[23]_i_20
                                                                      r  A_reg[23]_i_3/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     3.655 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     3.655    n_0_A_reg[23]_i_3
                                                                      r  A_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     3.789 r  A_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.300     4.089    data2[25]
                                                                      r  A[25]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     4.123 r  A[25]_i_1/O
                         net (fo=1, unplaced)         0.000     4.123    n_0_A[25]_i_1
                         FDRE                                         r  A_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     3.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     3.476    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.535 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.256     3.791    clk_i_IBUF_BUFG
                                                                      r  A_reg[25]/C
                         clock pessimism              0.331     4.122    
                         clock uncertainty           -0.035     4.087    
                         FDRE (Setup_FDRE_C_D)        0.047     4.134    A_reg[25]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 1.228ns (41.167%)  route 1.755ns (58.833%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 3.791 - 3.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.270     1.136    clk_i_IBUF_BUFG
                                                                      r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 f  round_reg[1]/Q
                         net (fo=15, unplaced)        0.272     1.511    sel0[2]
                                                                      f  W12[31]_i_3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     1.573 f  W12[31]_i_3/O
                         net (fo=12, unplaced)        0.291     1.864    n_0_W12[31]_i_3
                                                                      f  A[31]_i_55/I3
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.898 r  A[31]_i_55/O
                         net (fo=33, unplaced)        0.291     2.189    SHA1_ft_BCD1
                                                                      r  A[7]_i_33/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.223 r  A[7]_i_33/O
                         net (fo=3, unplaced)         0.291     2.514    SHA1_ft_BCD[0]
                                                                      r  A[7]_i_18/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.548 r  A[7]_i_18/O
                         net (fo=1, unplaced)         0.000     2.548    n_0_A[7]_i_18
                                                                      r  A_reg[7]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     2.869 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.013     2.882    n_0_A_reg[7]_i_2
                                                                      r  A_reg[15]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.064 r  A_reg[15]_i_3/O[7]
                         net (fo=3, unplaced)         0.306     3.370    n_8_A_reg[15]_i_3
                                                                      r  A[15]_i_4/I0
                         LUT2 (Prop_LUT2_I0_O)        0.064     3.434 r  A[15]_i_4/O
                         net (fo=1, unplaced)         0.000     3.434    n_0_A[15]_i_4
                                                                      r  A_reg[15]_i_2/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     3.612 r  A_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     3.612    n_0_A_reg[15]_i_2
                                                                      r  A_reg[23]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.794 r  A_reg[23]_i_3/O[7]
                         net (fo=1, unplaced)         0.291     4.085    data2[23]
                                                                      r  A[23]_i_1/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     4.119 r  A[23]_i_1/O
                         net (fo=1, unplaced)         0.000     4.119    n_0_A[23]_i_1
                         FDRE                                         r  A_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     3.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     3.476    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.535 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.256     3.791    clk_i_IBUF_BUFG
                                                                      r  A_reg[23]/C
                         clock pessimism              0.331     4.122    
                         clock uncertainty           -0.035     4.087    
                         FDRE (Setup_FDRE_C_D)        0.047     4.134    A_reg[23]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 1.194ns (40.488%)  route 1.755ns (59.512%))
  Logic Levels:           11  (CARRY8=5 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 3.791 - 3.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.270     1.136    clk_i_IBUF_BUFG
                                                                      r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 f  round_reg[1]/Q
                         net (fo=15, unplaced)        0.272     1.511    sel0[2]
                                                                      f  W12[31]_i_3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     1.573 f  W12[31]_i_3/O
                         net (fo=12, unplaced)        0.291     1.864    n_0_W12[31]_i_3
                                                                      f  A[31]_i_55/I3
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.898 r  A[31]_i_55/O
                         net (fo=33, unplaced)        0.291     2.189    SHA1_ft_BCD1
                                                                      r  A[7]_i_33/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.223 r  A[7]_i_33/O
                         net (fo=3, unplaced)         0.291     2.514    SHA1_ft_BCD[0]
                                                                      r  A[7]_i_18/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.548 r  A[7]_i_18/O
                         net (fo=1, unplaced)         0.000     2.548    n_0_A[7]_i_18
                                                                      r  A_reg[7]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     2.869 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.013     2.882    n_0_A_reg[7]_i_2
                                                                      r  A_reg[15]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     2.925 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     2.925    n_0_A_reg[15]_i_3
                                                                      r  A_reg[23]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.107 r  A_reg[23]_i_2/O[7]
                         net (fo=3, unplaced)         0.306     3.413    n_8_A_reg[23]_i_2
                                                                      r  A[23]_i_20/I0
                         LUT2 (Prop_LUT2_I0_O)        0.064     3.477 r  A[23]_i_20/O
                         net (fo=1, unplaced)         0.000     3.477    n_0_A[23]_i_20
                                                                      r  A_reg[23]_i_3/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     3.655 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     3.655    n_0_A_reg[23]_i_3
                                                                      r  A_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     3.760 r  A_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.291     4.051    data2[24]
                                                                      r  A[24]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     4.085 r  A[24]_i_1/O
                         net (fo=1, unplaced)         0.000     4.085    n_0_A[24]_i_1
                         FDRE                                         r  A_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     3.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     3.476    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.535 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.256     3.791    clk_i_IBUF_BUFG
                                                                      r  A_reg[24]/C
                         clock pessimism              0.331     4.122    
                         clock uncertainty           -0.035     4.087    
                         FDRE (Setup_FDRE_C_D)        0.047     4.134    A_reg[24]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 1.180ns (40.082%)  route 1.764ns (59.918%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 3.791 - 3.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.270     1.136    clk_i_IBUF_BUFG
                                                                      r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 f  round_reg[1]/Q
                         net (fo=15, unplaced)        0.272     1.511    sel0[2]
                                                                      f  W12[31]_i_3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     1.573 f  W12[31]_i_3/O
                         net (fo=12, unplaced)        0.291     1.864    n_0_W12[31]_i_3
                                                                      f  A[31]_i_55/I3
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.898 r  A[31]_i_55/O
                         net (fo=33, unplaced)        0.291     2.189    SHA1_ft_BCD1
                                                                      r  A[7]_i_33/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.223 r  A[7]_i_33/O
                         net (fo=3, unplaced)         0.291     2.514    SHA1_ft_BCD[0]
                                                                      r  A[7]_i_18/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.548 r  A[7]_i_18/O
                         net (fo=1, unplaced)         0.000     2.548    n_0_A[7]_i_18
                                                                      r  A_reg[7]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     2.869 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.013     2.882    n_0_A_reg[7]_i_2
                                                                      r  A_reg[15]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.064 r  A_reg[15]_i_3/O[7]
                         net (fo=3, unplaced)         0.306     3.370    n_8_A_reg[15]_i_3
                                                                      r  A[15]_i_4/I0
                         LUT2 (Prop_LUT2_I0_O)        0.064     3.434 r  A[15]_i_4/O
                         net (fo=1, unplaced)         0.000     3.434    n_0_A[15]_i_4
                                                                      r  A_reg[15]_i_2/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     3.612 r  A_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     3.612    n_0_A_reg[15]_i_2
                                                                      r  A_reg[23]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     3.746 r  A_reg[23]_i_3/O[1]
                         net (fo=1, unplaced)         0.300     4.046    data2[17]
                                                                      r  A[17]_i_1/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     4.080 r  A[17]_i_1/O
                         net (fo=1, unplaced)         0.000     4.080    n_0_A[17]_i_1
                         FDRE                                         r  A_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     3.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     3.476    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.535 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.256     3.791    clk_i_IBUF_BUFG
                                                                      r  A_reg[17]/C
                         clock pessimism              0.331     4.122    
                         clock uncertainty           -0.035     4.087    
                         FDRE (Setup_FDRE_C_D)        0.047     4.134    A_reg[17]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.080    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 1.262ns (43.057%)  route 1.669ns (56.943%))
  Logic Levels:           11  (CARRY8=5 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 3.791 - 3.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.270     1.136    clk_i_IBUF_BUFG
                                                                      r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 f  round_reg[1]/Q
                         net (fo=15, unplaced)        0.272     1.511    sel0[2]
                                                                      f  W12[31]_i_3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     1.573 f  W12[31]_i_3/O
                         net (fo=12, unplaced)        0.291     1.864    n_0_W12[31]_i_3
                                                                      f  A[31]_i_55/I3
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.898 r  A[31]_i_55/O
                         net (fo=33, unplaced)        0.291     2.189    SHA1_ft_BCD1
                                                                      r  A[7]_i_33/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.223 r  A[7]_i_33/O
                         net (fo=3, unplaced)         0.291     2.514    SHA1_ft_BCD[0]
                                                                      r  A[7]_i_18/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.548 r  A[7]_i_18/O
                         net (fo=1, unplaced)         0.000     2.548    n_0_A[7]_i_18
                                                                      r  A_reg[7]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     2.869 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.013     2.882    n_0_A_reg[7]_i_2
                                                                      r  A_reg[15]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     2.925 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     2.925    n_0_A_reg[15]_i_3
                                                                      r  A_reg[23]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.107 r  A_reg[23]_i_2/O[7]
                         net (fo=3, unplaced)         0.306     3.413    n_8_A_reg[23]_i_2
                                                                      r  A[23]_i_20/I0
                         LUT2 (Prop_LUT2_I0_O)        0.064     3.477 r  A[23]_i_20/O
                         net (fo=1, unplaced)         0.000     3.477    n_0_A[23]_i_20
                                                                      r  A_reg[23]_i_3/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     3.655 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     3.655    n_0_A_reg[23]_i_3
                                                                      r  A_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     3.828 r  A_reg[31]_i_3/O[5]
                         net (fo=1, unplaced)         0.205     4.033    data2[29]
                                                                      r  A[29]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     4.067 r  A[29]_i_1/O
                         net (fo=1, unplaced)         0.000     4.067    n_0_A[29]_i_1
                         FDRE                                         r  A_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     3.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     3.476    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.535 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.256     3.791    clk_i_IBUF_BUFG
                                                                      r  A_reg[29]/C
                         clock pessimism              0.331     4.122    
                         clock uncertainty           -0.035     4.087    
                         FDRE (Setup_FDRE_C_D)        0.047     4.134    A_reg[29]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.067    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.092ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 1.151ns (39.608%)  route 1.755ns (60.392%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 3.791 - 3.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.270     1.136    clk_i_IBUF_BUFG
                                                                      r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 f  round_reg[1]/Q
                         net (fo=15, unplaced)        0.272     1.511    sel0[2]
                                                                      f  W12[31]_i_3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     1.573 f  W12[31]_i_3/O
                         net (fo=12, unplaced)        0.291     1.864    n_0_W12[31]_i_3
                                                                      f  A[31]_i_55/I3
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.898 r  A[31]_i_55/O
                         net (fo=33, unplaced)        0.291     2.189    SHA1_ft_BCD1
                                                                      r  A[7]_i_33/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.223 r  A[7]_i_33/O
                         net (fo=3, unplaced)         0.291     2.514    SHA1_ft_BCD[0]
                                                                      r  A[7]_i_18/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.548 r  A[7]_i_18/O
                         net (fo=1, unplaced)         0.000     2.548    n_0_A[7]_i_18
                                                                      r  A_reg[7]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     2.869 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.013     2.882    n_0_A_reg[7]_i_2
                                                                      r  A_reg[15]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.064 r  A_reg[15]_i_3/O[7]
                         net (fo=3, unplaced)         0.306     3.370    n_8_A_reg[15]_i_3
                                                                      r  A[15]_i_4/I0
                         LUT2 (Prop_LUT2_I0_O)        0.064     3.434 r  A[15]_i_4/O
                         net (fo=1, unplaced)         0.000     3.434    n_0_A[15]_i_4
                                                                      r  A_reg[15]_i_2/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     3.612 r  A_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     3.612    n_0_A_reg[15]_i_2
                                                                      r  A_reg[23]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.105     3.717 r  A_reg[23]_i_3/O[0]
                         net (fo=1, unplaced)         0.291     4.008    data2[16]
                                                                      r  A[16]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     4.042 r  A[16]_i_1/O
                         net (fo=1, unplaced)         0.000     4.042    n_0_A[16]_i_1
                         FDRE                                         r  A_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     3.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     3.476    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.535 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.256     3.791    clk_i_IBUF_BUFG
                                                                      r  A_reg[16]/C
                         clock pessimism              0.331     4.122    
                         clock uncertainty           -0.035     4.087    
                         FDRE (Setup_FDRE_C_D)        0.047     4.134    A_reg[16]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 1.228ns (42.389%)  route 1.669ns (57.611%))
  Logic Levels:           11  (CARRY8=5 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 3.791 - 3.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.270     1.136    clk_i_IBUF_BUFG
                                                                      r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 f  round_reg[1]/Q
                         net (fo=15, unplaced)        0.272     1.511    sel0[2]
                                                                      f  W12[31]_i_3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     1.573 f  W12[31]_i_3/O
                         net (fo=12, unplaced)        0.291     1.864    n_0_W12[31]_i_3
                                                                      f  A[31]_i_55/I3
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.898 r  A[31]_i_55/O
                         net (fo=33, unplaced)        0.291     2.189    SHA1_ft_BCD1
                                                                      r  A[7]_i_33/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.223 r  A[7]_i_33/O
                         net (fo=3, unplaced)         0.291     2.514    SHA1_ft_BCD[0]
                                                                      r  A[7]_i_18/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.548 r  A[7]_i_18/O
                         net (fo=1, unplaced)         0.000     2.548    n_0_A[7]_i_18
                                                                      r  A_reg[7]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     2.869 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.013     2.882    n_0_A_reg[7]_i_2
                                                                      r  A_reg[15]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.043     2.925 r  A_reg[15]_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     2.925    n_0_A_reg[15]_i_3
                                                                      r  A_reg[23]_i_2/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.107 r  A_reg[23]_i_2/O[7]
                         net (fo=3, unplaced)         0.306     3.413    n_8_A_reg[23]_i_2
                                                                      r  A[23]_i_20/I0
                         LUT2 (Prop_LUT2_I0_O)        0.064     3.477 r  A[23]_i_20/O
                         net (fo=1, unplaced)         0.000     3.477    n_0_A[23]_i_20
                                                                      r  A_reg[23]_i_3/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     3.655 r  A_reg[23]_i_3/CO[7]
                         net (fo=1, unplaced)         0.000     3.655    n_0_A_reg[23]_i_3
                                                                      r  A_reg[31]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     3.794 r  A_reg[31]_i_3/O[6]
                         net (fo=1, unplaced)         0.205     3.999    data2[30]
                                                                      r  A[30]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     4.033 r  A[30]_i_1/O
                         net (fo=1, unplaced)         0.000     4.033    n_0_A[30]_i_1
                         FDRE                                         r  A_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     3.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     3.476    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.535 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.256     3.791    clk_i_IBUF_BUFG
                                                                      r  A_reg[30]/C
                         clock pessimism              0.331     4.122    
                         clock uncertainty           -0.035     4.087    
                         FDRE (Setup_FDRE_C_D)        0.047     4.134    A_reg[30]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.888ns  (logic 1.219ns (42.209%)  route 1.669ns (57.791%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 3.791 - 3.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.270     1.136    clk_i_IBUF_BUFG
                                                                      r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 f  round_reg[1]/Q
                         net (fo=15, unplaced)        0.272     1.511    sel0[2]
                                                                      f  W12[31]_i_3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     1.573 f  W12[31]_i_3/O
                         net (fo=12, unplaced)        0.291     1.864    n_0_W12[31]_i_3
                                                                      f  A[31]_i_55/I3
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.898 r  A[31]_i_55/O
                         net (fo=33, unplaced)        0.291     2.189    SHA1_ft_BCD1
                                                                      r  A[7]_i_33/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.223 r  A[7]_i_33/O
                         net (fo=3, unplaced)         0.291     2.514    SHA1_ft_BCD[0]
                                                                      r  A[7]_i_18/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.548 r  A[7]_i_18/O
                         net (fo=1, unplaced)         0.000     2.548    n_0_A[7]_i_18
                                                                      r  A_reg[7]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     2.869 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.013     2.882    n_0_A_reg[7]_i_2
                                                                      r  A_reg[15]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.064 r  A_reg[15]_i_3/O[7]
                         net (fo=3, unplaced)         0.306     3.370    n_8_A_reg[15]_i_3
                                                                      r  A[15]_i_4/I0
                         LUT2 (Prop_LUT2_I0_O)        0.064     3.434 r  A[15]_i_4/O
                         net (fo=1, unplaced)         0.000     3.434    n_0_A[15]_i_4
                                                                      r  A_reg[15]_i_2/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     3.612 r  A_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     3.612    n_0_A_reg[15]_i_2
                                                                      r  A_reg[23]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     3.785 r  A_reg[23]_i_3/O[5]
                         net (fo=1, unplaced)         0.205     3.990    data2[21]
                                                                      r  A[21]_i_1/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     4.024 r  A[21]_i_1/O
                         net (fo=1, unplaced)         0.000     4.024    n_0_A[21]_i_1
                         FDRE                                         r  A_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     3.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     3.476    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.535 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.256     3.791    clk_i_IBUF_BUFG
                                                                      r  A_reg[21]/C
                         clock pessimism              0.331     4.122    
                         clock uncertainty           -0.035     4.087    
                         FDRE (Setup_FDRE_C_D)        0.047     4.134    A_reg[21]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 round_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            A_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_i rise@3.000ns - clk_i rise@0.000ns)
  Data Path Delay:        2.854ns  (logic 1.185ns (41.521%)  route 1.669ns (58.479%))
  Logic Levels:           10  (CARRY8=4 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.791ns = ( 3.791 - 3.000 ) 
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i
                         net (fo=0)                   0.000     0.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.529     0.529 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.529    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.529 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.270     0.799    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.067     0.866 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.270     1.136    clk_i_IBUF_BUFG
                                                                      r  round_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.103     1.239 f  round_reg[1]/Q
                         net (fo=15, unplaced)        0.272     1.511    sel0[2]
                                                                      f  W12[31]_i_3/I0
                         LUT2 (Prop_LUT2_I0_O)        0.062     1.573 f  W12[31]_i_3/O
                         net (fo=12, unplaced)        0.291     1.864    n_0_W12[31]_i_3
                                                                      f  A[31]_i_55/I3
                         LUT6 (Prop_LUT6_I3_O)        0.034     1.898 r  A[31]_i_55/O
                         net (fo=33, unplaced)        0.291     2.189    SHA1_ft_BCD1
                                                                      r  A[7]_i_33/I2
                         LUT6 (Prop_LUT6_I2_O)        0.034     2.223 r  A[7]_i_33/O
                         net (fo=3, unplaced)         0.291     2.514    SHA1_ft_BCD[0]
                                                                      r  A[7]_i_18/I2
                         LUT3 (Prop_LUT3_I2_O)        0.034     2.548 r  A[7]_i_18/O
                         net (fo=1, unplaced)         0.000     2.548    n_0_A[7]_i_18
                                                                      r  A_reg[7]_i_2/S[0]
                         CARRY8 (Prop_CARRY8_S[0]_CO[7])
                                                      0.321     2.869 r  A_reg[7]_i_2/CO[7]
                         net (fo=1, unplaced)         0.013     2.882    n_0_A_reg[7]_i_2
                                                                      r  A_reg[15]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     3.064 r  A_reg[15]_i_3/O[7]
                         net (fo=3, unplaced)         0.306     3.370    n_8_A_reg[15]_i_3
                                                                      r  A[15]_i_4/I0
                         LUT2 (Prop_LUT2_I0_O)        0.064     3.434 r  A[15]_i_4/O
                         net (fo=1, unplaced)         0.000     3.434    n_0_A[15]_i_4
                                                                      r  A_reg[15]_i_2/S[7]
                         CARRY8 (Prop_CARRY8_S[7]_CO[7])
                                                      0.178     3.612 r  A_reg[15]_i_2/CO[7]
                         net (fo=1, unplaced)         0.000     3.612    n_0_A_reg[15]_i_2
                                                                      r  A_reg[23]_i_3/CI
                         CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     3.751 r  A_reg[23]_i_3/O[6]
                         net (fo=1, unplaced)         0.205     3.956    data2[22]
                                                                      r  A[22]_i_1/I1
                         LUT6 (Prop_LUT6_I1_O)        0.034     3.990 r  A[22]_i_1/O
                         net (fo=1, unplaced)         0.000     3.990    n_0_A[22]_i_1
                         FDRE                                         r  A_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      3.000     3.000 r  
                                                      0.000     3.000 r  clk_i
                         net (fo=0)                   0.000     3.000    clk_i_IBUF_inst/I
                                                                      r  clk_i_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     3.219 r  clk_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     3.219    clk_i_IBUF_inst/OUT
                                                                      r  clk_i_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     3.219 r  clk_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.256     3.476    clk_i_IBUF
                                                                      r  clk_i_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.059     3.535 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=905, unplaced)       0.256     3.791    clk_i_IBUF_BUFG
                                                                      r  A_reg[22]/C
                         clock pessimism              0.331     4.122    
                         clock uncertainty           -0.035     4.087    
                         FDRE (Setup_FDRE_C_D)        0.047     4.134    A_reg[22]
  -------------------------------------------------------------------
                         required time                          4.134    
                         arrival time                          -3.990    
  -------------------------------------------------------------------
                         slack                                  0.144    




