{
  "module_name": "exynos3250.h",
  "hash_id": "e44a8fd8f8f6652b888bf91bf44b5e4550ccde26e8ce6582eff79d9074d48a17",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/exynos3250.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_SAMSUNG_EXYNOS3250_CLOCK_H\n#define _DT_BINDINGS_CLOCK_SAMSUNG_EXYNOS3250_CLOCK_H\n\n \n\n\n \n\n#define CLK_OSCSEL\t\t\t1\n#define CLK_FIN_PLL\t\t\t2\n#define CLK_FOUT_APLL\t\t\t3\n#define CLK_FOUT_VPLL\t\t\t4\n#define CLK_FOUT_UPLL\t\t\t5\n#define CLK_FOUT_MPLL\t\t\t6\n#define CLK_ARM_CLK\t\t\t7\n\n \n#define CLK_MOUT_MPLL_USER_L\t\t16\n#define CLK_MOUT_GDL\t\t\t17\n#define CLK_MOUT_MPLL_USER_R\t\t18\n#define CLK_MOUT_GDR\t\t\t19\n#define CLK_MOUT_EBI\t\t\t20\n#define CLK_MOUT_ACLK_200\t\t21\n#define CLK_MOUT_ACLK_160\t\t22\n#define CLK_MOUT_ACLK_100\t\t23\n#define CLK_MOUT_ACLK_266_1\t\t24\n#define CLK_MOUT_ACLK_266_0\t\t25\n#define CLK_MOUT_ACLK_266\t\t26\n#define CLK_MOUT_VPLL\t\t\t27\n#define CLK_MOUT_EPLL_USER\t\t28\n#define CLK_MOUT_EBI_1\t\t\t29\n#define CLK_MOUT_UPLL\t\t\t30\n#define CLK_MOUT_ACLK_400_MCUISP_SUB\t31\n#define CLK_MOUT_MPLL\t\t\t32\n#define CLK_MOUT_ACLK_400_MCUISP\t33\n#define CLK_MOUT_VPLLSRC\t\t34\n#define CLK_MOUT_CAM1\t\t\t35\n#define CLK_MOUT_CAM_BLK\t\t36\n#define CLK_MOUT_MFC\t\t\t37\n#define CLK_MOUT_MFC_1\t\t\t38\n#define CLK_MOUT_MFC_0\t\t\t39\n#define CLK_MOUT_G3D\t\t\t40\n#define CLK_MOUT_G3D_1\t\t\t41\n#define CLK_MOUT_G3D_0\t\t\t42\n#define CLK_MOUT_MIPI0\t\t\t43\n#define CLK_MOUT_FIMD0\t\t\t44\n#define CLK_MOUT_UART_ISP\t\t45\n#define CLK_MOUT_SPI1_ISP\t\t46\n#define CLK_MOUT_SPI0_ISP\t\t47\n#define CLK_MOUT_TSADC\t\t\t48\n#define CLK_MOUT_MMC1\t\t\t49\n#define CLK_MOUT_MMC0\t\t\t50\n#define CLK_MOUT_UART1\t\t\t51\n#define CLK_MOUT_UART0\t\t\t52\n#define CLK_MOUT_SPI1\t\t\t53\n#define CLK_MOUT_SPI0\t\t\t54\n#define CLK_MOUT_AUDIO\t\t\t55\n#define CLK_MOUT_MPLL_USER_C\t\t56\n#define CLK_MOUT_HPM\t\t\t57\n#define CLK_MOUT_CORE\t\t\t58\n#define CLK_MOUT_APLL\t\t\t59\n#define CLK_MOUT_ACLK_266_SUB\t\t60\n#define CLK_MOUT_UART2\t\t\t61\n#define CLK_MOUT_MMC2\t\t\t62\n\n \n#define CLK_DIV_GPL\t\t\t64\n#define CLK_DIV_GDL\t\t\t65\n#define CLK_DIV_GPR\t\t\t66\n#define CLK_DIV_GDR\t\t\t67\n#define CLK_DIV_MPLL_PRE\t\t68\n#define CLK_DIV_ACLK_400_MCUISP\t\t69\n#define CLK_DIV_EBI\t\t\t70\n#define CLK_DIV_ACLK_200\t\t71\n#define CLK_DIV_ACLK_160\t\t72\n#define CLK_DIV_ACLK_100\t\t73\n#define CLK_DIV_ACLK_266\t\t74\n#define CLK_DIV_CAM1\t\t\t75\n#define CLK_DIV_CAM_BLK\t\t\t76\n#define CLK_DIV_MFC\t\t\t77\n#define CLK_DIV_G3D\t\t\t78\n#define CLK_DIV_MIPI0_PRE\t\t79\n#define CLK_DIV_MIPI0\t\t\t80\n#define CLK_DIV_FIMD0\t\t\t81\n#define CLK_DIV_UART_ISP\t\t82\n#define CLK_DIV_SPI1_ISP_PRE\t\t83\n#define CLK_DIV_SPI1_ISP\t\t84\n#define CLK_DIV_SPI0_ISP_PRE\t\t85\n#define CLK_DIV_SPI0_ISP\t\t86\n#define CLK_DIV_TSADC_PRE\t\t87\n#define CLK_DIV_TSADC\t\t\t88\n#define CLK_DIV_MMC1_PRE\t\t89\n#define CLK_DIV_MMC1\t\t\t90\n#define CLK_DIV_MMC0_PRE\t\t91\n#define CLK_DIV_MMC0\t\t\t92\n#define CLK_DIV_UART1\t\t\t93\n#define CLK_DIV_UART0\t\t\t94\n#define CLK_DIV_SPI1_PRE\t\t95\n#define CLK_DIV_SPI1\t\t\t96\n#define CLK_DIV_SPI0_PRE\t\t97\n#define CLK_DIV_SPI0\t\t\t98\n#define CLK_DIV_PCM\t\t\t99\n#define CLK_DIV_AUDIO\t\t\t100\n#define CLK_DIV_I2S\t\t\t101\n#define CLK_DIV_CORE2\t\t\t102\n#define CLK_DIV_APLL\t\t\t103\n#define CLK_DIV_PCLK_DBG\t\t104\n#define CLK_DIV_ATB\t\t\t105\n#define CLK_DIV_COREM\t\t\t106\n#define CLK_DIV_CORE\t\t\t107\n#define CLK_DIV_HPM\t\t\t108\n#define CLK_DIV_COPY\t\t\t109\n#define CLK_DIV_UART2\t\t\t110\n#define CLK_DIV_MMC2_PRE\t\t111\n#define CLK_DIV_MMC2\t\t\t112\n\n \n#define CLK_ASYNC_G3D\t\t\t128\n#define CLK_ASYNC_MFCL\t\t\t129\n#define CLK_PPMULEFT\t\t\t130\n#define CLK_GPIO_LEFT\t\t\t131\n#define CLK_ASYNC_ISPMX\t\t\t132\n#define CLK_ASYNC_FSYSD\t\t\t133\n#define CLK_ASYNC_LCD0X\t\t\t134\n#define CLK_ASYNC_CAMX\t\t\t135\n#define CLK_PPMURIGHT\t\t\t136\n#define CLK_GPIO_RIGHT\t\t\t137\n#define CLK_MONOCNT\t\t\t138\n#define CLK_TZPC6\t\t\t139\n#define CLK_PROVISIONKEY1\t\t140\n#define CLK_PROVISIONKEY0\t\t141\n#define CLK_CMU_ISPPART\t\t\t142\n#define CLK_TMU_APBIF\t\t\t143\n#define CLK_KEYIF\t\t\t144\n#define CLK_RTC\t\t\t\t145\n#define CLK_WDT\t\t\t\t146\n#define CLK_MCT\t\t\t\t147\n#define CLK_SECKEY\t\t\t148\n#define CLK_TZPC5\t\t\t149\n#define CLK_TZPC4\t\t\t150\n#define CLK_TZPC3\t\t\t151\n#define CLK_TZPC2\t\t\t152\n#define CLK_TZPC1\t\t\t153\n#define CLK_TZPC0\t\t\t154\n#define CLK_CMU_COREPART\t\t155\n#define CLK_CMU_TOPPART\t\t\t156\n#define CLK_PMU_APBIF\t\t\t157\n#define CLK_SYSREG\t\t\t158\n#define CLK_CHIP_ID\t\t\t159\n#define CLK_QEJPEG\t\t\t160\n#define CLK_PIXELASYNCM1\t\t161\n#define CLK_PIXELASYNCM0\t\t162\n#define CLK_PPMUCAMIF\t\t\t163\n#define CLK_QEM2MSCALER\t\t\t164\n#define CLK_QEGSCALER1\t\t\t165\n#define CLK_QEGSCALER0\t\t\t166\n#define CLK_SMMUJPEG\t\t\t167\n#define CLK_SMMUM2M2SCALER\t\t168\n#define CLK_SMMUGSCALER1\t\t169\n#define CLK_SMMUGSCALER0\t\t170\n#define CLK_JPEG\t\t\t171\n#define CLK_M2MSCALER\t\t\t172\n#define CLK_GSCALER1\t\t\t173\n#define CLK_GSCALER0\t\t\t174\n#define CLK_QEMFC\t\t\t175\n#define CLK_PPMUMFC_L\t\t\t176\n#define CLK_SMMUMFC_L\t\t\t177\n#define CLK_MFC\t\t\t\t178\n#define CLK_SMMUG3D\t\t\t179\n#define CLK_QEG3D\t\t\t180\n#define CLK_PPMUG3D\t\t\t181\n#define CLK_G3D\t\t\t\t182\n#define CLK_QE_CH1_LCD\t\t\t183\n#define CLK_QE_CH0_LCD\t\t\t184\n#define CLK_PPMULCD0\t\t\t185\n#define CLK_SMMUFIMD0\t\t\t186\n#define CLK_DSIM0\t\t\t187\n#define CLK_FIMD0\t\t\t188\n#define CLK_CAM1\t\t\t189\n#define CLK_UART_ISP_TOP\t\t190\n#define CLK_SPI1_ISP_TOP\t\t191\n#define CLK_SPI0_ISP_TOP\t\t192\n#define CLK_TSADC\t\t\t193\n#define CLK_PPMUFILE\t\t\t194\n#define CLK_USBOTG\t\t\t195\n#define CLK_USBHOST\t\t\t196\n#define CLK_SROMC\t\t\t197\n#define CLK_SDMMC1\t\t\t198\n#define CLK_SDMMC0\t\t\t199\n#define CLK_PDMA1\t\t\t200\n#define CLK_PDMA0\t\t\t201\n#define CLK_PWM\t\t\t\t202\n#define CLK_PCM\t\t\t\t203\n#define CLK_I2S\t\t\t\t204\n#define CLK_SPI1\t\t\t205\n#define CLK_SPI0\t\t\t206\n#define CLK_I2C7\t\t\t207\n#define CLK_I2C6\t\t\t208\n#define CLK_I2C5\t\t\t209\n#define CLK_I2C4\t\t\t210\n#define CLK_I2C3\t\t\t211\n#define CLK_I2C2\t\t\t212\n#define CLK_I2C1\t\t\t213\n#define CLK_I2C0\t\t\t214\n#define CLK_UART1\t\t\t215\n#define CLK_UART0\t\t\t216\n#define CLK_BLOCK_LCD\t\t\t217\n#define CLK_BLOCK_G3D\t\t\t218\n#define CLK_BLOCK_MFC\t\t\t219\n#define CLK_BLOCK_CAM\t\t\t220\n#define CLK_SMIES\t\t\t221\n#define CLK_UART2\t\t\t222\n#define CLK_SDMMC2\t\t\t223\n\n \n#define CLK_SCLK_JPEG\t\t\t224\n#define CLK_SCLK_M2MSCALER\t\t225\n#define CLK_SCLK_GSCALER1\t\t226\n#define CLK_SCLK_GSCALER0\t\t227\n#define CLK_SCLK_MFC\t\t\t228\n#define CLK_SCLK_G3D\t\t\t229\n#define CLK_SCLK_MIPIDPHY2L\t\t230\n#define CLK_SCLK_MIPI0\t\t\t231\n#define CLK_SCLK_FIMD0\t\t\t232\n#define CLK_SCLK_CAM1\t\t\t233\n#define CLK_SCLK_UART_ISP\t\t234\n#define CLK_SCLK_SPI1_ISP\t\t235\n#define CLK_SCLK_SPI0_ISP\t\t236\n#define CLK_SCLK_UPLL\t\t\t237\n#define CLK_SCLK_TSADC\t\t\t238\n#define CLK_SCLK_EBI\t\t\t239\n#define CLK_SCLK_MMC1\t\t\t240\n#define CLK_SCLK_MMC0\t\t\t241\n#define CLK_SCLK_I2S\t\t\t242\n#define CLK_SCLK_PCM\t\t\t243\n#define CLK_SCLK_SPI1\t\t\t244\n#define CLK_SCLK_SPI0\t\t\t245\n#define CLK_SCLK_UART1\t\t\t246\n#define CLK_SCLK_UART0\t\t\t247\n#define CLK_SCLK_UART2\t\t\t248\n#define CLK_SCLK_MMC2\t\t\t249\n\n \n\n#define CLK_FOUT_BPLL\t\t\t1\n#define CLK_FOUT_EPLL\t\t\t2\n\n \n#define CLK_MOUT_MPLL_MIF\t\t8\n#define CLK_MOUT_BPLL\t\t\t9\n#define CLK_MOUT_DPHY\t\t\t10\n#define CLK_MOUT_DMC_BUS\t\t11\n#define CLK_MOUT_EPLL\t\t\t12\n\n \n#define CLK_DIV_DMC\t\t\t16\n#define CLK_DIV_DPHY\t\t\t17\n#define CLK_DIV_DMC_PRE\t\t\t18\n#define CLK_DIV_DMCP\t\t\t19\n#define CLK_DIV_DMCD\t\t\t20\n\n \n\n \n\n#define CLK_DIV_ISP1\t\t\t1\n#define CLK_DIV_ISP0\t\t\t2\n#define CLK_DIV_MCUISP1\t\t\t3\n#define CLK_DIV_MCUISP0\t\t\t4\n#define CLK_DIV_MPWM\t\t\t5\n\n \n\n#define CLK_UART_ISP\t\t\t8\n#define CLK_WDT_ISP\t\t\t9\n#define CLK_PWM_ISP\t\t\t10\n#define CLK_I2C1_ISP\t\t\t11\n#define CLK_I2C0_ISP\t\t\t12\n#define CLK_MPWM_ISP\t\t\t13\n#define CLK_MCUCTL_ISP\t\t\t14\n#define CLK_PPMUISPX\t\t\t15\n#define CLK_PPMUISPMX\t\t\t16\n#define CLK_QE_LITE1\t\t\t17\n#define CLK_QE_LITE0\t\t\t18\n#define CLK_QE_FD\t\t\t19\n#define CLK_QE_DRC\t\t\t20\n#define CLK_QE_ISP\t\t\t21\n#define CLK_CSIS1\t\t\t22\n#define CLK_SMMU_LITE1\t\t\t23\n#define CLK_SMMU_LITE0\t\t\t24\n#define CLK_SMMU_FD\t\t\t25\n#define CLK_SMMU_DRC\t\t\t26\n#define CLK_SMMU_ISP\t\t\t27\n#define CLK_GICISP\t\t\t28\n#define CLK_CSIS0\t\t\t29\n#define CLK_MCUISP\t\t\t30\n#define CLK_LITE1\t\t\t31\n#define CLK_LITE0\t\t\t32\n#define CLK_FD\t\t\t\t33\n#define CLK_DRC\t\t\t\t34\n#define CLK_ISP\t\t\t\t35\n#define CLK_QE_ISPCX\t\t\t36\n#define CLK_QE_SCALERP\t\t\t37\n#define CLK_QE_SCALERC\t\t\t38\n#define CLK_SMMU_SCALERP\t\t39\n#define CLK_SMMU_SCALERC\t\t40\n#define CLK_SCALERP\t\t\t41\n#define CLK_SCALERC\t\t\t42\n#define CLK_SPI1_ISP\t\t\t43\n#define CLK_SPI0_ISP\t\t\t44\n#define CLK_SMMU_ISPCX\t\t\t45\n#define CLK_ASYNCAXIM\t\t\t46\n#define CLK_SCLK_MPWM_ISP\t\t47\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}