Array size: 11 x 11 logic blocks.

Routing:The folding stage: 1

Net 0 (clk): global net connecting:

Block clk (#0) at (9, 0), Pin class -1.
Block Block_0 (#1) at (10, 7), Pin class 2.
Block Block_1 (#2) at (10, 6), Pin class 2.
Block Block_2 (#3) at (8, 7), Pin class 2.
Block Block_3 (#4) at (2, 5), Pin class 2.
Block Block_4 (#5) at (11, 5), Pin class 2.
Block Block_5 (#6) at (9, 10), Pin class 2.
Block Block_6 (#7) at (8, 10), Pin class 2.
Block Block_7 (#8) at (1, 6), Pin class 2.
Block Block_8 (#9) at (9, 8), Pin class 2.
Block Block_9 (#10) at (9, 4), Pin class 2.
Block Block_10 (#11) at (2, 9), Pin class 2.
Block Block_11 (#12) at (8, 9), Pin class 2.
Block Block_12 (#13) at (2, 8), Pin class 2.
Block Block_13 (#14) at (1, 4), Pin class 2.
Block Block_14 (#15) at (1, 9), Pin class 2.
Block Block_15 (#16) at (9, 5), Pin class 2.
Block Block_16 (#17) at (2, 11), Pin class 2.
Block Block_17 (#18) at (4, 11), Pin class 2.
Block Block_18 (#19) at (2, 10), Pin class 2.
Block Block_19 (#20) at (1, 7), Pin class 2.
Block Block_20 (#21) at (2, 2), Pin class 2.
Block Block_21 (#22) at (8, 4), Pin class 2.
Block Block_22 (#23) at (2, 4), Pin class 2.
Block Block_23 (#24) at (2, 6), Pin class 2.
Block Block_24 (#25) at (7, 11), Pin class 2.
Block Block_25 (#26) at (9, 7), Pin class 2.
Block Block_26 (#27) at (1, 8), Pin class 2.
Block Block_27 (#28) at (11, 6), Pin class 2.
Block Block_28 (#29) at (10, 9), Pin class 2.
Block Block_29 (#30) at (8, 6), Pin class 2.
Block Block_30 (#31) at (8, 5), Pin class 2.
Block Block_31 (#32) at (1, 2), Pin class 2.
Block Block_32 (#33) at (1, 3), Pin class 2.
Block Block_33 (#34) at (8, 3), Pin class 2.
Block Block_34 (#35) at (10, 8), Pin class 2.
Block Block_35 (#36) at (9, 1), Pin class 2.
Block Block_36 (#37) at (10, 2), Pin class 2.
Block Block_37 (#38) at (10, 1), Pin class 2.
Block Block_38 (#39) at (9, 3), Pin class 2.
Block Block_39 (#40) at (10, 11), Pin class 2.
Block Block_40 (#41) at (10, 5), Pin class 2.
Block Block_41 (#42) at (9, 11), Pin class 2.
Block Block_42 (#43) at (10, 10), Pin class 2.
Block Block_43 (#44) at (1, 10), Pin class 2.
Block Block_44 (#45) at (3, 11), Pin class 2.
Block Block_45 (#46) at (6, 11), Pin class 2.
Block Block_46 (#47) at (5, 11), Pin class 2.
Block Block_47 (#48) at (1, 5), Pin class 2.
Block Block_48 (#49) at (8, 8), Pin class 2.
Block Block_49 (#50) at (2, 7), Pin class 2.
Block Block_50 (#51) at (8, 1), Pin class 2.
Block Block_51 (#52) at (2, 1), Pin class 2.
Block Block_52 (#53) at (8, 11), Pin class 2.
Block Block_53 (#54) at (11, 8), Pin class 2.
Block Block_54 (#55) at (9, 2), Pin class 2.
Block Block_55 (#56) at (9, 6), Pin class 2.
Block Block_56 (#57) at (11, 7), Pin class 2.
Block Block_57 (#58) at (11, 9), Pin class 2.
Block Block_58 (#59) at (9, 9), Pin class 2.
Block Block_59 (#60) at (10, 3), Pin class 2.
Block Block_60 (#61) at (8, 2), Pin class 2.
Block Block_61 (#62) at (2, 3), Pin class 2.
Block Block_62 (#63) at (10, 4), Pin class 2.
Block Block_63 (#64) at (11, 4), Pin class 2.


Net 1 (PO[0])

SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 28  
 DIREY (10,6)  Track: 0  
  IPIN (10,7)  Pin: 8  
  SINK (10,7)  Class: 0  


Net 2 (regy_out[0])

SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 24  
 DIREY (10,6)  Track: 0  
  IPIN (10,6)  Pin: 12  
  SINK (10,6)  Class: 0  
The folding stage: 2

Net 3 (clk): global net connecting:

Block clk (#65) at (9, 0), Pin class -1.
Block Block_34 (#66) at (10, 8), Pin class 2.
Block Block_47 (#67) at (1, 5), Pin class 2.
Block Block_0 (#68) at (10, 7), Pin class 2.
Block Block_1 (#69) at (10, 6), Pin class 2.
Block Block_2 (#70) at (8, 7), Pin class 2.
Block Block_3 (#71) at (2, 5), Pin class 2.
Block Block_4 (#72) at (11, 5), Pin class 2.
Block Block_5 (#73) at (9, 10), Pin class 2.
Block Block_6 (#74) at (8, 10), Pin class 2.
Block Block_7 (#75) at (1, 6), Pin class 2.
Block Block_8 (#76) at (9, 8), Pin class 2.
Block Block_9 (#77) at (9, 4), Pin class 2.
Block Block_10 (#78) at (2, 9), Pin class 2.
Block Block_11 (#79) at (8, 9), Pin class 2.
Block Block_12 (#80) at (2, 8), Pin class 2.
Block Block_13 (#81) at (1, 4), Pin class 2.
Block Block_14 (#82) at (1, 9), Pin class 2.
Block Block_15 (#83) at (9, 5), Pin class 2.
Block Block_16 (#84) at (2, 11), Pin class 2.
Block Block_17 (#85) at (4, 11), Pin class 2.
Block Block_18 (#86) at (2, 10), Pin class 2.
Block Block_19 (#87) at (1, 7), Pin class 2.
Block Block_20 (#88) at (2, 2), Pin class 2.
Block Block_21 (#89) at (8, 4), Pin class 2.
Block Block_22 (#90) at (2, 4), Pin class 2.
Block Block_23 (#91) at (2, 6), Pin class 2.
Block Block_24 (#92) at (7, 11), Pin class 2.
Block Block_25 (#93) at (9, 7), Pin class 2.
Block Block_26 (#94) at (1, 8), Pin class 2.
Block Block_27 (#95) at (11, 6), Pin class 2.
Block Block_28 (#96) at (10, 9), Pin class 2.
Block Block_29 (#97) at (8, 6), Pin class 2.
Block Block_30 (#98) at (8, 5), Pin class 2.
Block Block_31 (#99) at (1, 2), Pin class 2.
Block Block_32 (#100) at (1, 3), Pin class 2.
Block Block_33 (#101) at (8, 3), Pin class 2.
Block Block_35 (#102) at (9, 1), Pin class 2.
Block Block_36 (#103) at (10, 2), Pin class 2.
Block Block_37 (#104) at (10, 1), Pin class 2.
Block Block_38 (#105) at (9, 3), Pin class 2.
Block Block_39 (#106) at (10, 11), Pin class 2.
Block Block_40 (#107) at (10, 5), Pin class 2.
Block Block_41 (#108) at (9, 11), Pin class 2.
Block Block_42 (#109) at (10, 10), Pin class 2.
Block Block_43 (#110) at (1, 10), Pin class 2.
Block Block_44 (#111) at (3, 11), Pin class 2.
Block Block_45 (#112) at (6, 11), Pin class 2.
Block Block_46 (#113) at (5, 11), Pin class 2.
Block Block_48 (#114) at (8, 8), Pin class 2.
Block Block_49 (#115) at (2, 7), Pin class 2.
Block Block_50 (#116) at (8, 1), Pin class 2.
Block Block_51 (#117) at (2, 1), Pin class 2.
Block Block_52 (#118) at (8, 11), Pin class 2.
Block Block_53 (#119) at (11, 8), Pin class 2.
Block Block_54 (#120) at (9, 2), Pin class 2.
Block Block_55 (#121) at (9, 6), Pin class 2.
Block Block_56 (#122) at (11, 7), Pin class 2.
Block Block_57 (#123) at (11, 9), Pin class 2.
Block Block_58 (#124) at (9, 9), Pin class 2.
Block Block_59 (#125) at (10, 3), Pin class 2.
Block Block_60 (#126) at (8, 2), Pin class 2.
Block Block_61 (#127) at (2, 3), Pin class 2.
Block Block_62 (#128) at (10, 4), Pin class 2.
Block Block_63 (#129) at (11, 4), Pin class 2.


Net 4 (PO[1])

SOURCE (1,5)  Class: 1  
  OPIN (1,5)  Pin: 24  
 CHANX (1,4) to (4,4)  Track: 6  
 CHANY (4,5) to (4,8)  Track: 6  
 CHANX (5,8) to (8,8)  Track: 6  
 CHANX (9,8) to (11,8)  Track: 6  
  IPIN (9,8)  Pin: 12  
  OPIN (9,8)  Pin: 20  
 DIREX (9,8)  Track: 0  
  IPIN (10,8)  Pin: 0  
  SINK (10,8)  Class: 0  


Net 5 (data_cmp1_t_1)

SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 16  
 DIREX (9,6)  Track: 0  
  IPIN (9,6)  Pin: 4  
  OPIN (9,6)  Pin: 24  
 CHANX (9,5) to (11,5)  Track: 7  
 CHANX (5,5) to (8,5)  Track: 7  
 CHANX (1,5) to (4,5)  Track: 7  
  IPIN (1,5)  Pin: 12  
  SINK (1,5)  Class: 0  
SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 28  
 DIREY (10,6)  Track: 0  
  IPIN (10,7)  Pin: 8  
  OPIN (10,7)  Pin: 28  
 DIREY (10,7)  Track: 0  
  IPIN (10,8)  Pin: 8  
  SINK (10,8)  Class: 0  


Net 6 (regy_out[1])

SOURCE (10,8)  Class: 1  
  OPIN (10,8)  Pin: 28  
 CHANX (10,8) to (11,8)  Track: 7  
 CHANX (6,8) to (9,8)  Track: 7  
 CHANX (2,8) to (5,8)  Track: 7  
 CHANY (1,5) to (1,8)  Track: 7  
  IPIN (1,5)  Pin: 4  
  SINK (1,5)  Class: 0  
The folding stage: 3

Net 7 (clk): global net connecting:

Block clk (#130) at (9, 0), Pin class -1.
Block Block_35 (#131) at (9, 1), Pin class 2.
Block Block_51 (#132) at (2, 1), Pin class 2.
Block Block_0 (#133) at (10, 7), Pin class 2.
Block Block_1 (#134) at (10, 6), Pin class 2.
Block Block_2 (#135) at (8, 7), Pin class 2.
Block Block_3 (#136) at (2, 5), Pin class 2.
Block Block_4 (#137) at (11, 5), Pin class 2.
Block Block_5 (#138) at (9, 10), Pin class 2.
Block Block_6 (#139) at (8, 10), Pin class 2.
Block Block_7 (#140) at (1, 6), Pin class 2.
Block Block_8 (#141) at (9, 8), Pin class 2.
Block Block_9 (#142) at (9, 4), Pin class 2.
Block Block_10 (#143) at (2, 9), Pin class 2.
Block Block_11 (#144) at (8, 9), Pin class 2.
Block Block_12 (#145) at (2, 8), Pin class 2.
Block Block_13 (#146) at (1, 4), Pin class 2.
Block Block_14 (#147) at (1, 9), Pin class 2.
Block Block_15 (#148) at (9, 5), Pin class 2.
Block Block_16 (#149) at (2, 11), Pin class 2.
Block Block_17 (#150) at (4, 11), Pin class 2.
Block Block_18 (#151) at (2, 10), Pin class 2.
Block Block_19 (#152) at (1, 7), Pin class 2.
Block Block_20 (#153) at (2, 2), Pin class 2.
Block Block_21 (#154) at (8, 4), Pin class 2.
Block Block_22 (#155) at (2, 4), Pin class 2.
Block Block_23 (#156) at (2, 6), Pin class 2.
Block Block_24 (#157) at (7, 11), Pin class 2.
Block Block_25 (#158) at (9, 7), Pin class 2.
Block Block_26 (#159) at (1, 8), Pin class 2.
Block Block_27 (#160) at (11, 6), Pin class 2.
Block Block_28 (#161) at (10, 9), Pin class 2.
Block Block_29 (#162) at (8, 6), Pin class 2.
Block Block_30 (#163) at (8, 5), Pin class 2.
Block Block_31 (#164) at (1, 2), Pin class 2.
Block Block_32 (#165) at (1, 3), Pin class 2.
Block Block_33 (#166) at (8, 3), Pin class 2.
Block Block_34 (#167) at (10, 8), Pin class 2.
Block Block_36 (#168) at (10, 2), Pin class 2.
Block Block_37 (#169) at (10, 1), Pin class 2.
Block Block_38 (#170) at (9, 3), Pin class 2.
Block Block_39 (#171) at (10, 11), Pin class 2.
Block Block_40 (#172) at (10, 5), Pin class 2.
Block Block_41 (#173) at (9, 11), Pin class 2.
Block Block_42 (#174) at (10, 10), Pin class 2.
Block Block_43 (#175) at (1, 10), Pin class 2.
Block Block_44 (#176) at (3, 11), Pin class 2.
Block Block_45 (#177) at (6, 11), Pin class 2.
Block Block_46 (#178) at (5, 11), Pin class 2.
Block Block_47 (#179) at (1, 5), Pin class 2.
Block Block_48 (#180) at (8, 8), Pin class 2.
Block Block_49 (#181) at (2, 7), Pin class 2.
Block Block_50 (#182) at (8, 1), Pin class 2.
Block Block_52 (#183) at (8, 11), Pin class 2.
Block Block_53 (#184) at (11, 8), Pin class 2.
Block Block_54 (#185) at (9, 2), Pin class 2.
Block Block_55 (#186) at (9, 6), Pin class 2.
Block Block_56 (#187) at (11, 7), Pin class 2.
Block Block_57 (#188) at (11, 9), Pin class 2.
Block Block_58 (#189) at (9, 9), Pin class 2.
Block Block_59 (#190) at (10, 3), Pin class 2.
Block Block_60 (#191) at (8, 2), Pin class 2.
Block Block_61 (#192) at (2, 3), Pin class 2.
Block Block_62 (#193) at (10, 4), Pin class 2.
Block Block_63 (#194) at (11, 4), Pin class 2.
Block DSP_Block_0 (#195) at (3, 6), Pin class -1.


Net 8 (PO[2])

SOURCE (2,1)  Class: 1  
  OPIN (2,1)  Pin: 16  
 DIREX (1,1)  Track: 0  
  IPIN (1,1)  Pin: 4  
  OPIN (1,1)  Pin: 28  
 CHANX (1,1) to (4,1)  Track: 7  
 CHANX (5,1) to (8,1)  Track: 7  
 CHANX (9,1) to (11,1)  Track: 7  
  IPIN (9,1)  Pin: 12  
  SINK (9,1)  Class: 0  
SOURCE (2,1)  Class: 1  
  OPIN (2,1)  Pin: 28  
 CHANX (2,1) to (3,1)  Track: 1  
 CHANY (3,2) to (3,3)  Track: 1  
 CHANY (3,4) to (3,5)  Track: 1  
 CHANX (4,5) to (5,5)  Track: 1  
  IPIN (3,6)  Pad: 88  
  SINK (3,6)  Pad: 0  


Net 9 (data_cmp1_t_2)

SOURCE (1,5)  Class: 1  
  OPIN (1,5)  Pin: 24  
 CHANX (1,4) to (4,4)  Track: 6  
 CHANX (5,4) to (8,4)  Track: 6  
 CHANY (8,1) to (8,4)  Track: 6  
  IPIN (9,1)  Pin: 0  
  SINK (9,1)  Class: 0  
  OPIN (1,5)  Pin: 24  
 DIREY (1,4)  Track: 0  
  IPIN (1,4)  Pin: 12  
  OPIN (1,4)  Pin: 24  
 DIREY (1,3)  Track: 0  
  IPIN (1,3)  Pin: 12  
  OPIN (1,3)  Pin: 24  
 DIREY (1,2)  Track: 0  
  IPIN (1,2)  Pin: 12  
  OPIN (1,2)  Pin: 24  
 DIREY (1,1)  Track: 0  
  IPIN (1,1)  Pin: 12  
  OPIN (1,1)  Pin: 20  
 DIREX (1,1)  Track: 0  
  IPIN (2,1)  Pin: 0  
  SINK (2,1)  Class: 0  


Net 10 (regy_out[2])

SOURCE (9,1)  Class: 1  
  OPIN (9,1)  Pin: 28  
 DIREY (9,1)  Track: 0  
  IPIN (9,2)  Pin: 8  
  OPIN (9,2)  Pin: 16  
 CHANY (8,2) to (8,5)  Track: 7  
 CHANX (5,5) to (8,5)  Track: 7  
  IPIN (3,6)  Pad: 90  
  SINK (3,6)  Pad: 0  
SOURCE (9,1)  Class: 1  
  OPIN (9,1)  Pin: 20  
 DIREX (9,1)  Track: 0  
  IPIN (10,1)  Pin: 32  
  OPIN (10,1)  Pin: 28  
 CHANX (10,1) to (11,1)  Track: 9  
 CHANX (6,1) to (9,1)  Track: 9  
 CHANX (2,1) to (5,1)  Track: 9  
  IPIN (2,1)  Pin: 12  
  SINK (2,1)  Class: 0  


Net 11 (regy_out[0])

SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 16  
 DIREX (9,7)  Track: 0  
  IPIN (9,7)  Pin: 4  
  OPIN (9,7)  Pin: 16  
 DIREX (8,7)  Track: 0  
  IPIN (8,7)  Pin: 4  
  OPIN (8,7)  Pin: 16  
 CHANY (7,7) to (7,10)  Track: 7  
  IPIN (3,6)  Pad: 64  
  SINK (3,6)  Pad: 0  


Net 12 (PO[0])

SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 28  
 CHANX (10,6) to (11,6)  Track: 11  
 CHANX (6,6) to (9,6)  Track: 11  
 CHANX (2,6) to (5,6)  Track: 11  
  IPIN (2,6)  Pin: 15  
  OPIN (2,6)  Pin: 23  
 CHANY (2,6) to (2,7)  Track: 4  
  IPIN (3,6)  Pad: 3  
  SINK (3,6)  Pad: 0  


Net 13 (regy_out[12])

SOURCE (2,5)  Class: 1  
  OPIN (2,5)  Pin: 28  
 DIREY (2,5)  Track: 0  
  IPIN (2,6)  Pin: 8  
  OPIN (2,6)  Pin: 20  
 CHANY (2,6) to (2,7)  Track: 2  
  IPIN (3,6)  Pad: 5  
  SINK (3,6)  Pad: 0  


Net 14 (regy_out[4])

SOURCE (11,5)  Class: 1  
  OPIN (11,5)  Pin: 16  
 DIREX (10,5)  Track: 0  
  IPIN (10,5)  Pin: 4  
  OPIN (10,5)  Pin: 28  
 CHANX (10,5) to (11,5)  Track: 5  
 CHANX (8,5) to (9,5)  Track: 5  
 CHANX (6,5) to (7,5)  Track: 5  
 CHANX (4,5) to (5,5)  Track: 5  
  IPIN (3,6)  Pad: 87  
  SINK (3,6)  Pad: 0  


Net 15 (regy_out[8])

SOURCE (9,10)  Class: 1  
  OPIN (9,10)  Pin: 16  
 DIREX (8,10)  Track: 0  
  IPIN (8,10)  Pin: 4  
  OPIN (8,10)  Pin: 16  
 CHANY (7,10) to (7,11)  Track: 6  
 CHANY (7,6) to (7,9)  Track: 6  
  IPIN (3,6)  Pad: 56  
  SINK (3,6)  Pad: 0  


Net 16 (PO[5])

SOURCE (9,4)  Class: 1  
  OPIN (9,4)  Pin: 16  
 CHANY (8,4) to (8,5)  Track: 3  
 CHANX (7,5) to (8,5)  Track: 3  
 CHANX (5,5) to (6,5)  Track: 3  
  IPIN (3,6)  Pad: 96  
  SINK (3,6)  Pad: 0  


Net 17 (PO[7])

SOURCE (2,9)  Class: 1  
  OPIN (2,9)  Pin: 20  
 CHANY (2,9) to (2,10)  Track: 1  
 CHANY (2,7) to (2,8)  Track: 1  
  IPIN (3,6)  Pad: 13  
  SINK (3,6)  Pad: 0  


Net 18 (PO[8])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 16  
 CHANY (7,9) to (7,11)  Track: 10  
  IPIN (3,6)  Pad: 73  
  SINK (3,6)  Pad: 0  


Net 19 (PO[9])

SOURCE (2,8)  Class: 1  
  OPIN (2,8)  Pin: 20  
 CHANY (2,8) to (2,11)  Track: 8  
  IPIN (3,6)  Pad: 23  
  SINK (3,6)  Pad: 0  


Net 20 (PO[10])

SOURCE (1,4)  Class: 1  
  OPIN (1,4)  Pin: 20  
 DIREX (1,4)  Track: 0  
  IPIN (2,4)  Pin: 0  
  OPIN (2,4)  Pin: 20  
 CHANY (2,4) to (2,5)  Track: 2  
 CHANX (3,5) to (4,5)  Track: 2  
  IPIN (3,6)  Pad: 80  
  SINK (3,6)  Pad: 0  


Net 21 (PO[11])

SOURCE (1,9)  Class: 1  
  OPIN (1,9)  Pin: 28  
 CHANX (1,9) to (2,9)  Track: 3  
 CHANY (2,8) to (2,9)  Track: 3  
  IPIN (3,6)  Pad: 21  
  SINK (3,6)  Pad: 0  


Net 22 (PO[12])

SOURCE (9,5)  Class: 1  
  OPIN (9,5)  Pin: 28  
 CHANX (9,5) to (10,5)  Track: 2  
 CHANX (7,5) to (8,5)  Track: 2  
 CHANX (5,5) to (6,5)  Track: 2  
  IPIN (3,6)  Pad: 95  
  SINK (3,6)  Pad: 0  


Net 23 (PO[13])

SOURCE (2,11)  Class: 1  
  OPIN (2,11)  Pin: 20  
 CHANY (2,11)  Track: 0  
 CHANY (2,9) to (2,10)  Track: 0  
 CHANY (2,7) to (2,8)  Track: 0  
  IPIN (3,6)  Pad: 12  
  SINK (3,6)  Pad: 0  


Net 24 (PO[14])

SOURCE (4,11)  Class: 1  
  OPIN (4,11)  Pin: 24  
 CHANX (4,10) to (7,10)  Track: 7  
  IPIN (3,6)  Pad: 39  
  SINK (3,6)  Pad: 0  


Net 25 (PO[15])

SOURCE (2,10)  Class: 1  
  OPIN (2,10)  Pin: 20  
 CHANY (2,10) to (2,11)  Track: 2  
 CHANY (2,8) to (2,9)  Track: 2  
  IPIN (3,6)  Pad: 20  
  SINK (3,6)  Pad: 0  


Net 26 (PO[6])

SOURCE (8,3)  Class: 1  
  OPIN (8,3)  Pin: 16  
 CHANY (7,3) to (7,6)  Track: 8  
 CHANY (7,7) to (7,10)  Track: 8  
  IPIN (3,6)  Pad: 63  
  SINK (3,6)  Pad: 0  


Net 27 (regy_out[1])

SOURCE (10,8)  Class: 1  
  OPIN (10,8)  Pin: 16  
 DIREX (9,8)  Track: 0  
  IPIN (9,8)  Pin: 4  
  OPIN (9,8)  Pin: 24  
 CHANX (9,7) to (10,7)  Track: 4  
 CHANX (7,7) to (8,7)  Track: 4  
 CHANX (5,7) to (6,7)  Track: 4  
 CHANY (4,6) to (4,7)  Track: 4  
 CHANX (3,5) to (4,5)  Track: 4  
  IPIN (3,6)  Pad: 81  
  SINK (3,6)  Pad: 0  


Net 28 (regy_out[3])

SOURCE (10,2)  Class: 1  
  OPIN (10,2)  Pin: 16  
 CHANY (9,2) to (9,3)  Track: 5  
  IPIN (9,2)  Pin: 7  
  OPIN (9,2)  Pin: 19  
 CHANY (8,2) to (8,5)  Track: 8  
 CHANX (5,5) to (8,5)  Track: 8  
  IPIN (3,6)  Pad: 94  
  SINK (3,6)  Pad: 0  


Net 29 (regy_out[5])

SOURCE (10,1)  Class: 1  
  OPIN (10,1)  Pin: 16  
 DIREX (9,1)  Track: 0  
  IPIN (9,1)  Pin: 4  
  OPIN (9,1)  Pin: 16  
 DIREX (8,1)  Track: 0  
  IPIN (8,1)  Pin: 4  
  OPIN (8,1)  Pin: 28  
 DIREY (8,1)  Track: 0  
  IPIN (8,2)  Pin: 8  
  OPIN (8,2)  Pin: 16  
 CHANY (7,2) to (7,5)  Track: 6  
 CHANX (4,5) to (7,5)  Track: 6  
  IPIN (3,6)  Pad: 85  
  SINK (3,6)  Pad: 0  


Net 30 (regy_out[6])

SOURCE (9,3)  Class: 1  
  OPIN (9,3)  Pin: 20  
 CHANY (9,3) to (9,6)  Track: 10  
 CHANX (6,6) to (9,6)  Track: 10  
 CHANX (2,6) to (5,6)  Track: 10  
  IPIN (2,6)  Pin: 13  
  OPIN (2,6)  Pin: 21  
 CHANY (2,6) to (2,7)  Track: 3  
  IPIN (3,6)  Pad: 7  
  SINK (3,6)  Pad: 0  


Net 31 (regy_out[7])

SOURCE (10,11)  Class: 1  
  OPIN (10,11)  Pin: 20  
 DIREX (10,11)  Track: 0  
  IPIN (11,11)  Pin: 32  
  OPIN (11,11)  Pin: 24  
 DIREY (11,10)  Track: 0  
  IPIN (11,10)  Pin: 12  
  OPIN (11,10)  Pin: 24  
 CHANX (11,9)  Track: 11  
 CHANX (7,9) to (10,9)  Track: 11  
 CHANX (3,9) to (6,9)  Track: 11  
 CHANY (2,6) to (2,9)  Track: 11  
  IPIN (3,6)  Pad: 6  
  SINK (3,6)  Pad: 0  


Net 32 (regy_out[9])

SOURCE (9,11)  Class: 1  
  OPIN (9,11)  Pin: 16  
 DIREX (8,11)  Track: 0  
  IPIN (8,11)  Pin: 4  
  OPIN (8,11)  Pin: 16  
 CHANY (7,11)  Track: 8  
 CHANX (4,10) to (7,10)  Track: 8  
  IPIN (3,6)  Pad: 38  
  SINK (3,6)  Pad: 0  


Net 33 (regy_out[10])

SOURCE (10,10)  Class: 1  
  OPIN (10,10)  Pin: 20  
 CHANY (10,10) to (10,11)  Track: 10  
 CHANX (7,9) to (10,9)  Track: 10  
 CHANX (3,9) to (6,9)  Track: 10  
 CHANY (2,6) to (2,9)  Track: 10  
  IPIN (3,6)  Pad: 4  
  SINK (3,6)  Pad: 0  


Net 34 (regy_out[11])

SOURCE (1,10)  Class: 1  
  OPIN (1,10)  Pin: 24  
 CHANX (1,9) to (2,9)  Track: 4  
 CHANY (2,8) to (2,9)  Track: 4  
  IPIN (3,6)  Pad: 22  
  SINK (3,6)  Pad: 0  


Net 35 (regy_out[13])

SOURCE (3,11)  Class: 1  
  OPIN (3,11)  Pin: 16  
 CHANY (2,11)  Track: 6  
 CHANY (2,7) to (2,10)  Track: 6  
  IPIN (3,6)  Pad: 14  
  SINK (3,6)  Pad: 0  


Net 36 (regy_out[14])

SOURCE (6,11)  Class: 1  
  OPIN (6,11)  Pin: 20  
 CHANY (6,11)  Track: 6  
 CHANX (3,10) to (6,10)  Track: 6  
  IPIN (3,6)  Pad: 31  
  SINK (3,6)  Pad: 0  


Net 37 (regy_out[15])

SOURCE (5,11)  Class: 1  
  OPIN (5,11)  Pin: 16  
 CHANY (4,11)  Track: 5  
 CHANY (4,9) to (4,10)  Track: 5  
 CHANX (3,8) to (4,8)  Track: 5  
 CHANY (2,7) to (2,8)  Track: 5  
  IPIN (3,6)  Pad: 15  
  SINK (3,6)  Pad: 0  


Net 38 (PO[1])

SOURCE (1,5)  Class: 1  
  OPIN (1,5)  Pin: 28  
 CHANX (1,5) to (2,5)  Track: 3  
 CHANX (3,5) to (4,5)  Track: 3  
  IPIN (3,6)  Pad: 79  
  SINK (3,6)  Pad: 0  


Net 39 (PO[3])

SOURCE (10,3)  Class: 1  
  OPIN (10,3)  Pin: 24  
 DIREY (10,2)  Track: 0  
  IPIN (10,2)  Pin: 12  
  OPIN (10,2)  Pin: 20  
 CHANY (10,2) to (10,5)  Track: 10  
 CHANX (7,5) to (10,5)  Track: 10  
 CHANX (3,5) to (6,5)  Track: 10  
  IPIN (3,6)  Pad: 77  
  SINK (3,6)  Pad: 0  


Net 40 (PO[4])

SOURCE (11,4)  Class: 1  
  OPIN (11,4)  Pin: 28  
 DIREY (11,4)  Track: 0  
  IPIN (11,5)  Pin: 8  
  OPIN (11,5)  Pin: 28  
 CHANX (11,5)  Track: 11  
 CHANX (7,5) to (10,5)  Track: 11  
 CHANX (3,5) to (6,5)  Track: 11  
  IPIN (3,6)  Pad: 76  
  SINK (3,6)  Pad: 0  
The folding stage: 4

Net 41 (clk): global net connecting:

Block clk (#196) at (9, 0), Pin class -1.
Block Block_36 (#197) at (10, 2), Pin class 2.
Block Block_59 (#198) at (10, 3), Pin class 2.
Block Block_0 (#199) at (10, 7), Pin class 2.
Block Block_1 (#200) at (10, 6), Pin class 2.
Block Block_2 (#201) at (8, 7), Pin class 2.
Block Block_3 (#202) at (2, 5), Pin class 2.
Block Block_4 (#203) at (11, 5), Pin class 2.
Block Block_5 (#204) at (9, 10), Pin class 2.
Block Block_6 (#205) at (8, 10), Pin class 2.
Block Block_7 (#206) at (1, 6), Pin class 2.
Block Block_8 (#207) at (9, 8), Pin class 2.
Block Block_9 (#208) at (9, 4), Pin class 2.
Block Block_10 (#209) at (2, 9), Pin class 2.
Block Block_11 (#210) at (8, 9), Pin class 2.
Block Block_12 (#211) at (2, 8), Pin class 2.
Block Block_13 (#212) at (1, 4), Pin class 2.
Block Block_14 (#213) at (1, 9), Pin class 2.
Block Block_15 (#214) at (9, 5), Pin class 2.
Block Block_16 (#215) at (2, 11), Pin class 2.
Block Block_17 (#216) at (4, 11), Pin class 2.
Block Block_18 (#217) at (2, 10), Pin class 2.
Block Block_19 (#218) at (1, 7), Pin class 2.
Block Block_20 (#219) at (2, 2), Pin class 2.
Block Block_21 (#220) at (8, 4), Pin class 2.
Block Block_22 (#221) at (2, 4), Pin class 2.
Block Block_23 (#222) at (2, 6), Pin class 2.
Block Block_24 (#223) at (7, 11), Pin class 2.
Block Block_25 (#224) at (9, 7), Pin class 2.
Block Block_26 (#225) at (1, 8), Pin class 2.
Block Block_27 (#226) at (11, 6), Pin class 2.
Block Block_28 (#227) at (10, 9), Pin class 2.
Block Block_29 (#228) at (8, 6), Pin class 2.
Block Block_30 (#229) at (8, 5), Pin class 2.
Block Block_31 (#230) at (1, 2), Pin class 2.
Block Block_32 (#231) at (1, 3), Pin class 2.
Block Block_33 (#232) at (8, 3), Pin class 2.
Block Block_34 (#233) at (10, 8), Pin class 2.
Block Block_35 (#234) at (9, 1), Pin class 2.
Block Block_37 (#235) at (10, 1), Pin class 2.
Block Block_38 (#236) at (9, 3), Pin class 2.
Block Block_39 (#237) at (10, 11), Pin class 2.
Block Block_40 (#238) at (10, 5), Pin class 2.
Block Block_41 (#239) at (9, 11), Pin class 2.
Block Block_42 (#240) at (10, 10), Pin class 2.
Block Block_43 (#241) at (1, 10), Pin class 2.
Block Block_44 (#242) at (3, 11), Pin class 2.
Block Block_45 (#243) at (6, 11), Pin class 2.
Block Block_46 (#244) at (5, 11), Pin class 2.
Block Block_48 (#245) at (8, 8), Pin class 2.
Block Block_49 (#246) at (2, 7), Pin class 2.
Block Block_50 (#247) at (8, 1), Pin class 2.
Block Block_51 (#248) at (2, 1), Pin class 2.
Block Block_52 (#249) at (8, 11), Pin class 2.
Block Block_53 (#250) at (11, 8), Pin class 2.
Block Block_54 (#251) at (9, 2), Pin class 2.
Block Block_55 (#252) at (9, 6), Pin class 2.
Block Block_56 (#253) at (11, 7), Pin class 2.
Block Block_57 (#254) at (11, 9), Pin class 2.
Block Block_58 (#255) at (9, 9), Pin class 2.
Block Block_60 (#256) at (8, 2), Pin class 2.
Block Block_61 (#257) at (2, 3), Pin class 2.
Block Block_62 (#258) at (10, 4), Pin class 2.
Block Block_63 (#259) at (11, 4), Pin class 2.
Block DSP_Block_0 (#260) at (3, 6), Pin class -1.


Net 42 (PO[3])

SOURCE (10,3)  Class: 1  
  OPIN (10,3)  Pin: 24  
 DIREY (10,2)  Track: 0  
  IPIN (10,2)  Pin: 12  
  SINK (10,2)  Class: 0  


Net 43 (data_cmp1_t_3)

SOURCE (2,1)  Class: 1  
  OPIN (2,1)  Pin: 28  
 DIREY (2,1)  Track: 0  
  IPIN (2,2)  Pin: 8  
  OPIN (2,2)  Pin: 28  
 CHANX (2,2) to (5,2)  Track: 11  
 CHANX (6,2) to (9,2)  Track: 11  
 CHANX (10,2) to (11,2)  Track: 11  
  IPIN (10,3)  Pin: 8  
  SINK (10,3)  Class: 0  
  OPIN (2,1)  Pin: 28  
 CHANX (2,1) to (5,1)  Track: 9  
 CHANX (6,1) to (9,1)  Track: 9  
 CHANX (10,1) to (11,1)  Track: 9  
  IPIN (10,2)  Pin: 8  
  SINK (10,2)  Class: 0  


Net 44 (regy_out[3])

SOURCE (10,2)  Class: 1  
  OPIN (10,2)  Pin: 20  
 DIREX (10,2)  Track: 0  
  IPIN (11,2)  Pin: 32  
  OPIN (11,2)  Pin: 28  
 DIREY (11,2)  Track: 0  
  IPIN (11,3)  Pin: 8  
  OPIN (11,3)  Pin: 16  
 DIREX (10,3)  Track: 0  
  IPIN (10,3)  Pin: 4  
  SINK (10,3)  Class: 0  
The folding stage: 5

Net 45 (clk): global net connecting:

Block clk (#261) at (9, 0), Pin class -1.
Block Block_4 (#262) at (11, 5), Pin class 2.
Block Block_63 (#263) at (11, 4), Pin class 2.
Block Block_0 (#264) at (10, 7), Pin class 2.
Block Block_1 (#265) at (10, 6), Pin class 2.
Block Block_2 (#266) at (8, 7), Pin class 2.
Block Block_3 (#267) at (2, 5), Pin class 2.
Block Block_5 (#268) at (9, 10), Pin class 2.
Block Block_6 (#269) at (8, 10), Pin class 2.
Block Block_7 (#270) at (1, 6), Pin class 2.
Block Block_8 (#271) at (9, 8), Pin class 2.
Block Block_9 (#272) at (9, 4), Pin class 2.
Block Block_10 (#273) at (2, 9), Pin class 2.
Block Block_11 (#274) at (8, 9), Pin class 2.
Block Block_12 (#275) at (2, 8), Pin class 2.
Block Block_13 (#276) at (1, 4), Pin class 2.
Block Block_14 (#277) at (1, 9), Pin class 2.
Block Block_15 (#278) at (9, 5), Pin class 2.
Block Block_16 (#279) at (2, 11), Pin class 2.
Block Block_17 (#280) at (4, 11), Pin class 2.
Block Block_18 (#281) at (2, 10), Pin class 2.
Block Block_19 (#282) at (1, 7), Pin class 2.
Block Block_20 (#283) at (2, 2), Pin class 2.
Block Block_21 (#284) at (8, 4), Pin class 2.
Block Block_22 (#285) at (2, 4), Pin class 2.
Block Block_23 (#286) at (2, 6), Pin class 2.
Block Block_24 (#287) at (7, 11), Pin class 2.
Block Block_25 (#288) at (9, 7), Pin class 2.
Block Block_26 (#289) at (1, 8), Pin class 2.
Block Block_27 (#290) at (11, 6), Pin class 2.
Block Block_28 (#291) at (10, 9), Pin class 2.
Block Block_29 (#292) at (8, 6), Pin class 2.
Block Block_30 (#293) at (8, 5), Pin class 2.
Block Block_31 (#294) at (1, 2), Pin class 2.
Block Block_32 (#295) at (1, 3), Pin class 2.
Block Block_33 (#296) at (8, 3), Pin class 2.
Block Block_34 (#297) at (10, 8), Pin class 2.
Block Block_35 (#298) at (9, 1), Pin class 2.
Block Block_36 (#299) at (10, 2), Pin class 2.
Block Block_37 (#300) at (10, 1), Pin class 2.
Block Block_38 (#301) at (9, 3), Pin class 2.
Block Block_39 (#302) at (10, 11), Pin class 2.
Block Block_40 (#303) at (10, 5), Pin class 2.
Block Block_41 (#304) at (9, 11), Pin class 2.
Block Block_42 (#305) at (10, 10), Pin class 2.
Block Block_43 (#306) at (1, 10), Pin class 2.
Block Block_44 (#307) at (3, 11), Pin class 2.
Block Block_45 (#308) at (6, 11), Pin class 2.
Block Block_46 (#309) at (5, 11), Pin class 2.
Block Block_48 (#310) at (8, 8), Pin class 2.
Block Block_49 (#311) at (2, 7), Pin class 2.
Block Block_50 (#312) at (8, 1), Pin class 2.
Block Block_52 (#313) at (8, 11), Pin class 2.
Block Block_53 (#314) at (11, 8), Pin class 2.
Block Block_54 (#315) at (9, 2), Pin class 2.
Block Block_55 (#316) at (9, 6), Pin class 2.
Block Block_56 (#317) at (11, 7), Pin class 2.
Block Block_57 (#318) at (11, 9), Pin class 2.
Block Block_58 (#319) at (9, 9), Pin class 2.
Block Block_59 (#320) at (10, 3), Pin class 2.
Block Block_60 (#321) at (8, 2), Pin class 2.
Block Block_61 (#322) at (2, 3), Pin class 2.
Block Block_62 (#323) at (10, 4), Pin class 2.
Block DSP_Block_0 (#324) at (3, 6), Pin class -1.


Net 46 (PO[4])

SOURCE (11,4)  Class: 1  
  OPIN (11,4)  Pin: 28  
 DIREY (11,4)  Track: 0  
  IPIN (11,5)  Pin: 8  
  SINK (11,5)  Class: 0  


Net 47 (data_cmp1_t_4)

SOURCE (10,3)  Class: 1  
  OPIN (10,3)  Pin: 20  
 CHANY (10,3) to (10,4)  Track: 5  
 CHANY (10,5) to (10,6)  Track: 5  
  IPIN (11,5)  Pin: 0  
  SINK (11,5)  Class: 0  
  OPIN (10,3)  Pin: 20  
 DIREX (10,3)  Track: 0  
  IPIN (11,3)  Pin: 0  
  OPIN (11,3)  Pin: 28  
 DIREY (11,3)  Track: 0  
  IPIN (11,4)  Pin: 8  
  SINK (11,4)  Class: 0  


Net 48 (regy_out[4])

SOURCE (11,5)  Class: 1  
  OPIN (11,5)  Pin: 24  
 DIREY (11,4)  Track: 0  
  IPIN (11,4)  Pin: 12  
  SINK (11,4)  Class: 0  


Net 49 (data_cmp1_c[1])

SOURCE (10,8)  Class: 1  
  OPIN (10,8)  Pin: 24  
 DIREY (10,7)  Track: 0  
  IPIN (10,7)  Pin: 12  
  SINK (10,7)  Class: 0  


Net 50 (data_cmp1_c[2])

SOURCE (9,1)  Class: 1  
  OPIN (9,1)  Pin: 28  
 DIREY (9,1)  Track: 0  
  IPIN (9,2)  Pin: 8  
  OPIN (9,2)  Pin: 28  
 DIREY (9,2)  Track: 0  
  IPIN (9,3)  Pin: 8  
  OPIN (9,3)  Pin: 28  
 DIREY (9,3)  Track: 0  
  IPIN (9,4)  Pin: 8  
  OPIN (9,4)  Pin: 28  
 DIREY (9,4)  Track: 0  
  IPIN (9,5)  Pin: 8  
  OPIN (9,5)  Pin: 28  
 DIREY (9,5)  Track: 0  
  IPIN (9,6)  Pin: 8  
  OPIN (9,6)  Pin: 28  
 DIREY (9,6)  Track: 0  
  IPIN (9,7)  Pin: 8  
  OPIN (9,7)  Pin: 20  
 DIREX (9,7)  Track: 0  
  IPIN (10,7)  Pin: 0  
  SINK (10,7)  Class: 0  


Net 51 (data_cmp1_c[3])

SOURCE (10,2)  Class: 1  
  OPIN (10,2)  Pin: 28  
 DIREY (10,2)  Track: 0  
  IPIN (10,3)  Pin: 8  
  OPIN (10,3)  Pin: 28  
 DIREY (10,3)  Track: 0  
  IPIN (10,4)  Pin: 8  
  OPIN (10,4)  Pin: 28  
 DIREY (10,4)  Track: 0  
  IPIN (10,5)  Pin: 8  
  OPIN (10,5)  Pin: 28  
 DIREY (10,5)  Track: 0  
  IPIN (10,6)  Pin: 8  
  OPIN (10,6)  Pin: 28  
 DIREY (10,6)  Track: 0  
  IPIN (10,7)  Pin: 8  
  SINK (10,7)  Class: 0  
The folding stage: 6

Net 52 (clk): global net connecting:

Block clk (#325) at (9, 0), Pin class -1.
Block Block_37 (#326) at (10, 1), Pin class 2.
Block Block_9 (#327) at (9, 4), Pin class 2.
Block Block_0 (#328) at (10, 7), Pin class 2.
Block Block_1 (#329) at (10, 6), Pin class 2.
Block Block_2 (#330) at (8, 7), Pin class 2.
Block Block_3 (#331) at (2, 5), Pin class 2.
Block Block_4 (#332) at (11, 5), Pin class 2.
Block Block_5 (#333) at (9, 10), Pin class 2.
Block Block_6 (#334) at (8, 10), Pin class 2.
Block Block_7 (#335) at (1, 6), Pin class 2.
Block Block_8 (#336) at (9, 8), Pin class 2.
Block Block_10 (#337) at (2, 9), Pin class 2.
Block Block_11 (#338) at (8, 9), Pin class 2.
Block Block_12 (#339) at (2, 8), Pin class 2.
Block Block_13 (#340) at (1, 4), Pin class 2.
Block Block_14 (#341) at (1, 9), Pin class 2.
Block Block_15 (#342) at (9, 5), Pin class 2.
Block Block_16 (#343) at (2, 11), Pin class 2.
Block Block_17 (#344) at (4, 11), Pin class 2.
Block Block_18 (#345) at (2, 10), Pin class 2.
Block Block_19 (#346) at (1, 7), Pin class 2.
Block Block_20 (#347) at (2, 2), Pin class 2.
Block Block_21 (#348) at (8, 4), Pin class 2.
Block Block_22 (#349) at (2, 4), Pin class 2.
Block Block_23 (#350) at (2, 6), Pin class 2.
Block Block_24 (#351) at (7, 11), Pin class 2.
Block Block_25 (#352) at (9, 7), Pin class 2.
Block Block_26 (#353) at (1, 8), Pin class 2.
Block Block_27 (#354) at (11, 6), Pin class 2.
Block Block_28 (#355) at (10, 9), Pin class 2.
Block Block_29 (#356) at (8, 6), Pin class 2.
Block Block_30 (#357) at (8, 5), Pin class 2.
Block Block_31 (#358) at (1, 2), Pin class 2.
Block Block_32 (#359) at (1, 3), Pin class 2.
Block Block_33 (#360) at (8, 3), Pin class 2.
Block Block_38 (#361) at (9, 3), Pin class 2.
Block Block_39 (#362) at (10, 11), Pin class 2.
Block Block_40 (#363) at (10, 5), Pin class 2.
Block Block_41 (#364) at (9, 11), Pin class 2.
Block Block_42 (#365) at (10, 10), Pin class 2.
Block Block_43 (#366) at (1, 10), Pin class 2.
Block Block_44 (#367) at (3, 11), Pin class 2.
Block Block_45 (#368) at (6, 11), Pin class 2.
Block Block_46 (#369) at (5, 11), Pin class 2.
Block Block_48 (#370) at (8, 8), Pin class 2.
Block Block_49 (#371) at (2, 7), Pin class 2.
Block Block_50 (#372) at (8, 1), Pin class 2.
Block Block_52 (#373) at (8, 11), Pin class 2.
Block Block_53 (#374) at (11, 8), Pin class 2.
Block Block_54 (#375) at (9, 2), Pin class 2.
Block Block_55 (#376) at (9, 6), Pin class 2.
Block Block_56 (#377) at (11, 7), Pin class 2.
Block Block_57 (#378) at (11, 9), Pin class 2.
Block Block_58 (#379) at (9, 9), Pin class 2.
Block Block_60 (#380) at (8, 2), Pin class 2.
Block Block_61 (#381) at (2, 3), Pin class 2.
Block Block_62 (#382) at (10, 4), Pin class 2.
Block Block_63 (#383) at (11, 4), Pin class 2.
Block DSP_Block_0 (#384) at (3, 6), Pin class -1.


Net 53 (PO[5])

SOURCE (9,4)  Class: 1  
  OPIN (9,4)  Pin: 24  
 DIREY (9,3)  Track: 0  
  IPIN (9,3)  Pin: 12  
  OPIN (9,3)  Pin: 24  
 DIREY (9,2)  Track: 0  
  IPIN (9,2)  Pin: 12  
  OPIN (9,2)  Pin: 20  
 DIREX (9,2)  Track: 0  
  IPIN (10,2)  Pin: 32  
  OPIN (10,2)  Pin: 24  
 DIREY (10,1)  Track: 0  
  IPIN (10,1)  Pin: 12  
  SINK (10,1)  Class: 0  


Net 54 (data_cmp1_t_5)

SOURCE (11,4)  Class: 1  
  OPIN (11,4)  Pin: 28  
 CHANX (11,4)  Track: 9  
 CHANY (10,1) to (10,4)  Track: 9  
  IPIN (10,1)  Pin: 4  
  SINK (10,1)  Class: 0  
SOURCE (11,4)  Class: 1  
  OPIN (11,4)  Pin: 16  
 DIREX (10,4)  Track: 0  
  IPIN (10,4)  Pin: 4  
  OPIN (10,4)  Pin: 16  
 DIREX (9,4)  Track: 0  
  IPIN (9,4)  Pin: 4  
  SINK (9,4)  Class: 0  


Net 55 (regy_out[5])

SOURCE (10,1)  Class: 1  
  OPIN (10,1)  Pin: 28  
 DIREY (10,1)  Track: 0  
  IPIN (10,2)  Pin: 8  
  OPIN (10,2)  Pin: 28  
 DIREY (10,2)  Track: 0  
  IPIN (10,3)  Pin: 8  
  OPIN (10,3)  Pin: 16  
 DIREX (9,3)  Track: 0  
  IPIN (9,3)  Pin: 4  
  OPIN (9,3)  Pin: 28  
 DIREY (9,3)  Track: 0  
  IPIN (9,4)  Pin: 8  
  SINK (9,4)  Class: 0  


Net 56 (regy_out[16])

SOURCE (8,7)  Class: 1  
  OPIN (8,7)  Pin: 28  
 CHANX (8,7) to (9,7)  Track: 5  
 CHANY (7,6) to (7,7)  Track: 5  
  IPIN (3,6)  Pad: 54  
  SINK (3,6)  Pad: 0  


Net 57 (regy_out[20])

SOURCE (8,10)  Class: 1  
  OPIN (8,10)  Pin: 28  
 CHANX (8,10) to (11,10)  Track: 8  
 CHANY (7,7) to (7,10)  Track: 8  
  IPIN (3,6)  Pad: 64  
  SINK (3,6)  Pad: 0  


Net 58 (regy_out[28])

SOURCE (1,6)  Class: 1  
  OPIN (1,6)  Pin: 24  
 CHANX (1,5) to (2,5)  Track: 3  
 CHANX (3,5) to (4,5)  Track: 3  
  IPIN (3,6)  Pad: 77  
  SINK (3,6)  Pad: 0  


Net 59 (regy_out[24])

SOURCE (9,8)  Class: 1  
  OPIN (9,8)  Pin: 16  
 CHANY (8,8) to (8,9)  Track: 2  
 CHANX (7,7) to (8,7)  Track: 2  
 CHANY (6,6) to (6,7)  Track: 2  
 CHANX (5,5) to (6,5)  Track: 2  
  IPIN (3,6)  Pad: 94  
  SINK (3,6)  Pad: 0  


Net 60 (PO[16])

SOURCE (1,7)  Class: 1  
  OPIN (1,7)  Pin: 28  
 CHANX (1,7) to (2,7)  Track: 3  
 CHANY (2,8) to (2,9)  Track: 3  
  IPIN (3,6)  Pad: 22  
  SINK (3,6)  Pad: 0  


Net 61 (PO[17])

SOURCE (2,2)  Class: 1  
  OPIN (2,2)  Pin: 20  
 CHANY (2,2) to (2,5)  Track: 11  
 CHANY (2,6) to (2,9)  Track: 11  
  IPIN (3,6)  Pad: 4  
  SINK (3,6)  Pad: 0  


Net 62 (PO[18])

SOURCE (8,4)  Class: 1  
  OPIN (8,4)  Pin: 20  
 CHANY (8,4) to (8,5)  Track: 4  
 CHANX (7,5) to (8,5)  Track: 4  
 CHANX (5,5) to (6,5)  Track: 4  
  IPIN (3,6)  Pad: 93  
  SINK (3,6)  Pad: 0  


Net 63 (PO[19])

SOURCE (2,4)  Class: 1  
  OPIN (2,4)  Pin: 20  
 CHANY (2,4) to (2,5)  Track: 4  
 CHANX (3,5) to (4,5)  Track: 4  
  IPIN (3,6)  Pad: 76  
  SINK (3,6)  Pad: 0  


Net 64 (PO[20])

SOURCE (2,6)  Class: 1  
  OPIN (2,6)  Pin: 20  
 CHANY (2,6) to (2,7)  Track: 3  
  IPIN (3,6)  Pad: 6  
  SINK (3,6)  Pad: 0  


Net 65 (PO[21])

SOURCE (7,11)  Class: 1  
  OPIN (7,11)  Pin: 16  
 CHANY (6,11)  Track: 6  
 CHANX (3,10) to (6,10)  Track: 6  
  IPIN (3,6)  Pad: 31  
  SINK (3,6)  Pad: 0  


Net 66 (PO[22])

SOURCE (9,7)  Class: 1  
  OPIN (9,7)  Pin: 16  
 DIREX (8,7)  Track: 0  
  IPIN (8,7)  Pin: 4  
  OPIN (8,7)  Pin: 16  
 CHANY (7,7) to (7,10)  Track: 7  
  IPIN (3,6)  Pad: 63  
  SINK (3,6)  Pad: 0  


Net 67 (PO[24])

SOURCE (1,8)  Class: 1  
  OPIN (1,8)  Pin: 24  
 CHANX (1,7) to (2,7)  Track: 2  
 CHANY (2,6) to (2,7)  Track: 2  
  IPIN (3,6)  Pad: 5  
  SINK (3,6)  Pad: 0  


Net 68 (PO[25])

SOURCE (11,6)  Class: 1  
  OPIN (11,6)  Pin: 28  
 CHANX (11,6)  Track: 6  
 CHANX (7,6) to (10,6)  Track: 6  
 CHANX (3,6) to (6,6)  Track: 6  
 CHANY (2,7) to (2,10)  Track: 6  
  IPIN (3,6)  Pad: 15  
  SINK (3,6)  Pad: 0  


Net 69 (PO[26])

SOURCE (10,9)  Class: 1  
  OPIN (10,9)  Pin: 28  
 DIREY (10,9)  Track: 0  
  IPIN (10,10)  Pin: 8  
  OPIN (10,10)  Pin: 20  
 CHANY (10,10) to (10,11)  Track: 11  
 CHANX (7,9) to (10,9)  Track: 11  
 CHANY (6,6) to (6,9)  Track: 11  
 CHANX (3,5) to (6,5)  Track: 11  
  IPIN (3,6)  Pad: 75  
  SINK (3,6)  Pad: 0  


Net 70 (PO[27])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 20  
 CHANY (8,6) to (8,7)  Track: 4  
 CHANX (7,7) to (8,7)  Track: 4  
 CHANX (5,7) to (6,7)  Track: 4  
 CHANX (3,7) to (4,7)  Track: 4  
 CHANY (2,6) to (2,7)  Track: 4  
  IPIN (3,6)  Pad: 2  
  SINK (3,6)  Pad: 0  


Net 71 (PO[28])

SOURCE (8,5)  Class: 1  
  OPIN (8,5)  Pin: 28  
 CHANX (8,5) to (9,5)  Track: 0  
 CHANX (6,5) to (7,5)  Track: 0  
 CHANX (4,5) to (5,5)  Track: 0  
  IPIN (3,6)  Pad: 86  
  SINK (3,6)  Pad: 0  


Net 72 (PO[29])

SOURCE (1,2)  Class: 1  
  OPIN (1,2)  Pin: 20  
 CHANY (1,2) to (1,3)  Track: 0  
  IPIN (2,2)  Pin: 3  
  OPIN (2,2)  Pin: 23  
 CHANY (2,2) to (2,5)  Track: 10  
 CHANX (3,5) to (6,5)  Track: 10  
  IPIN (3,6)  Pad: 79  
  SINK (3,6)  Pad: 0  


Net 73 (PO[30])

SOURCE (1,3)  Class: 1  
  OPIN (1,3)  Pin: 28  
 CHANX (1,3) to (2,3)  Track: 2  
 CHANY (2,4) to (2,5)  Track: 2  
 CHANX (3,5) to (4,5)  Track: 2  
  IPIN (3,6)  Pad: 81  
  SINK (3,6)  Pad: 0  


Net 74 (PO[31])

SOURCE (10,5)  Class: 1  
  OPIN (10,5)  Pin: 28  
 CHANX (10,5) to (11,5)  Track: 1  
 CHANX (8,5) to (9,5)  Track: 1  
 CHANY (7,6) to (7,7)  Track: 1  
  IPIN (3,6)  Pad: 56  
  SINK (3,6)  Pad: 0  


Net 75 (regy_out[17])

SOURCE (8,8)  Class: 1  
  OPIN (8,8)  Pin: 24  
 CHANX (8,7) to (9,7)  Track: 1  
 CHANX (6,7) to (7,7)  Track: 1  
 CHANY (5,6) to (5,7)  Track: 1  
 CHANX (4,5) to (5,5)  Track: 1  
  IPIN (3,6)  Pad: 89  
  SINK (3,6)  Pad: 0  


Net 76 (regy_out[18])

SOURCE (2,7)  Class: 1  
  OPIN (2,7)  Pin: 20  
 CHANY (2,7) to (2,8)  Track: 5  
  IPIN (3,6)  Pad: 13  
  SINK (3,6)  Pad: 0  


Net 77 (regy_out[19])

SOURCE (8,1)  Class: 1  
  OPIN (8,1)  Pin: 28  
 DIREY (8,1)  Track: 0  
  IPIN (8,2)  Pin: 8  
  OPIN (8,2)  Pin: 16  
 CHANY (7,2) to (7,5)  Track: 6  
 CHANX (4,5) to (7,5)  Track: 6  
  IPIN (3,6)  Pad: 85  
  SINK (3,6)  Pad: 0  


Net 78 (regy_out[21])

SOURCE (8,11)  Class: 1  
  OPIN (8,11)  Pin: 16  
 CHANY (7,11)  Track: 8  
 CHANX (4,10) to (7,10)  Track: 8  
  IPIN (3,6)  Pad: 39  
  SINK (3,6)  Pad: 0  


Net 79 (regy_out[22])

SOURCE (11,8)  Class: 1  
  OPIN (11,8)  Pin: 24  
 CHANX (11,7)  Track: 7  
 CHANX (7,7) to (10,7)  Track: 7  
 CHANX (3,7) to (6,7)  Track: 7  
 CHANY (2,8) to (2,11)  Track: 7  
  IPIN (3,6)  Pad: 23  
  SINK (3,6)  Pad: 0  


Net 80 (regy_out[23])

SOURCE (9,2)  Class: 1  
  OPIN (9,2)  Pin: 16  
 CHANY (8,2) to (8,3)  Track: 3  
 CHANX (7,3) to (8,3)  Track: 3  
 CHANY (6,4) to (6,5)  Track: 3  
 CHANX (5,5) to (6,5)  Track: 3  
  IPIN (3,6)  Pad: 97  
  SINK (3,6)  Pad: 0  


Net 81 (PO[23])

SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 16  
 DIREX (8,6)  Track: 0  
  IPIN (8,6)  Pin: 4  
  OPIN (8,6)  Pin: 16  
 CHANY (7,6) to (7,9)  Track: 6  
  IPIN (3,6)  Pad: 55  
  SINK (3,6)  Pad: 0  


Net 82 (regy_out[25])

SOURCE (11,7)  Class: 1  
  OPIN (11,7)  Pin: 28  
 CHANX (11,7)  Track: 8  
 CHANX (7,7) to (10,7)  Track: 8  
 CHANX (3,7) to (6,7)  Track: 8  
 CHANY (2,8) to (2,11)  Track: 8  
  IPIN (3,6)  Pad: 21  
  SINK (3,6)  Pad: 0  


Net 83 (regy_out[26])

SOURCE (11,9)  Class: 1  
  OPIN (11,9)  Pin: 28  
 CHANX (11,9)  Track: 10  
 CHANX (7,9) to (10,9)  Track: 10  
 CHANX (3,9) to (6,9)  Track: 10  
 CHANY (2,6) to (2,9)  Track: 10  
  IPIN (3,6)  Pad: 3  
  SINK (3,6)  Pad: 0  


Net 84 (regy_out[27])

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 28  
 CHANX (9,9) to (11,9)  Track: 7  
 CHANY (8,6) to (8,9)  Track: 7  
 CHANX (5,5) to (8,5)  Track: 7  
  IPIN (3,6)  Pad: 96  
  SINK (3,6)  Pad: 0  


Net 85 (regy_out[29])

SOURCE (8,2)  Class: 1  
  OPIN (8,2)  Pin: 28  
 DIREY (8,2)  Track: 0  
  IPIN (8,3)  Pin: 8  
  OPIN (8,3)  Pin: 28  
 DIREY (8,3)  Track: 0  
  IPIN (8,4)  Pin: 8  
  OPIN (8,4)  Pin: 16  
 CHANY (7,4) to (7,5)  Track: 0  
 CHANY (7,6) to (7,7)  Track: 0  
  IPIN (3,6)  Pad: 53  
  SINK (3,6)  Pad: 0  


Net 86 (regy_out[30])

SOURCE (2,3)  Class: 1  
  OPIN (2,3)  Pin: 28  
 CHANX (2,3) to (3,3)  Track: 5  
 CHANY (3,4) to (3,5)  Track: 5  
 CHANX (4,5) to (5,5)  Track: 5  
  IPIN (3,6)  Pad: 88  
  SINK (3,6)  Pad: 0  


Net 87 (regy_out[31])

SOURCE (10,4)  Class: 1  
  OPIN (10,4)  Pin: 28  
 DIREY (10,4)  Track: 0  
  IPIN (10,5)  Pin: 8  
  OPIN (10,5)  Pin: 16  
 DIREX (9,5)  Track: 0  
  IPIN (9,5)  Pin: 4  
  OPIN (9,5)  Pin: 28  
 CHANX (9,5) to (11,5)  Track: 8  
 CHANX (5,5) to (8,5)  Track: 8  
  IPIN (3,6)  Pad: 95  
  SINK (3,6)  Pad: 0  
The folding stage: 7

Net 88 (clk): global net connecting:

Block clk (#385) at (9, 0), Pin class -1.
Block Block_38 (#386) at (9, 3), Pin class 2.
Block Block_33 (#387) at (8, 3), Pin class 2.
Block Block_0 (#388) at (10, 7), Pin class 2.
Block Block_1 (#389) at (10, 6), Pin class 2.
Block Block_2 (#390) at (8, 7), Pin class 2.
Block Block_3 (#391) at (2, 5), Pin class 2.
Block Block_4 (#392) at (11, 5), Pin class 2.
Block Block_5 (#393) at (9, 10), Pin class 2.
Block Block_6 (#394) at (8, 10), Pin class 2.
Block Block_7 (#395) at (1, 6), Pin class 2.
Block Block_8 (#396) at (9, 8), Pin class 2.
Block Block_9 (#397) at (9, 4), Pin class 2.
Block Block_10 (#398) at (2, 9), Pin class 2.
Block Block_11 (#399) at (8, 9), Pin class 2.
Block Block_12 (#400) at (2, 8), Pin class 2.
Block Block_13 (#401) at (1, 4), Pin class 2.
Block Block_14 (#402) at (1, 9), Pin class 2.
Block Block_15 (#403) at (9, 5), Pin class 2.
Block Block_16 (#404) at (2, 11), Pin class 2.
Block Block_17 (#405) at (4, 11), Pin class 2.
Block Block_18 (#406) at (2, 10), Pin class 2.
Block Block_19 (#407) at (1, 7), Pin class 2.
Block Block_20 (#408) at (2, 2), Pin class 2.
Block Block_21 (#409) at (8, 4), Pin class 2.
Block Block_22 (#410) at (2, 4), Pin class 2.
Block Block_23 (#411) at (2, 6), Pin class 2.
Block Block_24 (#412) at (7, 11), Pin class 2.
Block Block_25 (#413) at (9, 7), Pin class 2.
Block Block_26 (#414) at (1, 8), Pin class 2.
Block Block_27 (#415) at (11, 6), Pin class 2.
Block Block_28 (#416) at (10, 9), Pin class 2.
Block Block_29 (#417) at (8, 6), Pin class 2.
Block Block_30 (#418) at (8, 5), Pin class 2.
Block Block_31 (#419) at (1, 2), Pin class 2.
Block Block_32 (#420) at (1, 3), Pin class 2.
Block Block_37 (#421) at (10, 1), Pin class 2.
Block Block_39 (#422) at (10, 11), Pin class 2.
Block Block_40 (#423) at (10, 5), Pin class 2.
Block Block_41 (#424) at (9, 11), Pin class 2.
Block Block_42 (#425) at (10, 10), Pin class 2.
Block Block_43 (#426) at (1, 10), Pin class 2.
Block Block_44 (#427) at (3, 11), Pin class 2.
Block Block_45 (#428) at (6, 11), Pin class 2.
Block Block_46 (#429) at (5, 11), Pin class 2.
Block Block_48 (#430) at (8, 8), Pin class 2.
Block Block_49 (#431) at (2, 7), Pin class 2.
Block Block_50 (#432) at (8, 1), Pin class 2.
Block Block_52 (#433) at (8, 11), Pin class 2.
Block Block_53 (#434) at (11, 8), Pin class 2.
Block Block_54 (#435) at (9, 2), Pin class 2.
Block Block_55 (#436) at (9, 6), Pin class 2.
Block Block_56 (#437) at (11, 7), Pin class 2.
Block Block_57 (#438) at (11, 9), Pin class 2.
Block Block_58 (#439) at (9, 9), Pin class 2.
Block Block_60 (#440) at (8, 2), Pin class 2.
Block Block_61 (#441) at (2, 3), Pin class 2.
Block Block_62 (#442) at (10, 4), Pin class 2.
Block DSP_Block_0 (#443) at (3, 6), Pin class -1.


Net 89 (PO[6])

SOURCE (8,3)  Class: 1  
  OPIN (8,3)  Pin: 20  
 DIREX (8,3)  Track: 0  
  IPIN (9,3)  Pin: 0  
  SINK (9,3)  Class: 0  


Net 90 (data_cmp1_t_6)

SOURCE (9,4)  Class: 1  
  OPIN (9,4)  Pin: 16  
 DIREX (8,4)  Track: 0  
  IPIN (8,4)  Pin: 4  
  OPIN (8,4)  Pin: 24  
 DIREY (8,3)  Track: 0  
  IPIN (8,3)  Pin: 12  
  SINK (8,3)  Class: 0  
SOURCE (9,4)  Class: 1  
  OPIN (9,4)  Pin: 24  
 DIREY (9,3)  Track: 0  
  IPIN (9,3)  Pin: 12  
  SINK (9,3)  Class: 0  


Net 91 (regy_out[6])

SOURCE (9,3)  Class: 1  
  OPIN (9,3)  Pin: 16  
 DIREX (8,3)  Track: 0  
  IPIN (8,3)  Pin: 4  
  SINK (8,3)  Class: 0  
The folding stage: 8

Net 92 (clk): global net connecting:

Block clk (#444) at (9, 0), Pin class -1.
Block Block_39 (#445) at (10, 11), Pin class 2.
Block Block_10 (#446) at (2, 9), Pin class 2.
Block Block_0 (#447) at (10, 7), Pin class 2.
Block Block_1 (#448) at (10, 6), Pin class 2.
Block Block_2 (#449) at (8, 7), Pin class 2.
Block Block_3 (#450) at (2, 5), Pin class 2.
Block Block_4 (#451) at (11, 5), Pin class 2.
Block Block_5 (#452) at (9, 10), Pin class 2.
Block Block_6 (#453) at (8, 10), Pin class 2.
Block Block_7 (#454) at (1, 6), Pin class 2.
Block Block_8 (#455) at (9, 8), Pin class 2.
Block Block_11 (#456) at (8, 9), Pin class 2.
Block Block_12 (#457) at (2, 8), Pin class 2.
Block Block_13 (#458) at (1, 4), Pin class 2.
Block Block_14 (#459) at (1, 9), Pin class 2.
Block Block_15 (#460) at (9, 5), Pin class 2.
Block Block_16 (#461) at (2, 11), Pin class 2.
Block Block_17 (#462) at (4, 11), Pin class 2.
Block Block_18 (#463) at (2, 10), Pin class 2.
Block Block_19 (#464) at (1, 7), Pin class 2.
Block Block_20 (#465) at (2, 2), Pin class 2.
Block Block_21 (#466) at (8, 4), Pin class 2.
Block Block_22 (#467) at (2, 4), Pin class 2.
Block Block_23 (#468) at (2, 6), Pin class 2.
Block Block_24 (#469) at (7, 11), Pin class 2.
Block Block_25 (#470) at (9, 7), Pin class 2.
Block Block_26 (#471) at (1, 8), Pin class 2.
Block Block_27 (#472) at (11, 6), Pin class 2.
Block Block_28 (#473) at (10, 9), Pin class 2.
Block Block_29 (#474) at (8, 6), Pin class 2.
Block Block_30 (#475) at (8, 5), Pin class 2.
Block Block_31 (#476) at (1, 2), Pin class 2.
Block Block_32 (#477) at (1, 3), Pin class 2.
Block Block_33 (#478) at (8, 3), Pin class 2.
Block Block_37 (#479) at (10, 1), Pin class 2.
Block Block_38 (#480) at (9, 3), Pin class 2.
Block Block_40 (#481) at (10, 5), Pin class 2.
Block Block_41 (#482) at (9, 11), Pin class 2.
Block Block_42 (#483) at (10, 10), Pin class 2.
Block Block_43 (#484) at (1, 10), Pin class 2.
Block Block_44 (#485) at (3, 11), Pin class 2.
Block Block_45 (#486) at (6, 11), Pin class 2.
Block Block_46 (#487) at (5, 11), Pin class 2.
Block Block_48 (#488) at (8, 8), Pin class 2.
Block Block_49 (#489) at (2, 7), Pin class 2.
Block Block_50 (#490) at (8, 1), Pin class 2.
Block Block_52 (#491) at (8, 11), Pin class 2.
Block Block_53 (#492) at (11, 8), Pin class 2.
Block Block_54 (#493) at (9, 2), Pin class 2.
Block Block_55 (#494) at (9, 6), Pin class 2.
Block Block_56 (#495) at (11, 7), Pin class 2.
Block Block_57 (#496) at (11, 9), Pin class 2.
Block Block_58 (#497) at (9, 9), Pin class 2.
Block Block_60 (#498) at (8, 2), Pin class 2.
Block Block_61 (#499) at (2, 3), Pin class 2.
Block Block_62 (#500) at (10, 4), Pin class 2.
Block DSP_Block_0 (#501) at (3, 6), Pin class -1.


Net 93 (PO[7])

SOURCE (2,9)  Class: 1  
  OPIN (2,9)  Pin: 24  
 CHANX (2,8) to (5,8)  Track: 7  
 CHANX (6,8) to (9,8)  Track: 7  
 CHANX (10,8) to (11,8)  Track: 7  
  IPIN (10,9)  Pin: 8  
  OPIN (10,9)  Pin: 28  
 DIREY (10,9)  Track: 0  
  IPIN (10,10)  Pin: 8  
  OPIN (10,10)  Pin: 28  
 DIREY (10,10)  Track: 0  
  IPIN (10,11)  Pin: 8  
  SINK (10,11)  Class: 0  


Net 94 (data_cmp1_t_7)

SOURCE (8,3)  Class: 1  
  OPIN (8,3)  Pin: 28  
 DIREY (8,3)  Track: 0  
  IPIN (8,4)  Pin: 8  
  OPIN (8,4)  Pin: 28  
 DIREY (8,4)  Track: 0  
  IPIN (8,5)  Pin: 8  
  OPIN (8,5)  Pin: 20  
 CHANY (8,5) to (8,8)  Track: 6  
 CHANX (5,8) to (8,8)  Track: 6  
 CHANX (1,8) to (4,8)  Track: 6  
  IPIN (1,9)  Pin: 8  
  OPIN (1,9)  Pin: 20  
 DIREX (1,9)  Track: 0  
  IPIN (2,9)  Pin: 0  
  SINK (2,9)  Class: 0  
SOURCE (8,3)  Class: 1  
  OPIN (8,3)  Pin: 16  
 CHANY (7,3) to (7,6)  Track: 8  
 CHANY (7,7) to (7,10)  Track: 8  
 CHANY (7,11)  Track: 8  
  IPIN (8,11)  Pin: 0  
  OPIN (8,11)  Pin: 20  
 DIREX (8,11)  Track: 0  
  IPIN (9,11)  Pin: 32  
  OPIN (9,11)  Pin: 20  
 DIREX (9,11)  Track: 0  
  IPIN (10,11)  Pin: 0  
  SINK (10,11)  Class: 0  


Net 95 (regy_out[7])

SOURCE (10,11)  Class: 1  
  OPIN (10,11)  Pin: 24  
 DIREY (10,10)  Track: 0  
  IPIN (10,10)  Pin: 12  
  OPIN (10,10)  Pin: 16  
 CHANY (9,10) to (9,11)  Track: 9  
 CHANX (6,9) to (9,9)  Track: 9  
 CHANX (2,9) to (5,9)  Track: 9  
  IPIN (2,9)  Pin: 12  
  SINK (2,9)  Class: 0  
The folding stage: 9

Net 96 (clk): global net connecting:

Block clk (#502) at (9, 0), Pin class -1.
Block Block_5 (#503) at (9, 10), Pin class 2.
Block Block_11 (#504) at (8, 9), Pin class 2.
Block Block_4 (#505) at (11, 5), Pin class 2.
Block Block_0 (#506) at (10, 7), Pin class 2.
Block Block_1 (#507) at (10, 6), Pin class 2.
Block Block_2 (#508) at (8, 7), Pin class 2.
Block Block_3 (#509) at (2, 5), Pin class 2.
Block Block_6 (#510) at (8, 10), Pin class 2.
Block Block_7 (#511) at (1, 6), Pin class 2.
Block Block_8 (#512) at (9, 8), Pin class 2.
Block Block_10 (#513) at (2, 9), Pin class 2.
Block Block_12 (#514) at (2, 8), Pin class 2.
Block Block_13 (#515) at (1, 4), Pin class 2.
Block Block_14 (#516) at (1, 9), Pin class 2.
Block Block_15 (#517) at (9, 5), Pin class 2.
Block Block_16 (#518) at (2, 11), Pin class 2.
Block Block_17 (#519) at (4, 11), Pin class 2.
Block Block_18 (#520) at (2, 10), Pin class 2.
Block Block_19 (#521) at (1, 7), Pin class 2.
Block Block_20 (#522) at (2, 2), Pin class 2.
Block Block_21 (#523) at (8, 4), Pin class 2.
Block Block_22 (#524) at (2, 4), Pin class 2.
Block Block_23 (#525) at (2, 6), Pin class 2.
Block Block_24 (#526) at (7, 11), Pin class 2.
Block Block_25 (#527) at (9, 7), Pin class 2.
Block Block_26 (#528) at (1, 8), Pin class 2.
Block Block_27 (#529) at (11, 6), Pin class 2.
Block Block_28 (#530) at (10, 9), Pin class 2.
Block Block_29 (#531) at (8, 6), Pin class 2.
Block Block_30 (#532) at (8, 5), Pin class 2.
Block Block_31 (#533) at (1, 2), Pin class 2.
Block Block_32 (#534) at (1, 3), Pin class 2.
Block Block_37 (#535) at (10, 1), Pin class 2.
Block Block_38 (#536) at (9, 3), Pin class 2.
Block Block_39 (#537) at (10, 11), Pin class 2.
Block Block_40 (#538) at (10, 5), Pin class 2.
Block Block_41 (#539) at (9, 11), Pin class 2.
Block Block_42 (#540) at (10, 10), Pin class 2.
Block Block_43 (#541) at (1, 10), Pin class 2.
Block Block_44 (#542) at (3, 11), Pin class 2.
Block Block_45 (#543) at (6, 11), Pin class 2.
Block Block_46 (#544) at (5, 11), Pin class 2.
Block Block_48 (#545) at (8, 8), Pin class 2.
Block Block_49 (#546) at (2, 7), Pin class 2.
Block Block_50 (#547) at (8, 1), Pin class 2.
Block Block_52 (#548) at (8, 11), Pin class 2.
Block Block_53 (#549) at (11, 8), Pin class 2.
Block Block_54 (#550) at (9, 2), Pin class 2.
Block Block_55 (#551) at (9, 6), Pin class 2.
Block Block_56 (#552) at (11, 7), Pin class 2.
Block Block_57 (#553) at (11, 9), Pin class 2.
Block Block_58 (#554) at (9, 9), Pin class 2.
Block Block_60 (#555) at (8, 2), Pin class 2.
Block Block_61 (#556) at (2, 3), Pin class 2.
Block Block_62 (#557) at (10, 4), Pin class 2.
Block DSP_Block_0 (#558) at (3, 6), Pin class -1.


Net 97 (PO[8])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 20  
 DIREX (8,9)  Track: 0  
  IPIN (9,9)  Pin: 32  
  OPIN (9,9)  Pin: 28  
 DIREY (9,9)  Track: 0  
  IPIN (9,10)  Pin: 8  
  SINK (9,10)  Class: 0  


Net 98 (data_cmp1_t_8)

SOURCE (2,9)  Class: 1  
  OPIN (2,9)  Pin: 28  
 CHANX (2,9) to (3,9)  Track: 0  
 CHANX (4,9) to (5,9)  Track: 0  
 CHANX (6,9) to (7,9)  Track: 0  
 CHANX (8,9) to (9,9)  Track: 0  
  IPIN (8,9)  Pin: 12  
  SINK (8,9)  Class: 0  
  OPIN (2,9)  Pin: 28  
 CHANX (2,9) to (5,9)  Track: 9  
 CHANX (6,9) to (9,9)  Track: 9  
 CHANY (9,10) to (9,11)  Track: 9  
  IPIN (9,10)  Pin: 4  
  SINK (9,10)  Class: 0  


Net 99 (regy_out[8])

SOURCE (9,10)  Class: 1  
  OPIN (9,10)  Pin: 24  
 DIREY (9,9)  Track: 0  
  IPIN (9,9)  Pin: 12  
  OPIN (9,9)  Pin: 16  
 DIREX (8,9)  Track: 0  
  IPIN (8,9)  Pin: 4  
  SINK (8,9)  Class: 0  


Net 100 (data_cmp1_c[5])

SOURCE (10,1)  Class: 1  
  OPIN (10,1)  Pin: 20  
 CHANY (10,1) to (10,4)  Track: 9  
 CHANX (11,4)  Track: 9  
  IPIN (11,5)  Pin: 8  
  SINK (11,5)  Class: 0  


Net 101 (data_cmp1_c[6])

SOURCE (9,3)  Class: 1  
  OPIN (9,3)  Pin: 28  
 DIREY (9,3)  Track: 0  
  IPIN (9,4)  Pin: 8  
  OPIN (9,4)  Pin: 20  
 DIREX (9,4)  Track: 0  
  IPIN (10,4)  Pin: 32  
  OPIN (10,4)  Pin: 28  
 DIREY (10,4)  Track: 0  
  IPIN (10,5)  Pin: 8  
  OPIN (10,5)  Pin: 20  
 DIREX (10,5)  Track: 0  
  IPIN (11,5)  Pin: 0  
  SINK (11,5)  Class: 0  


Net 102 (data_cmp1_c[7])

SOURCE (10,11)  Class: 1  
  OPIN (10,11)  Pin: 20  
 CHANY (10,11)  Track: 6  
 CHANY (10,7) to (10,10)  Track: 6  
  IPIN (11,7)  Pin: 0  
  OPIN (11,7)  Pin: 24  
 DIREY (11,6)  Track: 0  
  IPIN (11,6)  Pin: 12  
  OPIN (11,6)  Pin: 24  
 DIREY (11,5)  Track: 0  
  IPIN (11,5)  Pin: 12  
  SINK (11,5)  Class: 0  
The folding stage: 10

Net 103 (clk): global net connecting:

Block clk (#559) at (9, 0), Pin class -1.
Block Block_41 (#560) at (9, 11), Pin class 2.
Block Block_12 (#561) at (2, 8), Pin class 2.
Block Block_0 (#562) at (10, 7), Pin class 2.
Block Block_1 (#563) at (10, 6), Pin class 2.
Block Block_2 (#564) at (8, 7), Pin class 2.
Block Block_3 (#565) at (2, 5), Pin class 2.
Block Block_4 (#566) at (11, 5), Pin class 2.
Block Block_5 (#567) at (9, 10), Pin class 2.
Block Block_6 (#568) at (8, 10), Pin class 2.
Block Block_7 (#569) at (1, 6), Pin class 2.
Block Block_8 (#570) at (9, 8), Pin class 2.
Block Block_11 (#571) at (8, 9), Pin class 2.
Block Block_13 (#572) at (1, 4), Pin class 2.
Block Block_14 (#573) at (1, 9), Pin class 2.
Block Block_15 (#574) at (9, 5), Pin class 2.
Block Block_16 (#575) at (2, 11), Pin class 2.
Block Block_17 (#576) at (4, 11), Pin class 2.
Block Block_18 (#577) at (2, 10), Pin class 2.
Block Block_19 (#578) at (1, 7), Pin class 2.
Block Block_20 (#579) at (2, 2), Pin class 2.
Block Block_21 (#580) at (8, 4), Pin class 2.
Block Block_22 (#581) at (2, 4), Pin class 2.
Block Block_23 (#582) at (2, 6), Pin class 2.
Block Block_24 (#583) at (7, 11), Pin class 2.
Block Block_25 (#584) at (9, 7), Pin class 2.
Block Block_26 (#585) at (1, 8), Pin class 2.
Block Block_27 (#586) at (11, 6), Pin class 2.
Block Block_28 (#587) at (10, 9), Pin class 2.
Block Block_29 (#588) at (8, 6), Pin class 2.
Block Block_30 (#589) at (8, 5), Pin class 2.
Block Block_31 (#590) at (1, 2), Pin class 2.
Block Block_32 (#591) at (1, 3), Pin class 2.
Block Block_40 (#592) at (10, 5), Pin class 2.
Block Block_42 (#593) at (10, 10), Pin class 2.
Block Block_43 (#594) at (1, 10), Pin class 2.
Block Block_44 (#595) at (3, 11), Pin class 2.
Block Block_45 (#596) at (6, 11), Pin class 2.
Block Block_46 (#597) at (5, 11), Pin class 2.
Block Block_48 (#598) at (8, 8), Pin class 2.
Block Block_49 (#599) at (2, 7), Pin class 2.
Block Block_50 (#600) at (8, 1), Pin class 2.
Block Block_52 (#601) at (8, 11), Pin class 2.
Block Block_53 (#602) at (11, 8), Pin class 2.
Block Block_54 (#603) at (9, 2), Pin class 2.
Block Block_55 (#604) at (9, 6), Pin class 2.
Block Block_56 (#605) at (11, 7), Pin class 2.
Block Block_57 (#606) at (11, 9), Pin class 2.
Block Block_58 (#607) at (9, 9), Pin class 2.
Block Block_60 (#608) at (8, 2), Pin class 2.
Block Block_61 (#609) at (2, 3), Pin class 2.
Block Block_62 (#610) at (10, 4), Pin class 2.
Block DSP_Block_0 (#611) at (3, 6), Pin class -1.


Net 104 (PO[9])

SOURCE (2,8)  Class: 1  
  OPIN (2,8)  Pin: 28  
 DIREY (2,8)  Track: 0  
  IPIN (2,9)  Pin: 8  
  OPIN (2,9)  Pin: 28  
 CHANX (2,9) to (5,9)  Track: 9  
 CHANX (6,9) to (9,9)  Track: 9  
 CHANY (9,10) to (9,11)  Track: 9  
  IPIN (9,10)  Pin: 4  
  OPIN (9,10)  Pin: 28  
 DIREY (9,10)  Track: 0  
  IPIN (9,11)  Pin: 8  
  SINK (9,11)  Class: 0  


Net 105 (data_cmp1_t_9)

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 20  
 CHANY (8,9) to (8,11)  Track: 6  
 CHANX (5,8) to (8,8)  Track: 6  
 CHANX (1,8) to (4,8)  Track: 6  
  IPIN (1,8)  Pin: 12  
  OPIN (1,8)  Pin: 20  
 DIREX (1,8)  Track: 0  
  IPIN (2,8)  Pin: 0  
  SINK (2,8)  Class: 0  
  OPIN (8,9)  Pin: 20  
 CHANY (8,9) to (8,10)  Track: 0  
 CHANY (8,11)  Track: 0  
  IPIN (9,11)  Pin: 0  
  SINK (9,11)  Class: 0  


Net 106 (regy_out[9])

SOURCE (9,11)  Class: 1  
  OPIN (9,11)  Pin: 24  
 DIREY (9,10)  Track: 0  
  IPIN (9,10)  Pin: 12  
  OPIN (9,10)  Pin: 24  
 DIREY (9,9)  Track: 0  
  IPIN (9,9)  Pin: 12  
  OPIN (9,9)  Pin: 20  
 CHANY (9,9) to (9,11)  Track: 7  
 CHANX (6,8) to (9,8)  Track: 7  
 CHANX (2,8) to (5,8)  Track: 7  
  IPIN (2,8)  Pin: 12  
  SINK (2,8)  Class: 0  
The folding stage: 11

Net 107 (clk): global net connecting:

Block clk (#612) at (9, 0), Pin class -1.
Block Block_42 (#613) at (10, 10), Pin class 2.
Block Block_13 (#614) at (1, 4), Pin class 2.
Block Block_0 (#615) at (10, 7), Pin class 2.
Block Block_1 (#616) at (10, 6), Pin class 2.
Block Block_2 (#617) at (8, 7), Pin class 2.
Block Block_3 (#618) at (2, 5), Pin class 2.
Block Block_4 (#619) at (11, 5), Pin class 2.
Block Block_5 (#620) at (9, 10), Pin class 2.
Block Block_6 (#621) at (8, 10), Pin class 2.
Block Block_7 (#622) at (1, 6), Pin class 2.
Block Block_8 (#623) at (9, 8), Pin class 2.
Block Block_12 (#624) at (2, 8), Pin class 2.
Block Block_14 (#625) at (1, 9), Pin class 2.
Block Block_15 (#626) at (9, 5), Pin class 2.
Block Block_16 (#627) at (2, 11), Pin class 2.
Block Block_17 (#628) at (4, 11), Pin class 2.
Block Block_18 (#629) at (2, 10), Pin class 2.
Block Block_19 (#630) at (1, 7), Pin class 2.
Block Block_20 (#631) at (2, 2), Pin class 2.
Block Block_21 (#632) at (8, 4), Pin class 2.
Block Block_22 (#633) at (2, 4), Pin class 2.
Block Block_23 (#634) at (2, 6), Pin class 2.
Block Block_24 (#635) at (7, 11), Pin class 2.
Block Block_25 (#636) at (9, 7), Pin class 2.
Block Block_26 (#637) at (1, 8), Pin class 2.
Block Block_27 (#638) at (11, 6), Pin class 2.
Block Block_28 (#639) at (10, 9), Pin class 2.
Block Block_29 (#640) at (8, 6), Pin class 2.
Block Block_30 (#641) at (8, 5), Pin class 2.
Block Block_31 (#642) at (1, 2), Pin class 2.
Block Block_32 (#643) at (1, 3), Pin class 2.
Block Block_40 (#644) at (10, 5), Pin class 2.
Block Block_41 (#645) at (9, 11), Pin class 2.
Block Block_43 (#646) at (1, 10), Pin class 2.
Block Block_44 (#647) at (3, 11), Pin class 2.
Block Block_45 (#648) at (6, 11), Pin class 2.
Block Block_46 (#649) at (5, 11), Pin class 2.
Block Block_48 (#650) at (8, 8), Pin class 2.
Block Block_49 (#651) at (2, 7), Pin class 2.
Block Block_50 (#652) at (8, 1), Pin class 2.
Block Block_52 (#653) at (8, 11), Pin class 2.
Block Block_53 (#654) at (11, 8), Pin class 2.
Block Block_54 (#655) at (9, 2), Pin class 2.
Block Block_55 (#656) at (9, 6), Pin class 2.
Block Block_56 (#657) at (11, 7), Pin class 2.
Block Block_57 (#658) at (11, 9), Pin class 2.
Block Block_58 (#659) at (9, 9), Pin class 2.
Block Block_60 (#660) at (8, 2), Pin class 2.
Block Block_61 (#661) at (2, 3), Pin class 2.
Block Block_62 (#662) at (10, 4), Pin class 2.
Block DSP_Block_0 (#663) at (3, 6), Pin class -1.


Net 108 (PO[10])

SOURCE (1,4)  Class: 1  
  OPIN (1,4)  Pin: 20  
 DIREX (1,4)  Track: 0  
  IPIN (2,4)  Pin: 0  
  OPIN (2,4)  Pin: 28  
 DIREY (2,4)  Track: 0  
  IPIN (2,5)  Pin: 8  
  OPIN (2,5)  Pin: 28  
 DIREY (2,5)  Track: 0  
  IPIN (2,6)  Pin: 8  
  OPIN (2,6)  Pin: 20  
 CHANY (2,6) to (2,9)  Track: 11  
 CHANX (3,9) to (6,9)  Track: 11  
 CHANX (7,9) to (10,9)  Track: 11  
 CHANY (10,10) to (10,11)  Track: 11  
  IPIN (10,10)  Pin: 4  
  SINK (10,10)  Class: 0  


Net 109 (data_cmp1_t_10)

SOURCE (2,8)  Class: 1  
  OPIN (2,8)  Pin: 24  
 DIREY (2,7)  Track: 0  
  IPIN (2,7)  Pin: 12  
  OPIN (2,7)  Pin: 24  
 DIREY (2,6)  Track: 0  
  IPIN (2,6)  Pin: 12  
  OPIN (2,6)  Pin: 24  
 DIREY (2,5)  Track: 0  
  IPIN (2,5)  Pin: 12  
  OPIN (2,5)  Pin: 16  
 DIREX (1,5)  Track: 0  
  IPIN (1,5)  Pin: 4  
  OPIN (1,5)  Pin: 24  
 DIREY (1,4)  Track: 0  
  IPIN (1,4)  Pin: 12  
  SINK (1,4)  Class: 0  
SOURCE (2,8)  Class: 1  
  OPIN (2,8)  Pin: 28  
 CHANX (2,8) to (5,8)  Track: 7  
 CHANX (6,8) to (9,8)  Track: 7  
 CHANY (9,9) to (9,11)  Track: 7  
  IPIN (10,9)  Pin: 0  
  OPIN (10,9)  Pin: 28  
 DIREY (10,9)  Track: 0  
  IPIN (10,10)  Pin: 8  
  SINK (10,10)  Class: 0  


Net 110 (regy_out[10])

SOURCE (10,10)  Class: 1  
  OPIN (10,10)  Pin: 24  
 DIREY (10,9)  Track: 0  
  IPIN (10,9)  Pin: 12  
  OPIN (10,9)  Pin: 24  
 DIREY (10,8)  Track: 0  
  IPIN (10,8)  Pin: 12  
  OPIN (10,8)  Pin: 24  
 CHANX (10,7) to (11,7)  Track: 6  
 CHANX (6,7) to (9,7)  Track: 6  
 CHANX (2,7) to (5,7)  Track: 6  
 CHANY (1,4) to (1,7)  Track: 6  
  IPIN (1,4)  Pin: 4  
  SINK (1,4)  Class: 0  
The folding stage: 12

Net 111 (clk): global net connecting:

Block clk (#664) at (9, 0), Pin class -1.
Block Block_43 (#665) at (1, 10), Pin class 2.
Block Block_14 (#666) at (1, 9), Pin class 2.
Block Block_0 (#667) at (10, 7), Pin class 2.
Block Block_1 (#668) at (10, 6), Pin class 2.
Block Block_2 (#669) at (8, 7), Pin class 2.
Block Block_3 (#670) at (2, 5), Pin class 2.
Block Block_4 (#671) at (11, 5), Pin class 2.
Block Block_5 (#672) at (9, 10), Pin class 2.
Block Block_6 (#673) at (8, 10), Pin class 2.
Block Block_7 (#674) at (1, 6), Pin class 2.
Block Block_8 (#675) at (9, 8), Pin class 2.
Block Block_13 (#676) at (1, 4), Pin class 2.
Block Block_15 (#677) at (9, 5), Pin class 2.
Block Block_16 (#678) at (2, 11), Pin class 2.
Block Block_17 (#679) at (4, 11), Pin class 2.
Block Block_18 (#680) at (2, 10), Pin class 2.
Block Block_19 (#681) at (1, 7), Pin class 2.
Block Block_20 (#682) at (2, 2), Pin class 2.
Block Block_21 (#683) at (8, 4), Pin class 2.
Block Block_22 (#684) at (2, 4), Pin class 2.
Block Block_23 (#685) at (2, 6), Pin class 2.
Block Block_24 (#686) at (7, 11), Pin class 2.
Block Block_25 (#687) at (9, 7), Pin class 2.
Block Block_26 (#688) at (1, 8), Pin class 2.
Block Block_27 (#689) at (11, 6), Pin class 2.
Block Block_28 (#690) at (10, 9), Pin class 2.
Block Block_29 (#691) at (8, 6), Pin class 2.
Block Block_30 (#692) at (8, 5), Pin class 2.
Block Block_31 (#693) at (1, 2), Pin class 2.
Block Block_32 (#694) at (1, 3), Pin class 2.
Block Block_40 (#695) at (10, 5), Pin class 2.
Block Block_41 (#696) at (9, 11), Pin class 2.
Block Block_42 (#697) at (10, 10), Pin class 2.
Block Block_44 (#698) at (3, 11), Pin class 2.
Block Block_45 (#699) at (6, 11), Pin class 2.
Block Block_46 (#700) at (5, 11), Pin class 2.
Block Block_48 (#701) at (8, 8), Pin class 2.
Block Block_49 (#702) at (2, 7), Pin class 2.
Block Block_50 (#703) at (8, 1), Pin class 2.
Block Block_52 (#704) at (8, 11), Pin class 2.
Block Block_53 (#705) at (11, 8), Pin class 2.
Block Block_54 (#706) at (9, 2), Pin class 2.
Block Block_55 (#707) at (9, 6), Pin class 2.
Block Block_56 (#708) at (11, 7), Pin class 2.
Block Block_57 (#709) at (11, 9), Pin class 2.
Block Block_58 (#710) at (9, 9), Pin class 2.
Block Block_60 (#711) at (8, 2), Pin class 2.
Block Block_61 (#712) at (2, 3), Pin class 2.
Block Block_62 (#713) at (10, 4), Pin class 2.
Block DSP_Block_0 (#714) at (3, 6), Pin class -1.


Net 112 (PO[11])

SOURCE (1,9)  Class: 1  
  OPIN (1,9)  Pin: 28  
 DIREY (1,9)  Track: 0  
  IPIN (1,10)  Pin: 8  
  SINK (1,10)  Class: 0  


Net 113 (data_cmp1_t_11)

SOURCE (1,4)  Class: 1  
  OPIN (1,4)  Pin: 28  
 DIREY (1,4)  Track: 0  
  IPIN (1,5)  Pin: 8  
  OPIN (1,5)  Pin: 28  
 DIREY (1,5)  Track: 0  
  IPIN (1,6)  Pin: 8  
  OPIN (1,6)  Pin: 20  
 CHANY (1,6) to (1,9)  Track: 9  
 CHANY (1,10) to (1,11)  Track: 9  
  IPIN (1,10)  Pin: 4  
  SINK (1,10)  Class: 0  
SOURCE (1,4)  Class: 1  
  OPIN (1,4)  Pin: 20  
 CHANY (1,4) to (1,7)  Track: 6  
 CHANY (1,8) to (1,11)  Track: 6  
  IPIN (1,8)  Pin: 4  
  OPIN (1,8)  Pin: 28  
 DIREY (1,8)  Track: 0  
  IPIN (1,9)  Pin: 8  
  SINK (1,9)  Class: 0  


Net 114 (regy_out[11])

SOURCE (1,10)  Class: 1  
  OPIN (1,10)  Pin: 24  
 DIREY (1,9)  Track: 0  
  IPIN (1,9)  Pin: 12  
  SINK (1,9)  Class: 0  
The folding stage: 13

Net 115 (clk): global net connecting:

Block clk (#715) at (9, 0), Pin class -1.
Block Block_3 (#716) at (2, 5), Pin class 2.
Block Block_15 (#717) at (9, 5), Pin class 2.
Block Block_5 (#718) at (9, 10), Pin class 2.
Block Block_0 (#719) at (10, 7), Pin class 2.
Block Block_1 (#720) at (10, 6), Pin class 2.
Block Block_2 (#721) at (8, 7), Pin class 2.
Block Block_4 (#722) at (11, 5), Pin class 2.
Block Block_6 (#723) at (8, 10), Pin class 2.
Block Block_7 (#724) at (1, 6), Pin class 2.
Block Block_8 (#725) at (9, 8), Pin class 2.
Block Block_14 (#726) at (1, 9), Pin class 2.
Block Block_16 (#727) at (2, 11), Pin class 2.
Block Block_17 (#728) at (4, 11), Pin class 2.
Block Block_18 (#729) at (2, 10), Pin class 2.
Block Block_19 (#730) at (1, 7), Pin class 2.
Block Block_20 (#731) at (2, 2), Pin class 2.
Block Block_21 (#732) at (8, 4), Pin class 2.
Block Block_22 (#733) at (2, 4), Pin class 2.
Block Block_23 (#734) at (2, 6), Pin class 2.
Block Block_24 (#735) at (7, 11), Pin class 2.
Block Block_25 (#736) at (9, 7), Pin class 2.
Block Block_26 (#737) at (1, 8), Pin class 2.
Block Block_27 (#738) at (11, 6), Pin class 2.
Block Block_28 (#739) at (10, 9), Pin class 2.
Block Block_29 (#740) at (8, 6), Pin class 2.
Block Block_30 (#741) at (8, 5), Pin class 2.
Block Block_31 (#742) at (1, 2), Pin class 2.
Block Block_32 (#743) at (1, 3), Pin class 2.
Block Block_40 (#744) at (10, 5), Pin class 2.
Block Block_41 (#745) at (9, 11), Pin class 2.
Block Block_42 (#746) at (10, 10), Pin class 2.
Block Block_43 (#747) at (1, 10), Pin class 2.
Block Block_44 (#748) at (3, 11), Pin class 2.
Block Block_45 (#749) at (6, 11), Pin class 2.
Block Block_46 (#750) at (5, 11), Pin class 2.
Block Block_48 (#751) at (8, 8), Pin class 2.
Block Block_49 (#752) at (2, 7), Pin class 2.
Block Block_50 (#753) at (8, 1), Pin class 2.
Block Block_52 (#754) at (8, 11), Pin class 2.
Block Block_53 (#755) at (11, 8), Pin class 2.
Block Block_54 (#756) at (9, 2), Pin class 2.
Block Block_55 (#757) at (9, 6), Pin class 2.
Block Block_56 (#758) at (11, 7), Pin class 2.
Block Block_57 (#759) at (11, 9), Pin class 2.
Block Block_58 (#760) at (9, 9), Pin class 2.
Block Block_60 (#761) at (8, 2), Pin class 2.
Block Block_61 (#762) at (2, 3), Pin class 2.
Block Block_62 (#763) at (10, 4), Pin class 2.
Block DSP_Block_0 (#764) at (3, 6), Pin class -1.


Net 116 (PO[12])

SOURCE (9,5)  Class: 1  
  OPIN (9,5)  Pin: 20  
 CHANY (9,5) to (9,8)  Track: 7  
 CHANX (6,4) to (9,4)  Track: 7  
 CHANX (2,4) to (5,4)  Track: 7  
  IPIN (2,5)  Pin: 8  
  SINK (2,5)  Class: 0  


Net 117 (data_cmp1_t_12)

SOURCE (1,9)  Class: 1  
  OPIN (1,9)  Pin: 24  
 CHANX (1,8) to (4,8)  Track: 6  
 CHANX (5,8) to (8,8)  Track: 6  
 CHANY (8,5) to (8,8)  Track: 6  
  IPIN (9,5)  Pin: 0  
  SINK (9,5)  Class: 0  
  OPIN (1,9)  Pin: 24  
 DIREY (1,8)  Track: 0  
  IPIN (1,8)  Pin: 12  
  OPIN (1,8)  Pin: 24  
 DIREY (1,7)  Track: 0  
  IPIN (1,7)  Pin: 12  
  OPIN (1,7)  Pin: 24  
 DIREY (1,6)  Track: 0  
  IPIN (1,6)  Pin: 12  
  OPIN (1,6)  Pin: 20  
 DIREX (1,6)  Track: 0  
  IPIN (2,6)  Pin: 32  
  OPIN (2,6)  Pin: 24  
 DIREY (2,5)  Track: 0  
  IPIN (2,5)  Pin: 12  
  SINK (2,5)  Class: 0  


Net 118 (regy_out[12])

SOURCE (2,5)  Class: 1  
  OPIN (2,5)  Pin: 24  
 CHANX (2,4) to (5,4)  Track: 8  
 CHANX (6,4) to (9,4)  Track: 8  
 CHANY (9,5) to (9,8)  Track: 8  
  IPIN (9,5)  Pin: 4  
  SINK (9,5)  Class: 0  


Net 119 (data_cmp1_c[9])

SOURCE (9,11)  Class: 1  
  OPIN (9,11)  Pin: 24  
 DIREY (9,10)  Track: 0  
  IPIN (9,10)  Pin: 12  
  SINK (9,10)  Class: 0  


Net 120 (data_cmp1_c[10])

SOURCE (10,10)  Class: 1  
  OPIN (10,10)  Pin: 16  
 DIREX (9,10)  Track: 0  
  IPIN (9,10)  Pin: 4  
  SINK (9,10)  Class: 0  


Net 121 (data_cmp1_c[11])

SOURCE (1,10)  Class: 1  
  OPIN (1,10)  Pin: 24  
 CHANX (1,9) to (4,9)  Track: 8  
 CHANX (5,9) to (8,9)  Track: 8  
 CHANY (8,10) to (8,11)  Track: 8  
  IPIN (9,10)  Pin: 0  
  SINK (9,10)  Class: 0  
The folding stage: 14

Net 122 (clk): global net connecting:

Block clk (#765) at (9, 0), Pin class -1.
Block Block_44 (#766) at (3, 11), Pin class 2.
Block Block_16 (#767) at (2, 11), Pin class 2.
Block Block_0 (#768) at (10, 7), Pin class 2.
Block Block_1 (#769) at (10, 6), Pin class 2.
Block Block_2 (#770) at (8, 7), Pin class 2.
Block Block_3 (#771) at (2, 5), Pin class 2.
Block Block_4 (#772) at (11, 5), Pin class 2.
Block Block_5 (#773) at (9, 10), Pin class 2.
Block Block_6 (#774) at (8, 10), Pin class 2.
Block Block_7 (#775) at (1, 6), Pin class 2.
Block Block_8 (#776) at (9, 8), Pin class 2.
Block Block_15 (#777) at (9, 5), Pin class 2.
Block Block_17 (#778) at (4, 11), Pin class 2.
Block Block_18 (#779) at (2, 10), Pin class 2.
Block Block_19 (#780) at (1, 7), Pin class 2.
Block Block_20 (#781) at (2, 2), Pin class 2.
Block Block_21 (#782) at (8, 4), Pin class 2.
Block Block_22 (#783) at (2, 4), Pin class 2.
Block Block_23 (#784) at (2, 6), Pin class 2.
Block Block_24 (#785) at (7, 11), Pin class 2.
Block Block_25 (#786) at (9, 7), Pin class 2.
Block Block_26 (#787) at (1, 8), Pin class 2.
Block Block_27 (#788) at (11, 6), Pin class 2.
Block Block_28 (#789) at (10, 9), Pin class 2.
Block Block_29 (#790) at (8, 6), Pin class 2.
Block Block_30 (#791) at (8, 5), Pin class 2.
Block Block_31 (#792) at (1, 2), Pin class 2.
Block Block_32 (#793) at (1, 3), Pin class 2.
Block Block_40 (#794) at (10, 5), Pin class 2.
Block Block_45 (#795) at (6, 11), Pin class 2.
Block Block_46 (#796) at (5, 11), Pin class 2.
Block Block_48 (#797) at (8, 8), Pin class 2.
Block Block_49 (#798) at (2, 7), Pin class 2.
Block Block_50 (#799) at (8, 1), Pin class 2.
Block Block_52 (#800) at (8, 11), Pin class 2.
Block Block_53 (#801) at (11, 8), Pin class 2.
Block Block_54 (#802) at (9, 2), Pin class 2.
Block Block_55 (#803) at (9, 6), Pin class 2.
Block Block_56 (#804) at (11, 7), Pin class 2.
Block Block_57 (#805) at (11, 9), Pin class 2.
Block Block_58 (#806) at (9, 9), Pin class 2.
Block Block_60 (#807) at (8, 2), Pin class 2.
Block Block_61 (#808) at (2, 3), Pin class 2.
Block Block_62 (#809) at (10, 4), Pin class 2.
Block DSP_Block_0 (#810) at (3, 6), Pin class -1.


Net 123 (PO[13])

SOURCE (2,11)  Class: 1  
  OPIN (2,11)  Pin: 20  
 DIREX (2,11)  Track: 0  
  IPIN (3,11)  Pin: 0  
  SINK (3,11)  Class: 0  


Net 124 (data_cmp1_t_13)

SOURCE (9,5)  Class: 1  
  OPIN (9,5)  Pin: 20  
 CHANY (9,5) to (9,8)  Track: 8  
 CHANX (6,8) to (9,8)  Track: 8  
 CHANX (2,8) to (5,8)  Track: 8  
  IPIN (2,9)  Pin: 8  
  OPIN (2,9)  Pin: 28  
 DIREY (2,9)  Track: 0  
  IPIN (2,10)  Pin: 8  
  OPIN (2,10)  Pin: 28  
 DIREY (2,10)  Track: 0  
  IPIN (2,11)  Pin: 8  
  SINK (2,11)  Class: 0  
SOURCE (9,5)  Class: 1  
  OPIN (9,5)  Pin: 28  
 DIREY (9,5)  Track: 0  
  IPIN (9,6)  Pin: 8  
  OPIN (9,6)  Pin: 28  
 DIREY (9,6)  Track: 0  
  IPIN (9,7)  Pin: 8  
  OPIN (9,7)  Pin: 16  
 CHANY (8,7) to (8,10)  Track: 9  
 CHANX (5,10) to (8,10)  Track: 9  
  IPIN (5,11)  Pin: 8  
  OPIN (5,11)  Pin: 16  
 DIREX (4,11)  Track: 0  
  IPIN (4,11)  Pin: 4  
  OPIN (4,11)  Pin: 16  
 DIREX (3,11)  Track: 0  
  IPIN (3,11)  Pin: 4  
  SINK (3,11)  Class: 0  


Net 125 (regy_out[13])

SOURCE (3,11)  Class: 1  
  OPIN (3,11)  Pin: 16  
 DIREX (2,11)  Track: 0  
  IPIN (2,11)  Pin: 4  
  SINK (2,11)  Class: 0  
The folding stage: 15

Net 126 (clk): global net connecting:

Block clk (#811) at (9, 0), Pin class -1.
Block Block_45 (#812) at (6, 11), Pin class 2.
Block Block_17 (#813) at (4, 11), Pin class 2.
Block Block_0 (#814) at (10, 7), Pin class 2.
Block Block_1 (#815) at (10, 6), Pin class 2.
Block Block_2 (#816) at (8, 7), Pin class 2.
Block Block_3 (#817) at (2, 5), Pin class 2.
Block Block_4 (#818) at (11, 5), Pin class 2.
Block Block_5 (#819) at (9, 10), Pin class 2.
Block Block_6 (#820) at (8, 10), Pin class 2.
Block Block_7 (#821) at (1, 6), Pin class 2.
Block Block_8 (#822) at (9, 8), Pin class 2.
Block Block_16 (#823) at (2, 11), Pin class 2.
Block Block_18 (#824) at (2, 10), Pin class 2.
Block Block_19 (#825) at (1, 7), Pin class 2.
Block Block_20 (#826) at (2, 2), Pin class 2.
Block Block_21 (#827) at (8, 4), Pin class 2.
Block Block_22 (#828) at (2, 4), Pin class 2.
Block Block_23 (#829) at (2, 6), Pin class 2.
Block Block_24 (#830) at (7, 11), Pin class 2.
Block Block_25 (#831) at (9, 7), Pin class 2.
Block Block_26 (#832) at (1, 8), Pin class 2.
Block Block_27 (#833) at (11, 6), Pin class 2.
Block Block_28 (#834) at (10, 9), Pin class 2.
Block Block_29 (#835) at (8, 6), Pin class 2.
Block Block_30 (#836) at (8, 5), Pin class 2.
Block Block_31 (#837) at (1, 2), Pin class 2.
Block Block_32 (#838) at (1, 3), Pin class 2.
Block Block_40 (#839) at (10, 5), Pin class 2.
Block Block_44 (#840) at (3, 11), Pin class 2.
Block Block_46 (#841) at (5, 11), Pin class 2.
Block Block_48 (#842) at (8, 8), Pin class 2.
Block Block_49 (#843) at (2, 7), Pin class 2.
Block Block_50 (#844) at (8, 1), Pin class 2.
Block Block_52 (#845) at (8, 11), Pin class 2.
Block Block_53 (#846) at (11, 8), Pin class 2.
Block Block_54 (#847) at (9, 2), Pin class 2.
Block Block_55 (#848) at (9, 6), Pin class 2.
Block Block_56 (#849) at (11, 7), Pin class 2.
Block Block_57 (#850) at (11, 9), Pin class 2.
Block Block_58 (#851) at (9, 9), Pin class 2.
Block Block_60 (#852) at (8, 2), Pin class 2.
Block Block_61 (#853) at (2, 3), Pin class 2.
Block Block_62 (#854) at (10, 4), Pin class 2.
Block DSP_Block_0 (#855) at (3, 6), Pin class -1.


Net 127 (PO[14])

SOURCE (4,11)  Class: 1  
  OPIN (4,11)  Pin: 24  
 CHANX (4,10) to (5,10)  Track: 3  
 CHANX (6,10) to (7,10)  Track: 3  
  IPIN (6,11)  Pin: 8  
  SINK (6,11)  Class: 0  


Net 128 (data_cmp1_t_14)

SOURCE (2,11)  Class: 1  
  OPIN (2,11)  Pin: 20  
 DIREX (2,11)  Track: 0  
  IPIN (3,11)  Pin: 0  
  OPIN (3,11)  Pin: 20  
 DIREX (3,11)  Track: 0  
  IPIN (4,11)  Pin: 32  
  OPIN (4,11)  Pin: 20  
 DIREX (4,11)  Track: 0  
  IPIN (5,11)  Pin: 32  
  OPIN (5,11)  Pin: 20  
 DIREX (5,11)  Track: 0  
  IPIN (6,11)  Pin: 0  
  SINK (6,11)  Class: 0  
 DIREX (3,11)  Track: 0  
  IPIN (4,11)  Pin: 0  
  SINK (4,11)  Class: 0  


Net 129 (regy_out[14])

SOURCE (6,11)  Class: 1  
  OPIN (6,11)  Pin: 16  
 DIREX (5,11)  Track: 0  
  IPIN (5,11)  Pin: 4  
  OPIN (5,11)  Pin: 16  
 DIREX (4,11)  Track: 0  
  IPIN (4,11)  Pin: 4  
  SINK (4,11)  Class: 0  
The folding stage: 16

Net 130 (clk): global net connecting:

Block clk (#856) at (9, 0), Pin class -1.
Block Block_46 (#857) at (5, 11), Pin class 2.
Block Block_18 (#858) at (2, 10), Pin class 2.
Block Block_0 (#859) at (10, 7), Pin class 2.
Block Block_1 (#860) at (10, 6), Pin class 2.
Block Block_2 (#861) at (8, 7), Pin class 2.
Block Block_3 (#862) at (2, 5), Pin class 2.
Block Block_4 (#863) at (11, 5), Pin class 2.
Block Block_5 (#864) at (9, 10), Pin class 2.
Block Block_6 (#865) at (8, 10), Pin class 2.
Block Block_7 (#866) at (1, 6), Pin class 2.
Block Block_8 (#867) at (9, 8), Pin class 2.
Block Block_17 (#868) at (4, 11), Pin class 2.
Block Block_19 (#869) at (1, 7), Pin class 2.
Block Block_20 (#870) at (2, 2), Pin class 2.
Block Block_21 (#871) at (8, 4), Pin class 2.
Block Block_22 (#872) at (2, 4), Pin class 2.
Block Block_23 (#873) at (2, 6), Pin class 2.
Block Block_24 (#874) at (7, 11), Pin class 2.
Block Block_25 (#875) at (9, 7), Pin class 2.
Block Block_26 (#876) at (1, 8), Pin class 2.
Block Block_27 (#877) at (11, 6), Pin class 2.
Block Block_28 (#878) at (10, 9), Pin class 2.
Block Block_29 (#879) at (8, 6), Pin class 2.
Block Block_30 (#880) at (8, 5), Pin class 2.
Block Block_31 (#881) at (1, 2), Pin class 2.
Block Block_32 (#882) at (1, 3), Pin class 2.
Block Block_40 (#883) at (10, 5), Pin class 2.
Block Block_44 (#884) at (3, 11), Pin class 2.
Block Block_45 (#885) at (6, 11), Pin class 2.
Block Block_48 (#886) at (8, 8), Pin class 2.
Block Block_49 (#887) at (2, 7), Pin class 2.
Block Block_50 (#888) at (8, 1), Pin class 2.
Block Block_52 (#889) at (8, 11), Pin class 2.
Block Block_53 (#890) at (11, 8), Pin class 2.
Block Block_54 (#891) at (9, 2), Pin class 2.
Block Block_55 (#892) at (9, 6), Pin class 2.
Block Block_56 (#893) at (11, 7), Pin class 2.
Block Block_57 (#894) at (11, 9), Pin class 2.
Block Block_58 (#895) at (9, 9), Pin class 2.
Block Block_60 (#896) at (8, 2), Pin class 2.
Block Block_61 (#897) at (2, 3), Pin class 2.
Block Block_62 (#898) at (10, 4), Pin class 2.
Block DSP_Block_0 (#899) at (3, 6), Pin class -1.


Net 131 (PO[15])

SOURCE (2,10)  Class: 1  
  OPIN (2,10)  Pin: 28  
 CHANX (2,10) to (5,10)  Track: 11  
 CHANY (5,11)  Track: 11  
  IPIN (5,11)  Pin: 4  
  SINK (5,11)  Class: 0  


Net 132 (data_cmp1_t_15)

SOURCE (4,11)  Class: 1  
  OPIN (4,11)  Pin: 20  
 CHANY (4,11)  Track: 9  
 CHANX (1,10) to (4,10)  Track: 9  
  IPIN (1,10)  Pin: 12  
  OPIN (1,10)  Pin: 20  
 DIREX (1,10)  Track: 0  
  IPIN (2,10)  Pin: 0  
  SINK (2,10)  Class: 0  
  OPIN (4,11)  Pin: 20  
 DIREX (4,11)  Track: 0  
  IPIN (5,11)  Pin: 0  
  SINK (5,11)  Class: 0  


Net 133 (regy_out[15])

SOURCE (5,11)  Class: 1  
  OPIN (5,11)  Pin: 16  
 DIREX (4,11)  Track: 0  
  IPIN (4,11)  Pin: 4  
  OPIN (4,11)  Pin: 16  
 DIREX (3,11)  Track: 0  
  IPIN (3,11)  Pin: 4  
  OPIN (3,11)  Pin: 16  
 DIREX (2,11)  Track: 0  
  IPIN (2,11)  Pin: 4  
  OPIN (2,11)  Pin: 24  
 DIREY (2,10)  Track: 0  
  IPIN (2,10)  Pin: 12  
  SINK (2,10)  Class: 0  
The folding stage: 17

Net 134 (clk): global net connecting:

Block clk (#900) at (9, 0), Pin class -1.
Block Block_2 (#901) at (8, 7), Pin class 2.
Block Block_19 (#902) at (1, 7), Pin class 2.
Block Block_3 (#903) at (2, 5), Pin class 2.
Block Block_0 (#904) at (10, 7), Pin class 2.
Block Block_1 (#905) at (10, 6), Pin class 2.
Block Block_4 (#906) at (11, 5), Pin class 2.
Block Block_5 (#907) at (9, 10), Pin class 2.
Block Block_6 (#908) at (8, 10), Pin class 2.
Block Block_7 (#909) at (1, 6), Pin class 2.
Block Block_8 (#910) at (9, 8), Pin class 2.
Block Block_18 (#911) at (2, 10), Pin class 2.
Block Block_20 (#912) at (2, 2), Pin class 2.
Block Block_21 (#913) at (8, 4), Pin class 2.
Block Block_22 (#914) at (2, 4), Pin class 2.
Block Block_23 (#915) at (2, 6), Pin class 2.
Block Block_24 (#916) at (7, 11), Pin class 2.
Block Block_25 (#917) at (9, 7), Pin class 2.
Block Block_26 (#918) at (1, 8), Pin class 2.
Block Block_27 (#919) at (11, 6), Pin class 2.
Block Block_28 (#920) at (10, 9), Pin class 2.
Block Block_29 (#921) at (8, 6), Pin class 2.
Block Block_30 (#922) at (8, 5), Pin class 2.
Block Block_31 (#923) at (1, 2), Pin class 2.
Block Block_32 (#924) at (1, 3), Pin class 2.
Block Block_40 (#925) at (10, 5), Pin class 2.
Block Block_44 (#926) at (3, 11), Pin class 2.
Block Block_45 (#927) at (6, 11), Pin class 2.
Block Block_46 (#928) at (5, 11), Pin class 2.
Block Block_48 (#929) at (8, 8), Pin class 2.
Block Block_49 (#930) at (2, 7), Pin class 2.
Block Block_50 (#931) at (8, 1), Pin class 2.
Block Block_52 (#932) at (8, 11), Pin class 2.
Block Block_53 (#933) at (11, 8), Pin class 2.
Block Block_54 (#934) at (9, 2), Pin class 2.
Block Block_55 (#935) at (9, 6), Pin class 2.
Block Block_56 (#936) at (11, 7), Pin class 2.
Block Block_57 (#937) at (11, 9), Pin class 2.
Block Block_58 (#938) at (9, 9), Pin class 2.
Block Block_60 (#939) at (8, 2), Pin class 2.
Block Block_61 (#940) at (2, 3), Pin class 2.
Block Block_62 (#941) at (10, 4), Pin class 2.
Block DSP_Block_0 (#942) at (3, 6), Pin class -1.


Net 135 (PO[16])

SOURCE (1,7)  Class: 1  
  OPIN (1,7)  Pin: 20  
 DIREX (1,7)  Track: 0  
  IPIN (2,7)  Pin: 0  
  OPIN (2,7)  Pin: 28  
 CHANX (2,7) to (3,7)  Track: 0  
 CHANX (4,7) to (5,7)  Track: 0  
 CHANX (6,7) to (7,7)  Track: 0  
 CHANX (8,7) to (9,7)  Track: 0  
  IPIN (8,7)  Pin: 12  
  SINK (8,7)  Class: 0  


Net 136 (data_cmp1_t_16)

SOURCE (2,10)  Class: 1  
  OPIN (2,10)  Pin: 28  
 DIREY (2,10)  Track: 0  
  IPIN (2,11)  Pin: 8  
  OPIN (2,11)  Pin: 20  
 DIREX (2,11)  Track: 0  
  IPIN (3,11)  Pin: 32  
  OPIN (3,11)  Pin: 20  
 DIREX (3,11)  Track: 0  
  IPIN (4,11)  Pin: 32  
  OPIN (4,11)  Pin: 24  
 CHANX (4,10) to (7,10)  Track: 7  
 CHANY (7,7) to (7,10)  Track: 7  
  IPIN (8,7)  Pin: 0  
  SINK (8,7)  Class: 0  
  OPIN (2,10)  Pin: 28  
 CHANX (2,10) to (5,10)  Track: 11  
 CHANY (1,7) to (1,10)  Track: 11  
  IPIN (1,7)  Pin: 4  
  SINK (1,7)  Class: 0  


Net 137 (regy_out[16])

SOURCE (8,7)  Class: 1  
  OPIN (8,7)  Pin: 20  
 CHANY (8,7) to (8,10)  Track: 9  
 CHANX (5,6) to (8,6)  Track: 9  
 CHANX (1,6) to (4,6)  Track: 9  
  IPIN (1,7)  Pin: 8  
  SINK (1,7)  Class: 0  


Net 138 (data_cmp1_c[13])

SOURCE (3,11)  Class: 1  
  OPIN (3,11)  Pin: 16  
 DIREX (2,11)  Track: 0  
  IPIN (2,11)  Pin: 4  
  OPIN (2,11)  Pin: 24  
 DIREY (2,10)  Track: 0  
  IPIN (2,10)  Pin: 12  
  OPIN (2,10)  Pin: 24  
 DIREY (2,9)  Track: 0  
  IPIN (2,9)  Pin: 12  
  OPIN (2,9)  Pin: 16  
 CHANY (1,9) to (1,11)  Track: 7  
 CHANY (1,5) to (1,8)  Track: 7  
  IPIN (2,5)  Pin: 0  
  SINK (2,5)  Class: 0  


Net 139 (data_cmp1_c[14])

SOURCE (6,11)  Class: 1  
  OPIN (6,11)  Pin: 16  
 CHANY (5,11)  Track: 2  
 CHANY (5,9) to (5,10)  Track: 2  
 CHANY (5,7) to (5,8)  Track: 2  
 CHANY (5,5) to (5,6)  Track: 2  
 CHANX (4,4) to (5,4)  Track: 2  
 CHANX (2,4) to (3,4)  Track: 2  
  IPIN (2,5)  Pin: 8  
  SINK (2,5)  Class: 0  


Net 140 (data_cmp1_c[15])

SOURCE (5,11)  Class: 1  
  OPIN (5,11)  Pin: 20  
 CHANY (5,11)  Track: 11  
 CHANY (5,7) to (5,10)  Track: 11  
 CHANX (2,6) to (5,6)  Track: 11  
  IPIN (2,6)  Pin: 12  
  OPIN (2,6)  Pin: 24  
 DIREY (2,5)  Track: 0  
  IPIN (2,5)  Pin: 12  
  SINK (2,5)  Class: 0  
The folding stage: 18

Net 141 (clk): global net connecting:

Block clk (#943) at (9, 0), Pin class -1.
Block Block_48 (#944) at (8, 8), Pin class 2.
Block Block_20 (#945) at (2, 2), Pin class 2.
Block Block_0 (#946) at (10, 7), Pin class 2.
Block Block_1 (#947) at (10, 6), Pin class 2.
Block Block_2 (#948) at (8, 7), Pin class 2.
Block Block_3 (#949) at (2, 5), Pin class 2.
Block Block_4 (#950) at (11, 5), Pin class 2.
Block Block_5 (#951) at (9, 10), Pin class 2.
Block Block_6 (#952) at (8, 10), Pin class 2.
Block Block_7 (#953) at (1, 6), Pin class 2.
Block Block_8 (#954) at (9, 8), Pin class 2.
Block Block_19 (#955) at (1, 7), Pin class 2.
Block Block_21 (#956) at (8, 4), Pin class 2.
Block Block_22 (#957) at (2, 4), Pin class 2.
Block Block_23 (#958) at (2, 6), Pin class 2.
Block Block_24 (#959) at (7, 11), Pin class 2.
Block Block_25 (#960) at (9, 7), Pin class 2.
Block Block_26 (#961) at (1, 8), Pin class 2.
Block Block_27 (#962) at (11, 6), Pin class 2.
Block Block_28 (#963) at (10, 9), Pin class 2.
Block Block_29 (#964) at (8, 6), Pin class 2.
Block Block_30 (#965) at (8, 5), Pin class 2.
Block Block_31 (#966) at (1, 2), Pin class 2.
Block Block_32 (#967) at (1, 3), Pin class 2.
Block Block_40 (#968) at (10, 5), Pin class 2.
Block Block_49 (#969) at (2, 7), Pin class 2.
Block Block_50 (#970) at (8, 1), Pin class 2.
Block Block_52 (#971) at (8, 11), Pin class 2.
Block Block_53 (#972) at (11, 8), Pin class 2.
Block Block_54 (#973) at (9, 2), Pin class 2.
Block Block_55 (#974) at (9, 6), Pin class 2.
Block Block_56 (#975) at (11, 7), Pin class 2.
Block Block_57 (#976) at (11, 9), Pin class 2.
Block Block_58 (#977) at (9, 9), Pin class 2.
Block Block_60 (#978) at (8, 2), Pin class 2.
Block Block_61 (#979) at (2, 3), Pin class 2.
Block Block_62 (#980) at (10, 4), Pin class 2.
Block DSP_Block_0 (#981) at (3, 6), Pin class -1.


Net 142 (PO[17])

SOURCE (2,2)  Class: 1  
  OPIN (2,2)  Pin: 16  
 DIREX (1,2)  Track: 0  
  IPIN (1,2)  Pin: 4  
  OPIN (1,2)  Pin: 28  
 CHANX (1,2) to (4,2)  Track: 9  
 CHANY (4,3) to (4,6)  Track: 9  
 CHANX (5,6) to (8,6)  Track: 9  
 CHANY (8,7) to (8,10)  Track: 9  
  IPIN (8,7)  Pin: 4  
  OPIN (8,7)  Pin: 28  
 DIREY (8,7)  Track: 0  
  IPIN (8,8)  Pin: 8  
  SINK (8,8)  Class: 0  


Net 143 (data_cmp1_t_17)

SOURCE (1,7)  Class: 1  
  OPIN (1,7)  Pin: 28  
 CHANX (1,7) to (4,7)  Track: 11  
 CHANX (5,7) to (8,7)  Track: 11  
 CHANY (8,8) to (8,11)  Track: 11  
  IPIN (8,8)  Pin: 4  
  SINK (8,8)  Class: 0  
SOURCE (1,7)  Class: 1  
  OPIN (1,7)  Pin: 24  
 DIREY (1,6)  Track: 0  
  IPIN (1,6)  Pin: 12  
  OPIN (1,6)  Pin: 20  
 CHANY (1,6) to (1,9)  Track: 9  
 CHANY (1,2) to (1,5)  Track: 9  
  IPIN (2,2)  Pin: 0  
  SINK (2,2)  Class: 0  


Net 144 (regy_out[17])

SOURCE (8,8)  Class: 1  
  OPIN (8,8)  Pin: 20  
 CHANY (8,8) to (8,11)  Track: 10  
 CHANX (5,7) to (8,7)  Track: 10  
 CHANY (4,4) to (4,7)  Track: 10  
 CHANX (1,3) to (4,3)  Track: 10  
  IPIN (1,3)  Pin: 12  
  OPIN (1,3)  Pin: 20  
 DIREX (1,3)  Track: 0  
  IPIN (2,3)  Pin: 32  
  OPIN (2,3)  Pin: 24  
 DIREY (2,2)  Track: 0  
  IPIN (2,2)  Pin: 12  
  SINK (2,2)  Class: 0  


Net 145 (data_cmp1_d_2)

SOURCE (11,5)  Class: 1  
  OPIN (11,5)  Pin: 28  
 DIREY (11,5)  Track: 0  
  IPIN (11,6)  Pin: 8  
  OPIN (11,6)  Pin: 28  
 DIREY (11,6)  Track: 0  
  IPIN (11,7)  Pin: 8  
  OPIN (11,7)  Pin: 16  
 DIREX (10,7)  Track: 0  
  IPIN (10,7)  Pin: 4  
  SINK (10,7)  Class: 0  


Net 146 (data_cmp1_d_3)

SOURCE (9,10)  Class: 1  
  OPIN (9,10)  Pin: 24  
 DIREY (9,9)  Track: 0  
  IPIN (9,9)  Pin: 12  
  OPIN (9,9)  Pin: 24  
 DIREY (9,8)  Track: 0  
  IPIN (9,8)  Pin: 12  
  OPIN (9,8)  Pin: 24  
 DIREY (9,7)  Track: 0  
  IPIN (9,7)  Pin: 12  
  OPIN (9,7)  Pin: 20  
 DIREX (9,7)  Track: 0  
  IPIN (10,7)  Pin: 0  
  SINK (10,7)  Class: 0  


Net 147 (data_cmp1_d_4)

SOURCE (2,5)  Class: 1  
  OPIN (2,5)  Pin: 28  
 DIREY (2,5)  Track: 0  
  IPIN (2,6)  Pin: 8  
  OPIN (2,6)  Pin: 28  
 CHANX (2,6) to (5,6)  Track: 11  
 CHANX (6,6) to (9,6)  Track: 11  
 CHANX (10,6) to (11,6)  Track: 11  
  IPIN (10,7)  Pin: 8  
  SINK (10,7)  Class: 0  
The folding stage: 19

Net 148 (clk): global net connecting:

Block clk (#982) at (9, 0), Pin class -1.
Block Block_49 (#983) at (2, 7), Pin class 2.
Block Block_21 (#984) at (8, 4), Pin class 2.
Block Block_0 (#985) at (10, 7), Pin class 2.
Block Block_1 (#986) at (10, 6), Pin class 2.
Block Block_2 (#987) at (8, 7), Pin class 2.
Block Block_6 (#988) at (8, 10), Pin class 2.
Block Block_7 (#989) at (1, 6), Pin class 2.
Block Block_8 (#990) at (9, 8), Pin class 2.
Block Block_20 (#991) at (2, 2), Pin class 2.
Block Block_22 (#992) at (2, 4), Pin class 2.
Block Block_23 (#993) at (2, 6), Pin class 2.
Block Block_24 (#994) at (7, 11), Pin class 2.
Block Block_25 (#995) at (9, 7), Pin class 2.
Block Block_26 (#996) at (1, 8), Pin class 2.
Block Block_27 (#997) at (11, 6), Pin class 2.
Block Block_28 (#998) at (10, 9), Pin class 2.
Block Block_29 (#999) at (8, 6), Pin class 2.
Block Block_30 (#1000) at (8, 5), Pin class 2.
Block Block_31 (#1001) at (1, 2), Pin class 2.
Block Block_32 (#1002) at (1, 3), Pin class 2.
Block Block_40 (#1003) at (10, 5), Pin class 2.
Block Block_48 (#1004) at (8, 8), Pin class 2.
Block Block_50 (#1005) at (8, 1), Pin class 2.
Block Block_52 (#1006) at (8, 11), Pin class 2.
Block Block_53 (#1007) at (11, 8), Pin class 2.
Block Block_54 (#1008) at (9, 2), Pin class 2.
Block Block_55 (#1009) at (9, 6), Pin class 2.
Block Block_56 (#1010) at (11, 7), Pin class 2.
Block Block_57 (#1011) at (11, 9), Pin class 2.
Block Block_58 (#1012) at (9, 9), Pin class 2.
Block Block_60 (#1013) at (8, 2), Pin class 2.
Block Block_61 (#1014) at (2, 3), Pin class 2.
Block Block_62 (#1015) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1016) at (3, 6), Pin class -1.


Net 149 (PO[18])

SOURCE (8,4)  Class: 1  
  OPIN (8,4)  Pin: 20  
 CHANY (8,4) to (8,7)  Track: 11  
 CHANX (5,7) to (8,7)  Track: 11  
 CHANX (1,7) to (4,7)  Track: 11  
  IPIN (1,7)  Pin: 12  
  OPIN (1,7)  Pin: 20  
 DIREX (1,7)  Track: 0  
  IPIN (2,7)  Pin: 0  
  SINK (2,7)  Class: 0  


Net 150 (data_cmp1_t_18)

SOURCE (2,2)  Class: 1  
  OPIN (2,2)  Pin: 28  
 CHANX (2,2) to (3,2)  Track: 3  
 CHANX (4,2) to (5,2)  Track: 3  
 CHANX (6,2) to (7,2)  Track: 3  
 CHANY (7,3) to (7,4)  Track: 3  
  IPIN (8,3)  Pin: 0  
  OPIN (8,3)  Pin: 28  
 DIREY (8,3)  Track: 0  
  IPIN (8,4)  Pin: 8  
  SINK (8,4)  Class: 0  
  OPIN (2,2)  Pin: 28  
 DIREY (2,2)  Track: 0  
  IPIN (2,3)  Pin: 8  
  OPIN (2,3)  Pin: 28  
 DIREY (2,3)  Track: 0  
  IPIN (2,4)  Pin: 8  
  OPIN (2,4)  Pin: 28  
 DIREY (2,4)  Track: 0  
  IPIN (2,5)  Pin: 8  
  OPIN (2,5)  Pin: 28  
 DIREY (2,5)  Track: 0  
  IPIN (2,6)  Pin: 8  
  OPIN (2,6)  Pin: 28  
 DIREY (2,6)  Track: 0  
  IPIN (2,7)  Pin: 8  
  SINK (2,7)  Class: 0  


Net 151 (regy_out[18])

SOURCE (2,7)  Class: 1  
  OPIN (2,7)  Pin: 16  
 DIREX (1,7)  Track: 0  
  IPIN (1,7)  Pin: 4  
  OPIN (1,7)  Pin: 28  
 CHANX (1,7) to (4,7)  Track: 10  
 CHANX (5,7) to (8,7)  Track: 10  
 CHANY (8,4) to (8,7)  Track: 10  
  IPIN (8,4)  Pin: 4  
  SINK (8,4)  Class: 0  
The folding stage: 20

Net 152 (clk): global net connecting:

Block clk (#1017) at (9, 0), Pin class -1.
Block Block_50 (#1018) at (8, 1), Pin class 2.
Block Block_22 (#1019) at (2, 4), Pin class 2.
Block Block_0 (#1020) at (10, 7), Pin class 2.
Block Block_1 (#1021) at (10, 6), Pin class 2.
Block Block_2 (#1022) at (8, 7), Pin class 2.
Block Block_6 (#1023) at (8, 10), Pin class 2.
Block Block_7 (#1024) at (1, 6), Pin class 2.
Block Block_8 (#1025) at (9, 8), Pin class 2.
Block Block_21 (#1026) at (8, 4), Pin class 2.
Block Block_23 (#1027) at (2, 6), Pin class 2.
Block Block_24 (#1028) at (7, 11), Pin class 2.
Block Block_25 (#1029) at (9, 7), Pin class 2.
Block Block_26 (#1030) at (1, 8), Pin class 2.
Block Block_27 (#1031) at (11, 6), Pin class 2.
Block Block_28 (#1032) at (10, 9), Pin class 2.
Block Block_29 (#1033) at (8, 6), Pin class 2.
Block Block_30 (#1034) at (8, 5), Pin class 2.
Block Block_31 (#1035) at (1, 2), Pin class 2.
Block Block_32 (#1036) at (1, 3), Pin class 2.
Block Block_40 (#1037) at (10, 5), Pin class 2.
Block Block_48 (#1038) at (8, 8), Pin class 2.
Block Block_49 (#1039) at (2, 7), Pin class 2.
Block Block_52 (#1040) at (8, 11), Pin class 2.
Block Block_53 (#1041) at (11, 8), Pin class 2.
Block Block_54 (#1042) at (9, 2), Pin class 2.
Block Block_55 (#1043) at (9, 6), Pin class 2.
Block Block_56 (#1044) at (11, 7), Pin class 2.
Block Block_57 (#1045) at (11, 9), Pin class 2.
Block Block_58 (#1046) at (9, 9), Pin class 2.
Block Block_60 (#1047) at (8, 2), Pin class 2.
Block Block_61 (#1048) at (2, 3), Pin class 2.
Block Block_62 (#1049) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1050) at (3, 6), Pin class -1.


Net 153 (PO[19])

SOURCE (2,4)  Class: 1  
  OPIN (2,4)  Pin: 16  
 DIREX (1,4)  Track: 0  
  IPIN (1,4)  Pin: 4  
  OPIN (1,4)  Pin: 28  
 CHANX (1,4) to (4,4)  Track: 6  
 CHANX (5,4) to (8,4)  Track: 6  
 CHANY (8,1) to (8,4)  Track: 6  
  IPIN (8,1)  Pin: 4  
  SINK (8,1)  Class: 0  


Net 154 (data_cmp1_t_19)

SOURCE (8,4)  Class: 1  
  OPIN (8,4)  Pin: 28  
 CHANX (8,4) to (9,4)  Track: 2  
 CHANX (6,4) to (7,4)  Track: 2  
 CHANX (4,4) to (5,4)  Track: 2  
 CHANX (2,4) to (3,4)  Track: 2  
  IPIN (2,4)  Pin: 12  
  SINK (2,4)  Class: 0  
SOURCE (8,4)  Class: 1  
  OPIN (8,4)  Pin: 24  
 DIREY (8,3)  Track: 0  
  IPIN (8,3)  Pin: 12  
  OPIN (8,3)  Pin: 24  
 DIREY (8,2)  Track: 0  
  IPIN (8,2)  Pin: 12  
  OPIN (8,2)  Pin: 24  
 DIREY (8,1)  Track: 0  
  IPIN (8,1)  Pin: 12  
  SINK (8,1)  Class: 0  


Net 155 (regy_out[19])

SOURCE (8,1)  Class: 1  
  OPIN (8,1)  Pin: 28  
 DIREY (8,1)  Track: 0  
  IPIN (8,2)  Pin: 8  
  OPIN (8,2)  Pin: 16  
 CHANY (7,2) to (7,3)  Track: 1  
 CHANX (6,3) to (7,3)  Track: 1  
 CHANX (4,3) to (5,3)  Track: 1  
 CHANX (2,3) to (3,3)  Track: 1  
  IPIN (2,4)  Pin: 8  
  SINK (2,4)  Class: 0  
The folding stage: 21

Net 156 (clk): global net connecting:

Block clk (#1051) at (9, 0), Pin class -1.
Block Block_6 (#1052) at (8, 10), Pin class 2.
Block Block_23 (#1053) at (2, 6), Pin class 2.
Block Block_2 (#1054) at (8, 7), Pin class 2.
Block Block_0 (#1055) at (10, 7), Pin class 2.
Block Block_1 (#1056) at (10, 6), Pin class 2.
Block Block_7 (#1057) at (1, 6), Pin class 2.
Block Block_8 (#1058) at (9, 8), Pin class 2.
Block Block_22 (#1059) at (2, 4), Pin class 2.
Block Block_24 (#1060) at (7, 11), Pin class 2.
Block Block_25 (#1061) at (9, 7), Pin class 2.
Block Block_26 (#1062) at (1, 8), Pin class 2.
Block Block_27 (#1063) at (11, 6), Pin class 2.
Block Block_28 (#1064) at (10, 9), Pin class 2.
Block Block_29 (#1065) at (8, 6), Pin class 2.
Block Block_30 (#1066) at (8, 5), Pin class 2.
Block Block_31 (#1067) at (1, 2), Pin class 2.
Block Block_32 (#1068) at (1, 3), Pin class 2.
Block Block_40 (#1069) at (10, 5), Pin class 2.
Block Block_48 (#1070) at (8, 8), Pin class 2.
Block Block_49 (#1071) at (2, 7), Pin class 2.
Block Block_50 (#1072) at (8, 1), Pin class 2.
Block Block_52 (#1073) at (8, 11), Pin class 2.
Block Block_53 (#1074) at (11, 8), Pin class 2.
Block Block_54 (#1075) at (9, 2), Pin class 2.
Block Block_55 (#1076) at (9, 6), Pin class 2.
Block Block_56 (#1077) at (11, 7), Pin class 2.
Block Block_57 (#1078) at (11, 9), Pin class 2.
Block Block_58 (#1079) at (9, 9), Pin class 2.
Block Block_60 (#1080) at (8, 2), Pin class 2.
Block Block_61 (#1081) at (2, 3), Pin class 2.
Block Block_62 (#1082) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1083) at (3, 6), Pin class -1.


Net 157 (PO[20])

SOURCE (2,6)  Class: 1  
  OPIN (2,6)  Pin: 28  
 CHANX (2,6) to (5,6)  Track: 11  
 CHANY (5,7) to (5,10)  Track: 11  
 CHANY (5,11)  Track: 11  
  IPIN (6,11)  Pin: 0  
  OPIN (6,11)  Pin: 20  
 DIREX (6,11)  Track: 0  
  IPIN (7,11)  Pin: 32  
  OPIN (7,11)  Pin: 20  
 DIREX (7,11)  Track: 0  
  IPIN (8,11)  Pin: 32  
  OPIN (8,11)  Pin: 24  
 DIREY (8,10)  Track: 0  
  IPIN (8,10)  Pin: 12  
  SINK (8,10)  Class: 0  


Net 158 (data_cmp1_t_20)

SOURCE (2,4)  Class: 1  
  OPIN (2,4)  Pin: 16  
 DIREX (1,4)  Track: 0  
  IPIN (1,4)  Pin: 4  
  OPIN (1,4)  Pin: 28  
 CHANX (1,4) to (4,4)  Track: 6  
 CHANY (4,5) to (4,8)  Track: 6  
 CHANX (5,8) to (8,8)  Track: 6  
 CHANY (8,9) to (8,11)  Track: 6  
  IPIN (8,9)  Pin: 4  
  OPIN (8,9)  Pin: 28  
 DIREY (8,9)  Track: 0  
  IPIN (8,10)  Pin: 8  
  SINK (8,10)  Class: 0  
SOURCE (2,4)  Class: 1  
  OPIN (2,4)  Pin: 28  
 DIREY (2,4)  Track: 0  
  IPIN (2,5)  Pin: 8  
  OPIN (2,5)  Pin: 28  
 DIREY (2,5)  Track: 0  
  IPIN (2,6)  Pin: 8  
  SINK (2,6)  Class: 0  


Net 159 (regy_out[20])

SOURCE (8,10)  Class: 1  
  OPIN (8,10)  Pin: 20  
 CHANY (8,10) to (8,11)  Track: 8  
 CHANX (5,9) to (8,9)  Track: 8  
 CHANY (4,6) to (4,9)  Track: 8  
 CHANX (1,5) to (4,5)  Track: 8  
  IPIN (1,6)  Pin: 8  
  OPIN (1,6)  Pin: 20  
 DIREX (1,6)  Track: 0  
  IPIN (2,6)  Pin: 0  
  SINK (2,6)  Class: 0  


Net 160 (data_cmp1_c[17])

SOURCE (8,8)  Class: 1  
  OPIN (8,8)  Pin: 24  
 DIREY (8,7)  Track: 0  
  IPIN (8,7)  Pin: 12  
  SINK (8,7)  Class: 0  


Net 161 (data_cmp1_c[18])

SOURCE (2,7)  Class: 1  
  OPIN (2,7)  Pin: 24  
 CHANX (2,6) to (3,6)  Track: 2  
 CHANX (4,6) to (5,6)  Track: 2  
 CHANX (6,6) to (7,6)  Track: 2  
 CHANY (7,7) to (7,8)  Track: 2  
  IPIN (8,7)  Pin: 0  
  SINK (8,7)  Class: 0  


Net 162 (data_cmp1_c[19])

SOURCE (8,1)  Class: 1  
  OPIN (8,1)  Pin: 28  
 DIREY (8,1)  Track: 0  
  IPIN (8,2)  Pin: 8  
  OPIN (8,2)  Pin: 28  
 DIREY (8,2)  Track: 0  
  IPIN (8,3)  Pin: 8  
  OPIN (8,3)  Pin: 28  
 DIREY (8,3)  Track: 0  
  IPIN (8,4)  Pin: 8  
  OPIN (8,4)  Pin: 28  
 DIREY (8,4)  Track: 0  
  IPIN (8,5)  Pin: 8  
  OPIN (8,5)  Pin: 28  
 DIREY (8,5)  Track: 0  
  IPIN (8,6)  Pin: 8  
  OPIN (8,6)  Pin: 28  
 DIREY (8,6)  Track: 0  
  IPIN (8,7)  Pin: 8  
  SINK (8,7)  Class: 0  
The folding stage: 22

Net 163 (clk): global net connecting:

Block clk (#1084) at (9, 0), Pin class -1.
Block Block_52 (#1085) at (8, 11), Pin class 2.
Block Block_24 (#1086) at (7, 11), Pin class 2.
Block Block_0 (#1087) at (10, 7), Pin class 2.
Block Block_1 (#1088) at (10, 6), Pin class 2.
Block Block_2 (#1089) at (8, 7), Pin class 2.
Block Block_6 (#1090) at (8, 10), Pin class 2.
Block Block_7 (#1091) at (1, 6), Pin class 2.
Block Block_8 (#1092) at (9, 8), Pin class 2.
Block Block_23 (#1093) at (2, 6), Pin class 2.
Block Block_25 (#1094) at (9, 7), Pin class 2.
Block Block_26 (#1095) at (1, 8), Pin class 2.
Block Block_27 (#1096) at (11, 6), Pin class 2.
Block Block_28 (#1097) at (10, 9), Pin class 2.
Block Block_29 (#1098) at (8, 6), Pin class 2.
Block Block_30 (#1099) at (8, 5), Pin class 2.
Block Block_31 (#1100) at (1, 2), Pin class 2.
Block Block_32 (#1101) at (1, 3), Pin class 2.
Block Block_40 (#1102) at (10, 5), Pin class 2.
Block Block_53 (#1103) at (11, 8), Pin class 2.
Block Block_54 (#1104) at (9, 2), Pin class 2.
Block Block_55 (#1105) at (9, 6), Pin class 2.
Block Block_56 (#1106) at (11, 7), Pin class 2.
Block Block_57 (#1107) at (11, 9), Pin class 2.
Block Block_58 (#1108) at (9, 9), Pin class 2.
Block Block_60 (#1109) at (8, 2), Pin class 2.
Block Block_61 (#1110) at (2, 3), Pin class 2.
Block Block_62 (#1111) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1112) at (3, 6), Pin class -1.


Net 164 (PO[21])

SOURCE (7,11)  Class: 1  
  OPIN (7,11)  Pin: 24  
 CHANX (7,10) to (8,10)  Track: 5  
 CHANY (8,11)  Track: 5  
  IPIN (8,11)  Pin: 4  
  SINK (8,11)  Class: 0  


Net 165 (data_cmp1_t_21)

SOURCE (2,6)  Class: 1  
  OPIN (2,6)  Pin: 28  
 DIREY (2,6)  Track: 0  
  IPIN (2,7)  Pin: 8  
  OPIN (2,7)  Pin: 20  
 CHANY (2,7) to (2,10)  Track: 6  
 CHANX (3,10) to (6,10)  Track: 6  
 CHANY (6,11)  Track: 6  
  IPIN (7,11)  Pin: 0  
  OPIN (7,11)  Pin: 20  
 DIREX (7,11)  Track: 0  
  IPIN (8,11)  Pin: 0  
  SINK (8,11)  Class: 0  
 CHANX (3,10) to (6,10)  Track: 6  
 CHANX (7,10) to (10,10)  Track: 6  
  IPIN (7,11)  Pin: 8  
  SINK (7,11)  Class: 0  


Net 166 (regy_out[21])

SOURCE (8,11)  Class: 1  
  OPIN (8,11)  Pin: 16  
 DIREX (7,11)  Track: 0  
  IPIN (7,11)  Pin: 4  
  SINK (7,11)  Class: 0  
The folding stage: 23

Net 167 (clk): global net connecting:

Block clk (#1113) at (9, 0), Pin class -1.
Block Block_53 (#1114) at (11, 8), Pin class 2.
Block Block_25 (#1115) at (9, 7), Pin class 2.
Block Block_0 (#1116) at (10, 7), Pin class 2.
Block Block_1 (#1117) at (10, 6), Pin class 2.
Block Block_2 (#1118) at (8, 7), Pin class 2.
Block Block_6 (#1119) at (8, 10), Pin class 2.
Block Block_7 (#1120) at (1, 6), Pin class 2.
Block Block_8 (#1121) at (9, 8), Pin class 2.
Block Block_24 (#1122) at (7, 11), Pin class 2.
Block Block_26 (#1123) at (1, 8), Pin class 2.
Block Block_27 (#1124) at (11, 6), Pin class 2.
Block Block_28 (#1125) at (10, 9), Pin class 2.
Block Block_29 (#1126) at (8, 6), Pin class 2.
Block Block_30 (#1127) at (8, 5), Pin class 2.
Block Block_31 (#1128) at (1, 2), Pin class 2.
Block Block_32 (#1129) at (1, 3), Pin class 2.
Block Block_40 (#1130) at (10, 5), Pin class 2.
Block Block_52 (#1131) at (8, 11), Pin class 2.
Block Block_54 (#1132) at (9, 2), Pin class 2.
Block Block_55 (#1133) at (9, 6), Pin class 2.
Block Block_56 (#1134) at (11, 7), Pin class 2.
Block Block_57 (#1135) at (11, 9), Pin class 2.
Block Block_58 (#1136) at (9, 9), Pin class 2.
Block Block_60 (#1137) at (8, 2), Pin class 2.
Block Block_61 (#1138) at (2, 3), Pin class 2.
Block Block_62 (#1139) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1140) at (3, 6), Pin class -1.


Net 168 (PO[22])

SOURCE (9,7)  Class: 1  
  OPIN (9,7)  Pin: 20  
 DIREX (9,7)  Track: 0  
  IPIN (10,7)  Pin: 32  
  OPIN (10,7)  Pin: 20  
 DIREX (10,7)  Track: 0  
  IPIN (11,7)  Pin: 32  
  OPIN (11,7)  Pin: 28  
 DIREY (11,7)  Track: 0  
  IPIN (11,8)  Pin: 8  
  SINK (11,8)  Class: 0  


Net 169 (data_cmp1_t_22)

SOURCE (7,11)  Class: 1  
  OPIN (7,11)  Pin: 20  
 DIREX (7,11)  Track: 0  
  IPIN (8,11)  Pin: 0  
  OPIN (8,11)  Pin: 24  
 DIREY (8,10)  Track: 0  
  IPIN (8,10)  Pin: 12  
  OPIN (8,10)  Pin: 20  
 DIREX (8,10)  Track: 0  
  IPIN (9,10)  Pin: 32  
  OPIN (9,10)  Pin: 24  
 DIREY (9,9)  Track: 0  
  IPIN (9,9)  Pin: 12  
  OPIN (9,9)  Pin: 20  
 DIREX (9,9)  Track: 0  
  IPIN (10,9)  Pin: 32  
  OPIN (10,9)  Pin: 20  
 DIREX (10,9)  Track: 0  
  IPIN (11,9)  Pin: 32  
  OPIN (11,9)  Pin: 24  
 DIREY (11,8)  Track: 0  
  IPIN (11,8)  Pin: 12  
  SINK (11,8)  Class: 0  
 DIREX (7,11)  Track: 0  
  IPIN (8,11)  Pin: 32  
  OPIN (8,11)  Pin: 20  
 CHANY (8,11)  Track: 9  
 CHANY (8,7) to (8,10)  Track: 9  
  IPIN (9,7)  Pin: 0  
  SINK (9,7)  Class: 0  


Net 170 (regy_out[22])

SOURCE (11,8)  Class: 1  
  OPIN (11,8)  Pin: 16  
 DIREX (10,8)  Track: 0  
  IPIN (10,8)  Pin: 4  
  OPIN (10,8)  Pin: 24  
 DIREY (10,7)  Track: 0  
  IPIN (10,7)  Pin: 12  
  OPIN (10,7)  Pin: 16  
 DIREX (9,7)  Track: 0  
  IPIN (9,7)  Pin: 4  
  SINK (9,7)  Class: 0  
The folding stage: 24

Net 171 (clk): global net connecting:

Block clk (#1141) at (9, 0), Pin class -1.
Block Block_54 (#1142) at (9, 2), Pin class 2.
Block Block_55 (#1143) at (9, 6), Pin class 2.
Block Block_0 (#1144) at (10, 7), Pin class 2.
Block Block_1 (#1145) at (10, 6), Pin class 2.
Block Block_2 (#1146) at (8, 7), Pin class 2.
Block Block_6 (#1147) at (8, 10), Pin class 2.
Block Block_7 (#1148) at (1, 6), Pin class 2.
Block Block_8 (#1149) at (9, 8), Pin class 2.
Block Block_25 (#1150) at (9, 7), Pin class 2.
Block Block_26 (#1151) at (1, 8), Pin class 2.
Block Block_27 (#1152) at (11, 6), Pin class 2.
Block Block_28 (#1153) at (10, 9), Pin class 2.
Block Block_29 (#1154) at (8, 6), Pin class 2.
Block Block_30 (#1155) at (8, 5), Pin class 2.
Block Block_31 (#1156) at (1, 2), Pin class 2.
Block Block_32 (#1157) at (1, 3), Pin class 2.
Block Block_40 (#1158) at (10, 5), Pin class 2.
Block Block_52 (#1159) at (8, 11), Pin class 2.
Block Block_53 (#1160) at (11, 8), Pin class 2.
Block Block_56 (#1161) at (11, 7), Pin class 2.
Block Block_57 (#1162) at (11, 9), Pin class 2.
Block Block_58 (#1163) at (9, 9), Pin class 2.
Block Block_60 (#1164) at (8, 2), Pin class 2.
Block Block_61 (#1165) at (2, 3), Pin class 2.
Block Block_62 (#1166) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1167) at (3, 6), Pin class -1.


Net 172 (PO[23])

SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 24  
 CHANX (9,5) to (11,5)  Track: 8  
 CHANY (8,2) to (8,5)  Track: 8  
  IPIN (9,2)  Pin: 0  
  SINK (9,2)  Class: 0  


Net 173 (data_cmp1_t_23)

SOURCE (9,7)  Class: 1  
  OPIN (9,7)  Pin: 24  
 DIREY (9,6)  Track: 0  
  IPIN (9,6)  Pin: 12  
  OPIN (9,6)  Pin: 20  
 CHANY (9,6) to (9,9)  Track: 9  
 CHANY (9,2) to (9,5)  Track: 9  
  IPIN (9,2)  Pin: 4  
  SINK (9,2)  Class: 0  
  OPIN (9,6)  Pin: 20  
 CHANY (9,6) to (9,7)  Track: 0  
  IPIN (9,6)  Pin: 4  
  SINK (9,6)  Class: 0  


Net 174 (regy_out[23])

SOURCE (9,2)  Class: 1  
  OPIN (9,2)  Pin: 28  
 DIREY (9,2)  Track: 0  
  IPIN (9,3)  Pin: 8  
  OPIN (9,3)  Pin: 28  
 DIREY (9,3)  Track: 0  
  IPIN (9,4)  Pin: 8  
  OPIN (9,4)  Pin: 28  
 DIREY (9,4)  Track: 0  
  IPIN (9,5)  Pin: 8  
  OPIN (9,5)  Pin: 28  
 DIREY (9,5)  Track: 0  
  IPIN (9,6)  Pin: 8  
  SINK (9,6)  Class: 0  
The folding stage: 25

Net 175 (clk): global net connecting:

Block clk (#1168) at (9, 0), Pin class -1.
Block Block_8 (#1169) at (9, 8), Pin class 2.
Block Block_26 (#1170) at (1, 8), Pin class 2.
Block Block_6 (#1171) at (8, 10), Pin class 2.
Block Block_0 (#1172) at (10, 7), Pin class 2.
Block Block_1 (#1173) at (10, 6), Pin class 2.
Block Block_2 (#1174) at (8, 7), Pin class 2.
Block Block_7 (#1175) at (1, 6), Pin class 2.
Block Block_27 (#1176) at (11, 6), Pin class 2.
Block Block_28 (#1177) at (10, 9), Pin class 2.
Block Block_29 (#1178) at (8, 6), Pin class 2.
Block Block_30 (#1179) at (8, 5), Pin class 2.
Block Block_31 (#1180) at (1, 2), Pin class 2.
Block Block_32 (#1181) at (1, 3), Pin class 2.
Block Block_40 (#1182) at (10, 5), Pin class 2.
Block Block_52 (#1183) at (8, 11), Pin class 2.
Block Block_53 (#1184) at (11, 8), Pin class 2.
Block Block_54 (#1185) at (9, 2), Pin class 2.
Block Block_55 (#1186) at (9, 6), Pin class 2.
Block Block_56 (#1187) at (11, 7), Pin class 2.
Block Block_57 (#1188) at (11, 9), Pin class 2.
Block Block_58 (#1189) at (9, 9), Pin class 2.
Block Block_60 (#1190) at (8, 2), Pin class 2.
Block Block_61 (#1191) at (2, 3), Pin class 2.
Block Block_62 (#1192) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1193) at (3, 6), Pin class -1.


Net 176 (PO[24])

SOURCE (1,8)  Class: 1  
  OPIN (1,8)  Pin: 24  
 CHANX (1,7) to (4,7)  Track: 10  
 CHANX (5,7) to (8,7)  Track: 10  
 CHANX (9,7) to (11,7)  Track: 10  
  IPIN (9,8)  Pin: 8  
  SINK (9,8)  Class: 0  


Net 177 (data_cmp1_t_24)

SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 28  
 DIREY (9,6)  Track: 0  
  IPIN (9,7)  Pin: 8  
  OPIN (9,7)  Pin: 28  
 CHANX (9,7) to (11,7)  Track: 11  
 CHANX (5,7) to (8,7)  Track: 11  
 CHANX (1,7) to (4,7)  Track: 11  
  IPIN (1,8)  Pin: 8  
  SINK (1,8)  Class: 0  
SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 20  
 CHANY (9,6) to (9,7)  Track: 0  
 CHANY (9,8) to (9,9)  Track: 0  
  IPIN (9,8)  Pin: 4  
  SINK (9,8)  Class: 0  


Net 178 (regy_out[24])

SOURCE (9,8)  Class: 1  
  OPIN (9,8)  Pin: 28  
 CHANX (9,8) to (11,8)  Track: 6  
 CHANX (5,8) to (8,8)  Track: 6  
 CHANX (1,8) to (4,8)  Track: 6  
  IPIN (1,8)  Pin: 12  
  SINK (1,8)  Class: 0  


Net 179 (data_cmp1_c[21])

SOURCE (8,11)  Class: 1  
  OPIN (8,11)  Pin: 24  
 DIREY (8,10)  Track: 0  
  IPIN (8,10)  Pin: 12  
  SINK (8,10)  Class: 0  


Net 180 (data_cmp1_c[22])

SOURCE (11,8)  Class: 1  
  OPIN (11,8)  Pin: 16  
 DIREX (10,8)  Track: 0  
  IPIN (10,8)  Pin: 4  
  OPIN (10,8)  Pin: 28  
 DIREY (10,8)  Track: 0  
  IPIN (10,9)  Pin: 8  
  OPIN (10,9)  Pin: 16  
 DIREX (9,9)  Track: 0  
  IPIN (9,9)  Pin: 4  
  OPIN (9,9)  Pin: 16  
 DIREX (8,9)  Track: 0  
  IPIN (8,9)  Pin: 4  
  OPIN (8,9)  Pin: 28  
 DIREY (8,9)  Track: 0  
  IPIN (8,10)  Pin: 8  
  SINK (8,10)  Class: 0  


Net 181 (data_cmp1_c[23])

SOURCE (9,2)  Class: 1  
  OPIN (9,2)  Pin: 16  
 CHANY (8,2) to (8,5)  Track: 8  
 CHANY (8,6) to (8,9)  Track: 8  
 CHANY (8,10) to (8,11)  Track: 8  
  IPIN (8,10)  Pin: 4  
  SINK (8,10)  Class: 0  
The folding stage: 26

Net 182 (clk): global net connecting:

Block clk (#1194) at (9, 0), Pin class -1.
Block Block_56 (#1195) at (11, 7), Pin class 2.
Block Block_27 (#1196) at (11, 6), Pin class 2.
Block Block_0 (#1197) at (10, 7), Pin class 2.
Block Block_1 (#1198) at (10, 6), Pin class 2.
Block Block_2 (#1199) at (8, 7), Pin class 2.
Block Block_6 (#1200) at (8, 10), Pin class 2.
Block Block_7 (#1201) at (1, 6), Pin class 2.
Block Block_8 (#1202) at (9, 8), Pin class 2.
Block Block_26 (#1203) at (1, 8), Pin class 2.
Block Block_28 (#1204) at (10, 9), Pin class 2.
Block Block_29 (#1205) at (8, 6), Pin class 2.
Block Block_30 (#1206) at (8, 5), Pin class 2.
Block Block_31 (#1207) at (1, 2), Pin class 2.
Block Block_32 (#1208) at (1, 3), Pin class 2.
Block Block_40 (#1209) at (10, 5), Pin class 2.
Block Block_57 (#1210) at (11, 9), Pin class 2.
Block Block_58 (#1211) at (9, 9), Pin class 2.
Block Block_60 (#1212) at (8, 2), Pin class 2.
Block Block_61 (#1213) at (2, 3), Pin class 2.
Block Block_62 (#1214) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1215) at (3, 6), Pin class -1.


Net 183 (PO[25])

SOURCE (11,6)  Class: 1  
  OPIN (11,6)  Pin: 28  
 DIREY (11,6)  Track: 0  
  IPIN (11,7)  Pin: 8  
  SINK (11,7)  Class: 0  


Net 184 (data_cmp1_t_25)

SOURCE (1,8)  Class: 1  
  OPIN (1,8)  Pin: 20  
 DIREX (1,8)  Track: 0  
  IPIN (2,8)  Pin: 0  
  OPIN (2,8)  Pin: 24  
 DIREY (2,7)  Track: 0  
  IPIN (2,7)  Pin: 12  
  OPIN (2,7)  Pin: 24  
 CHANX (2,6) to (5,6)  Track: 10  
 CHANX (6,6) to (9,6)  Track: 10  
 CHANX (10,6) to (11,6)  Track: 10  
  IPIN (10,6)  Pin: 12  
  OPIN (10,6)  Pin: 20  
 DIREX (10,6)  Track: 0  
  IPIN (11,6)  Pin: 0  
  SINK (11,6)  Class: 0  
  OPIN (2,8)  Pin: 24  
 CHANX (2,7) to (5,7)  Track: 6  
 CHANX (6,7) to (9,7)  Track: 6  
 CHANX (10,7) to (11,7)  Track: 6  
  IPIN (10,7)  Pin: 12  
  OPIN (10,7)  Pin: 20  
 DIREX (10,7)  Track: 0  
  IPIN (11,7)  Pin: 0  
  SINK (11,7)  Class: 0  


Net 185 (regy_out[25])

SOURCE (11,7)  Class: 1  
  OPIN (11,7)  Pin: 24  
 DIREY (11,6)  Track: 0  
  IPIN (11,6)  Pin: 12  
  SINK (11,6)  Class: 0  
The folding stage: 27

Net 186 (clk): global net connecting:

Block clk (#1216) at (9, 0), Pin class -1.
Block Block_57 (#1217) at (11, 9), Pin class 2.
Block Block_28 (#1218) at (10, 9), Pin class 2.
Block Block_0 (#1219) at (10, 7), Pin class 2.
Block Block_1 (#1220) at (10, 6), Pin class 2.
Block Block_2 (#1221) at (8, 7), Pin class 2.
Block Block_6 (#1222) at (8, 10), Pin class 2.
Block Block_7 (#1223) at (1, 6), Pin class 2.
Block Block_8 (#1224) at (9, 8), Pin class 2.
Block Block_27 (#1225) at (11, 6), Pin class 2.
Block Block_29 (#1226) at (8, 6), Pin class 2.
Block Block_30 (#1227) at (8, 5), Pin class 2.
Block Block_31 (#1228) at (1, 2), Pin class 2.
Block Block_32 (#1229) at (1, 3), Pin class 2.
Block Block_40 (#1230) at (10, 5), Pin class 2.
Block Block_56 (#1231) at (11, 7), Pin class 2.
Block Block_58 (#1232) at (9, 9), Pin class 2.
Block Block_60 (#1233) at (8, 2), Pin class 2.
Block Block_61 (#1234) at (2, 3), Pin class 2.
Block Block_62 (#1235) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1236) at (3, 6), Pin class -1.


Net 187 (PO[26])

SOURCE (10,9)  Class: 1  
  OPIN (10,9)  Pin: 20  
 DIREX (10,9)  Track: 0  
  IPIN (11,9)  Pin: 0  
  SINK (11,9)  Class: 0  


Net 188 (data_cmp1_t_26)

SOURCE (11,6)  Class: 1  
  OPIN (11,6)  Pin: 16  
 DIREX (10,6)  Track: 0  
  IPIN (10,6)  Pin: 4  
  OPIN (10,6)  Pin: 28  
 DIREY (10,6)  Track: 0  
  IPIN (10,7)  Pin: 8  
  OPIN (10,7)  Pin: 28  
 DIREY (10,7)  Track: 0  
  IPIN (10,8)  Pin: 8  
  OPIN (10,8)  Pin: 28  
 DIREY (10,8)  Track: 0  
  IPIN (10,9)  Pin: 8  
  SINK (10,9)  Class: 0  
SOURCE (11,6)  Class: 1  
  OPIN (11,6)  Pin: 28  
 DIREY (11,6)  Track: 0  
  IPIN (11,7)  Pin: 8  
  OPIN (11,7)  Pin: 28  
 DIREY (11,7)  Track: 0  
  IPIN (11,8)  Pin: 8  
  OPIN (11,8)  Pin: 28  
 DIREY (11,8)  Track: 0  
  IPIN (11,9)  Pin: 8  
  SINK (11,9)  Class: 0  


Net 189 (regy_out[26])

SOURCE (11,9)  Class: 1  
  OPIN (11,9)  Pin: 16  
 DIREX (10,9)  Track: 0  
  IPIN (10,9)  Pin: 4  
  SINK (10,9)  Class: 0  
The folding stage: 28

Net 190 (clk): global net connecting:

Block clk (#1237) at (9, 0), Pin class -1.
Block Block_58 (#1238) at (9, 9), Pin class 2.
Block Block_29 (#1239) at (8, 6), Pin class 2.
Block Block_0 (#1240) at (10, 7), Pin class 2.
Block Block_1 (#1241) at (10, 6), Pin class 2.
Block Block_2 (#1242) at (8, 7), Pin class 2.
Block Block_6 (#1243) at (8, 10), Pin class 2.
Block Block_7 (#1244) at (1, 6), Pin class 2.
Block Block_8 (#1245) at (9, 8), Pin class 2.
Block Block_28 (#1246) at (10, 9), Pin class 2.
Block Block_30 (#1247) at (8, 5), Pin class 2.
Block Block_31 (#1248) at (1, 2), Pin class 2.
Block Block_32 (#1249) at (1, 3), Pin class 2.
Block Block_40 (#1250) at (10, 5), Pin class 2.
Block Block_56 (#1251) at (11, 7), Pin class 2.
Block Block_57 (#1252) at (11, 9), Pin class 2.
Block Block_60 (#1253) at (8, 2), Pin class 2.
Block Block_61 (#1254) at (2, 3), Pin class 2.
Block Block_62 (#1255) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1256) at (3, 6), Pin class -1.


Net 191 (PO[27])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 28  
 DIREY (8,6)  Track: 0  
  IPIN (8,7)  Pin: 8  
  OPIN (8,7)  Pin: 28  
 DIREY (8,7)  Track: 0  
  IPIN (8,8)  Pin: 8  
  OPIN (8,8)  Pin: 28  
 DIREY (8,8)  Track: 0  
  IPIN (8,9)  Pin: 8  
  OPIN (8,9)  Pin: 20  
 DIREX (8,9)  Track: 0  
  IPIN (9,9)  Pin: 0  
  SINK (9,9)  Class: 0  


Net 192 (data_cmp1_t_27)

SOURCE (10,9)  Class: 1  
  OPIN (10,9)  Pin: 24  
 DIREY (10,8)  Track: 0  
  IPIN (10,8)  Pin: 12  
  OPIN (10,8)  Pin: 24  
 DIREY (10,7)  Track: 0  
  IPIN (10,7)  Pin: 12  
  OPIN (10,7)  Pin: 16  
 DIREX (9,7)  Track: 0  
  IPIN (9,7)  Pin: 4  
  OPIN (9,7)  Pin: 24  
 DIREY (9,6)  Track: 0  
  IPIN (9,6)  Pin: 12  
  OPIN (9,6)  Pin: 16  
 DIREX (8,6)  Track: 0  
  IPIN (8,6)  Pin: 4  
  SINK (8,6)  Class: 0  
SOURCE (10,9)  Class: 1  
  OPIN (10,9)  Pin: 16  
 DIREX (9,9)  Track: 0  
  IPIN (9,9)  Pin: 4  
  SINK (9,9)  Class: 0  


Net 193 (regy_out[27])

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 24  
 DIREY (9,8)  Track: 0  
  IPIN (9,8)  Pin: 12  
  OPIN (9,8)  Pin: 24  
 DIREY (9,7)  Track: 0  
  IPIN (9,7)  Pin: 12  
  OPIN (9,7)  Pin: 16  
 DIREX (8,7)  Track: 0  
  IPIN (8,7)  Pin: 4  
  OPIN (8,7)  Pin: 24  
 DIREY (8,6)  Track: 0  
  IPIN (8,6)  Pin: 12  
  SINK (8,6)  Class: 0  
The folding stage: 29

Net 194 (clk): global net connecting:

Block clk (#1257) at (9, 0), Pin class -1.
Block Block_7 (#1258) at (1, 6), Pin class 2.
Block Block_30 (#1259) at (8, 5), Pin class 2.
Block Block_8 (#1260) at (9, 8), Pin class 2.
Block Block_0 (#1261) at (10, 7), Pin class 2.
Block Block_1 (#1262) at (10, 6), Pin class 2.
Block Block_2 (#1263) at (8, 7), Pin class 2.
Block Block_6 (#1264) at (8, 10), Pin class 2.
Block Block_29 (#1265) at (8, 6), Pin class 2.
Block Block_31 (#1266) at (1, 2), Pin class 2.
Block Block_32 (#1267) at (1, 3), Pin class 2.
Block Block_40 (#1268) at (10, 5), Pin class 2.
Block Block_56 (#1269) at (11, 7), Pin class 2.
Block Block_57 (#1270) at (11, 9), Pin class 2.
Block Block_58 (#1271) at (9, 9), Pin class 2.
Block Block_60 (#1272) at (8, 2), Pin class 2.
Block Block_61 (#1273) at (2, 3), Pin class 2.
Block Block_62 (#1274) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1275) at (3, 6), Pin class -1.


Net 195 (PO[28])

SOURCE (8,5)  Class: 1  
  OPIN (8,5)  Pin: 20  
 DIREX (8,5)  Track: 0  
  IPIN (9,5)  Pin: 32  
  OPIN (9,5)  Pin: 28  
 CHANX (9,5) to (11,5)  Track: 7  
 CHANX (5,5) to (8,5)  Track: 7  
 CHANX (1,5) to (4,5)  Track: 7  
  IPIN (1,6)  Pin: 8  
  SINK (1,6)  Class: 0  


Net 196 (data_cmp1_t_28)

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 20  
 DIREX (8,6)  Track: 0  
  IPIN (9,6)  Pin: 32  
  OPIN (9,6)  Pin: 28  
 CHANX (9,6) to (11,6)  Track: 9  
 CHANX (5,6) to (8,6)  Track: 9  
 CHANX (1,6) to (4,6)  Track: 9  
  IPIN (1,6)  Pin: 12  
  SINK (1,6)  Class: 0  
SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 24  
 DIREY (8,5)  Track: 0  
  IPIN (8,5)  Pin: 12  
  SINK (8,5)  Class: 0  


Net 197 (regy_out[28])

SOURCE (1,6)  Class: 1  
  OPIN (1,6)  Pin: 24  
 DIREY (1,5)  Track: 0  
  IPIN (1,5)  Pin: 12  
  OPIN (1,5)  Pin: 24  
 CHANX (1,4) to (4,4)  Track: 6  
 CHANX (5,4) to (8,4)  Track: 6  
 CHANY (8,5) to (8,8)  Track: 6  
  IPIN (8,5)  Pin: 4  
  SINK (8,5)  Class: 0  


Net 198 (data_cmp1_c[25])

SOURCE (11,7)  Class: 1  
  OPIN (11,7)  Pin: 16  
 DIREX (10,7)  Track: 0  
  IPIN (10,7)  Pin: 4  
  OPIN (10,7)  Pin: 16  
 DIREX (9,7)  Track: 0  
  IPIN (9,7)  Pin: 4  
  OPIN (9,7)  Pin: 28  
 DIREY (9,7)  Track: 0  
  IPIN (9,8)  Pin: 8  
  SINK (9,8)  Class: 0  


Net 199 (data_cmp1_c[26])

SOURCE (11,9)  Class: 1  
  OPIN (11,9)  Pin: 16  
 DIREX (10,9)  Track: 0  
  IPIN (10,9)  Pin: 4  
  OPIN (10,9)  Pin: 24  
 DIREY (10,8)  Track: 0  
  IPIN (10,8)  Pin: 12  
  OPIN (10,8)  Pin: 16  
 DIREX (9,8)  Track: 0  
  IPIN (9,8)  Pin: 4  
  SINK (9,8)  Class: 0  


Net 200 (data_cmp1_c[27])

SOURCE (9,9)  Class: 1  
  OPIN (9,9)  Pin: 24  
 DIREY (9,8)  Track: 0  
  IPIN (9,8)  Pin: 12  
  SINK (9,8)  Class: 0  
The folding stage: 30

Net 201 (clk): global net connecting:

Block clk (#1276) at (9, 0), Pin class -1.
Block Block_60 (#1277) at (8, 2), Pin class 2.
Block Block_31 (#1278) at (1, 2), Pin class 2.
Block Block_0 (#1279) at (10, 7), Pin class 2.
Block Block_1 (#1280) at (10, 6), Pin class 2.
Block Block_2 (#1281) at (8, 7), Pin class 2.
Block Block_6 (#1282) at (8, 10), Pin class 2.
Block Block_7 (#1283) at (1, 6), Pin class 2.
Block Block_8 (#1284) at (9, 8), Pin class 2.
Block Block_30 (#1285) at (8, 5), Pin class 2.
Block Block_32 (#1286) at (1, 3), Pin class 2.
Block Block_40 (#1287) at (10, 5), Pin class 2.
Block Block_61 (#1288) at (2, 3), Pin class 2.
Block Block_62 (#1289) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1290) at (3, 6), Pin class -1.


Net 202 (PO[29])

SOURCE (1,2)  Class: 1  
  OPIN (1,2)  Pin: 24  
 CHANX (1,1) to (4,1)  Track: 7  
 CHANX (5,1) to (8,1)  Track: 7  
 CHANY (8,2) to (8,5)  Track: 7  
  IPIN (8,2)  Pin: 4  
  SINK (8,2)  Class: 0  


Net 203 (data_cmp1_t_29)

SOURCE (8,5)  Class: 1  
  OPIN (8,5)  Pin: 24  
 DIREY (8,4)  Track: 0  
  IPIN (8,4)  Pin: 12  
  OPIN (8,4)  Pin: 24  
 DIREY (8,3)  Track: 0  
  IPIN (8,3)  Pin: 12  
  OPIN (8,3)  Pin: 20  
 CHANY (8,3) to (8,6)  Track: 9  
 CHANX (5,2) to (8,2)  Track: 9  
 CHANX (1,2) to (4,2)  Track: 9  
  IPIN (1,2)  Pin: 12  
  SINK (1,2)  Class: 0  
  OPIN (8,4)  Pin: 24  
 CHANX (8,3) to (9,3)  Track: 5  
 CHANY (7,2) to (7,3)  Track: 5  
  IPIN (8,2)  Pin: 0  
  SINK (8,2)  Class: 0  


Net 204 (regy_out[29])

SOURCE (8,2)  Class: 1  
  OPIN (8,2)  Pin: 20  
 CHANY (8,2) to (8,5)  Track: 8  
 CHANX (5,1) to (8,1)  Track: 8  
 CHANX (1,1) to (4,1)  Track: 8  
  IPIN (1,2)  Pin: 8  
  SINK (1,2)  Class: 0  
The folding stage: 31

Net 205 (clk): global net connecting:

Block clk (#1291) at (9, 0), Pin class -1.
Block Block_61 (#1292) at (2, 3), Pin class 2.
Block Block_32 (#1293) at (1, 3), Pin class 2.
Block Block_0 (#1294) at (10, 7), Pin class 2.
Block Block_1 (#1295) at (10, 6), Pin class 2.
Block Block_2 (#1296) at (8, 7), Pin class 2.
Block Block_6 (#1297) at (8, 10), Pin class 2.
Block Block_7 (#1298) at (1, 6), Pin class 2.
Block Block_8 (#1299) at (9, 8), Pin class 2.
Block Block_31 (#1300) at (1, 2), Pin class 2.
Block Block_40 (#1301) at (10, 5), Pin class 2.
Block Block_60 (#1302) at (8, 2), Pin class 2.
Block Block_62 (#1303) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1304) at (3, 6), Pin class -1.


Net 206 (PO[30])

SOURCE (1,3)  Class: 1  
  OPIN (1,3)  Pin: 20  
 DIREX (1,3)  Track: 0  
  IPIN (2,3)  Pin: 0  
  SINK (2,3)  Class: 0  


Net 207 (data_cmp1_t_30)

SOURCE (1,2)  Class: 1  
  OPIN (1,2)  Pin: 20  
 DIREX (1,2)  Track: 0  
  IPIN (2,2)  Pin: 0  
  OPIN (2,2)  Pin: 28  
 DIREY (2,2)  Track: 0  
  IPIN (2,3)  Pin: 8  
  SINK (2,3)  Class: 0  
SOURCE (1,2)  Class: 1  
  OPIN (1,2)  Pin: 28  
 DIREY (1,2)  Track: 0  
  IPIN (1,3)  Pin: 8  
  SINK (1,3)  Class: 0  


Net 208 (regy_out[30])

SOURCE (2,3)  Class: 1  
  OPIN (2,3)  Pin: 16  
 DIREX (1,3)  Track: 0  
  IPIN (1,3)  Pin: 4  
  SINK (1,3)  Class: 0  
The folding stage: 32

Net 209 (clk): global net connecting:

Block clk (#1305) at (9, 0), Pin class -1.
Block Block_62 (#1306) at (10, 4), Pin class 2.
Block Block_40 (#1307) at (10, 5), Pin class 2.
Block Block_0 (#1308) at (10, 7), Pin class 2.
Block Block_1 (#1309) at (10, 6), Pin class 2.
Block Block_2 (#1310) at (8, 7), Pin class 2.
Block Block_6 (#1311) at (8, 10), Pin class 2.
Block Block_7 (#1312) at (1, 6), Pin class 2.
Block Block_8 (#1313) at (9, 8), Pin class 2.
Block Block_32 (#1314) at (1, 3), Pin class 2.
Block Block_60 (#1315) at (8, 2), Pin class 2.
Block Block_61 (#1316) at (2, 3), Pin class 2.
Block DSP_Block_0 (#1317) at (3, 6), Pin class -1.


Net 210 (PO[31])

SOURCE (10,5)  Class: 1  
  OPIN (10,5)  Pin: 24  
 DIREY (10,4)  Track: 0  
  IPIN (10,4)  Pin: 12  
  SINK (10,4)  Class: 0  


Net 211 (data_cmp1_t_31)

SOURCE (1,3)  Class: 1  
  OPIN (1,3)  Pin: 28  
 DIREY (1,3)  Track: 0  
  IPIN (1,4)  Pin: 8  
  OPIN (1,4)  Pin: 28  
 CHANX (1,4) to (4,4)  Track: 6  
 CHANX (5,4) to (8,4)  Track: 6  
 CHANX (9,4) to (11,4)  Track: 6  
  IPIN (9,5)  Pin: 8  
  OPIN (9,5)  Pin: 20  
 DIREX (9,5)  Track: 0  
  IPIN (10,5)  Pin: 0  
  SINK (10,5)  Class: 0  
  OPIN (1,3)  Pin: 28  
 CHANX (1,3) to (4,3)  Track: 11  
 CHANX (5,3) to (8,3)  Track: 11  
 CHANX (9,3) to (11,3)  Track: 11  
  IPIN (9,4)  Pin: 8  
  OPIN (9,4)  Pin: 20  
 DIREX (9,4)  Track: 0  
  IPIN (10,4)  Pin: 0  
  SINK (10,4)  Class: 0  


Net 212 (regy_out[31])

SOURCE (10,4)  Class: 1  
  OPIN (10,4)  Pin: 28  
 DIREY (10,4)  Track: 0  
  IPIN (10,5)  Pin: 8  
  SINK (10,5)  Class: 0  
The folding stage: 33

Net 213 (rst)

SOURCE (12,6)  Pad: 4  
  OPIN (12,6)  Pad: 4  
 DIREX (11,6)  Track: 0  
  IPIN (11,6)  Pin: 4  
  OPIN (11,6)  Pin: 16  
 DIREX (10,6)  Track: 0  
  IPIN (10,6)  Pin: 4  
  SINK (10,6)  Class: 0  


Net 214 (clk): global net connecting:

Block clk (#1319) at (9, 0), Pin class -1.
Block Block_1 (#1320) at (10, 6), Pin class 2.
Block Block_7 (#1321) at (1, 6), Pin class 2.
Block Block_0 (#1322) at (10, 7), Pin class 2.
Block Block_2 (#1323) at (8, 7), Pin class 2.
Block Block_6 (#1324) at (8, 10), Pin class 2.
Block Block_8 (#1325) at (9, 8), Pin class 2.
Block Block_40 (#1326) at (10, 5), Pin class 2.
Block Block_60 (#1327) at (8, 2), Pin class 2.
Block Block_61 (#1328) at (2, 3), Pin class 2.
Block Block_62 (#1329) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1330) at (3, 6), Pin class -1.


Net 215 (data_cmp1_c[29])

SOURCE (8,2)  Class: 1  
  OPIN (8,2)  Pin: 20  
 CHANY (8,2) to (8,5)  Track: 8  
 CHANX (5,5) to (8,5)  Track: 8  
 CHANX (1,5) to (4,5)  Track: 8  
  IPIN (1,6)  Pin: 8  
  SINK (1,6)  Class: 0  


Net 216 (data_cmp1_c[30])

SOURCE (2,3)  Class: 1  
  OPIN (2,3)  Pin: 20  
 CHANY (2,3) to (2,4)  Track: 1  
 CHANY (2,5) to (2,6)  Track: 1  
 CHANX (1,6) to (2,6)  Track: 1  
  IPIN (1,6)  Pin: 12  
  SINK (1,6)  Class: 0  


Net 217 (data_cmp1_c[31])

SOURCE (10,4)  Class: 1  
  OPIN (10,4)  Pin: 28  
 CHANX (10,4) to (11,4)  Track: 8  
 CHANX (6,4) to (9,4)  Track: 8  
 CHANX (2,4) to (5,4)  Track: 8  
  IPIN (2,5)  Pin: 8  
  OPIN (2,5)  Pin: 28  
 DIREY (2,5)  Track: 0  
  IPIN (2,6)  Pin: 8  
  OPIN (2,6)  Pin: 16  
 DIREX (1,6)  Track: 0  
  IPIN (1,6)  Pin: 4  
  SINK (1,6)  Class: 0  
The folding stage: 34

Net 218 (rst)

SOURCE (12,6)  Pad: 4  
  OPIN (12,6)  Pad: 4  
 DIREX (11,6)  Track: 0  
  IPIN (11,6)  Pin: 4  
  OPIN (11,6)  Pin: 16  
 DIREX (10,6)  Track: 0  
  IPIN (10,6)  Pin: 4  
  SINK (10,6)  Class: 0  


Net 219 (clk): global net connecting:

Block clk (#1332) at (9, 0), Pin class -1.
Block Block_1 (#1333) at (10, 6), Pin class 2.
Block Block_2 (#1334) at (8, 7), Pin class 2.
Block Block_0 (#1335) at (10, 7), Pin class 2.
Block Block_6 (#1336) at (8, 10), Pin class 2.
Block Block_7 (#1337) at (1, 6), Pin class 2.
Block Block_8 (#1338) at (9, 8), Pin class 2.
Block Block_40 (#1339) at (10, 5), Pin class 2.
Block DSP_Block_0 (#1340) at (3, 6), Pin class -1.


Net 220 (data_cmp1_d_6)

SOURCE (8,10)  Class: 1  
  OPIN (8,10)  Pin: 28  
 CHANX (8,10) to (11,10)  Track: 8  
 CHANY (7,7) to (7,10)  Track: 8  
  IPIN (8,7)  Pin: 0  
  SINK (8,7)  Class: 0  


Net 221 (data_cmp1_d_7)

SOURCE (9,8)  Class: 1  
  OPIN (9,8)  Pin: 16  
 DIREX (8,8)  Track: 0  
  IPIN (8,8)  Pin: 4  
  OPIN (8,8)  Pin: 24  
 DIREY (8,7)  Track: 0  
  IPIN (8,7)  Pin: 12  
  SINK (8,7)  Class: 0  


Net 222 (data_cmp1_d_8)

SOURCE (1,6)  Class: 1  
  OPIN (1,6)  Pin: 28  
 CHANX (1,6) to (4,6)  Track: 9  
 CHANX (5,6) to (8,6)  Track: 9  
 CHANY (8,7) to (8,10)  Track: 9  
  IPIN (8,7)  Pin: 4  
  SINK (8,7)  Class: 0  
The folding stage: 35

Net 223 (clk): global net connecting:

Block clk (#1341) at (9, 0), Pin class -1.
Block Block_0 (#1342) at (10, 7), Pin class 2.
Block Block_1 (#1343) at (10, 6), Pin class 2.
Block Block_2 (#1344) at (8, 7), Pin class 2.
Block Block_40 (#1345) at (10, 5), Pin class 2.
Block DSP_Block_0 (#1346) at (3, 6), Pin class -1.


Net 224 (data_cmp1_d_10)

SOURCE (8,7)  Class: 1  
  OPIN (8,7)  Pin: 20  
 DIREX (8,7)  Track: 0  
  IPIN (9,7)  Pin: 32  
  OPIN (9,7)  Pin: 20  
 DIREX (9,7)  Track: 0  
  IPIN (10,7)  Pin: 0  
  SINK (10,7)  Class: 0  


Net 225 (data_cmp1_c[32])

SOURCE (10,5)  Class: 1  
  OPIN (10,5)  Pin: 28  
 DIREY (10,5)  Track: 0  
  IPIN (10,6)  Pin: 8  
  OPIN (10,6)  Pin: 28  
 DIREY (10,6)  Track: 0  
  IPIN (10,7)  Pin: 8  
  SINK (10,7)  Class: 0  
The folding stage: 36

Net 226 (rst)

SOURCE (12,6)  Pad: 4  
  OPIN (12,6)  Pad: 4  
 CHANY (11,6) to (11,7)  Track: 0  
 CHANX (10,7) to (11,7)  Track: 0  
 CHANX (8,7) to (9,7)  Track: 0  
  IPIN (8,7)  Pin: 12  
  SINK (8,7)  Class: 0  
  OPIN (12,6)  Pad: 4  
 DIREX (11,6)  Track: 0  
  IPIN (11,6)  Pin: 7  
  OPIN (11,6)  Pin: 27  
 DIREY (11,5)  Track: 3  
  IPIN (11,5)  Pin: 15  
  OPIN (11,5)  Pin: 27  
 CHANX (11,4)  Track: 9  
 CHANX (7,4) to (10,4)  Track: 9  
 CHANX (3,4) to (6,4)  Track: 9  
 CHANY (2,5) to (2,8)  Track: 9  
  IPIN (2,5)  Pin: 4  
  SINK (2,5)  Class: 0  


Net 227 (clk): global net connecting:

Block clk (#1348) at (9, 0), Pin class -1.
Block Block_1 (#1349) at (10, 6), Pin class 2.
Block Block_0 (#1350) at (10, 7), Pin class 2.
Block Block_3 (#1351) at (2, 5), Pin class 2.
Block Block_2 (#1352) at (8, 7), Pin class 2.
Block DSP_Block_0 (#1353) at (3, 6), Pin class -1.


Net 228 (gt)

SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 24  
 CHANX (10,6) to (11,6)  Track: 11  
 CHANX (6,6) to (9,6)  Track: 11  
 CHANX (2,6) to (5,6)  Track: 11  
  IPIN (2,6)  Pin: 12  
  OPIN (2,6)  Pin: 24  
 DIREY (2,5)  Track: 0  
  IPIN (2,5)  Pin: 12  
  SINK (2,5)  Class: 0  
SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 16  
 DIREX (9,7)  Track: 0  
  IPIN (9,7)  Pin: 4  
  OPIN (9,7)  Pin: 16  
 DIREX (8,7)  Track: 0  
  IPIN (8,7)  Pin: 4  
  SINK (8,7)  Class: 0  
  OPIN (10,7)  Pin: 24  
 DIREY (10,6)  Track: 0  
  IPIN (10,6)  Pin: 12  
  SINK (10,6)  Class: 0  


Net 229 (ctrl_STATE[1])

SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 16  
 DIREX (9,6)  Track: 0  
  IPIN (9,6)  Pin: 4  
  OPIN (9,6)  Pin: 24  
 CHANX (9,5) to (11,5)  Track: 7  
 CHANX (5,5) to (8,5)  Track: 7  
 CHANX (1,5) to (4,5)  Track: 7  
  IPIN (1,5)  Pin: 12  
  OPIN (1,5)  Pin: 20  
 DIREX (1,5)  Track: 0  
  IPIN (2,5)  Pin: 0  
  SINK (2,5)  Class: 0  
  OPIN (10,6)  Pin: 16  
 CHANY (9,6) to (9,7)  Track: 0  
 CHANX (8,5) to (9,5)  Track: 0  
  IPIN (8,6)  Pin: 8  
  OPIN (8,6)  Pin: 28  
 DIREY (8,6)  Track: 0  
  IPIN (8,7)  Pin: 8  
  SINK (8,7)  Class: 0  
SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 20  
 DIREX (10,6)  Track: 0  
  IPIN (11,6)  Pin: 32  
  OPIN (11,6)  Pin: 28  
 DIREY (11,6)  Track: 0  
  IPIN (11,7)  Pin: 8  
  OPIN (11,7)  Pin: 16  
 DIREX (10,7)  Track: 0  
  IPIN (10,7)  Pin: 4  
  SINK (10,7)  Class: 0  


Net 230 (ctrl_STATE[0])

SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 24  
 DIREY (10,5)  Track: 0  
  IPIN (10,5)  Pin: 12  
  OPIN (10,5)  Pin: 24  
 CHANX (10,4) to (11,4)  Track: 8  
 CHANX (6,4) to (9,4)  Track: 8  
 CHANX (2,4) to (5,4)  Track: 8  
  IPIN (2,5)  Pin: 8  
  SINK (2,5)  Class: 0  
SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 28  
 DIREY (10,6)  Track: 0  
  IPIN (10,7)  Pin: 8  
  SINK (10,7)  Class: 0  
The folding stage: 37

Net 231 (x[0])

SOURCE (12,5)  Pad: 0  
  OPIN (12,5)  Pad: 0  
 DIREX (11,5)  Track: 0  
  IPIN (11,5)  Pin: 5  
  OPIN (11,5)  Pin: 29  
 CHANX (11,5)  Track: 2  
 CHANY (10,6) to (10,7)  Track: 2  
  IPIN (10,6)  Pin: 4  
  SINK (10,6)  Class: 0  


Net 232 (x[1])

SOURCE (12,5)  Pad: 1  
  OPIN (12,5)  Pad: 1  
 CHANY (11,5) to (11,6)  Track: 2  
 CHANX (10,4) to (11,4)  Track: 2  
 CHANX (8,4) to (9,4)  Track: 2  
 CHANX (6,4) to (7,4)  Track: 2  
 CHANX (4,4) to (5,4)  Track: 2  
 CHANX (2,4) to (3,4)  Track: 2  
 CHANY (1,5) to (1,6)  Track: 2  
  IPIN (1,5)  Pin: 4  
  SINK (1,5)  Class: 0  


Net 233 (x[2])

SOURCE (0,1)  Pad: 0  
  OPIN (0,1)  Pad: 0  
 DIREX (0,1)  Track: 0  
  IPIN (1,1)  Pin: 4  
  OPIN (1,1)  Pin: 20  
 DIREX (1,1)  Track: 0  
  IPIN (2,1)  Pin: 0  
  SINK (2,1)  Class: 0  


Net 234 (x[3])

SOURCE (7,12)  Pad: 2  
  OPIN (7,12)  Pad: 2  
 CHANX (7,11) to (10,11)  Track: 7  
 CHANY (10,8) to (10,11)  Track: 7  
 CHANY (10,4) to (10,7)  Track: 7  
  IPIN (10,4)  Pin: 7  
  OPIN (10,4)  Pin: 27  
 CHANX (10,3) to (11,3)  Track: 6  
  IPIN (10,3)  Pin: 12  
  SINK (10,3)  Class: 0  


Net 235 (x[4])

SOURCE (0,5)  Pad: 0  
  OPIN (0,5)  Pad: 0  
 DIREX (0,5)  Track: 0  
  IPIN (1,5)  Pin: 3  
  OPIN (1,5)  Pin: 27  
 CHANX (1,4) to (2,4)  Track: 5  
 CHANX (3,4) to (4,4)  Track: 5  
 CHANX (5,4) to (6,4)  Track: 5  
 CHANX (7,4) to (8,4)  Track: 5  
 CHANX (9,4) to (10,4)  Track: 5  
 CHANX (11,4)  Track: 5  
  IPIN (11,4)  Pin: 12  
  SINK (11,4)  Class: 0  


Net 236 (x[5])

SOURCE (0,3)  Pad: 1  
  OPIN (0,3)  Pad: 1  
 DIREX (0,3)  Track: 1  
  IPIN (1,3)  Pin: 3  
  OPIN (1,3)  Pin: 31  
 CHANX (1,3) to (4,3)  Track: 10  
 CHANX (5,3) to (8,3)  Track: 10  
 CHANX (9,3) to (11,3)  Track: 10  
  IPIN (9,4)  Pin: 8  
  SINK (9,4)  Class: 0  


Net 237 (x[6])

SOURCE (9,0)  Pad: 5  
  OPIN (9,0)  Pad: 5  
 DIREY (9,0)  Track: 1  
  IPIN (9,1)  Pin: 32  
  OPIN (9,1)  Pin: 20  
 CHANY (9,1) to (9,2)  Track: 2  
 CHANX (8,2) to (9,2)  Track: 2  
  IPIN (8,3)  Pin: 8  
  SINK (8,3)  Class: 0  


Net 238 (x[7])

SOURCE (7,12)  Pad: 1  
  OPIN (7,12)  Pad: 1  
 CHANX (7,11) to (10,11)  Track: 8  
 CHANX (3,11) to (6,11)  Track: 8  
 CHANY (2,8) to (2,11)  Track: 8  
  IPIN (2,8)  Pin: 4  
  OPIN (2,8)  Pin: 28  
 CHANX (2,8) to (3,8)  Track: 2  
 CHANY (1,9) to (1,10)  Track: 2  
  IPIN (2,9)  Pin: 0  
  SINK (2,9)  Class: 0  


Net 239 (x[8])

SOURCE (12,7)  Pad: 1  
  OPIN (12,7)  Pad: 1  
 CHANY (11,7) to (11,8)  Track: 3  
 CHANX (10,8) to (11,8)  Track: 3  
 CHANX (8,8) to (9,8)  Track: 3  
  IPIN (8,9)  Pin: 8  
  SINK (8,9)  Class: 0  


Net 240 (x[9])

SOURCE (8,12)  Pad: 0  
  OPIN (8,12)  Pad: 0  
 CHANX (8,11) to (9,11)  Track: 5  
 CHANX (6,11) to (7,11)  Track: 5  
 CHANY (5,10) to (5,11)  Track: 5  
 CHANX (4,9) to (5,9)  Track: 5  
 CHANX (2,9) to (3,9)  Track: 5  
 CHANY (1,8) to (1,9)  Track: 5  
  IPIN (2,8)  Pin: 0  
  SINK (2,8)  Class: 0  


Net 241 (x[10])

SOURCE (3,12)  Pad: 0  
  OPIN (3,12)  Pad: 0  
 CHANX (3,11) to (4,11)  Track: 3  
 CHANY (4,10) to (4,11)  Track: 3  
 CHANY (4,8) to (4,9)  Track: 3  
 CHANY (4,6) to (4,7)  Track: 3  
 CHANY (4,4) to (4,5)  Track: 3  
 CHANX (3,3) to (4,3)  Track: 3  
 CHANX (1,3) to (2,3)  Track: 3  
  IPIN (1,4)  Pin: 8  
  SINK (1,4)  Class: 0  


Net 242 (x[11])

SOURCE (8,0)  Pad: 4  
  OPIN (8,0)  Pad: 4  
 DIREY (8,0)  Track: 0  
  IPIN (8,1)  Pin: 5  
  OPIN (8,1)  Pin: 21  
 CHANY (8,1) to (8,4)  Track: 6  
 CHANY (8,5) to (8,8)  Track: 6  
 CHANX (5,8) to (8,8)  Track: 6  
 CHANX (1,8) to (4,8)  Track: 6  
  IPIN (1,9)  Pin: 8  
  SINK (1,9)  Class: 0  


Net 243 (x[12])

SOURCE (12,7)  Pad: 3  
  OPIN (12,7)  Pad: 3  
 DIREX (11,7)  Track: 3  
  IPIN (11,7)  Pin: 2  
  OPIN (11,7)  Pin: 26  
 CHANX (11,6)  Track: 0  
 CHANY (10,5) to (10,6)  Track: 0  
 CHANX (9,4) to (10,4)  Track: 0  
  IPIN (9,5)  Pin: 8  
  SINK (9,5)  Class: 0  


Net 244 (x[13])

SOURCE (0,6)  Pad: 1  
  OPIN (0,6)  Pad: 1  
 DIREX (0,6)  Track: 1  
  IPIN (1,6)  Pin: 7  
  OPIN (1,6)  Pin: 31  
 DIREY (1,6)  Track: 3  
  IPIN (1,7)  Pin: 11  
  OPIN (1,7)  Pin: 23  
 CHANY (1,7) to (1,10)  Track: 11  
 CHANY (1,11)  Track: 11  
  IPIN (2,11)  Pin: 0  
  SINK (2,11)  Class: 0  


Net 245 (x[14])

SOURCE (3,0)  Pad: 1  
  OPIN (3,0)  Pad: 1  
 CHANX (3,0) to (4,0)  Track: 1  
 CHANY (4,1) to (4,2)  Track: 1  
 CHANY (4,3) to (4,4)  Track: 1  
 CHANY (4,5) to (4,6)  Track: 1  
 CHANY (4,7) to (4,8)  Track: 1  
 CHANY (4,9) to (4,10)  Track: 1  
 CHANY (4,11)  Track: 1  
  IPIN (4,11)  Pin: 6  
  OPIN (4,11)  Pin: 18  
 CHANY (3,11)  Track: 8  
  IPIN (4,11)  Pin: 0  
  SINK (4,11)  Class: 0  


Net 246 (x[15])

SOURCE (5,12)  Pad: 1  
  OPIN (5,12)  Pad: 1  
 DIREY (5,11)  Track: 1  
  IPIN (5,11)  Pin: 6  
  OPIN (5,11)  Pin: 26  
 CHANX (5,10) to (8,10)  Track: 9  
 CHANX (1,10) to (4,10)  Track: 9  
  IPIN (1,10)  Pin: 15  
  OPIN (1,10)  Pin: 23  
 CHANY (1,10) to (1,11)  Track: 0  
  IPIN (2,10)  Pin: 0  
  SINK (2,10)  Class: 0  


Net 247 (x[16])

SOURCE (0,7)  Pad: 0  
  OPIN (0,7)  Pad: 0  
 DIREX (0,7)  Track: 0  
  IPIN (1,7)  Pin: 0  
  SINK (1,7)  Class: 0  


Net 248 (x[17])

SOURCE (5,0)  Pad: 2  
  OPIN (5,0)  Pad: 2  
 CHANX (5,0) to (6,0)  Track: 5  
 CHANX (3,0) to (4,0)  Track: 5  
 CHANY (2,1) to (2,2)  Track: 5  
  IPIN (2,1)  Pin: 7  
  OPIN (2,1)  Pin: 31  
 CHANX (2,1) to (3,1)  Track: 1  
  IPIN (2,2)  Pin: 8  
  SINK (2,2)  Class: 0  


Net 249 (x[18])

SOURCE (8,0)  Pad: 2  
  OPIN (8,0)  Pad: 2  
 DIREY (8,0)  Track: 2  
  IPIN (8,1)  Pin: 13  
  OPIN (8,1)  Pin: 29  
 CHANX (8,1) to (9,1)  Track: 1  
 CHANY (7,2) to (7,3)  Track: 1  
 CHANX (8,3) to (9,3)  Track: 1  
  IPIN (8,4)  Pin: 8  
  SINK (8,4)  Class: 0  


Net 250 (x[19])

SOURCE (9,0)  Pad: 2  
  OPIN (9,0)  Pad: 2  
 DIREY (9,0)  Track: 2  
  IPIN (9,1)  Pin: 3  
  OPIN (9,1)  Pin: 31  
 CHANX (9,1) to (10,1)  Track: 2  
 CHANX (7,1) to (8,1)  Track: 2  
 CHANX (5,1) to (6,1)  Track: 2  
 CHANY (4,2) to (4,3)  Track: 2  
 CHANX (3,3) to (4,3)  Track: 2  
 CHANY (2,4) to (2,5)  Track: 2  
  IPIN (2,4)  Pin: 4  
  SINK (2,4)  Class: 0  


Net 251 (x[20])

SOURCE (12,7)  Pad: 0  
  OPIN (12,7)  Pad: 0  
 CHANY (11,7) to (11,8)  Track: 4  
 CHANX (10,6) to (11,6)  Track: 4  
 CHANX (8,6) to (9,6)  Track: 4  
 CHANX (6,6) to (7,6)  Track: 4  
 CHANX (4,6) to (5,6)  Track: 4  
 CHANX (2,6) to (3,6)  Track: 4  
  IPIN (2,6)  Pin: 15  
  OPIN (2,6)  Pin: 19  
 CHANY (1,6) to (1,7)  Track: 5  
  IPIN (2,6)  Pin: 0  
  SINK (2,6)  Class: 0  


Net 252 (x[21])

SOURCE (0,9)  Pad: 0  
  OPIN (0,9)  Pad: 0  
 CHANY (0,9) to (0,10)  Track: 0  
 CHANX (1,10) to (2,10)  Track: 0  
 CHANX (3,10) to (4,10)  Track: 0  
 CHANX (5,10) to (6,10)  Track: 0  
 CHANY (6,11)  Track: 0  
  IPIN (7,11)  Pin: 0  
  SINK (7,11)  Class: 0  


Net 253 (x[22])

SOURCE (10,12)  Pad: 1  
  OPIN (10,12)  Pad: 1  
 DIREY (10,11)  Track: 1  
  IPIN (10,11)  Pin: 2  
  OPIN (10,11)  Pin: 18  
 DIREX (9,11)  Track: 2  
  IPIN (9,11)  Pin: 6  
  OPIN (9,11)  Pin: 18  
 CHANY (8,11)  Track: 9  
 CHANY (8,7) to (8,10)  Track: 9  
  IPIN (9,7)  Pin: 0  
  SINK (9,7)  Class: 0  


Net 254 (x[23])

SOURCE (12,8)  Pad: 0  
  OPIN (12,8)  Pad: 0  
 DIREX (11,8)  Track: 0  
  IPIN (11,8)  Pin: 3  
  OPIN (11,8)  Pin: 27  
 DIREY (11,7)  Track: 3  
  IPIN (11,7)  Pin: 15  
  OPIN (11,7)  Pin: 27  
 CHANX (11,6)  Track: 1  
 CHANX (9,6) to (10,6)  Track: 1  
  IPIN (9,6)  Pin: 12  
  SINK (9,6)  Class: 0  


Net 255 (x[24])

SOURCE (4,12)  Pad: 3  
  OPIN (4,12)  Pad: 3  
 CHANX (4,11) to (5,11)  Track: 0  
 CHANY (3,10) to (3,11)  Track: 0  
 CHANX (2,9) to (3,9)  Track: 0  
 CHANY (1,8) to (1,9)  Track: 0  
  IPIN (1,8)  Pin: 4  
  SINK (1,8)  Class: 0  


Net 256 (x[25])

SOURCE (12,6)  Pad: 1  
  OPIN (12,6)  Pad: 1  
 CHANY (11,6) to (11,7)  Track: 5  
  IPIN (11,6)  Pin: 5  
  OPIN (11,6)  Pin: 29  
 CHANX (11,6)  Track: 6  
  IPIN (11,6)  Pin: 12  
  SINK (11,6)  Class: 0  


Net 257 (x[26])

SOURCE (4,12)  Pad: 1  
  OPIN (4,12)  Pad: 1  
 CHANX (4,11) to (7,11)  Track: 9  
 CHANY (7,8) to (7,11)  Track: 9  
  IPIN (8,8)  Pin: 3  
  OPIN (8,8)  Pin: 31  
 CHANX (8,8) to (9,8)  Track: 2  
 CHANX (10,8) to (11,8)  Track: 2  
  IPIN (10,9)  Pin: 8  
  SINK (10,9)  Class: 0  


Net 258 (x[27])

SOURCE (0,6)  Pad: 2  
  OPIN (0,6)  Pad: 2  
 DIREX (0,6)  Track: 2  
  IPIN (1,6)  Pin: 6  
  OPIN (1,6)  Pin: 26  
 CHANX (1,5) to (4,5)  Track: 8  
 CHANX (5,5) to (8,5)  Track: 8  
 CHANY (8,6) to (8,9)  Track: 8  
  IPIN (8,6)  Pin: 4  
  SINK (8,6)  Class: 0  


Net 259 (x[28])

SOURCE (0,5)  Pad: 1  
  OPIN (0,5)  Pad: 1  
 DIREX (0,5)  Track: 1  
  IPIN (1,5)  Pin: 1  
  OPIN (1,5)  Pin: 25  
 CHANX (1,4) to (2,4)  Track: 0  
 CHANX (3,4) to (4,4)  Track: 0  
 CHANX (5,4) to (6,4)  Track: 0  
 CHANX (7,4) to (8,4)  Track: 0  
 CHANY (8,5) to (8,6)  Track: 0  
  IPIN (8,5)  Pin: 4  
  SINK (8,5)  Class: 0  


Net 260 (x[29])

SOURCE (4,12)  Pad: 4  
  OPIN (4,12)  Pad: 4  
 DIREY (4,11)  Track: 0  
  IPIN (4,11)  Pin: 5  
  OPIN (4,11)  Pin: 21  
 CHANY (4,11)  Track: 0  
 CHANY (4,9) to (4,10)  Track: 0  
 CHANY (4,7) to (4,8)  Track: 0  
 CHANY (4,5) to (4,6)  Track: 0  
 CHANY (4,3) to (4,4)  Track: 0  
 CHANX (3,2) to (4,2)  Track: 0  
 CHANX (1,2) to (2,2)  Track: 0  
  IPIN (1,2)  Pin: 12  
  SINK (1,2)  Class: 0  


Net 261 (x[30])

SOURCE (12,4)  Pad: 1  
  OPIN (12,4)  Pad: 1  
 DIREX (11,4)  Track: 1  
  IPIN (11,4)  Pin: 13  
  OPIN (11,4)  Pin: 29  
 CHANX (11,4)  Track: 1  
 CHANY (10,3) to (10,4)  Track: 1  
 CHANX (9,2) to (10,2)  Track: 1  
 CHANX (7,2) to (8,2)  Track: 1  
 CHANX (5,2) to (6,2)  Track: 1  
 CHANX (3,2) to (4,2)  Track: 1  
 CHANX (1,2) to (2,2)  Track: 1  
  IPIN (1,3)  Pin: 8  
  SINK (1,3)  Class: 0  


Net 262 (x[31])

SOURCE (12,5)  Pad: 3  
  OPIN (12,5)  Pad: 3  
 DIREX (11,5)  Track: 3  
  IPIN (11,5)  Pin: 32  
  OPIN (11,5)  Pin: 16  
 DIREX (10,5)  Track: 0  
  IPIN (10,5)  Pin: 4  
  SINK (10,5)  Class: 0  


Net 263 (y[0])

SOURCE (6,12)  Pad: 1  
  OPIN (6,12)  Pad: 1  
 CHANX (6,11) to (9,11)  Track: 6  
 CHANY (9,8) to (9,11)  Track: 6  
  IPIN (10,8)  Pin: 3  
  OPIN (10,8)  Pin: 27  
 CHANX (10,7) to (11,7)  Track: 1  
  IPIN (10,7)  Pin: 12  
  SINK (10,7)  Class: 0  


Net 264 (y[1])

SOURCE (9,12)  Pad: 0  
  OPIN (9,12)  Pad: 0  
 CHANX (9,11) to (10,11)  Track: 4  
 CHANY (10,10) to (10,11)  Track: 4  
 CHANY (10,8) to (10,9)  Track: 4  
  IPIN (10,8)  Pin: 4  
  SINK (10,8)  Class: 0  


Net 265 (y[2])

SOURCE (7,0)  Pad: 0  
  OPIN (7,0)  Pad: 0  
 CHANX (7,0) to (8,0)  Track: 0  
 CHANX (9,0) to (10,0)  Track: 0  
  IPIN (9,1)  Pin: 8  
  SINK (9,1)  Class: 0  


Net 266 (y[3])

SOURCE (10,0)  Pad: 0  
  OPIN (10,0)  Pad: 0  
 DIREY (10,0)  Track: 0  
  IPIN (10,1)  Pin: 32  
  OPIN (10,1)  Pin: 28  
 DIREY (10,1)  Track: 0  
  IPIN (10,2)  Pin: 8  
  SINK (10,2)  Class: 0  


Net 267 (y[4])

SOURCE (12,6)  Pad: 5  
  OPIN (12,6)  Pad: 5  
 DIREX (11,6)  Track: 1  
  IPIN (11,6)  Pin: 32  
  OPIN (11,6)  Pin: 24  
 DIREY (11,5)  Track: 0  
  IPIN (11,5)  Pin: 12  
  SINK (11,5)  Class: 0  


Net 268 (y[5])

SOURCE (10,0)  Pad: 1  
  OPIN (10,0)  Pad: 1  
 DIREY (10,0)  Track: 1  
  IPIN (10,1)  Pin: 8  
  SINK (10,1)  Class: 0  


Net 269 (y[6])

SOURCE (0,3)  Pad: 0  
  OPIN (0,3)  Pad: 0  
 DIREX (0,3)  Track: 0  
  IPIN (1,3)  Pin: 1  
  OPIN (1,3)  Pin: 25  
 CHANX (1,2) to (4,2)  Track: 9  
 CHANX (5,2) to (8,2)  Track: 9  
 CHANX (9,2) to (11,2)  Track: 9  
  IPIN (9,3)  Pin: 8  
  SINK (9,3)  Class: 0  


Net 270 (y[7])

SOURCE (10,12)  Pad: 0  
  OPIN (10,12)  Pad: 0  
 DIREY (10,11)  Track: 0  
  IPIN (10,11)  Pin: 4  
  SINK (10,11)  Class: 0  


Net 271 (y[8])

SOURCE (3,12)  Pad: 1  
  OPIN (3,12)  Pad: 1  
 CHANX (3,11) to (4,11)  Track: 4  
 CHANY (4,10) to (4,11)  Track: 4  
 CHANX (5,9) to (6,9)  Track: 4  
 CHANX (7,9) to (8,9)  Track: 4  
 CHANX (9,9) to (10,9)  Track: 4  
  IPIN (9,10)  Pin: 8  
  SINK (9,10)  Class: 0  


Net 272 (y[9])

SOURCE (7,12)  Pad: 0  
  OPIN (7,12)  Pad: 0  
 CHANX (7,11) to (8,11)  Track: 3  
 CHANX (9,11) to (10,11)  Track: 3  
  IPIN (9,11)  Pin: 12  
  SINK (9,11)  Class: 0  


Net 273 (y[10])

SOURCE (9,12)  Pad: 1  
  OPIN (9,12)  Pad: 1  
 CHANX (9,11) to (10,11)  Track: 2  
 CHANY (10,10) to (10,11)  Track: 2  
  IPIN (10,10)  Pin: 4  
  SINK (10,10)  Class: 0  


Net 274 (y[11])

SOURCE (7,0)  Pad: 1  
  OPIN (7,0)  Pad: 1  
 CHANX (7,0) to (8,0)  Track: 1  
 CHANY (6,1) to (6,2)  Track: 1  
 CHANY (6,3) to (6,4)  Track: 1  
 CHANY (6,5) to (6,6)  Track: 1  
 CHANX (5,6) to (6,6)  Track: 1  
 CHANX (3,6) to (4,6)  Track: 1  
 CHANX (1,6) to (2,6)  Track: 1  
  IPIN (1,6)  Pin: 15  
  OPIN (1,6)  Pin: 23  
 CHANY (1,6) to (1,9)  Track: 9  
 CHANY (1,10) to (1,11)  Track: 9  
  IPIN (1,10)  Pin: 4  
  SINK (1,10)  Class: 0  


Net 275 (y[12])

SOURCE (12,6)  Pad: 0  
  OPIN (12,6)  Pad: 0  
 CHANY (11,6) to (11,7)  Track: 0  
 CHANX (10,5) to (11,5)  Track: 0  
  IPIN (10,5)  Pin: 15  
  OPIN (10,5)  Pin: 19  
 CHANY (9,5) to (9,8)  Track: 7  
 CHANX (6,4) to (9,4)  Track: 7  
 CHANX (2,4) to (5,4)  Track: 7  
  IPIN (2,5)  Pin: 8  
  SINK (2,5)  Class: 0  


Net 276 (y[13])

SOURCE (12,8)  Pad: 1  
  OPIN (12,8)  Pad: 1  
 DIREX (11,8)  Track: 1  
  IPIN (11,8)  Pin: 9  
  OPIN (11,8)  Pin: 25  
 CHANX (11,7)  Track: 7  
 CHANX (7,7) to (10,7)  Track: 7  
 CHANY (6,8) to (6,11)  Track: 7  
 CHANX (3,11) to (6,11)  Track: 7  
  IPIN (3,11)  Pin: 12  
  SINK (3,11)  Class: 0  


Net 277 (y[14])

SOURCE (8,12)  Pad: 1  
  OPIN (8,12)  Pad: 1  
 CHANX (8,11) to (9,11)  Track: 1  
 CHANX (6,11) to (7,11)  Track: 1  
  IPIN (6,11)  Pin: 12  
  SINK (6,11)  Class: 0  


Net 278 (y[15])

SOURCE (6,12)  Pad: 3  
  OPIN (6,12)  Pad: 3  
 DIREY (6,11)  Track: 3  
  IPIN (6,11)  Pin: 32  
  OPIN (6,11)  Pin: 20  
 CHANY (6,11)  Track: 1  
 CHANX (5,10) to (6,10)  Track: 1  
  IPIN (5,11)  Pin: 8  
  SINK (5,11)  Class: 0  


Net 279 (y[16])

SOURCE (9,0)  Pad: 4  
  OPIN (9,0)  Pad: 4  
 DIREY (9,0)  Track: 0  
  IPIN (9,1)  Pin: 13  
  OPIN (9,1)  Pin: 29  
 DIREY (9,1)  Track: 1  
  IPIN (9,2)  Pin: 9  
  OPIN (9,2)  Pin: 21  
 CHANY (9,2) to (9,3)  Track: 1  
 CHANY (9,4) to (9,5)  Track: 1  
 CHANY (9,6) to (9,7)  Track: 1  
 CHANX (8,7) to (9,7)  Track: 1  
  IPIN (8,7)  Pin: 12  
  SINK (8,7)  Class: 0  


Net 280 (y[17])

SOURCE (8,12)  Pad: 2  
  OPIN (8,12)  Pad: 2  
 DIREY (8,11)  Track: 2  
  IPIN (8,11)  Pin: 3  
  OPIN (8,11)  Pin: 27  
 DIREY (8,10)  Track: 3  
  IPIN (8,10)  Pin: 15  
  OPIN (8,10)  Pin: 23  
 CHANY (8,10) to (8,11)  Track: 4  
 CHANY (8,8) to (8,9)  Track: 4  
  IPIN (8,8)  Pin: 4  
  SINK (8,8)  Class: 0  


Net 281 (y[18])

SOURCE (5,12)  Pad: 0  
  OPIN (5,12)  Pad: 0  
 DIREY (5,11)  Track: 0  
  IPIN (5,11)  Pin: 2  
  OPIN (5,11)  Pin: 22  
 CHANY (5,11)  Track: 10  
 CHANX (2,10) to (5,10)  Track: 10  
 CHANY (1,7) to (1,10)  Track: 10  
  IPIN (2,7)  Pin: 0  
  SINK (2,7)  Class: 0  


Net 282 (y[19])

SOURCE (8,0)  Pad: 5  
  OPIN (8,0)  Pad: 5  
 DIREY (8,0)  Track: 1  
  IPIN (8,1)  Pin: 8  
  SINK (8,1)  Class: 0  


Net 283 (y[20])

SOURCE (0,8)  Pad: 0  
  OPIN (0,8)  Pad: 0  
 CHANY (0,8) to (0,9)  Track: 2  
 CHANX (1,9) to (2,9)  Track: 2  
 CHANX (3,9) to (4,9)  Track: 2  
 CHANX (5,9) to (6,9)  Track: 2  
 CHANX (7,9) to (8,9)  Track: 2  
 CHANY (8,10) to (8,11)  Track: 2  
  IPIN (8,10)  Pin: 4  
  SINK (8,10)  Class: 0  


Net 284 (y[21])

SOURCE (12,10)  Pad: 1  
  OPIN (12,10)  Pad: 1  
 CHANY (11,10) to (11,11)  Track: 0  
 CHANX (10,11) to (11,11)  Track: 0  
 CHANX (8,11) to (9,11)  Track: 0  
  IPIN (8,11)  Pin: 12  
  SINK (8,11)  Class: 0  


Net 285 (y[22])

SOURCE (11,12)  Pad: 0  
  OPIN (11,12)  Pad: 0  
 CHANX (11,11)  Track: 8  
 CHANY (10,8) to (10,11)  Track: 8  
  IPIN (11,8)  Pin: 0  
  SINK (11,8)  Class: 0  


Net 286 (y[23])

SOURCE (0,2)  Pad: 1  
  OPIN (0,2)  Pad: 1  
 DIREX (0,2)  Track: 1  
  IPIN (1,2)  Pin: 3  
  OPIN (1,2)  Pin: 27  
 CHANX (1,1) to (4,1)  Track: 8  
 CHANX (5,1) to (8,1)  Track: 8  
 CHANX (9,1) to (11,1)  Track: 8  
  IPIN (9,2)  Pin: 8  
  SINK (9,2)  Class: 0  


Net 287 (y[24])

SOURCE (0,2)  Pad: 0  
  OPIN (0,2)  Pad: 0  
 DIREX (0,2)  Track: 0  
  IPIN (1,2)  Pin: 10  
  OPIN (1,2)  Pin: 30  
 DIREY (1,2)  Track: 2  
  IPIN (1,3)  Pin: 10  
  OPIN (1,3)  Pin: 30  
 CHANX (1,3) to (4,3)  Track: 11  
 CHANY (4,4) to (4,7)  Track: 11  
 CHANX (5,7) to (8,7)  Track: 11  
 CHANX (9,7) to (11,7)  Track: 11  
  IPIN (9,8)  Pin: 8  
  SINK (9,8)  Class: 0  


Net 288 (y[25])

SOURCE (12,7)  Pad: 2  
  OPIN (12,7)  Pad: 2  
 DIREX (11,7)  Track: 2  
  IPIN (11,7)  Pin: 12  
  SINK (11,7)  Class: 0  


Net 289 (y[26])

SOURCE (12,9)  Pad: 0  
  OPIN (12,9)  Pad: 0  
 DIREX (11,9)  Track: 0  
  IPIN (11,9)  Pin: 4  
  SINK (11,9)  Class: 0  


Net 290 (y[27])

SOURCE (8,12)  Pad: 3  
  OPIN (8,12)  Pad: 3  
 DIREY (8,11)  Track: 3  
  IPIN (8,11)  Pin: 11  
  OPIN (8,11)  Pin: 23  
 CHANY (8,11)  Track: 1  
 CHANY (8,9) to (8,10)  Track: 1  
  IPIN (9,9)  Pin: 0  
  SINK (9,9)  Class: 0  


Net 291 (y[28])

SOURCE (0,6)  Pad: 0  
  OPIN (0,6)  Pad: 0  
 DIREX (0,6)  Track: 0  
  IPIN (1,6)  Pin: 0  
  SINK (1,6)  Class: 0  


Net 292 (y[29])

SOURCE (2,0)  Pad: 1  
  OPIN (2,0)  Pad: 1  
 DIREY (2,0)  Track: 1  
  IPIN (2,1)  Pin: 2  
  OPIN (2,1)  Pin: 30  
 CHANX (2,1) to (3,1)  Track: 5  
 CHANX (4,1) to (5,1)  Track: 5  
 CHANX (6,1) to (7,1)  Track: 5  
 CHANY (7,2) to (7,3)  Track: 5  
  IPIN (8,2)  Pin: 0  
  SINK (8,2)  Class: 0  


Net 293 (y[30])

SOURCE (12,4)  Pad: 0  
  OPIN (12,4)  Pad: 0  
 DIREX (11,4)  Track: 0  
  IPIN (11,4)  Pin: 2  
  OPIN (11,4)  Pin: 26  
 DIREY (11,3)  Track: 2  
  IPIN (11,3)  Pin: 14  
  OPIN (11,3)  Pin: 26  
 CHANX (11,2)  Track: 6  
 CHANX (7,2) to (10,2)  Track: 6  
 CHANX (3,2) to (6,2)  Track: 6  
 CHANY (2,3) to (2,6)  Track: 6  
  IPIN (2,3)  Pin: 4  
  SINK (2,3)  Class: 0  


Net 294 (y[31])

SOURCE (5,0)  Pad: 1  
  OPIN (5,0)  Pad: 1  
 CHANX (5,0) to (8,0)  Track: 6  
 CHANX (9,0) to (11,0)  Track: 6  
  IPIN (9,1)  Pin: 11  
  OPIN (9,1)  Pin: 23  
 CHANY (9,1) to (9,4)  Track: 8  
 CHANX (10,4) to (11,4)  Track: 8  
  IPIN (10,4)  Pin: 12  
  SINK (10,4)  Class: 0  


Net 295 (clk): global net connecting:

Block clk (#1418) at (9, 0), Pin class -1.
Block Block_1 (#1419) at (10, 6), Pin class 2.
Block Block_47 (#1420) at (1, 5), Pin class 2.
Block Block_51 (#1421) at (2, 1), Pin class 2.
Block Block_59 (#1422) at (10, 3), Pin class 2.
Block Block_63 (#1423) at (11, 4), Pin class 2.
Block Block_9 (#1424) at (9, 4), Pin class 2.
Block Block_33 (#1425) at (8, 3), Pin class 2.
Block Block_10 (#1426) at (2, 9), Pin class 2.
Block Block_11 (#1427) at (8, 9), Pin class 2.
Block Block_12 (#1428) at (2, 8), Pin class 2.
Block Block_13 (#1429) at (1, 4), Pin class 2.
Block Block_14 (#1430) at (1, 9), Pin class 2.
Block Block_15 (#1431) at (9, 5), Pin class 2.
Block Block_16 (#1432) at (2, 11), Pin class 2.
Block Block_17 (#1433) at (4, 11), Pin class 2.
Block Block_18 (#1434) at (2, 10), Pin class 2.
Block Block_19 (#1435) at (1, 7), Pin class 2.
Block Block_20 (#1436) at (2, 2), Pin class 2.
Block Block_21 (#1437) at (8, 4), Pin class 2.
Block Block_22 (#1438) at (2, 4), Pin class 2.
Block Block_23 (#1439) at (2, 6), Pin class 2.
Block Block_24 (#1440) at (7, 11), Pin class 2.
Block Block_25 (#1441) at (9, 7), Pin class 2.
Block Block_55 (#1442) at (9, 6), Pin class 2.
Block Block_26 (#1443) at (1, 8), Pin class 2.
Block Block_27 (#1444) at (11, 6), Pin class 2.
Block Block_28 (#1445) at (10, 9), Pin class 2.
Block Block_29 (#1446) at (8, 6), Pin class 2.
Block Block_30 (#1447) at (8, 5), Pin class 2.
Block Block_31 (#1448) at (1, 2), Pin class 2.
Block Block_32 (#1449) at (1, 3), Pin class 2.
Block Block_40 (#1450) at (10, 5), Pin class 2.
Block Block_0 (#1451) at (10, 7), Pin class 2.
Block Block_34 (#1452) at (10, 8), Pin class 2.
Block Block_35 (#1453) at (9, 1), Pin class 2.
Block Block_36 (#1454) at (10, 2), Pin class 2.
Block Block_4 (#1455) at (11, 5), Pin class 2.
Block Block_37 (#1456) at (10, 1), Pin class 2.
Block Block_38 (#1457) at (9, 3), Pin class 2.
Block Block_39 (#1458) at (10, 11), Pin class 2.
Block Block_5 (#1459) at (9, 10), Pin class 2.
Block Block_41 (#1460) at (9, 11), Pin class 2.
Block Block_42 (#1461) at (10, 10), Pin class 2.
Block Block_43 (#1462) at (1, 10), Pin class 2.
Block Block_3 (#1463) at (2, 5), Pin class 2.
Block Block_44 (#1464) at (3, 11), Pin class 2.
Block Block_45 (#1465) at (6, 11), Pin class 2.
Block Block_46 (#1466) at (5, 11), Pin class 2.
Block Block_2 (#1467) at (8, 7), Pin class 2.
Block Block_48 (#1468) at (8, 8), Pin class 2.
Block Block_49 (#1469) at (2, 7), Pin class 2.
Block Block_50 (#1470) at (8, 1), Pin class 2.
Block Block_6 (#1471) at (8, 10), Pin class 2.
Block Block_52 (#1472) at (8, 11), Pin class 2.
Block Block_53 (#1473) at (11, 8), Pin class 2.
Block Block_54 (#1474) at (9, 2), Pin class 2.
Block Block_8 (#1475) at (9, 8), Pin class 2.
Block Block_56 (#1476) at (11, 7), Pin class 2.
Block Block_57 (#1477) at (11, 9), Pin class 2.
Block Block_58 (#1478) at (9, 9), Pin class 2.
Block Block_7 (#1479) at (1, 6), Pin class 2.
Block Block_60 (#1480) at (8, 2), Pin class 2.
Block Block_61 (#1481) at (2, 3), Pin class 2.
Block Block_62 (#1482) at (10, 4), Pin class 2.
Block DSP_Block_0 (#1483) at (3, 6), Pin class -1.


Net 296 (data_sub_out[0])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 114  
 CHANX (6,10) to (9,10)  Track: 11  
 CHANY (9,7) to (9,10)  Track: 11  
  IPIN (10,7)  Pin: 3  
  OPIN (10,7)  Pin: 27  
 CHANX (10,6) to (11,6)  Track: 3  
  IPIN (10,6)  Pin: 12  
  SINK (10,6)  Class: 0  
 CHANY (9,7) to (9,10)  Track: 11  
  IPIN (10,7)  Pin: 0  
  SINK (10,7)  Class: 0  


Net 297 (m1)

SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 24  
 DIREY (10,5)  Track: 0  
  IPIN (10,5)  Pin: 12  
  OPIN (10,5)  Pin: 16  
 DIREX (9,5)  Track: 0  
  IPIN (9,5)  Pin: 4  
  OPIN (9,5)  Pin: 24  
 CHANX (9,4) to (11,4)  Track: 6  
 CHANX (5,4) to (8,4)  Track: 6  
 CHANX (1,4) to (4,4)  Track: 6  
  IPIN (1,4)  Pin: 12  
  SINK (1,4)  Class: 0  
SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 28  
 CHANX (10,6) to (11,6)  Track: 11  
 CHANY (9,3) to (9,6)  Track: 11  
 CHANX (6,2) to (9,2)  Track: 11  
 CHANX (2,2) to (5,2)  Track: 11  
  IPIN (2,2)  Pin: 12  
  SINK (2,2)  Class: 0  
 CHANX (10,6) to (11,6)  Track: 11  
 CHANX (6,6) to (9,6)  Track: 11  
 CHANX (2,6) to (5,6)  Track: 11  
  IPIN (2,7)  Pin: 8  
  OPIN (2,7)  Pin: 16  
 DIREX (1,7)  Track: 0  
  IPIN (1,7)  Pin: 4  
  OPIN (1,7)  Pin: 28  
 DIREY (1,7)  Track: 0  
  IPIN (1,8)  Pin: 8  
  SINK (1,8)  Class: 0  
SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 16  
 DIREX (9,6)  Track: 0  
  IPIN (9,6)  Pin: 4  
  OPIN (9,6)  Pin: 28  
 DIREY (9,6)  Track: 0  
  IPIN (9,7)  Pin: 8  
  OPIN (9,7)  Pin: 16  
 DIREX (8,7)  Track: 0  
  IPIN (8,7)  Pin: 4  
  OPIN (8,7)  Pin: 16  
 CHANY (7,7) to (7,10)  Track: 8  
 CHANX (4,10) to (7,10)  Track: 8  
  IPIN (4,11)  Pin: 8  
  SINK (4,11)  Class: 0  
 CHANX (1,4) to (4,4)  Track: 6  
  IPIN (1,4)  Pin: 15  
  OPIN (1,4)  Pin: 27  
 CHANX (1,3) to (2,3)  Track: 4  
  IPIN (1,3)  Pin: 12  
  SINK (1,3)  Class: 0  
  OPIN (9,6)  Pin: 28  
 CHANX (9,6) to (10,6)  Track: 5  
 CHANX (7,6) to (8,6)  Track: 5  
 CHANX (5,6) to (6,6)  Track: 5  
 CHANX (3,6) to (4,6)  Track: 5  
 CHANX (1,6) to (2,6)  Track: 5  
  IPIN (1,7)  Pin: 8  
  SINK (1,7)  Class: 0  
  OPIN (10,6)  Pin: 16  
 CHANY (9,6) to (9,9)  Track: 9  
  IPIN (9,6)  Pin: 7  
  OPIN (9,6)  Pin: 27  
 CHANX (9,5) to (11,5)  Track: 7  
 CHANX (5,5) to (8,5)  Track: 7  
 CHANY (4,2) to (4,5)  Track: 7  
 CHANX (1,1) to (4,1)  Track: 7  
  IPIN (1,2)  Pin: 8  
  SINK (1,2)  Class: 0  
  OPIN (10,5)  Pin: 16  
 CHANY (9,5) to (9,8)  Track: 8  
 CHANX (6,4) to (9,4)  Track: 8  
 CHANY (5,1) to (5,4)  Track: 8  
 CHANX (2,0) to (5,0)  Track: 8  
  IPIN (2,1)  Pin: 8  
  SINK (2,1)  Class: 0  
 CHANY (7,7) to (7,10)  Track: 8  
 CHANY (7,11)  Track: 8  
  IPIN (7,11)  Pin: 4  
  SINK (7,11)  Class: 0  
  OPIN (9,7)  Pin: 16  
 CHANY (8,7) to (8,8)  Track: 1  
 CHANX (9,8) to (10,8)  Track: 1  
  IPIN (9,9)  Pin: 8  
  OPIN (9,9)  Pin: 16  
 DIREX (8,9)  Track: 0  
  IPIN (8,9)  Pin: 4  
  SINK (8,9)  Class: 0  
 CHANY (9,6) to (9,9)  Track: 9  
 CHANX (6,9) to (9,9)  Track: 9  
 CHANX (2,9) to (5,9)  Track: 9  
  IPIN (2,10)  Pin: 8  
  SINK (2,10)  Class: 0  
 CHANX (1,4) to (4,4)  Track: 6  
  IPIN (1,5)  Pin: 8  
  SINK (1,5)  Class: 0  
 CHANX (2,9) to (5,9)  Track: 9  
  IPIN (2,9)  Pin: 12  
  SINK (2,9)  Class: 0  
 CHANX (2,9) to (5,9)  Track: 9  
  IPIN (2,10)  Pin: 10  
  OPIN (2,10)  Pin: 30  
 CHANX (2,10) to (3,10)  Track: 3  
  IPIN (2,11)  Pin: 8  
  SINK (2,11)  Class: 0  
 CHANX (2,9) to (5,9)  Track: 9  
  IPIN (2,9)  Pin: 15  
  OPIN (2,9)  Pin: 19  
 CHANY (1,9) to (1,11)  Track: 8  
  IPIN (1,9)  Pin: 4  
  SINK (1,9)  Class: 0  
 CHANX (6,4) to (9,4)  Track: 8  
 CHANX (2,4) to (5,4)  Track: 8  
  IPIN (2,4)  Pin: 12  
  SINK (2,4)  Class: 0  
 CHANX (2,6) to (5,6)  Track: 11  
  IPIN (2,7)  Pin: 9  
  OPIN (2,7)  Pin: 29  
 CHANX (2,7) to (3,7)  Track: 0  
  IPIN (2,8)  Pin: 8  
  SINK (2,8)  Class: 0  
 CHANX (2,6) to (5,6)  Track: 11  
  IPIN (2,6)  Pin: 12  
  SINK (2,6)  Class: 0  
  OPIN (9,5)  Pin: 24  
 CHANX (9,4) to (10,4)  Track: 1  
 CHANY (8,3) to (8,4)  Track: 1  
  IPIN (8,3)  Pin: 4  
  SINK (8,3)  Class: 0  
  OPIN (10,6)  Pin: 16  
 CHANY (9,6) to (9,7)  Track: 5  
  IPIN (9,6)  Pin: 6  
  OPIN (9,6)  Pin: 18  
 CHANY (8,6) to (8,7)  Track: 4  
  IPIN (9,6)  Pin: 0  
  SINK (9,6)  Class: 0  
  OPIN (10,5)  Pin: 16  
 CHANY (9,5) to (9,6)  Track: 4  
 CHANX (8,4) to (9,4)  Track: 4  
  IPIN (8,4)  Pin: 12  
  SINK (8,4)  Class: 0  
 CHANY (9,5) to (9,6)  Track: 4  
 CHANX (10,4) to (11,4)  Track: 4  
  IPIN (10,5)  Pin: 8  
  SINK (10,5)  Class: 0  
 CHANY (9,3) to (9,6)  Track: 11  
  IPIN (10,3)  Pin: 0  
  SINK (10,3)  Class: 0  
 CHANY (9,6) to (9,9)  Track: 9  
 CHANX (10,9) to (11,9)  Track: 9  
  IPIN (10,9)  Pin: 12  
  SINK (10,9)  Class: 0  
 CHANY (9,6) to (9,7)  Track: 5  
 CHANX (8,5) to (9,5)  Track: 5  
  IPIN (8,5)  Pin: 12  
  SINK (8,5)  Class: 0  
 CHANX (8,5) to (9,5)  Track: 5  
  IPIN (8,6)  Pin: 8  
  SINK (8,6)  Class: 0  
SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 20  
 CHANY (10,6) to (10,7)  Track: 3  
 CHANX (9,7) to (10,7)  Track: 3  
  IPIN (9,7)  Pin: 12  
  SINK (9,7)  Class: 0  
 CHANY (10,6) to (10,7)  Track: 3  
 CHANY (10,4) to (10,5)  Track: 3  
  IPIN (11,4)  Pin: 0  
  SINK (11,4)  Class: 0  
 CHANX (9,4) to (11,4)  Track: 6  
  IPIN (9,4)  Pin: 12  
  SINK (9,4)  Class: 0  
 CHANX (9,5) to (11,5)  Track: 7  
  IPIN (9,5)  Pin: 12  
  SINK (9,5)  Class: 0  
 CHANY (10,6) to (10,7)  Track: 3  
  IPIN (11,6)  Pin: 0  
  SINK (11,6)  Class: 0  


Net 298 (data_sub_out[1])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 120  
 CHANX (6,10) to (9,10)  Track: 10  
 CHANX (10,10) to (11,10)  Track: 10  
  IPIN (10,10)  Pin: 14  
  OPIN (10,10)  Pin: 26  
 DIREY (10,9)  Track: 2  
  IPIN (10,9)  Pin: 14  
  OPIN (10,9)  Pin: 26  
 CHANX (10,8) to (11,8)  Track: 7  
  IPIN (10,8)  Pin: 12  
  SINK (10,8)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 110  
 CHANY (2,10) to (2,11)  Track: 2  
 CHANY (2,8) to (2,9)  Track: 2  
 CHANY (2,6) to (2,7)  Track: 2  
 CHANX (1,5) to (2,5)  Track: 2  
  IPIN (1,5)  Pin: 12  
  SINK (1,5)  Class: 0  


Net 299 (data_sub_out[2])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 98  
 CHANY (2,9) to (2,11)  Track: 9  
 CHANX (3,8) to (6,8)  Track: 9  
 CHANY (6,5) to (6,8)  Track: 9  
 CHANX (7,4) to (10,4)  Track: 9  
 CHANY (10,1) to (10,4)  Track: 9  
  IPIN (10,1)  Pin: 4  
  OPIN (10,1)  Pin: 16  
 DIREX (9,1)  Track: 0  
  IPIN (9,1)  Pin: 4  
  SINK (9,1)  Class: 0  
 CHANY (2,9) to (2,11)  Track: 9  
 CHANY (2,5) to (2,8)  Track: 9  
 CHANY (2,1) to (2,4)  Track: 9  
  IPIN (2,1)  Pin: 4  
  SINK (2,1)  Class: 0  


Net 300 (data_sub_out[3])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 162  
 CHANX (7,5) to (10,5)  Track: 10  
 CHANY (10,2) to (10,5)  Track: 10  
  IPIN (10,2)  Pin: 4  
  SINK (10,2)  Class: 0  
 CHANY (10,2) to (10,5)  Track: 10  
  IPIN (10,2)  Pin: 6  
  OPIN (10,2)  Pin: 30  
 CHANX (10,2) to (11,2)  Track: 11  
  IPIN (10,3)  Pin: 8  
  SINK (10,3)  Class: 0  


Net 301 (data_sub_out[4])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 133  
 CHANY (7,9) to (7,11)  Track: 11  
  IPIN (8,9)  Pin: 3  
  OPIN (8,9)  Pin: 27  
 DIREY (8,8)  Track: 3  
  IPIN (8,8)  Pin: 15  
  OPIN (8,8)  Pin: 27  
 CHANX (8,7) to (11,7)  Track: 9  
 CHANY (11,4) to (11,7)  Track: 9  
  IPIN (11,4)  Pin: 4  
  SINK (11,4)  Class: 0  
 CHANY (7,9) to (7,11)  Track: 11  
 CHANX (8,8) to (11,8)  Track: 11  
 CHANY (11,5) to (11,8)  Track: 11  
  IPIN (11,5)  Pin: 4  
  SINK (11,5)  Class: 0  


Net 302 (data_sub_out[5])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 155  
 CHANX (7,5) to (10,5)  Track: 11  
 CHANX (11,5)  Track: 11  
  IPIN (11,5)  Pin: 15  
  OPIN (11,5)  Pin: 19  
 DIREX (10,5)  Track: 3  
  IPIN (10,5)  Pin: 7  
  OPIN (10,5)  Pin: 27  
 DIREY (10,4)  Track: 3  
  IPIN (10,4)  Pin: 15  
  OPIN (10,4)  Pin: 19  
 CHANY (9,4) to (9,5)  Track: 5  
  IPIN (9,4)  Pin: 4  
  SINK (9,4)  Class: 0  
 CHANX (7,5) to (10,5)  Track: 11  
 CHANY (10,2) to (10,5)  Track: 11  
  IPIN (10,2)  Pin: 5  
  OPIN (10,2)  Pin: 25  
 CHANX (10,1) to (11,1)  Track: 9  
  IPIN (10,1)  Pin: 12  
  SINK (10,1)  Class: 0  


Net 303 (data_sub_out[6])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 160  
 CHANX (7,5) to (8,5)  Track: 2  
 CHANY (8,4) to (8,5)  Track: 2  
 CHANX (9,3) to (10,3)  Track: 2  
  IPIN (9,3)  Pin: 12  
  SINK (9,3)  Class: 0  
 CHANY (8,4) to (8,5)  Track: 2  
  IPIN (8,4)  Pin: 4  
  OPIN (8,4)  Pin: 24  
 DIREY (8,3)  Track: 0  
  IPIN (8,3)  Pin: 12  
  SINK (8,3)  Class: 0  


Net 304 (data_sub_out[7])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 111  
 CHANY (2,10) to (2,11)  Track: 11  
  IPIN (2,10)  Pin: 6  
  OPIN (2,10)  Pin: 26  
 DIREY (2,9)  Track: 2  
  IPIN (2,9)  Pin: 14  
  OPIN (2,9)  Pin: 18  
 CHANY (1,9) to (1,11)  Track: 7  
 CHANX (2,8) to (5,8)  Track: 7  
  IPIN (2,9)  Pin: 8  
  SINK (2,9)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 143  
 CHANY (7,10) to (7,11)  Track: 5  
  IPIN (8,10)  Pin: 0  
  OPIN (8,10)  Pin: 28  
 CHANX (8,10) to (9,10)  Track: 4  
 CHANY (9,11)  Track: 4  
  IPIN (10,11)  Pin: 0  
  SINK (10,11)  Class: 0  


Net 305 (data_sub_out[8])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 124  
 CHANX (7,10) to (8,10)  Track: 0  
 CHANY (8,9) to (8,10)  Track: 0  
  IPIN (8,9)  Pin: 7  
  OPIN (8,9)  Pin: 31  
 CHANX (8,9) to (9,9)  Track: 5  
  IPIN (8,9)  Pin: 12  
  SINK (8,9)  Class: 0  
 CHANX (7,10) to (8,10)  Track: 0  
 CHANX (9,10) to (10,10)  Track: 0  
  IPIN (9,10)  Pin: 12  
  SINK (9,10)  Class: 0  


Net 306 (data_sub_out[9])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 112  
 CHANY (2,10) to (2,11)  Track: 10  
 CHANX (3,9) to (6,9)  Track: 10  
 CHANX (7,9) to (10,9)  Track: 10  
 CHANY (10,10) to (10,11)  Track: 10  
  IPIN (10,10)  Pin: 7  
  OPIN (10,10)  Pin: 19  
 DIREX (9,10)  Track: 3  
  IPIN (9,10)  Pin: 7  
  OPIN (9,10)  Pin: 31  
 CHANX (9,10) to (11,10)  Track: 9  
  IPIN (9,11)  Pin: 8  
  SINK (9,11)  Class: 0  
 CHANY (2,10) to (2,11)  Track: 10  
  IPIN (2,10)  Pin: 5  
  OPIN (2,10)  Pin: 25  
 DIREY (2,9)  Track: 1  
  IPIN (2,9)  Pin: 13  
  OPIN (2,9)  Pin: 25  
 CHANX (2,8) to (3,8)  Track: 4  
  IPIN (2,8)  Pin: 12  
  SINK (2,8)  Class: 0  


Net 307 (data_sub_out[10])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 113  
 CHANY (2,10) to (2,11)  Track: 3  
 CHANY (2,8) to (2,9)  Track: 3  
  IPIN (2,8)  Pin: 6  
  OPIN (2,8)  Pin: 18  
 CHANY (1,8) to (1,11)  Track: 6  
 CHANY (1,4) to (1,7)  Track: 6  
  IPIN (1,4)  Pin: 4  
  SINK (1,4)  Class: 0  
 CHANY (2,10) to (2,11)  Track: 3  
 CHANX (3,9) to (4,9)  Track: 3  
 CHANX (5,9) to (6,9)  Track: 3  
 CHANX (7,9) to (8,9)  Track: 3  
 CHANY (8,10) to (8,11)  Track: 3  
  IPIN (9,10)  Pin: 0  
  OPIN (9,10)  Pin: 20  
 DIREX (9,10)  Track: 0  
  IPIN (10,10)  Pin: 0  
  SINK (10,10)  Class: 0  


Net 308 (data_sub_out[11])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 106  
 CHANY (2,10) to (2,11)  Track: 4  
 CHANX (1,9) to (2,9)  Track: 4  
  IPIN (1,10)  Pin: 8  
  SINK (1,10)  Class: 0  
 CHANX (1,9) to (2,9)  Track: 4  
  IPIN (1,9)  Pin: 12  
  SINK (1,9)  Class: 0  


Net 309 (data_sub_out[12])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 99  
 CHANY (2,9) to (2,10)  Track: 5  
 CHANX (3,8) to (4,8)  Track: 5  
 CHANX (5,8) to (6,8)  Track: 5  
 CHANX (7,8) to (8,8)  Track: 5  
 CHANY (8,7) to (8,8)  Track: 5  
 CHANY (8,5) to (8,6)  Track: 5  
  IPIN (9,5)  Pin: 0  
  SINK (9,5)  Class: 0  
 CHANY (2,9) to (2,10)  Track: 5  
 CHANY (2,7) to (2,8)  Track: 5  
 CHANY (2,5) to (2,6)  Track: 5  
  IPIN (2,5)  Pin: 4  
  SINK (2,5)  Class: 0  


Net 310 (data_sub_out[13])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 117  
 CHANX (6,10) to (7,10)  Track: 3  
 CHANX (4,10) to (5,10)  Track: 3  
 CHANY (3,11)  Track: 3  
  IPIN (3,11)  Pin: 4  
  OPIN (3,11)  Pin: 16  
 DIREX (2,11)  Track: 0  
  IPIN (2,11)  Pin: 4  
  SINK (2,11)  Class: 0  
  OPIN (3,11)  Pin: 16  
 CHANY (2,11)  Track: 5  
  IPIN (3,11)  Pin: 0  
  SINK (3,11)  Class: 0  


Net 311 (data_sub_out[14])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 126  
 CHANX (7,10) to (8,10)  Track: 5  
 CHANY (6,11)  Track: 5  
  IPIN (6,11)  Pin: 7  
  OPIN (6,11)  Pin: 19  
 CHANY (5,11)  Track: 4  
  IPIN (6,11)  Pin: 0  
  SINK (6,11)  Class: 0  
 CHANX (7,10) to (8,10)  Track: 5  
 CHANX (5,10) to (6,10)  Track: 5  
 CHANY (4,11)  Track: 5  
  IPIN (4,11)  Pin: 4  
  SINK (4,11)  Class: 0  


Net 312 (data_sub_out[15])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 115  
 CHANX (6,10) to (7,10)  Track: 2  
 CHANX (4,10) to (5,10)  Track: 2  
 CHANX (2,10) to (3,10)  Track: 2  
  IPIN (2,10)  Pin: 12  
  SINK (2,10)  Class: 0  
 CHANX (6,10) to (7,10)  Track: 2  
 CHANY (5,11)  Track: 2  
  IPIN (5,11)  Pin: 4  
  SINK (5,11)  Class: 0  


Net 313 (data_sub_out[16])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 131  
 CHANY (7,9) to (7,10)  Track: 3  
 CHANX (6,8) to (7,8)  Track: 3  
 CHANX (4,8) to (5,8)  Track: 3  
 CHANX (2,8) to (3,8)  Track: 3  
  IPIN (2,8)  Pin: 15  
  OPIN (2,8)  Pin: 19  
 DIREX (1,8)  Track: 3  
  IPIN (1,8)  Pin: 7  
  OPIN (1,8)  Pin: 27  
 CHANX (1,7) to (2,7)  Track: 4  
  IPIN (1,7)  Pin: 12  
  SINK (1,7)  Class: 0  
 CHANY (7,9) to (7,10)  Track: 3  
 CHANY (7,7) to (7,8)  Track: 3  
  IPIN (8,7)  Pin: 0  
  SINK (8,7)  Class: 0  


Net 314 (data_sub_out[17])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 134  
 CHANY (7,9) to (7,10)  Track: 4  
 CHANX (6,8) to (7,8)  Track: 4  
 CHANY (5,7) to (5,8)  Track: 4  
 CHANY (5,5) to (5,6)  Track: 4  
 CHANY (5,3) to (5,4)  Track: 4  
 CHANX (4,2) to (5,2)  Track: 4  
 CHANX (2,2) to (3,2)  Track: 4  
  IPIN (2,2)  Pin: 14  
  OPIN (2,2)  Pin: 22  
 CHANY (2,2) to (2,3)  Track: 3  
  IPIN (2,2)  Pin: 4  
  SINK (2,2)  Class: 0  
 CHANY (7,9) to (7,10)  Track: 4  
 CHANX (8,8) to (9,8)  Track: 4  
  IPIN (8,8)  Pin: 12  
  SINK (8,8)  Class: 0  


Net 315 (data_sub_out[18])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 100  
 CHANY (2,9) to (2,10)  Track: 1  
  IPIN (2,9)  Pin: 6  
  OPIN (2,9)  Pin: 26  
 DIREY (2,8)  Track: 2  
  IPIN (2,8)  Pin: 14  
  OPIN (2,8)  Pin: 26  
 CHANX (2,7) to (3,7)  Track: 5  
 CHANX (4,7) to (5,7)  Track: 5  
 CHANX (6,7) to (7,7)  Track: 5  
 CHANY (7,6) to (7,7)  Track: 5  
 CHANY (7,4) to (7,5)  Track: 5  
  IPIN (8,4)  Pin: 0  
  SINK (8,4)  Class: 0  
 CHANY (2,9) to (2,10)  Track: 1  
 CHANY (2,7) to (2,8)  Track: 1  
  IPIN (2,7)  Pin: 4  
  SINK (2,7)  Class: 0  


Net 316 (data_sub_out[19])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 150  
 CHANX (6,5) to (7,5)  Track: 0  
 CHANY (7,4) to (7,5)  Track: 0  
 CHANY (7,2) to (7,3)  Track: 0  
 CHANX (8,1) to (9,1)  Track: 0  
  IPIN (8,1)  Pin: 12  
  SINK (8,1)  Class: 0  
 CHANX (6,5) to (7,5)  Track: 0  
 CHANY (5,4) to (5,5)  Track: 0  
 CHANX (4,3) to (5,3)  Track: 0  
 CHANX (2,3) to (3,3)  Track: 0  
  IPIN (2,4)  Pin: 8  
  SINK (2,4)  Class: 0  


Net 317 (data_sub_out[20])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 138  
 CHANY (7,10) to (7,11)  Track: 1  
 CHANX (6,9) to (7,9)  Track: 1  
 CHANX (4,9) to (5,9)  Track: 1  
 CHANY (3,8) to (3,9)  Track: 1  
 CHANX (2,7) to (3,7)  Track: 1  
  IPIN (2,7)  Pin: 13  
  OPIN (2,7)  Pin: 25  
 DIREY (2,6)  Track: 1  
  IPIN (2,6)  Pin: 13  
  OPIN (2,6)  Pin: 21  
 CHANY (2,6) to (2,7)  Track: 3  
  IPIN (2,6)  Pin: 4  
  SINK (2,6)  Class: 0  
 CHANY (7,10) to (7,11)  Track: 1  
 CHANX (8,9) to (9,9)  Track: 1  
  IPIN (8,10)  Pin: 8  
  SINK (8,10)  Class: 0  


Net 318 (data_sub_out[21])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 116  
 CHANX (6,10) to (7,10)  Track: 4  
  IPIN (6,11)  Pin: 11  
  OPIN (6,11)  Pin: 23  
 DIREX (6,11)  Track: 3  
  IPIN (7,11)  Pin: 3  
  OPIN (7,11)  Pin: 31  
 CHANX (7,11) to (8,11)  Track: 2  
  IPIN (7,11)  Pin: 12  
  SINK (7,11)  Class: 0  
 CHANX (6,10) to (7,10)  Track: 4  
 CHANY (7,11)  Track: 4  
  IPIN (8,11)  Pin: 0  
  SINK (8,11)  Class: 0  


Net 319 (data_sub_out[22])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 132  
 CHANY (7,9) to (7,10)  Track: 2  
 CHANY (7,7) to (7,8)  Track: 2  
 CHANX (8,6) to (9,6)  Track: 2  
 CHANY (9,7) to (9,8)  Track: 2  
  IPIN (9,7)  Pin: 4  
  SINK (9,7)  Class: 0  
 CHANY (7,9) to (7,10)  Track: 2  
  IPIN (8,9)  Pin: 1  
  OPIN (8,9)  Pin: 21  
 DIREX (8,9)  Track: 1  
  IPIN (9,9)  Pin: 1  
  OPIN (9,9)  Pin: 25  
 CHANX (9,8) to (10,8)  Track: 5  
 CHANX (11,8)  Track: 5  
  IPIN (11,8)  Pin: 12  
  SINK (11,8)  Class: 0  


Net 320 (data_sub_out[23])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 158  
 CHANX (7,5) to (8,5)  Track: 3  
 CHANY (8,4) to (8,5)  Track: 3  
 CHANY (8,2) to (8,3)  Track: 3  
  IPIN (9,2)  Pin: 0  
  SINK (9,2)  Class: 0  
 CHANX (7,5) to (8,5)  Track: 3  
 CHANX (9,5) to (10,5)  Track: 3  
  IPIN (9,6)  Pin: 8  
  SINK (9,6)  Class: 0  


Net 321 (data_sub_out[24])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 104  
 CHANY (2,9) to (2,10)  Track: 0  
 CHANX (3,8) to (4,8)  Track: 0  
 CHANX (5,8) to (6,8)  Track: 0  
 CHANX (7,8) to (8,8)  Track: 0  
 CHANX (9,8) to (10,8)  Track: 0  
  IPIN (9,8)  Pin: 12  
  SINK (9,8)  Class: 0  
 CHANY (2,9) to (2,10)  Track: 0  
 CHANX (1,8) to (2,8)  Track: 0  
  IPIN (1,8)  Pin: 12  
  SINK (1,8)  Class: 0  


Net 322 (data_sub_out[25])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 139  
 CHANY (7,10) to (7,11)  Track: 0  
  IPIN (8,10)  Pin: 3  
  OPIN (8,10)  Pin: 31  
 CHANX (8,10) to (11,10)  Track: 7  
 CHANY (11,7) to (11,10)  Track: 7  
  IPIN (11,7)  Pin: 4  
  SINK (11,7)  Class: 0  
 CHANY (7,10) to (7,11)  Track: 0  
  IPIN (8,10)  Pin: 1  
  OPIN (8,10)  Pin: 25  
 CHANX (8,9) to (11,9)  Track: 6  
 CHANY (11,6) to (11,9)  Track: 6  
  IPIN (11,6)  Pin: 4  
  SINK (11,6)  Class: 0  


Net 323 (data_sub_out[26])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 125  
 CHANX (7,10) to (8,10)  Track: 1  
 CHANX (9,10) to (10,10)  Track: 1  
 CHANY (10,9) to (10,10)  Track: 1  
  IPIN (11,9)  Pin: 0  
  SINK (11,9)  Class: 0  
 CHANY (10,9) to (10,10)  Track: 1  
  IPIN (10,9)  Pin: 4  
  SINK (10,9)  Class: 0  


Net 324 (data_sub_out[27])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 137  
 CHANY (7,10) to (7,11)  Track: 6  
  IPIN (8,10)  Pin: 2  
  OPIN (8,10)  Pin: 22  
 DIREX (8,10)  Track: 2  
  IPIN (9,10)  Pin: 2  
  OPIN (9,10)  Pin: 26  
 CHANX (9,9) to (11,9)  Track: 7  
  IPIN (9,9)  Pin: 12  
  SINK (9,9)  Class: 0  
 CHANY (7,10) to (7,11)  Track: 6  
 CHANY (7,6) to (7,9)  Track: 6  
  IPIN (8,6)  Pin: 0  
  SINK (8,6)  Class: 0  


Net 325 (data_sub_out[28])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 149  
 CHANX (6,5) to (7,5)  Track: 1  
 CHANX (4,5) to (5,5)  Track: 1  
 CHANX (2,5) to (3,5)  Track: 1  
  IPIN (2,6)  Pin: 8  
  OPIN (2,6)  Pin: 16  
 DIREX (1,6)  Track: 0  
  IPIN (1,6)  Pin: 4  
  SINK (1,6)  Class: 0  
SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 135  
 CHANY (7,9) to (7,11)  Track: 10  
 CHANY (7,5) to (7,8)  Track: 10  
  IPIN (8,5)  Pin: 0  
  SINK (8,5)  Class: 0  


Net 326 (data_sub_out[29])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 147  
 CHANX (6,5) to (9,5)  Track: 9  
 CHANX (2,5) to (5,5)  Track: 9  
 CHANY (1,2) to (1,5)  Track: 9  
  IPIN (1,2)  Pin: 4  
  SINK (1,2)  Class: 0  
 CHANX (6,5) to (9,5)  Track: 9  
 CHANY (9,2) to (9,5)  Track: 9  
  IPIN (9,2)  Pin: 7  
  OPIN (9,2)  Pin: 19  
 CHANY (8,2) to (8,3)  Track: 2  
  IPIN (8,2)  Pin: 4  
  SINK (8,2)  Class: 0  


Net 327 (data_sub_out[30])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 148  
 CHANX (6,5) to (7,5)  Track: 5  
 CHANY (5,4) to (5,5)  Track: 5  
 CHANX (4,3) to (5,3)  Track: 5  
 CHANX (2,3) to (3,3)  Track: 5  
  IPIN (2,3)  Pin: 12  
  SINK (2,3)  Class: 0  
 CHANX (2,3) to (3,3)  Track: 5  
  IPIN (2,3)  Pin: 15  
  OPIN (2,3)  Pin: 19  
 CHANY (1,3) to (1,4)  Track: 2  
  IPIN (1,3)  Pin: 4  
  SINK (1,3)  Class: 0  


Net 328 (data_sub_out[31])

SOURCE (3,6)  Pad: 1  
  OPIN (3,6)  Pad: 154  
 CHANX (7,5) to (8,5)  Track: 4  
 CHANX (9,5) to (10,5)  Track: 4  
  IPIN (9,5)  Pin: 13  
  OPIN (9,5)  Pin: 21  
 CHANY (9,5) to (9,6)  Track: 2  
  IPIN (10,5)  Pin: 0  
  SINK (10,5)  Class: 0  
 CHANX (9,5) to (10,5)  Track: 4  
 CHANY (10,4) to (10,5)  Track: 4  
  IPIN (10,4)  Pin: 4  
  SINK (10,4)  Class: 0  


Net 329 (m2)

SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 28  
 CHANX (10,7) to (11,7)  Track: 6  
 CHANX (6,7) to (9,7)  Track: 6  
 CHANY (5,8) to (5,11)  Track: 6  
 CHANX (2,11) to (5,11)  Track: 6  
  IPIN (2,11)  Pin: 12  
  OPIN (2,11)  Pin: 16  
 DIREX (1,11)  Track: 0  
  IPIN (1,11)  Pin: 4  
  OPIN (1,11)  Pin: 24  
 DIREY (1,10)  Track: 0  
  IPIN (1,10)  Pin: 12  
  SINK (1,10)  Class: 0  
SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 16  
 CHANY (9,7) to (9,10)  Track: 10  
  IPIN (9,7)  Pin: 7  
  OPIN (9,7)  Pin: 27  
 CHANX (9,6) to (11,6)  Track: 9  
 CHANX (5,6) to (8,6)  Track: 9  
 CHANX (1,6) to (4,6)  Track: 9  
  IPIN (1,6)  Pin: 12  
  SINK (1,6)  Class: 0  
SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 24  
 CHANX (10,6) to (11,6)  Track: 10  
 CHANY (9,3) to (9,6)  Track: 10  
  IPIN (9,3)  Pin: 7  
  OPIN (9,3)  Pin: 27  
 CHANX (9,2) to (10,2)  Track: 0  
 CHANY (8,1) to (8,2)  Track: 0  
  IPIN (8,1)  Pin: 4  
  SINK (8,1)  Class: 0  
 CHANX (10,6) to (11,6)  Track: 10  
 CHANX (6,6) to (9,6)  Track: 10  
 CHANX (2,6) to (5,6)  Track: 10  
  IPIN (2,6)  Pin: 14  
  OPIN (2,6)  Pin: 26  
 CHANX (2,5) to (3,5)  Track: 5  
  IPIN (2,5)  Pin: 12  
  SINK (2,5)  Class: 0  
 CHANY (9,3) to (9,6)  Track: 10  
  IPIN (9,3)  Pin: 4  
  OPIN (9,3)  Pin: 24  
 DIREY (9,2)  Track: 0  
  IPIN (9,2)  Pin: 12  
  SINK (9,2)  Class: 0  
  OPIN (10,7)  Pin: 16  
 CHANY (9,7) to (9,8)  Track: 3  
 CHANY (9,5) to (9,6)  Track: 3  
 CHANY (9,3) to (9,4)  Track: 3  
 CHANX (8,2) to (9,2)  Track: 3  
  IPIN (8,2)  Pin: 12  
  SINK (8,2)  Class: 0  
  OPIN (10,7)  Pin: 28  
 DIREY (10,7)  Track: 0  
  IPIN (10,8)  Pin: 8  
  OPIN (10,8)  Pin: 16  
 DIREX (9,8)  Track: 0  
  IPIN (9,8)  Pin: 4  
  OPIN (9,8)  Pin: 16  
 CHANY (8,8) to (8,11)  Track: 10  
 CHANX (5,11) to (8,11)  Track: 10  
  IPIN (5,11)  Pin: 12  
  SINK (5,11)  Class: 0  
 CHANY (9,3) to (9,4)  Track: 3  
 CHANY (9,1) to (9,2)  Track: 3  
  IPIN (10,1)  Pin: 0  
  SINK (10,1)  Class: 0  
 CHANX (6,6) to (9,6)  Track: 10  
 CHANY (5,3) to (5,6)  Track: 10  
 CHANX (2,2) to (5,2)  Track: 10  
  IPIN (2,3)  Pin: 8  
  SINK (2,3)  Class: 0  
SOURCE (10,7)  Class: 1  
  OPIN (10,7)  Pin: 20  
 CHANY (10,7) to (10,10)  Track: 6  
 CHANX (7,10) to (10,10)  Track: 6  
 CHANX (3,10) to (6,10)  Track: 6  
  IPIN (3,11)  Pin: 8  
  SINK (3,11)  Class: 0  
 CHANY (9,3) to (9,6)  Track: 10  
  IPIN (9,3)  Pin: 6  
  OPIN (9,3)  Pin: 18  
 CHANY (8,3) to (8,4)  Track: 5  
  IPIN (9,3)  Pin: 0  
  SINK (9,3)  Class: 0  
 CHANX (7,10) to (10,10)  Track: 6  
 CHANY (6,11)  Track: 6  
  IPIN (6,11)  Pin: 4  
  SINK (6,11)  Class: 0  
 CHANY (8,1) to (8,2)  Track: 0  
  IPIN (9,1)  Pin: 0  
  SINK (9,1)  Class: 0  
 CHANY (9,7) to (9,8)  Track: 3  
 CHANY (9,9) to (9,10)  Track: 3  
 CHANX (8,10) to (9,10)  Track: 3  
  IPIN (8,11)  Pin: 8  
  SINK (8,11)  Class: 0  
 CHANX (8,10) to (9,10)  Track: 3  
  IPIN (8,10)  Pin: 12  
  SINK (8,10)  Class: 0  
 CHANX (6,7) to (9,7)  Track: 6  
 CHANX (2,7) to (5,7)  Track: 6  
  IPIN (2,7)  Pin: 12  
  SINK (2,7)  Class: 0  
 CHANY (9,9) to (9,10)  Track: 3  
 CHANX (10,10) to (11,10)  Track: 3  
  IPIN (10,11)  Pin: 8  
  SINK (10,11)  Class: 0  
 CHANY (9,3) to (9,6)  Track: 10  
 CHANX (10,2) to (11,2)  Track: 10  
  IPIN (10,2)  Pin: 12  
  SINK (10,2)  Class: 0  
  OPIN (10,8)  Pin: 16  
 CHANY (9,8) to (9,9)  Track: 0  
 CHANX (10,9) to (11,9)  Track: 0  
  IPIN (10,10)  Pin: 8  
  SINK (10,10)  Class: 0  
 CHANY (9,8) to (9,9)  Track: 0  
 CHANY (9,10) to (9,11)  Track: 0  
  IPIN (9,10)  Pin: 4  
  SINK (9,10)  Class: 0  
 CHANX (10,7) to (11,7)  Track: 6  
 CHANY (9,4) to (9,7)  Track: 6  
  IPIN (10,4)  Pin: 0  
  SINK (10,4)  Class: 0  
 CHANY (9,9) to (9,10)  Track: 3  
  IPIN (9,9)  Pin: 4  
  SINK (9,9)  Class: 0  
 CHANY (9,7) to (9,8)  Track: 3  
 CHANX (8,6) to (9,6)  Track: 3  
  IPIN (8,7)  Pin: 8  
  SINK (8,7)  Class: 0  
  OPIN (10,7)  Pin: 20  
 CHANY (10,7) to (10,8)  Track: 5  
 CHANY (10,5) to (10,6)  Track: 5  
  IPIN (11,5)  Pin: 0  
  SINK (11,5)  Class: 0  
 CHANY (9,7) to (9,10)  Track: 10  
 CHANY (9,11)  Track: 10  
  IPIN (9,11)  Pin: 4  
  SINK (9,11)  Class: 0  
  OPIN (9,8)  Pin: 16  
 CHANY (8,8) to (8,9)  Track: 2  
  IPIN (9,8)  Pin: 0  
  SINK (9,8)  Class: 0  
  OPIN (10,7)  Pin: 28  
 CHANX (10,7) to (11,7)  Track: 0  
 CHANX (8,7) to (9,7)  Track: 0  
  IPIN (8,8)  Pin: 8  
  SINK (8,8)  Class: 0  
  OPIN (10,7)  Pin: 20  
 CHANY (10,7) to (10,8)  Track: 1  
 CHANX (11,8)  Track: 1  
  IPIN (11,9)  Pin: 8  
  SINK (11,9)  Class: 0  
 CHANY (9,8) to (9,9)  Track: 0  
  IPIN (10,8)  Pin: 0  
  SINK (10,8)  Class: 0  
 CHANX (10,7) to (11,7)  Track: 0  
 CHANY (11,8) to (11,9)  Track: 0  
  IPIN (11,8)  Pin: 4  
  SINK (11,8)  Class: 0  
 CHANY (10,7) to (10,8)  Track: 5  
  IPIN (11,7)  Pin: 0  
  SINK (11,7)  Class: 0  
The folding stage: 38

Net 330 (PO[0])

SOURCE (10,6)  Class: 1  
  OPIN (10,6)  Pin: 16  
 CHANY (9,6) to (9,9)  Track: 9  
 CHANY (9,2) to (9,5)  Track: 9  
  IPIN (9,2)  Pin: 4  
  OPIN (9,2)  Pin: 24  
 DIREY (9,1)  Track: 0  
  IPIN (9,1)  Pin: 12  
  OPIN (9,1)  Pin: 16  
 DIREY (9,0)  Track: 0  
  IPIN (9,0)  Pad: 0  
  SINK (9,0)  Pad: 0  


Net 331 (PO[1])

SOURCE (1,5)  Class: 1  
  OPIN (1,5)  Pin: 24  
 CHANX (1,4) to (4,4)  Track: 6  
 CHANX (5,4) to (8,4)  Track: 6  
 CHANX (9,4) to (11,4)  Track: 6  
  IPIN (9,5)  Pin: 10  
  OPIN (9,5)  Pin: 22  
 DIREX (9,5)  Track: 2  
  IPIN (10,5)  Pin: 2  
  OPIN (10,5)  Pin: 22  
 DIREX (10,5)  Track: 2  
  IPIN (11,5)  Pin: 2  
  OPIN (11,5)  Pin: 18  
 DIREX (11,5)  Track: 2  
  IPIN (12,5)  Pad: 2  
  SINK (12,5)  Pad: 2  


Net 332 (PO[2])

SOURCE (2,1)  Class: 1  
  OPIN (2,1)  Pin: 28  
 CHANX (2,1) to (5,1)  Track: 9  
 CHANX (6,1) to (9,1)  Track: 9  
 CHANX (10,1) to (11,1)  Track: 9  
  IPIN (10,2)  Pin: 8  
  OPIN (10,2)  Pin: 20  
 DIREX (10,2)  Track: 0  
  IPIN (11,2)  Pin: 32  
  OPIN (11,2)  Pin: 20  
 DIREX (11,2)  Track: 0  
  IPIN (12,2)  Pad: 0  
  SINK (12,2)  Pad: 0  


Net 333 (PO[3])

SOURCE (10,3)  Class: 1  
  OPIN (10,3)  Pin: 24  
 CHANX (10,2) to (11,2)  Track: 10  
  IPIN (10,2)  Pin: 13  
  OPIN (10,2)  Pin: 25  
 DIREY (10,1)  Track: 1  
  IPIN (10,1)  Pin: 13  
  OPIN (10,1)  Pin: 17  
 DIREX (9,1)  Track: 1  
  IPIN (9,1)  Pin: 5  
  OPIN (9,1)  Pin: 17  
 DIREY (9,0)  Track: 1  
  IPIN (9,0)  Pad: 1  
  SINK (9,0)  Pad: 1  


Net 334 (PO[4])

SOURCE (11,4)  Class: 1  
  OPIN (11,4)  Pin: 28  
 DIREY (11,4)  Track: 0  
  IPIN (11,5)  Pin: 8  
  OPIN (11,5)  Pin: 28  
 DIREY (11,5)  Track: 0  
  IPIN (11,6)  Pin: 8  
  OPIN (11,6)  Pin: 20  
 CHANY (11,6) to (11,7)  Track: 1  
  IPIN (12,6)  Pad: 3  
  SINK (12,6)  Pad: 3  


Net 335 (PO[5])

SOURCE (9,4)  Class: 1  
  OPIN (9,4)  Pin: 28  
 CHANX (9,4) to (10,4)  Track: 0  
 CHANX (11,4)  Track: 0  
  IPIN (11,5)  Pin: 10  
  OPIN (11,5)  Pin: 30  
 DIREY (11,5)  Track: 2  
  IPIN (11,6)  Pin: 10  
  OPIN (11,6)  Pin: 22  
 DIREX (11,6)  Track: 2  
  IPIN (12,6)  Pad: 2  
  SINK (12,6)  Pad: 2  


Net 336 (PO[6])

SOURCE (8,3)  Class: 1  
  OPIN (8,3)  Pin: 24  
 DIREY (8,2)  Track: 0  
  IPIN (8,2)  Pin: 12  
  OPIN (8,2)  Pin: 24  
 DIREY (8,1)  Track: 0  
  IPIN (8,1)  Pin: 12  
  OPIN (8,1)  Pin: 16  
 DIREY (8,0)  Track: 0  
  IPIN (8,0)  Pad: 0  
  SINK (8,0)  Pad: 0  


Net 337 (PO[7])

SOURCE (2,9)  Class: 1  
  OPIN (2,9)  Pin: 20  
 CHANY (2,9) to (2,10)  Track: 5  
 CHANX (3,10) to (4,10)  Track: 5  
 CHANY (4,11)  Track: 5  
  IPIN (5,11)  Pin: 0  
  OPIN (5,11)  Pin: 20  
 DIREX (5,11)  Track: 0  
  IPIN (6,11)  Pin: 32  
  OPIN (6,11)  Pin: 16  
 DIREY (6,11)  Track: 0  
  IPIN (6,12)  Pad: 0  
  SINK (6,12)  Pad: 0  


Net 338 (PO[8])

SOURCE (8,9)  Class: 1  
  OPIN (8,9)  Pin: 28  
 DIREY (8,9)  Track: 0  
  IPIN (8,10)  Pin: 8  
  OPIN (8,10)  Pin: 28  
 DIREY (8,10)  Track: 0  
  IPIN (8,11)  Pin: 8  
  OPIN (8,11)  Pin: 20  
 DIREX (8,11)  Track: 0  
  IPIN (9,11)  Pin: 32  
  OPIN (9,11)  Pin: 20  
 CHANY (9,11)  Track: 3  
  IPIN (10,11)  Pin: 1  
  OPIN (10,11)  Pin: 21  
 DIREX (10,11)  Track: 1  
  IPIN (11,11)  Pin: 1  
  OPIN (11,11)  Pin: 17  
 DIREY (11,11)  Track: 1  
  IPIN (11,12)  Pad: 1  
  SINK (11,12)  Pad: 1  


Net 339 (PO[9])

SOURCE (2,8)  Class: 1  
  OPIN (2,8)  Pin: 20  
 CHANY (2,8) to (2,11)  Track: 8  
 CHANX (3,7) to (6,7)  Track: 8  
 CHANX (7,7) to (10,7)  Track: 8  
 CHANX (11,7)  Track: 8  
  IPIN (11,7)  Pin: 15  
  OPIN (11,7)  Pin: 27  
 DIREY (11,6)  Track: 3  
  IPIN (11,6)  Pin: 15  
  OPIN (11,6)  Pin: 19  
 DIREX (11,6)  Track: 3  
  IPIN (12,6)  Pad: 7  
  SINK (12,6)  Pad: 7  


Net 340 (PO[10])

SOURCE (1,4)  Class: 1  
  OPIN (1,4)  Pin: 24  
 DIREY (1,3)  Track: 0  
  IPIN (1,3)  Pin: 12  
  OPIN (1,3)  Pin: 24  
 DIREY (1,2)  Track: 0  
  IPIN (1,2)  Pin: 12  
  OPIN (1,2)  Pin: 24  
 DIREY (1,1)  Track: 0  
  IPIN (1,1)  Pin: 12  
  OPIN (1,1)  Pin: 20  
 DIREX (1,1)  Track: 0  
  IPIN (2,1)  Pin: 32  
  OPIN (2,1)  Pin: 16  
 DIREY (2,0)  Track: 0  
  IPIN (2,0)  Pad: 0  
  SINK (2,0)  Pad: 0  


Net 341 (PO[11])

SOURCE (1,9)  Class: 1  
  OPIN (1,9)  Pin: 28  
 DIREY (1,9)  Track: 0  
  IPIN (1,10)  Pin: 8  
  OPIN (1,10)  Pin: 28  
 DIREY (1,10)  Track: 0  
  IPIN (1,11)  Pin: 8  
  OPIN (1,11)  Pin: 20  
 DIREX (1,11)  Track: 0  
  IPIN (2,11)  Pin: 32  
  OPIN (2,11)  Pin: 24  
 DIREY (2,11)  Track: 0  
  IPIN (2,12)  Pad: 0  
  SINK (2,12)  Pad: 0  


Net 342 (PO[12])

SOURCE (9,5)  Class: 1  
  OPIN (9,5)  Pin: 20  
 CHANY (9,5) to (9,8)  Track: 8  
 CHANX (10,8) to (11,8)  Track: 8  
  IPIN (10,9)  Pin: 9  
  OPIN (10,9)  Pin: 21  
 DIREX (10,9)  Track: 1  
  IPIN (11,9)  Pin: 1  
  OPIN (11,9)  Pin: 17  
 DIREX (11,9)  Track: 1  
  IPIN (12,9)  Pad: 1  
  SINK (12,9)  Pad: 1  


Net 343 (PO[13])

SOURCE (2,11)  Class: 1  
  OPIN (2,11)  Pin: 20  
 CHANY (2,11)  Track: 1  
  IPIN (3,11)  Pin: 2  
  OPIN (3,11)  Pin: 22  
 DIREX (3,11)  Track: 2  
  IPIN (4,11)  Pin: 2  
  OPIN (4,11)  Pin: 22  
 DIREY (4,11)  Track: 2  
  IPIN (4,12)  Pad: 2  
  SINK (4,12)  Pad: 2  


Net 344 (PO[14])

SOURCE (4,11)  Class: 1  
  OPIN (4,11)  Pin: 16  
 DIREY (4,11)  Track: 0  
  IPIN (4,12)  Pad: 0  
  SINK (4,12)  Pad: 0  


Net 345 (PO[15])

SOURCE (2,10)  Class: 1  
  OPIN (2,10)  Pin: 16  
 CHANY (1,10) to (1,11)  Track: 9  
  IPIN (1,10)  Pin: 5  
  OPIN (1,10)  Pin: 25  
 DIREY (1,9)  Track: 1  
  IPIN (1,9)  Pin: 13  
  OPIN (1,9)  Pin: 29  
 DIREX (0,9)  Track: 1  
  IPIN (0,9)  Pad: 1  
  SINK (0,9)  Pad: 1  


Net 346 (PO[16])

SOURCE (1,7)  Class: 1  
  OPIN (1,7)  Pin: 24  
 CHANX (1,6) to (2,6)  Track: 5  
 CHANX (3,6) to (4,6)  Track: 5  
 CHANY (4,5) to (4,6)  Track: 5  
 CHANY (4,3) to (4,4)  Track: 5  
 CHANY (4,1) to (4,2)  Track: 5  
 CHANX (5,0) to (6,0)  Track: 5  
  IPIN (5,0)  Pad: 3  
  SINK (5,0)  Pad: 3  


Net 347 (PO[17])

SOURCE (2,2)  Class: 1  
  OPIN (2,2)  Pin: 24  
 DIREY (2,1)  Track: 0  
  IPIN (2,1)  Pin: 12  
  OPIN (2,1)  Pin: 20  
 CHANY (2,1) to (2,2)  Track: 1  
 CHANX (3,0) to (4,0)  Track: 1  
  IPIN (3,0)  Pad: 0  
  SINK (3,0)  Pad: 0  


Net 348 (PO[18])

SOURCE (8,4)  Class: 1  
  OPIN (8,4)  Pin: 24  
 CHANX (8,3) to (9,3)  Track: 5  
  IPIN (8,3)  Pin: 13  
  OPIN (8,3)  Pin: 25  
 DIREY (8,2)  Track: 1  
  IPIN (8,2)  Pin: 13  
  OPIN (8,2)  Pin: 25  
 DIREY (8,1)  Track: 1  
  IPIN (8,1)  Pin: 13  
  OPIN (8,1)  Pin: 21  
 DIREY (8,0)  Track: 1  
  IPIN (8,0)  Pad: 1  
  SINK (8,0)  Pad: 1  


Net 349 (PO[19])

SOURCE (2,4)  Class: 1  
  OPIN (2,4)  Pin: 16  
 CHANY (1,4) to (1,5)  Track: 5  
 CHANY (1,6) to (1,7)  Track: 5  
  IPIN (1,6)  Pin: 5  
  OPIN (1,6)  Pin: 17  
 DIREX (0,6)  Track: 1  
  IPIN (0,6)  Pad: 5  
  SINK (0,6)  Pad: 5  


Net 350 (PO[20])

SOURCE (2,6)  Class: 1  
  OPIN (2,6)  Pin: 16  
 DIREX (1,6)  Track: 0  
  IPIN (1,6)  Pin: 4  
  OPIN (1,6)  Pin: 28  
 DIREX (0,6)  Track: 0  
  IPIN (0,6)  Pad: 4  
  SINK (0,6)  Pad: 4  


Net 351 (PO[21])

SOURCE (7,11)  Class: 1  
  OPIN (7,11)  Pin: 16  
 CHANY (6,11)  Track: 1  
 CHANY (6,9) to (6,10)  Track: 1  
 CHANY (6,7) to (6,8)  Track: 1  
 CHANY (6,5) to (6,6)  Track: 1  
 CHANY (6,3) to (6,4)  Track: 1  
 CHANY (6,1) to (6,2)  Track: 1  
 CHANX (7,0) to (8,0)  Track: 1  
  IPIN (7,0)  Pad: 2  
  SINK (7,0)  Pad: 2  


Net 352 (PO[22])

SOURCE (9,7)  Class: 1  
  OPIN (9,7)  Pin: 20  
 CHANY (9,7) to (9,10)  Track: 10  
 CHANY (9,3) to (9,6)  Track: 10  
  IPIN (9,3)  Pin: 7  
  OPIN (9,3)  Pin: 27  
 DIREY (9,2)  Track: 3  
  IPIN (9,2)  Pin: 15  
  OPIN (9,2)  Pin: 27  
 DIREY (9,1)  Track: 3  
  IPIN (9,1)  Pin: 15  
  OPIN (9,1)  Pin: 23  
 DIREY (9,0)  Track: 3  
  IPIN (9,0)  Pad: 3  
  SINK (9,0)  Pad: 3  


Net 353 (PO[23])

SOURCE (9,6)  Class: 1  
  OPIN (9,6)  Pin: 28  
 DIREY (9,6)  Track: 0  
  IPIN (9,7)  Pin: 8  
  OPIN (9,7)  Pin: 28  
 DIREY (9,7)  Track: 0  
  IPIN (9,8)  Pin: 8  
  OPIN (9,8)  Pin: 20  
 CHANY (9,8) to (9,11)  Track: 6  
 CHANX (6,11) to (9,11)  Track: 6  
  IPIN (6,12)  Pad: 2  
  SINK (6,12)  Pad: 2  


Net 354 (PO[24])

SOURCE (1,8)  Class: 1  
  OPIN (1,8)  Pin: 24  
 DIREY (1,7)  Track: 0  
  IPIN (1,7)  Pin: 12  
  OPIN (1,7)  Pin: 20  
 DIREX (1,7)  Track: 0  
  IPIN (2,7)  Pin: 32  
  OPIN (2,7)  Pin: 24  
 CHANX (2,6) to (3,6)  Track: 3  
 CHANY (3,5) to (3,6)  Track: 3  
 CHANY (3,3) to (3,4)  Track: 3  
 CHANY (3,1) to (3,2)  Track: 3  
 CHANX (4,0) to (5,0)  Track: 3  
  IPIN (4,0)  Pad: 0  
  SINK (4,0)  Pad: 0  


Net 355 (PO[25])

SOURCE (11,6)  Class: 1  
  OPIN (11,6)  Pin: 24  
 CHANX (11,5)  Track: 11  
 CHANY (10,2) to (10,5)  Track: 11  
  IPIN (10,2)  Pin: 7  
  OPIN (10,2)  Pin: 27  
 DIREY (10,1)  Track: 3  
  IPIN (10,1)  Pin: 15  
  OPIN (10,1)  Pin: 19  
 DIREX (9,1)  Track: 3  
  IPIN (9,1)  Pin: 7  
  OPIN (9,1)  Pin: 19  
 DIREX (8,1)  Track: 3  
  IPIN (8,1)  Pin: 7  
  OPIN (8,1)  Pin: 27  
 DIREY (8,0)  Track: 3  
  IPIN (8,0)  Pad: 3  
  SINK (8,0)  Pad: 3  


Net 356 (PO[26])

SOURCE (10,9)  Class: 1  
  OPIN (10,9)  Pin: 20  
 DIREX (10,9)  Track: 0  
  IPIN (11,9)  Pin: 32  
  OPIN (11,9)  Pin: 28  
 DIREY (11,9)  Track: 0  
  IPIN (11,10)  Pin: 8  
  OPIN (11,10)  Pin: 24  
 DIREX (11,10)  Track: 0  
  IPIN (12,10)  Pad: 0  
  SINK (12,10)  Pad: 0  


Net 357 (PO[27])

SOURCE (8,6)  Class: 1  
  OPIN (8,6)  Pin: 28  
 CHANX (8,6) to (9,6)  Track: 2  
 CHANX (6,6) to (7,6)  Track: 2  
 CHANX (4,6) to (5,6)  Track: 2  
 CHANX (2,6) to (3,6)  Track: 2  
  IPIN (2,6)  Pin: 15  
  OPIN (2,6)  Pin: 19  
 DIREX (1,6)  Track: 3  
  IPIN (1,6)  Pin: 7  
  OPIN (1,6)  Pin: 19  
 DIREX (0,6)  Track: 3  
  IPIN (0,6)  Pad: 3  
  SINK (0,6)  Pad: 3  


Net 358 (PO[28])

SOURCE (8,5)  Class: 1  
  OPIN (8,5)  Pin: 28  
 CHANX (8,5) to (11,5)  Track: 6  
 CHANY (11,6) to (11,9)  Track: 6  
  IPIN (12,6)  Pad: 6  
  SINK (12,6)  Pad: 6  


Net 359 (PO[29])

SOURCE (1,2)  Class: 1  
  OPIN (1,2)  Pin: 28  
 CHANX (1,2) to (2,2)  Track: 1  
 CHANX (3,2) to (4,2)  Track: 1  
 CHANY (4,1) to (4,2)  Track: 1  
 CHANX (5,0) to (6,0)  Track: 1  
  IPIN (5,0)  Pad: 0  
  SINK (5,0)  Pad: 0  


Net 360 (PO[30])

SOURCE (1,3)  Class: 1  
  OPIN (1,3)  Pin: 20  
 DIREX (1,3)  Track: 0  
  IPIN (2,3)  Pin: 0  
  OPIN (2,3)  Pin: 24  
 CHANX (2,2) to (5,2)  Track: 11  
 CHANX (6,2) to (9,2)  Track: 11  
 CHANX (10,2) to (11,2)  Track: 11  
  IPIN (10,3)  Pin: 8  
  OPIN (10,3)  Pin: 20  
 DIREX (10,3)  Track: 0  
  IPIN (11,3)  Pin: 32  
  OPIN (11,3)  Pin: 16  
 DIREX (11,3)  Track: 0  
  IPIN (12,3)  Pad: 0  
  SINK (12,3)  Pad: 0  


Net 361 (PO[31])

SOURCE (10,5)  Class: 1  
  OPIN (10,5)  Pin: 24  
 CHANX (10,4) to (11,4)  Track: 8  
 CHANX (6,4) to (9,4)  Track: 8  
 CHANX (2,4) to (5,4)  Track: 8  
  IPIN (2,5)  Pin: 10  
  OPIN (2,5)  Pin: 18  
 DIREX (1,5)  Track: 2  
  IPIN (1,5)  Pin: 6  
  OPIN (1,5)  Pin: 18  
 DIREX (0,5)  Track: 2  
  IPIN (0,5)  Pad: 2  
  SINK (0,5)  Pad: 2  


Net 362 (clk): global net connecting:

Block clk (#1516) at (9, 0), Pin class -1.
Block Block_1 (#1517) at (10, 6), Pin class 2.
Block Block_47 (#1518) at (1, 5), Pin class 2.
Block Block_51 (#1519) at (2, 1), Pin class 2.
Block Block_59 (#1520) at (10, 3), Pin class 2.
Block Block_63 (#1521) at (11, 4), Pin class 2.
Block Block_9 (#1522) at (9, 4), Pin class 2.
Block Block_33 (#1523) at (8, 3), Pin class 2.
Block Block_10 (#1524) at (2, 9), Pin class 2.
Block Block_11 (#1525) at (8, 9), Pin class 2.
Block Block_12 (#1526) at (2, 8), Pin class 2.
Block Block_13 (#1527) at (1, 4), Pin class 2.
Block Block_14 (#1528) at (1, 9), Pin class 2.
Block Block_15 (#1529) at (9, 5), Pin class 2.
Block Block_16 (#1530) at (2, 11), Pin class 2.
Block Block_17 (#1531) at (4, 11), Pin class 2.
Block Block_18 (#1532) at (2, 10), Pin class 2.
Block Block_19 (#1533) at (1, 7), Pin class 2.
Block Block_20 (#1534) at (2, 2), Pin class 2.
Block Block_21 (#1535) at (8, 4), Pin class 2.
Block Block_22 (#1536) at (2, 4), Pin class 2.
Block Block_23 (#1537) at (2, 6), Pin class 2.
Block Block_24 (#1538) at (7, 11), Pin class 2.
Block Block_25 (#1539) at (9, 7), Pin class 2.
Block Block_55 (#1540) at (9, 6), Pin class 2.
Block Block_26 (#1541) at (1, 8), Pin class 2.
Block Block_27 (#1542) at (11, 6), Pin class 2.
Block Block_28 (#1543) at (10, 9), Pin class 2.
Block Block_29 (#1544) at (8, 6), Pin class 2.
Block Block_30 (#1545) at (8, 5), Pin class 2.
Block Block_31 (#1546) at (1, 2), Pin class 2.
Block Block_32 (#1547) at (1, 3), Pin class 2.
Block Block_40 (#1548) at (10, 5), Pin class 2.
Block Block_0 (#1549) at (10, 7), Pin class 2.
Block Block_34 (#1550) at (10, 8), Pin class 2.
Block Block_35 (#1551) at (9, 1), Pin class 2.
Block Block_36 (#1552) at (10, 2), Pin class 2.
Block Block_4 (#1553) at (11, 5), Pin class 2.
Block Block_37 (#1554) at (10, 1), Pin class 2.
Block Block_38 (#1555) at (9, 3), Pin class 2.
Block Block_39 (#1556) at (10, 11), Pin class 2.
Block Block_5 (#1557) at (9, 10), Pin class 2.
Block Block_41 (#1558) at (9, 11), Pin class 2.
Block Block_42 (#1559) at (10, 10), Pin class 2.
Block Block_43 (#1560) at (1, 10), Pin class 2.
Block Block_3 (#1561) at (2, 5), Pin class 2.
Block Block_44 (#1562) at (3, 11), Pin class 2.
Block Block_45 (#1563) at (6, 11), Pin class 2.
Block Block_46 (#1564) at (5, 11), Pin class 2.
Block Block_2 (#1565) at (8, 7), Pin class 2.
Block Block_48 (#1566) at (8, 8), Pin class 2.
Block Block_49 (#1567) at (2, 7), Pin class 2.
Block Block_50 (#1568) at (8, 1), Pin class 2.
Block Block_6 (#1569) at (8, 10), Pin class 2.
Block Block_52 (#1570) at (8, 11), Pin class 2.
Block Block_53 (#1571) at (11, 8), Pin class 2.
Block Block_54 (#1572) at (9, 2), Pin class 2.
Block Block_8 (#1573) at (9, 8), Pin class 2.
Block Block_56 (#1574) at (11, 7), Pin class 2.
Block Block_57 (#1575) at (11, 9), Pin class 2.
Block Block_58 (#1576) at (9, 9), Pin class 2.
Block Block_7 (#1577) at (1, 6), Pin class 2.
Block Block_60 (#1578) at (8, 2), Pin class 2.
Block Block_61 (#1579) at (2, 3), Pin class 2.
Block Block_62 (#1580) at (10, 4), Pin class 2.


Net 363 (l1)

SOURCE (2,5)  Class: 1  
  OPIN (2,5)  Pin: 28  
 DIREY (2,5)  Track: 0  
  IPIN (2,6)  Pin: 8  
  OPIN (2,6)  Pin: 28  
 DIREY (2,6)  Track: 0  
  IPIN (2,7)  Pin: 8  
  OPIN (2,7)  Pin: 28  
 CHANX (2,7) to (3,7)  Track: 0  
 CHANX (4,7) to (5,7)  Track: 0  
 CHANX (6,7) to (7,7)  Track: 0  
 CHANY (7,8) to (7,9)  Track: 0  
  IPIN (8,8)  Pin: 0  
  OPIN (8,8)  Pin: 28  
 DIREY (8,8)  Track: 0  
  IPIN (8,9)  Pin: 8  
  SINK (8,9)  Class: 0  
SOURCE (2,5)  Class: 1  
  OPIN (2,5)  Pin: 20  
 CHANY (2,5) to (2,8)  Track: 9  
 CHANX (3,8) to (6,8)  Track: 9  
 CHANX (7,8) to (10,8)  Track: 9  
 CHANY (10,9) to (10,11)  Track: 9  
  IPIN (10,9)  Pin: 4  
  SINK (10,9)  Class: 0  
  OPIN (2,6)  Pin: 28  
 CHANX (2,6) to (5,6)  Track: 10  
 CHANX (6,6) to (9,6)  Track: 10  
 CHANX (10,6) to (11,6)  Track: 10  
  IPIN (10,6)  Pin: 12  
  OPIN (10,6)  Pin: 20  
 DIREX (10,6)  Track: 0  
  IPIN (11,6)  Pin: 0  
  SINK (11,6)  Class: 0  
  OPIN (2,6)  Pin: 28  
 CHANX (2,6) to (5,6)  Track: 11  
 CHANX (6,6) to (9,6)  Track: 11  
 CHANY (9,7) to (9,10)  Track: 11  
  IPIN (9,7)  Pin: 4  
  SINK (9,7)  Class: 0  
SOURCE (2,5)  Class: 1  
  OPIN (2,5)  Pin: 24  
 DIREY (2,4)  Track: 0  
  IPIN (2,4)  Pin: 12  
  OPIN (2,4)  Pin: 24  
 CHANX (2,3) to (5,3)  Track: 6  
 CHANX (6,3) to (9,3)  Track: 6  
 CHANY (9,4) to (9,7)  Track: 6  
  IPIN (9,4)  Pin: 4  
  SINK (9,4)  Class: 0  
 CHANX (6,3) to (9,3)  Track: 6  
 CHANX (10,3) to (11,3)  Track: 6  
  IPIN (10,3)  Pin: 12  
  SINK (10,3)  Class: 0  
 CHANX (2,6) to (5,6)  Track: 10  
 CHANY (5,7) to (5,10)  Track: 10  
 CHANY (5,11)  Track: 10  
  IPIN (6,11)  Pin: 0  
  OPIN (6,11)  Pin: 20  
 DIREX (6,11)  Track: 0  
  IPIN (7,11)  Pin: 0  
  SINK (7,11)  Class: 0  
  OPIN (2,5)  Pin: 28  
 CHANX (2,5) to (3,5)  Track: 1  
 CHANX (4,5) to (5,5)  Track: 1  
 CHANX (6,5) to (7,5)  Track: 1  
 CHANY (7,6) to (7,7)  Track: 1  
  IPIN (8,6)  Pin: 0  
  SINK (8,6)  Class: 0  
  OPIN (2,5)  Pin: 28  
 CHANX (2,5) to (5,5)  Track: 9  
 CHANX (6,5) to (9,5)  Track: 9  
 CHANX (10,5) to (11,5)  Track: 9  
  IPIN (10,6)  Pin: 8  
  SINK (10,6)  Class: 0  
  OPIN (2,6)  Pin: 28  
 CHANX (2,6) to (3,6)  Track: 4  
 CHANY (3,7) to (3,8)  Track: 4  
 CHANY (3,9) to (3,10)  Track: 4  
 CHANY (3,11)  Track: 4  
  IPIN (4,11)  Pin: 0  
  SINK (4,11)  Class: 0  
SOURCE (2,5)  Class: 1  
  OPIN (2,5)  Pin: 16  
 DIREX (1,5)  Track: 0  
  IPIN (1,5)  Pin: 4  
  OPIN (1,5)  Pin: 28  
 CHANX (1,5) to (4,5)  Track: 8  
 CHANX (5,5) to (8,5)  Track: 8  
 CHANX (9,5) to (11,5)  Track: 8  
  IPIN (9,6)  Pin: 8  
  SINK (9,6)  Class: 0  
  OPIN (2,5)  Pin: 24  
 CHANX (2,4) to (5,4)  Track: 7  
 CHANX (6,4) to (9,4)  Track: 7  
 CHANX (10,4) to (11,4)  Track: 7  
  IPIN (10,4)  Pin: 12  
  OPIN (10,4)  Pin: 20  
 DIREX (10,4)  Track: 0  
  IPIN (11,4)  Pin: 0  
  SINK (11,4)  Class: 0  
 CHANX (6,4) to (9,4)  Track: 7  
 CHANY (9,5) to (9,8)  Track: 7  
  IPIN (9,5)  Pin: 4  
  SINK (9,5)  Class: 0  
  OPIN (2,5)  Pin: 24  
 CHANX (2,4) to (3,4)  Track: 2  
 CHANX (4,4) to (5,4)  Track: 2  
 CHANX (6,4) to (7,4)  Track: 2  
 CHANX (8,4) to (9,4)  Track: 2  
  IPIN (8,4)  Pin: 12  
  SINK (8,4)  Class: 0  
 CHANX (8,4) to (9,4)  Track: 2  
  IPIN (8,5)  Pin: 8  
  SINK (8,5)  Class: 0  
 CHANX (6,4) to (7,4)  Track: 2  
 CHANY (7,3) to (7,4)  Track: 2  
  IPIN (8,3)  Pin: 0  
  SINK (8,3)  Class: 0  
 CHANX (10,4) to (11,4)  Track: 7  
  IPIN (10,5)  Pin: 8  
  SINK (10,5)  Class: 0  
  OPIN (2,7)  Pin: 28  
 DIREY (2,7)  Track: 0  
  IPIN (2,8)  Pin: 8  
  OPIN (2,8)  Pin: 16  
 DIREX (1,8)  Track: 0  
  IPIN (1,8)  Pin: 4  
  SINK (1,8)  Class: 0  
 CHANX (2,5) to (5,5)  Track: 9  
 CHANY (1,2) to (1,5)  Track: 9  
  IPIN (1,2)  Pin: 4  
  SINK (1,2)  Class: 0  
 CHANY (1,2) to (1,5)  Track: 9  
  IPIN (2,2)  Pin: 0  
  SINK (2,2)  Class: 0  
 CHANX (2,4) to (5,4)  Track: 7  
 CHANY (1,1) to (1,4)  Track: 7  
  IPIN (2,1)  Pin: 0  
  SINK (2,1)  Class: 0  
 CHANY (3,9) to (3,10)  Track: 4  
 CHANX (2,10) to (3,10)  Track: 4  
  IPIN (2,11)  Pin: 8  
  SINK (2,11)  Class: 0  
  OPIN (2,5)  Pin: 16  
 CHANY (1,5) to (1,8)  Track: 8  
 CHANY (1,9) to (1,11)  Track: 8  
  IPIN (1,9)  Pin: 4  
  SINK (1,9)  Class: 0  
 CHANX (2,4) to (3,4)  Track: 2  
 CHANY (1,3) to (1,4)  Track: 2  
  IPIN (1,3)  Pin: 4  
  SINK (1,3)  Class: 0  
 CHANX (2,5) to (3,5)  Track: 1  
 CHANY (1,4) to (1,5)  Track: 1  
  IPIN (1,4)  Pin: 4  
  SINK (1,4)  Class: 0  
  OPIN (2,5)  Pin: 16  
 CHANY (1,5) to (1,6)  Track: 4  
 CHANY (1,7) to (1,8)  Track: 4  
  IPIN (1,7)  Pin: 4  
  SINK (1,7)  Class: 0  
 CHANX (2,5) to (5,5)  Track: 9  
 CHANY (5,6) to (5,9)  Track: 9  
 CHANX (2,9) to (5,9)  Track: 9  
  IPIN (2,10)  Pin: 8  
  SINK (2,10)  Class: 0  
 CHANX (2,6) to (3,6)  Track: 4  
  IPIN (2,6)  Pin: 12  
  SINK (2,6)  Class: 0  
  OPIN (2,4)  Pin: 24  
 CHANX (2,3) to (3,3)  Track: 5  
  IPIN (2,4)  Pin: 8  
  SINK (2,4)  Class: 0  
 CHANY (1,9) to (1,11)  Track: 8  
  IPIN (2,9)  Pin: 0  
  SINK (2,9)  Class: 0  
  OPIN (1,5)  Pin: 28  
 CHANX (1,5) to (2,5)  Track: 4  
  IPIN (1,5)  Pin: 12  
  SINK (1,5)  Class: 0  
  OPIN (2,8)  Pin: 16  
 CHANY (1,8) to (1,9)  Track: 0  
  IPIN (2,8)  Pin: 0  
  SINK (2,8)  Class: 0  


Net 364 (l2)

SOURCE (8,7)  Class: 1  
  OPIN (8,7)  Pin: 16  
 CHANY (7,7) to (7,8)  Track: 4  
 CHANX (6,6) to (7,6)  Track: 4  
 CHANX (4,6) to (5,6)  Track: 4  
 CHANY (3,5) to (3,6)  Track: 4  
 CHANY (3,3) to (3,4)  Track: 4  
 CHANX (2,2) to (3,2)  Track: 4  
  IPIN (2,3)  Pin: 8  
  SINK (2,3)  Class: 0  
SOURCE (8,7)  Class: 1  
  OPIN (8,7)  Pin: 24  
 CHANX (8,6) to (9,6)  Track: 3  
 CHANY (9,5) to (9,6)  Track: 3  
 CHANY (9,3) to (9,4)  Track: 3  
 CHANY (9,1) to (9,2)  Track: 3  
  IPIN (10,1)  Pin: 0  
  SINK (10,1)  Class: 0  
 CHANY (9,1) to (9,2)  Track: 3  
  IPIN (9,1)  Pin: 4  
  SINK (9,1)  Class: 0  
 CHANY (9,3) to (9,4)  Track: 3  
 CHANX (10,2) to (11,2)  Track: 3  
  IPIN (10,2)  Pin: 12  
  SINK (10,2)  Class: 0  
 CHANY (3,5) to (3,6)  Track: 4  
 CHANX (2,4) to (3,4)  Track: 4  
  IPIN (2,5)  Pin: 8  
  SINK (2,5)  Class: 0  
 CHANY (7,7) to (7,8)  Track: 4  
 CHANY (7,5) to (7,6)  Track: 4  
 CHANY (7,3) to (7,4)  Track: 4  
 CHANY (7,1) to (7,2)  Track: 4  
  IPIN (8,1)  Pin: 0  
  SINK (8,1)  Class: 0  
SOURCE (8,7)  Class: 1  
  OPIN (8,7)  Pin: 20  
 CHANY (8,7) to (8,10)  Track: 9  
 CHANX (5,10) to (8,10)  Track: 9  
 CHANX (1,10) to (4,10)  Track: 9  
  IPIN (1,10)  Pin: 12  
  SINK (1,10)  Class: 0  
SOURCE (8,7)  Class: 1  
  OPIN (8,7)  Pin: 28  
 CHANX (8,7) to (9,7)  Track: 5  
 CHANX (6,7) to (7,7)  Track: 5  
 CHANX (4,7) to (5,7)  Track: 5  
 CHANX (2,7) to (3,7)  Track: 5  
  IPIN (2,7)  Pin: 12  
  SINK (2,7)  Class: 0  
 CHANY (8,7) to (8,10)  Track: 9  
 CHANX (5,6) to (8,6)  Track: 9  
 CHANX (1,6) to (4,6)  Track: 9  
  IPIN (1,6)  Pin: 12  
  SINK (1,6)  Class: 0  
 CHANY (8,7) to (8,10)  Track: 9  
 CHANY (8,11)  Track: 9  
  IPIN (9,11)  Pin: 2  
  OPIN (9,11)  Pin: 22  
 CHANY (9,11)  Track: 10  
  IPIN (10,11)  Pin: 0  
  SINK (10,11)  Class: 0  
 CHANY (7,7) to (7,8)  Track: 4  
 CHANY (7,9) to (7,10)  Track: 4  
 CHANX (6,10) to (7,10)  Track: 4  
  IPIN (6,11)  Pin: 8  
  SINK (6,11)  Class: 0  
 CHANX (8,7) to (9,7)  Track: 5  
 CHANY (9,6) to (9,7)  Track: 5  
 CHANY (9,4) to (9,5)  Track: 5  
  IPIN (10,4)  Pin: 0  
  SINK (10,4)  Class: 0  
  OPIN (8,7)  Pin: 20  
 DIREX (8,7)  Track: 0  
  IPIN (9,7)  Pin: 0  
  OPIN (9,7)  Pin: 24  
 CHANX (9,6) to (10,6)  Track: 5  
 CHANY (10,5) to (10,6)  Track: 5  
  IPIN (11,5)  Pin: 0  
  SINK (11,5)  Class: 0  
 CHANX (8,7) to (9,7)  Track: 5  
 CHANY (9,8) to (9,9)  Track: 5  
 CHANX (10,9) to (11,9)  Track: 5  
  IPIN (10,10)  Pin: 8  
  SINK (10,10)  Class: 0  
  OPIN (8,7)  Pin: 24  
 DIREY (8,6)  Track: 0  
  IPIN (8,6)  Pin: 12  
  OPIN (8,6)  Pin: 16  
 CHANY (7,6) to (7,9)  Track: 6  
 CHANY (7,2) to (7,5)  Track: 6  
  IPIN (8,2)  Pin: 0  
  SINK (8,2)  Class: 0  
 CHANY (8,7) to (8,10)  Track: 9  
 CHANY (8,3) to (8,6)  Track: 9  
 CHANX (9,2) to (11,2)  Track: 9  
  IPIN (9,2)  Pin: 12  
  SINK (9,2)  Class: 0  
  OPIN (8,7)  Pin: 16  
 CHANY (7,7) to (7,10)  Track: 8  
 CHANX (4,10) to (7,10)  Track: 8  
 CHANY (3,11)  Track: 8  
  IPIN (3,11)  Pin: 4  
  SINK (3,11)  Class: 0  
  OPIN (8,7)  Pin: 20  
 CHANY (8,7) to (8,8)  Track: 1  
 CHANX (9,8) to (10,8)  Track: 1  
 CHANX (11,8)  Track: 1  
  IPIN (11,9)  Pin: 8  
  SINK (11,9)  Class: 0  
 CHANX (9,6) to (10,6)  Track: 5  
 CHANX (11,6)  Track: 5  
  IPIN (11,7)  Pin: 8  
  SINK (11,7)  Class: 0  
 CHANX (11,8)  Track: 1  
  IPIN (11,8)  Pin: 12  
  SINK (11,8)  Class: 0  
 CHANY (8,3) to (8,6)  Track: 9  
  IPIN (9,3)  Pin: 0  
  SINK (9,3)  Class: 0  
 CHANX (5,10) to (8,10)  Track: 9  
  IPIN (5,11)  Pin: 8  
  SINK (5,11)  Class: 0  
 CHANY (7,7) to (7,10)  Track: 8  
 CHANX (8,10) to (11,10)  Track: 8  
  IPIN (8,10)  Pin: 12  
  SINK (8,10)  Class: 0  
 CHANY (8,7) to (8,10)  Track: 9  
 CHANX (9,10) to (11,10)  Track: 9  
  IPIN (9,10)  Pin: 12  
  SINK (9,10)  Class: 0  
 CHANX (9,8) to (10,8)  Track: 1  
  IPIN (9,9)  Pin: 8  
  SINK (9,9)  Class: 0  
 CHANY (9,8) to (9,9)  Track: 5  
  IPIN (9,8)  Pin: 4  
  SINK (9,8)  Class: 0  
 CHANY (9,8) to (9,9)  Track: 5  
  IPIN (10,8)  Pin: 0  
  SINK (10,8)  Class: 0  
 CHANY (8,11)  Track: 9  
  IPIN (8,11)  Pin: 4  
  SINK (8,11)  Class: 0  
 CHANY (8,11)  Track: 9  
  IPIN (9,11)  Pin: 0  
  SINK (9,11)  Class: 0  
 CHANX (8,7) to (9,7)  Track: 5  
 CHANX (10,7) to (11,7)  Track: 5  
  IPIN (10,7)  Pin: 12  
  SINK (10,7)  Class: 0  
 CHANX (8,7) to (9,7)  Track: 5  
  IPIN (8,8)  Pin: 8  
  SINK (8,8)  Class: 0  
