<!DOCTYPE html>
<html lang="en-US" dir="ltr">
  <head>
    <base href="/mount/ultralaser_home/Projects/c2_wiki_recovery/out/">
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <link rel="stylesheet" href="style.css">
  </head>
  <body>
    <div class="page">
      <h1>
        <img src="wiki.gif" />
        Vhdl Language
      </h1>
      <p>
        VHDL, the VHSIC (Very-High-Speed Integrated Circuit) Hardware Description Language is a language initially designed for documenting the internals of ASICs. It has since been adapted and extended for the design of new ASICs.
      </p>
      <p>
        The language syntax is based on that of <a href="AdaLanguage.html">AdaLanguage</a>, with extensions to deal with the asynchronous nature of hardware designs.
      </p>
      <p>
        For example, this is how a simple 4-bit counter can be specified in VHDL (note that this example may contain bugs or syntax errors. This is all written from memory and it's quite a while since I last wrote any VHDL):
      </p>
      <code>
        library ieee;<br/>
        use ieee.std_logic_1164.all;<br/>
        use ieee.std_logic_arith.all;<br/>
        use ieee.std_logic_unsigned.all;<br/>
      </code>
      <code>
        -- the interface of the counter<br/>
        entity counter is<br/>
        port(<br/>
        CLK		: in std_logic;<br/>
        RST		: in std_logic;<br/>
      </code>
      <code>
        O		: out std_logic_vector(3 downto 0));<br/>
        end entity;<br/>
      </code>
      <code>
        -- the rtl architecture of the entity. One entity can have multiple<br/>
        -- architectures, the appropriate architecture being selected at<br/>
        -- instantation.<br/>
        architecture rtl of counter is<br/>
        signal value		: std_logic_vector(3 downto 0);<br/>
        begin<br/>
        -- sequential process<br/>
        process (CLK,RST)<br/>
        begin<br/>
        -- reset logic<br/>
        if (RST = '1') then<br/>
        value <= (others => '0');<br/>
      </code>
      <code>
        -- increment counter on the rising edge of the clock<br/>
        elsif (rising_edge(CLK)) then<br/>
        value <= value + 1;<br/>
        end if;<br/>
        end process;<br/>
      </code>
      <code>
        -- concurrent statement to output the counter value<br/>
        O <= value;<br/>
        end rtl;<br/>
      </code>
      <p>
        When synthesised this results in a hardware description that can be loaded into a ProgrammableLogic device or etched into silicon.
      </p>
      <p>
        One of the many traps for the unwary with VHDL is that not every construct is readily synthesisable. Sometimes an alternative way must be found to describe something to avoid using 90% of the target for a simple FIFO.
      </p>
      <p>
        More information:
      </p>
      <ul>
        <li>
           Wikipedia: <a href="http://en.wikipedia.org/wiki/VHDL">http://en.wikipedia.org/wiki/VHDL</a>
        </li>
        <li>
           The VHDL Cookbook: <a href="http://tech-www.informatik.uni-hamburg.de/vhdl/doc/cookbook/VHDL-Cookbook.pdf">http://tech-www.informatik.uni-hamburg.de/vhdl/doc/cookbook/VHDL-Cookbook.pdf</a>
        </li>
        <li>
           OpenCores, many freely usable VHDL cores: <a href="http://www.opencores.org/">http://www.opencores.org/</a>
        </li>
      </ul>
      <hr/>
      <p>
        A <a href="ComputationalLanguage.html">ComputationalLanguage</a>
      </p>
      <p>
        <a href="CategoryProgrammingLanguage.html">CategoryProgrammingLanguage</a>
      </p>
    </div>
  </body>
</html>