 -u "E:/Programme/Active-HDL 10.1/bin/systf.dll" -v2k5  "c:\FPGA\atlys_sdr\hdl\soc_top.v"  -i "c:\FPGA\atlys_sdr\hdl\mor1kx" -i "c:\FPGA\atlys_sdr\hdl\wb_intercon" -i "c:\FPGA\atlys_sdr\hdl\sim\flash" -i "c:\FPGA\atlys_sdr\hdl\include" -i "c:\FPGA\atlys_sdr\hdl\coregen\xilinx_ddr2\user_design\sim"  -cs  -g 5  -r -li "c:\FPGA\atlys_sdr\active_hdl\atlys_sdr\soc\compile\soc.epr" -p "c:\FPGA\atlys_sdr\active_hdl\atlys_sdr\soc\soc"  -b "unisim" -b "xilinxcorelib" 