Info: Generated by version: 22.4 build 94
Info: Starting: Create simulation model
Info: qsys-generate /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/my_sys.qsys --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/my_sys --family=Agilex --part=AGMF039R47A2E2VR0
Progress: Loading HBM2e_AXI_BFM_Simulation/my_sys.qsys
Progress: Reading input file
Progress: Parameterizing module axi_reset
Progress: Parameterizing module clk100
Progress: Parameterizing module hbm_fp_0
Progress: Parameterizing module intel_noc_clock_ctrl_0
Progress: Parameterizing module intel_noc_initiator_0
Progress: Parameterizing module iopll_0
Progress: Parameterizing module mgc_axi4_master_0
Progress: Parameterizing module mgc_axi4_master_1
Progress: Parameterizing module noc_reset
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: my_sys.hbm_fp_0: Warnings found in IP parameterization.
Component Instantiation Warning: my_sys.intel_noc_initiator_0: Warnings found in IP parameterization.
Info: my_sys: "Transforming system: my_sys"
Info: Interconnect is inserted between master mgc_axi4_master_0.altera_axi4_master and slave intel_noc_initiator_0.s0_axi4 because the master has awregion signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_0.altera_axi4_master and slave intel_noc_initiator_0.s0_axi4 because the master has arregion signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_0.altera_axi4_master and slave intel_noc_initiator_0.s0_axi4 because the master has awaddr signal 64 bit wide, but the slave is 44 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_0.altera_axi4_master and slave intel_noc_initiator_0.s0_axi4 because the master has awuser signal 8 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_0.altera_axi4_master and slave intel_noc_initiator_0.s0_axi4 because the master has araddr signal 64 bit wide, but the slave is 44 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_0.altera_axi4_master and slave intel_noc_initiator_0.s0_axi4 because the master has aruser signal 8 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_0.altera_axi4_master and slave intel_noc_initiator_0.s0_axi4 because the master has ruser signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_0.altera_axi4_master and slave intel_noc_initiator_0.s0_axi4 because the master has wuser signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_1.altera_axi4_master and slave intel_noc_initiator_0.s1_axi4 because the master has awregion signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_1.altera_axi4_master and slave intel_noc_initiator_0.s1_axi4 because the master has arregion signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_1.altera_axi4_master and slave intel_noc_initiator_0.s1_axi4 because the master has awaddr signal 64 bit wide, but the slave is 44 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_1.altera_axi4_master and slave intel_noc_initiator_0.s1_axi4 because the master has awuser signal 8 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_1.altera_axi4_master and slave intel_noc_initiator_0.s1_axi4 because the master has araddr signal 64 bit wide, but the slave is 44 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_1.altera_axi4_master and slave intel_noc_initiator_0.s1_axi4 because the master has aruser signal 8 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_1.altera_axi4_master and slave intel_noc_initiator_0.s1_axi4 because the master has ruser signal 8 bit wide, but the slave is 32 bit wide.
Info: Interconnect is inserted between master mgc_axi4_master_1.altera_axi4_master and slave intel_noc_initiator_0.s1_axi4 because the master has wuser signal 8 bit wide, but the slave is 32 bit wide.
Info: my_sys: "Naming system components in system: my_sys"
Info: my_sys: "Processing generation queue"
Info: my_sys: "Generating: my_sys"
Info: my_sys: "Generating: axi_reset"
Info: my_sys: "Generating: clk100"
Info: my_sys: "Generating: my_sys_hbm_fp_0"
Info: my_sys: "Generating: my_sys_intel_noc_clock_ctrl_0"
Info: my_sys: "Generating: my_sys_intel_noc_initiator_0"
Info: my_sys: "Generating: my_sys_iopll_0"
Info: my_sys: "Generating: my_sys_mgc_axi4_master_0"
Info: my_sys: "Generating: noc_reset"
Info: my_sys: "Generating: my_sys_altera_mm_interconnect_1920_5ioayuq"
Info: my_sys: "Generating: my_sys_altera_mm_interconnect_1920_dxipmqi"
Info: my_sys: "Generating: altera_reset_controller"
Info: my_sys: "Generating: my_sys_altera_merlin_axi_translator_1921_uetfduq"
Info: my_sys: Done "my_sys" with 13 modules, 7 files
Info: Generating the following file(s) for MODELSIM simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/my_sys/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/my_sys/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/my_sys.qsys --simulator=MODELSIM --output-directory=/nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/my_sys/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/my_sys/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /nfs/site/disks/psg_data_14/kweldon/design_files/examples/simulations/hbm_simulation/agilex/axi_driver/HBM2e_AXI_BFM_Simulation/my_sys/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
