In Xilinx, create a new project by following the instructions provided in the verilog_tools presentation, and add these .v files as source files to the created project.
