// Seed: 3261971954
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5, id_6, id_7, id_8, id_9;
  wire id_10, id_11;
  wire id_12;
  assign id_11 = id_8;
  tri0 id_13 = 1, id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  wire id_18;
  wire id_19, id_20;
  wire id_21, id_22;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  int  id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
  tri0 id_6 = 1, id_7;
  wire id_8, id_9, id_10;
endmodule
