<?xml version="1.0" encoding="UTF-8"?>
<gtr:projectOverview xmlns:gtr="http://gtr.rcuk.ac.uk/api"><gtr:projectComposition><gtr:collaborations/><gtr:leadResearchOrganisation url="http://gtr.rcuk.ac.uk:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:department>Electrical, Electronic &amp; Computer Eng</gtr:department><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:typeInd>RO</gtr:typeInd></gtr:leadResearchOrganisation><gtr:organisationRoles><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/5E2B04DD-4A03-45ED-9892-61C5CCB8AC68"><gtr:id>5E2B04DD-4A03-45ED-9892-61C5CCB8AC68</gtr:id><gtr:name>Newcastle University</gtr:name><gtr:address><gtr:line1>1 Park Terrace</gtr:line1><gtr:line4>Newcastle Upon Tyne</gtr:line4><gtr:line5>Tyne and Wear</gtr:line5><gtr:postCode>NE1 7RU</gtr:postCode><gtr:region>North East</gtr:region><gtr:country>United Kingdom</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>LEAD_RO</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/7A1C6A4B-8E56-40A4-BD28-87872E054240"><gtr:id>7A1C6A4B-8E56-40A4-BD28-87872E054240</gtr:id><gtr:name>IHP GmbH</gtr:name><gtr:address><gtr:line1>Im Technologiepark 25</gtr:line1><gtr:postCode>D-15204</gtr:postCode><gtr:region>Outside UK</gtr:region><gtr:country>Germany</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole><gtr:organisationRole url="http://gtr.rcuk.ac.uk:80/organisation/323E99F1-F3B7-4329-8946-9E84834A3C07"><gtr:id>323E99F1-F3B7-4329-8946-9E84834A3C07</gtr:id><gtr:name>Infineon Technologies AG</gtr:name><gtr:address><gtr:line1>Corporate Research</gtr:line1><gtr:line2>Postfach 80 09 49</gtr:line2><gtr:line3>D-81609</gtr:line3><gtr:line4>Munich</gtr:line4><gtr:line5>Germany</gtr:line5><gtr:region>Outside UK</gtr:region><gtr:country>Germany</gtr:country></gtr:address><gtr:roles><gtr:role><gtr:name>PROJECT_PARTNER</gtr:name></gtr:role></gtr:roles></gtr:organisationRole></gtr:organisationRoles><gtr:personRoles><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/8551F80C-F014-4611-89C0-F3CA4A87EE9C"><gtr:id>8551F80C-F014-4611-89C0-F3CA4A87EE9C</gtr:id><gtr:firstName>Marta</gtr:firstName><gtr:surname>Pietkiewicz-Koutny</gtr:surname><gtr:roles><gtr:role><gtr:name>CO_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole><gtr:personRole url="http://gtr.rcuk.ac.uk:80/person/8E9B7559-E005-4EBF-82FF-C319E0891F41"><gtr:id>8E9B7559-E005-4EBF-82FF-C319E0891F41</gtr:id><gtr:firstName>Alexandre</gtr:firstName><gtr:surname>Yakovlev</gtr:surname><gtr:roles><gtr:role><gtr:name>PRINCIPAL_INVESTIGATOR</gtr:name></gtr:role></gtr:roles></gtr:personRole></gtr:personRoles><gtr:project url="http://gtr.rcuk.ac.uk:80/projects?ref=EP%2FI038551%2F1"><gtr:id>F8B9F2EA-D7F3-430B-87A5-D1C9F463B30D</gtr:id><gtr:title>Globally Asynchronous Elastic Logic Synthesis (GAELS)</gtr:title><gtr:status>Closed</gtr:status><gtr:grantCategory>Research Grant</gtr:grantCategory><gtr:grantReference>EP/I038551/1</gtr:grantReference><gtr:abstractText>This project will develop an integrated theoretical and practical foundation for new methods and CAD tools to support the design of various types of systems with mixed synchronous-asynchronous operation. The crucial novelty will be in the use of the Elastic Logic principles when arranging interaction between blocks, partitioning the system into multi-block components ('localities').It will for the first time provide a pragmatic way of automating the design of mixed synchronous-asynchronous systems with varying granularity level, thereby leading to the development and application of systematic optimization techniques to obtain solutions targeted at the key design issues for deep submicron DSM and 3D implementation technologies, such as process variation power dissipation, area and speed.

The project will deliver new theoretical models and algorithms for data-flow representation of systems for timing and power elasticity, automated partitioning of globally synchronous systems into subsystems with local synchronism, automated conversion of systems to elastic form and introduction of asynchronous protocols, design of synchronous-asynchronous interfaces and integration of the new methods into an appropriate industrial CAD environment. The new methods will be tested using an advanced case study from the industrial collaborators, using an advanced DSM technology.</gtr:abstractText><gtr:potentialImpactText>The main beneficiaries of this research are those companies and organisations engaged in either the design or implementation of systems using deep sub-micron technologies, or EDA tool suppliers to these organisations, or research institutes who wish to remain at forefront in the transfer of leading-edge technology.

Identifiable commercial and public-sector beneficiaries which are able to use the project results immediately through collaborative links include:
 * Infineon Technologies, a major European technology innovator, is supporting our proposal, see the letter of support written by Dr Christoph Heer Christoph Heer, Vice President Digital IP &amp;amp; Re-Use.
 * IHP, a major European research centre is also supporting the vision of this research and would look to exploit it in their leading edge wireless products.
 * i-GXL, a spin-out company founded by members of the MSD group at Newcastle led by A.Yakovlev, working on developing licensable (cryptographic and data compression) accelerator IPs for SoCs in healthcare and security markets.
 * KTA project &amp;quot;Crossing the Clinical Boundary&amp;quot;, placed at Durham/Newcastle, with direct links with practicing heart surgeons and electro-physiologists (Dr A.Owens and Dr N.Linker) will closely interact with the project for supporting a new design technology for development of an ECG HealthCare SoC (ECHO).
 * ARM, the world leader in the market of low-power IP cores. The academic partners have strong on-going links with ARM who have maintained an interest in our technology and have a strong record of employing our research staff. There are similar links with NXP.
 * Employed research staff will be exposed to advanced CAD tools and semiconductor technologies and be extremely employable within the UK system design industry.

Indirect beneficiaries include:
 * The consumer who has an expectation of continuing performance (speed, battery-life, capabilities) that can only be sustained by the exploitation of ever advanced sub-micron technologies.
 * The ICT system design industry where synchronisation and distribution, with modelling, validation, timing aspects are crucial support the creation of advanced products.

According to the ITRS, the proportion of asynchronous or self-timed circuitry in systems will increase significantly in various guises (e.g. GALS systems) in future years. The drivers behind this radical change in design methodology will be mainly the dominance of statistical variation in device parameters at deep sub-micron geometries and global interconnect issues.

The system-on-chip design industry is of major importance to the UK economy. The results of this work will establish an enabling technology that will allow UK industry to best exploit advanced semiconductor fabrication.

The combination of exposure to advanced ECAD tools and semiconductor technology kits in real system designs, together with the development of leading-edge theoretical foundations and supporting tools will provide highly skilled personnel at post doctoral level.</gtr:potentialImpactText><gtr:fund><gtr:end>2014-08-31</gtr:end><gtr:funder url="http://gtr.rcuk.ac.uk:80/organisation/798CB33D-C79E-4578-83F2-72606407192C"><gtr:id>798CB33D-C79E-4578-83F2-72606407192C</gtr:id><gtr:name>EPSRC</gtr:name></gtr:funder><gtr:start>2011-09-01</gtr:start><gtr:type>INCOME_ACTUAL</gtr:type><gtr:valuePounds>387730</gtr:valuePounds></gtr:fund><gtr:output><gtr:artisticAndCreativeProductOutputs/><gtr:collaborationOutputs/><gtr:disseminationOutputs/><gtr:exploitationOutputs/><gtr:furtherFundingOutputs/><gtr:impactSummaryOutputs/><gtr:intellectualPropertyOutputs/><gtr:keyFindingsOutput><gtr:description>The project has led to developing better understanding of the concept of Globally Asynchronous Locally Synchronous (GALS) Systems. It shows the role of the criteria associated with functional and communication-centric criteria for partitioning of complex SoCs into locally synchronous localities, in contrast with the previously dominating physical criteria.</gtr:description><gtr:exploitationPathways>These findings can be used at both theoretical level, as well as through the use of tools within the Workcraft toolkit, namely http://workcraft.org</gtr:exploitationPathways><gtr:id>13783CC1-C366-4B01-8258-2E766A9CE787</gtr:id><gtr:sectors><gtr:sector>Digital/Communication/Information Technologies (including Software),Electronics</gtr:sector></gtr:sectors><gtr:url>http://async.org.uk</gtr:url></gtr:keyFindingsOutput><gtr:otherResearchOutputs/><gtr:policyInfluenceOutputs/><gtr:productOutputs/><gtr:researchDatabaseAndModelOutputs/><gtr:researchMaterialOutputs/><gtr:softwareAndTechnicalProductOutputs/><gtr:spinOutOutputs/></gtr:output><gtr:publications><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/0D71C94A-D758-4C70-AF1E-4ED9A9830CF1"><gtr:id>0D71C94A-D758-4C70-AF1E-4ED9A9830CF1</gtr:id><gtr:title>Subthreshold-based m-sequence code generator for ultra low-power body sensor nodes</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/86b7aa80103341f2c51a9595538360c9"><gtr:id>86b7aa80103341f2c51a9595538360c9</gtr:id><gtr:otherNames>Abdulfattah A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/E4FC795E-DA1D-4ECD-8EC8-6944F89472B4"><gtr:id>E4FC795E-DA1D-4ECD-8EC8-6944F89472B4</gtr:id><gtr:title>Persistent and Nonviolent Steps and the Design of GALS Systems</gtr:title><gtr:parentPublicationTitle>FUNDAMENTA INFORMATICAE</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/2e9985254a5cdfaf51324cbf3f08e0ce"><gtr:id>2e9985254a5cdfaf51324cbf3f08e0ce</gtr:id><gtr:otherNames>Fernandes Johnson</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>0169-2968</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/68028794-28B0-459C-8B34-65695955F1FF"><gtr:id>68028794-28B0-459C-8B34-65695955F1FF</gtr:id><gtr:title>Energy efficiency of micropipelines under wide dynamic supply voltages</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/77a0b28121fabab03510462746ac8079"><gtr:id>77a0b28121fabab03510462746ac8079</gtr:id><gtr:otherNames>Baz A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/96582D9D-6DDF-4A5A-BB8A-D3A82B70FE65"><gtr:id>96582D9D-6DDF-4A5A-BB8A-D3A82B70FE65</gtr:id><gtr:title>Formal verification of clock domain crossing using gate-level models of metastable flip-flops</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/2da13f981f3749d1fb843d712d04918a"><gtr:id>2da13f981f3749d1fb843d712d04918a</gtr:id><gtr:otherNames>Tarawneh G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F7F525F2-1F12-4110-924E-36BB8DA7E4B4"><gtr:id>F7F525F2-1F12-4110-924E-36BB8DA7E4B4</gtr:id><gtr:title>Concurrent Multiresource Arbiter: Design and Applications</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8216f2290347bfc14f0c005c4208dde2"><gtr:id>8216f2290347bfc14f0c005c4208dde2</gtr:id><gtr:otherNames>Golubcovs S</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A1F61DFB-A99D-4F7A-96F7-A20A888FB7FC"><gtr:id>A1F61DFB-A99D-4F7A-96F7-A20A888FB7FC</gtr:id><gtr:title>Asynchronously assisted FPGA for variability</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/0a4c5ff46e3a552357d6ed899dad7c0c"><gtr:id>0a4c5ff46e3a552357d6ed899dad7c0c</gtr:id><gtr:otherNames>Low H</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F2531AFF-67D1-4DE3-9ED1-7C19FB65711A"><gtr:id>F2531AFF-67D1-4DE3-9ED1-7C19FB65711A</gtr:id><gtr:title>Design of Self-Timed Reconfigurable Controllers for Parallel Synchronization via Wagging</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d73bea9f2a883ffc02f61f061b001148"><gtr:id>d73bea9f2a883ffc02f61f061b001148</gtr:id><gtr:otherNames>Guido J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/DA1705FB-5145-4456-AB13-AAD53C0B8E0E"><gtr:id>DA1705FB-5145-4456-AB13-AAD53C0B8E0E</gtr:id><gtr:title>A Structured Visual Approach to GALS Modelling and Verification of Communication Circuits</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/92dabd02f62e73ea2ef2e5e08527b471"><gtr:id>92dabd02f62e73ea2ef2e5e08527b471</gtr:id><gtr:otherNames>Burns F</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/9F1BC756-BD8A-4B02-940B-3A3CE815AA39"><gtr:id>9F1BC756-BD8A-4B02-940B-3A3CE815AA39</gtr:id><gtr:title>Synthesis of Processor Instruction Sets from High-Level ISA Specifications</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Computers</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/8dd615a5bb4ee3c65f54e243c8423203"><gtr:id>8dd615a5bb4ee3c65f54e243c8423203</gtr:id><gtr:otherNames>Mokhov A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/5CFA239A-34B7-4875-8682-065012D843AD"><gtr:id>5CFA239A-34B7-4875-8682-065012D843AD</gtr:id><gtr:title>GALS synthesis and verification for xMAS models</gtr:title><gtr:parentPublicationTitle>Proceedings -Design, Automation and Test in Europe, DATE</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/0483491edfc37e27dc775712bec6af94"><gtr:id>0483491edfc37e27dc775712bec6af94</gtr:id><gtr:otherNames>Burns F.</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2015-01-01</gtr:date><gtr:issn>15301591</gtr:issn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/3C05A7FA-BEFB-40B4-8CF0-05FB51A22B35"><gtr:id>3C05A7FA-BEFB-40B4-8CF0-05FB51A22B35</gtr:id><gtr:title>Eliminating Synchronization Latency Using Sequenced Latching</gtr:title><gtr:parentPublicationTitle>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/2da13f981f3749d1fb843d712d04918a"><gtr:id>2da13f981f3749d1fb843d712d04918a</gtr:id><gtr:otherNames>Tarawneh G</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/F4074BD1-ECAD-4A2A-98FC-581152D6931B"><gtr:id>F4074BD1-ECAD-4A2A-98FC-581152D6931B</gtr:id><gtr:title>Application and Theory of Petri Nets and Concurrency</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/3e5ff9faf9eab86c2a4100036f6d6ee6"><gtr:id>3e5ff9faf9eab86c2a4100036f6d6ee6</gtr:id><gtr:otherNames>Fernandes J</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2013-01-01</gtr:date><gtr:isbn>978-3-642-38696-1</gtr:isbn></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/A896F5CB-73C8-4418-B034-D7130A78DD86"><gtr:id>A896F5CB-73C8-4418-B034-D7130A78DD86</gtr:id><gtr:title>A Survey of Emerging Interconnects for On-Chip Efficient Multicast and Broadcast in Many-Cores</gtr:title><gtr:parentPublicationTitle>IEEE Circuits and Systems Magazine</gtr:parentPublicationTitle><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/d8a679e3d75d261e8add10e76c865c71"><gtr:id>d8a679e3d75d261e8add10e76c865c71</gtr:id><gtr:otherNames>Karkar A</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2016-01-01</gtr:date></gtr:publication><gtr:publication url="http://gtr.rcuk.ac.uk:80/publication/160B9B0E-A839-4D53-8FF2-B5F9B2100610"><gtr:id>160B9B0E-A839-4D53-8FF2-B5F9B2100610</gtr:id><gtr:title>GALS Partitioning by Behavioural Decoupling Expressed in Petri Nets</gtr:title><gtr:authors><gtr:author url="http://gtr.rcuk.ac.uk:80/person/cf83c14dd1722081a749b615198cd522"><gtr:id>cf83c14dd1722081a749b615198cd522</gtr:id><gtr:otherNames>Sokolov D</gtr:otherNames></gtr:author></gtr:authors><gtr:date>2014-01-01</gtr:date></gtr:publication></gtr:publications><gtr:identifiers><gtr:identifier type="RCUK">EP/I038551/1</gtr:identifier></gtr:identifiers><gtr:healthCategories/><gtr:researchActivities/><gtr:researchSubjects/><gtr:researchTopics><gtr:researchTopic><gtr:id>D05BC2E0-0345-4A3F-8C3F-775BC42A0819</gtr:id><gtr:text>Unclassified</gtr:text></gtr:researchTopic></gtr:researchTopics><gtr:rcukProgrammes/></gtr:project></gtr:projectComposition></gtr:projectOverview>