VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
CLK_SLOW input std_input
RSTn input std_input
cf_SlvEna input std_input
clk_SCL input std_input
clk_SCL_n input std_input
int_in_STOP input std_input
pin_SCL_in input std_input
pin_SDA_in input std_input
run_100 input std_input
run_60 input std_input
cf_BAMatch[7:0] input std_input
event_pending[2:0] input std_input
