/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [4:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = celloutsig_0_7z[1] ? celloutsig_0_8z[9] : celloutsig_0_1z;
  assign celloutsig_0_12z = celloutsig_0_4z ? celloutsig_0_2z : celloutsig_0_9z;
  assign celloutsig_0_22z = celloutsig_0_6z[2] ? celloutsig_0_9z : celloutsig_0_7z[3];
  assign celloutsig_0_2z = celloutsig_0_0z ? celloutsig_0_1z : in_data[80];
  assign celloutsig_0_0z = !(in_data[24] ? in_data[26] : in_data[41]);
  assign celloutsig_1_1z = !(in_data[107] ? celloutsig_1_0z[1] : in_data[130]);
  assign celloutsig_1_9z = ~(celloutsig_1_3z | celloutsig_1_6z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z | celloutsig_0_0z);
  assign celloutsig_0_23z = ~celloutsig_0_7z[6];
  assign celloutsig_1_6z = celloutsig_1_1z | ~(celloutsig_1_5z[6]);
  assign celloutsig_1_13z = celloutsig_1_1z | ~(celloutsig_1_0z[1]);
  assign celloutsig_0_1z = celloutsig_0_0z | in_data[34];
  assign celloutsig_1_8z = celloutsig_1_3z ^ celloutsig_1_7z[7];
  assign celloutsig_1_7z = { in_data[183:175], celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, in_data[166:157], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_6z } / { 1'h1, celloutsig_0_7z[5:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_3z = in_data[75:68] === { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_14z = { in_data[162:148], celloutsig_1_4z } === { celloutsig_1_7z[12:7], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_24z = { in_data[92:77], celloutsig_0_22z } === { celloutsig_0_8z[9:6], celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_5z = in_data[88:64] >= { in_data[63:41], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_14z } && { celloutsig_1_5z[6:0], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[149:148], celloutsig_1_1z } < { in_data[111:110], celloutsig_1_2z };
  assign celloutsig_1_5z = { celloutsig_1_0z[1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } | in_data[164:156];
  assign celloutsig_1_19z = ~^ { celloutsig_1_10z[11:1], celloutsig_1_15z };
  assign celloutsig_1_2z = ~^ { in_data[177:172], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_4z = ~^ in_data[152:148];
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_8z } << { celloutsig_1_7z[10:8], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z } - in_data[83:77];
  always_latch
    if (clkin_data[64]) celloutsig_1_18z = 7'h00;
    else if (!clkin_data[0]) celloutsig_1_18z = celloutsig_1_5z[8:2];
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[162:160];
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
