<stg><name>funcA</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vecIn, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
entry:1 %br_ln34 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0">
<![CDATA[
for.inc.split:0 %i1 = phi i7 0, void %entry, i7 %i, void %for.inc.split, i7 0, void %for.end

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:2 %zext_ln34 = zext i7 %i1

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %vecIn_addr = getelementptr i8 %vecIn, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="vecIn_addr"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:6 %vecIn_load = load i7 %vecIn_addr

]]></Node>
<StgValue><ssdm name="vecIn_load"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:14 %or_ln34 = or i7 %i1, i7 1

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:15 %zext_ln38 = zext i7 %or_ln34

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %vecIn_addr_1 = getelementptr i8 %vecIn, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="vecIn_addr_1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:17 %vecIn_load_1 = load i7 %vecIn_addr_1

]]></Node>
<StgValue><ssdm name="vecIn_load_1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:25 %i = add i7 %i1, i7 2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:26 %icmp_ln34 = icmp_ult  i7 %i, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:27 %br_ln34 = br i1 %icmp_ln34, void %for.end, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
for.end:1 %br_ln42 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:3 %specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:6 %vecIn_load = load i7 %vecIn_addr

]]></Node>
<StgValue><ssdm name="vecIn_load"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:7 %shl_ln38 = shl i8 %vecIn_load, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln38"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:8 %t = sub i8 %shl_ln38, i8 %vecIn_load

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="8">
<![CDATA[
for.inc.split:9 %trunc_ln38 = trunc i8 %t

]]></Node>
<StgValue><ssdm name="trunc_ln38"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %out1_addr = getelementptr i8 %out1, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="out1_addr"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split:11 %store_ln39 = store i8 %t, i7 %out1_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %out2_addr = getelementptr i6 %out2, i64 0, i64 %zext_ln34

]]></Node>
<StgValue><ssdm name="out2_addr"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="6" op_1_bw="7">
<![CDATA[
for.inc.split:13 %store_ln40 = store i6 %trunc_ln38, i7 %out2_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
for.inc.split:17 %vecIn_load_1 = load i7 %vecIn_addr_1

]]></Node>
<StgValue><ssdm name="vecIn_load_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:18 %shl_ln38_1 = shl i8 %vecIn_load_1, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln38_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:19 %t_1 = sub i8 %shl_ln38_1, i8 %vecIn_load_1

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="8">
<![CDATA[
for.inc.split:20 %trunc_ln38_1 = trunc i8 %t_1

]]></Node>
<StgValue><ssdm name="trunc_ln38_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %out1_addr_1 = getelementptr i8 %out1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="out1_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
for.inc.split:22 %store_ln39 = store i8 %t_1, i7 %out1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %out2_addr_1 = getelementptr i6 %out2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="out2_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="6" op_1_bw="7">
<![CDATA[
for.inc.split:24 %store_ln40 = store i6 %trunc_ln38_1, i7 %out2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.end:0 %return_ln42 = return void @_ssdm_op_Return

]]></Node>
<StgValue><ssdm name="return_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="vecIn" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="vecIn"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="out1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="out2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="49" toId="4">
</dataflow>
<dataflow id="51" from="vecIn" to="specinterface_ln0" fromId="46" toId="4">
</dataflow>
<dataflow id="53" from="empty" to="specinterface_ln0" fromId="52" toId="4">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="4">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="4">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="57" toId="4">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="4">
</dataflow>
<dataflow id="61" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="4">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="57" toId="4">
</dataflow>
<dataflow id="63" from="empty_0" to="specinterface_ln0" fromId="57" toId="4">
</dataflow>
<dataflow id="64" from="empty_0" to="specinterface_ln0" fromId="57" toId="4">
</dataflow>
<dataflow id="65" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="4">
</dataflow>
<dataflow id="66" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="4">
</dataflow>
<dataflow id="67" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="4">
</dataflow>
<dataflow id="68" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="4">
</dataflow>
<dataflow id="69" from="empty_0" to="specinterface_ln0" fromId="57" toId="4">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="57" toId="4">
</dataflow>
<dataflow id="71" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="4">
</dataflow>
<dataflow id="72" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="4">
</dataflow>
<dataflow id="74" from="StgValue_73" to="i1" fromId="73" toId="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="75" from="br_ln34" to="i1" fromId="5" toId="6">
</dataflow>
<dataflow id="76" from="i" to="i1" fromId="14" toId="6">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="77" from="br_ln34" to="i1" fromId="16" toId="6">
<BackEdge/>
</dataflow>
<dataflow id="78" from="StgValue_73" to="i1" fromId="73" toId="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="79" from="br_ln42" to="i1" fromId="17" toId="6">
<BackEdge/>
</dataflow>
<dataflow id="80" from="i1" to="zext_ln34" fromId="6" toId="7">
</dataflow>
<dataflow id="81" from="vecIn" to="vecIn_addr" fromId="46" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_82" to="vecIn_addr" fromId="82" toId="8">
</dataflow>
<dataflow id="84" from="zext_ln34" to="vecIn_addr" fromId="7" toId="8">
</dataflow>
<dataflow id="85" from="vecIn_addr" to="vecIn_load" fromId="8" toId="9">
</dataflow>
<dataflow id="86" from="i1" to="or_ln34" fromId="6" toId="10">
</dataflow>
<dataflow id="88" from="StgValue_87" to="or_ln34" fromId="87" toId="10">
</dataflow>
<dataflow id="89" from="or_ln34" to="zext_ln38" fromId="10" toId="11">
</dataflow>
<dataflow id="90" from="vecIn" to="vecIn_addr_1" fromId="46" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_82" to="vecIn_addr_1" fromId="82" toId="12">
</dataflow>
<dataflow id="92" from="zext_ln38" to="vecIn_addr_1" fromId="11" toId="12">
</dataflow>
<dataflow id="93" from="vecIn_addr_1" to="vecIn_load_1" fromId="12" toId="13">
</dataflow>
<dataflow id="94" from="i1" to="i" fromId="6" toId="14">
</dataflow>
<dataflow id="96" from="StgValue_95" to="i" fromId="95" toId="14">
</dataflow>
<dataflow id="97" from="i" to="icmp_ln34" fromId="14" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="icmp_ln34" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="icmp_ln34" to="br_ln34" fromId="15" toId="16">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="101" toId="18">
</dataflow>
<dataflow id="104" from="StgValue_103" to="empty" fromId="103" toId="18">
</dataflow>
<dataflow id="105" from="StgValue_103" to="empty" fromId="103" toId="18">
</dataflow>
<dataflow id="106" from="StgValue_103" to="empty" fromId="103" toId="18">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecPipeline" to="specpipeline_ln36" fromId="107" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_59" to="specpipeline_ln36" fromId="59" toId="19">
</dataflow>
<dataflow id="110" from="StgValue_54" to="specpipeline_ln36" fromId="54" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_54" to="specpipeline_ln36" fromId="54" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_54" to="specpipeline_ln36" fromId="54" toId="19">
</dataflow>
<dataflow id="113" from="empty_0" to="specpipeline_ln36" fromId="57" toId="19">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="114" toId="20">
</dataflow>
<dataflow id="117" from="empty_2" to="specloopname_ln34" fromId="116" toId="20">
</dataflow>
<dataflow id="118" from="vecIn_addr" to="vecIn_load" fromId="8" toId="21">
</dataflow>
<dataflow id="119" from="vecIn_load" to="shl_ln38" fromId="21" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_120" to="shl_ln38" fromId="120" toId="22">
</dataflow>
<dataflow id="122" from="shl_ln38" to="t" fromId="22" toId="23">
</dataflow>
<dataflow id="123" from="vecIn_load" to="t" fromId="21" toId="23">
</dataflow>
<dataflow id="124" from="t" to="trunc_ln38" fromId="23" toId="24">
</dataflow>
<dataflow id="125" from="out1" to="out1_addr" fromId="47" toId="25">
</dataflow>
<dataflow id="126" from="StgValue_82" to="out1_addr" fromId="82" toId="25">
</dataflow>
<dataflow id="127" from="zext_ln34" to="out1_addr" fromId="7" toId="25">
</dataflow>
<dataflow id="128" from="t" to="store_ln39" fromId="23" toId="26">
</dataflow>
<dataflow id="129" from="out1_addr" to="store_ln39" fromId="25" toId="26">
</dataflow>
<dataflow id="130" from="out2" to="out2_addr" fromId="48" toId="27">
</dataflow>
<dataflow id="131" from="StgValue_82" to="out2_addr" fromId="82" toId="27">
</dataflow>
<dataflow id="132" from="zext_ln34" to="out2_addr" fromId="7" toId="27">
</dataflow>
<dataflow id="133" from="trunc_ln38" to="store_ln40" fromId="24" toId="28">
</dataflow>
<dataflow id="134" from="out2_addr" to="store_ln40" fromId="27" toId="28">
</dataflow>
<dataflow id="135" from="vecIn_addr_1" to="vecIn_load_1" fromId="12" toId="29">
</dataflow>
<dataflow id="136" from="vecIn_load_1" to="shl_ln38_1" fromId="29" toId="30">
</dataflow>
<dataflow id="137" from="StgValue_120" to="shl_ln38_1" fromId="120" toId="30">
</dataflow>
<dataflow id="138" from="shl_ln38_1" to="t_1" fromId="30" toId="31">
</dataflow>
<dataflow id="139" from="vecIn_load_1" to="t_1" fromId="29" toId="31">
</dataflow>
<dataflow id="140" from="t_1" to="trunc_ln38_1" fromId="31" toId="32">
</dataflow>
<dataflow id="141" from="out1" to="out1_addr_1" fromId="47" toId="33">
</dataflow>
<dataflow id="142" from="StgValue_82" to="out1_addr_1" fromId="82" toId="33">
</dataflow>
<dataflow id="143" from="zext_ln38" to="out1_addr_1" fromId="11" toId="33">
</dataflow>
<dataflow id="144" from="t_1" to="store_ln39" fromId="31" toId="34">
</dataflow>
<dataflow id="145" from="out1_addr_1" to="store_ln39" fromId="33" toId="34">
</dataflow>
<dataflow id="146" from="out2" to="out2_addr_1" fromId="48" toId="35">
</dataflow>
<dataflow id="147" from="StgValue_82" to="out2_addr_1" fromId="82" toId="35">
</dataflow>
<dataflow id="148" from="zext_ln38" to="out2_addr_1" fromId="11" toId="35">
</dataflow>
<dataflow id="149" from="trunc_ln38_1" to="store_ln40" fromId="32" toId="36">
</dataflow>
<dataflow id="150" from="out2_addr_1" to="store_ln40" fromId="35" toId="36">
</dataflow>
<dataflow id="151" from="icmp_ln34" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="152" from="icmp_ln34" to="StgValue_3" fromId="15" toId="3">
</dataflow>
</dataflows>


</stg>
