// Seed: 2300308245
`timescale 1ps / 1ps
`define pp_10 0
module module_0 (
    output reg id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input reg id_5,
    input logic id_6,
    input logic id_7,
    output logic id_8,
    input id_9
);
  assign id_8 = id_7 & 1;
  always begin
    id_0 <= id_5;
  end
  type_0 id_10 (
      1'b0,
      id_0
  );
endmodule
`define pp_11 0
