
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.10-p002_1, built Fri Apr 19 15:18:11 PDT 2019
Options:	-no_gui -files par_main.tcl 
Date:		Sat Nov  2 17:20:03 2019
Host:		M66-080-2 (x86_64 w/Linux 3.13.0-170-generic) (4cores*4cpus*Intel(R) Core(TM) i5-4690S CPU @ 3.20GHz 6144KB)
OS:		Unsupported OS as /etc does not have release info

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 16.15 fill procedures
**WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
Sourcing file "par_main.tcl" ...
<CMD> read_activity_file -format VCD -scope mpadd_tb/u_DUT mpadd.vcd
'read_activity_file' finished successfully.
<CMD> setCheckMode -netlist true -library true
<CMD> setImportMode -treatUndefinedCellAsBbox 0 -keepEmptyModule 1
<CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
<CMD> set init_top_cell mpadd32_shift
<CMD> set init_verilog { ../../../build/rc-synth/current/synthesized.v }
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_lef_file { /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef }
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_mmmc_file par_mmmc.tcl
<CMD> set init_design_uniquify 1
<CMD> init_design
#% Begin Load MMMC data ... (date=11/02 17:20:14, mem=448.0M)
#% End Load MMMC data ... (date=11/02 17:20:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=448.2M, current mem=448.2M)
typ_rc

Loading LEF file /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sat Nov  2 17:20:15 2019
viaInitial ends at Sat Nov  2 17:20:15 2019

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from par_mmmc.tcl
Reading libs_wc timing library '/afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib)
Read 489 cells in library 'slow_vdd1v2' 
Reading libs_bc timing library '/afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib)
Read 489 cells in library 'fast_vdd1v2' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=21.9M, fe_cpu=0.18min, fe_real=0.20min, fe_mem=542.5M) ***
#% Begin Load netlist data ... (date=11/02 17:20:15, mem=471.2M)
*** Begin netlist parsing (mem=542.5M) ***
Created 489 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../../build/rc-synth/current/synthesized.v'

*** Memory Usage v#1 (Current mem = 542.480M, initial mem = 231.383M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=542.5M) ***
#% End Load netlist data ... (date=11/02 17:20:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=481.4M, current mem=481.4M)
Set top cell to mpadd32_shift.
Hooked 978 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mpadd32_shift ...
*** Netlist is unique.
** info: there are 1073 modules.
** info: there are 2194 stdCell insts.

*** Memory Usage v#1 (Current mem = 564.906M, initial mem = 231.383M) ***
Creating directory checkNetlist.
############################################################################
# Innovus Netlist Design Rule Check
# Sat Nov  2 17:20:16 2019

############################################################################
Design: mpadd32_shift

------ Design Summary:
Total Standard Cell Number   (cells) : 2194
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 7141.64
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 2194
Number of Non-uniquified Insts : 2183
Number of Nets                 : 2745
Average number of Pins per Net : 3.32
Maximum number of Pins in Net  : 775

------ I/O Port summary

Number of Primary I/O Ports    : 774
Number of Input Ports          : 516
Number of Output Ports         : 258
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 774
**WARN: (IMPREPO-202):	There are 774 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 1
**WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
Report saved in file checkNetlist/mpadd32_shift.main.htm.ascii.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:03.6 real: 0:00:04.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: av_wc
    RC-Corner Name        : typ_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
 
 Analysis View: av_bc
    RC-Corner Name        : typ_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'par.sdc' ...
Current (total cpu=0:00:14.8, real=0:00:17.0, peak res=704.1M, current mem=704.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=722.2M, current mem=722.2M)
Current (total cpu=0:00:14.8, real=0:00:17.0, peak res=722.2M, current mem=722.2M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
*** Message Summary: 68 warning(s), 0 error(s)

<CMD> setDesignMode -process 45 -addPhysicalCell hier
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> setDrawView fplan
<CMD> floorPlan -r 1 0.7 7.2 6.84 7.2 6.84
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
<CMD> addRing -type core_rings -layer {top M10 bottom M10 left M9 right M9} -width 2.0 -spacing 1.0 -center 1 -nets {VDD VSS}
#% Begin addRing (date=11/02 17:20:20, mem=744.1M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal9 |        4       |       NA       |
|  Via9  |        8       |        0       |
| Metal10|        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/02 17:20:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.7M, current mem=744.7M)
<CMD> createPGPin VSS! -net VSS -geom M9 1.1 8 3.1 10
**WARN: (IMPDB-2074):	Escape fterm name for cell (mpadd32_shift) from (VSS!) to (\VSS! ).
<CMD> createPGPin VDD! -net VDD -geom M9 4.1 8 6.1 10
**WARN: (IMPDB-2074):	Escape fterm name for cell (mpadd32_shift) from (VDD!) to (\VDD! ).
<CMD> addStripe -direction horizontal -layer M10 -width 1.0 -spacing 10.0 -set_to_set_distance 22.0 -nets {VDD VSS}
#% Begin addStripe (date=11/02 17:20:20, mem=744.8M)

Initialize fgc environment(mem: 816.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 4.100000 7.340000 109.500000 7.340000 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
Stripe generation is complete.
vias are now being generated.
addStripe created 9 wires.
ViaGen created 18 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via9  |       18       |        0       |
| Metal10|        9       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=11/02 17:20:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.6M, current mem=745.6M)
<CMD> addStripe -direction vertical -layer M9 -width 1.0 -spacing 10.0 -set_to_set_distance 22.0 -nets {VDD VSS}
#% Begin addStripe (date=11/02 17:20:20, mem=745.6M)

Initialize fgc environment(mem: 816.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 816.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
Stripe generation is complete.
vias are now being generated.
addStripe created 10 wires.
ViaGen created 65 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal9 |       10       |       NA       |
|  Via9  |       65       |        0       |
+--------+----------------+----------------+
#% End addStripe (date=11/02 17:20:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=745.6M, current mem=745.6M)
<CMD> sroute -connect corePin -nets {VDD VSS}
#% Begin sroute (date=11/02 17:20:20, mem=745.6M)
*** Begin SPECIAL ROUTE on Sat Nov  2 17:20:20 2019 ***
SPECIAL ROUTE ran on directory: /afs/athena.mit.edu/user/a/s/asludds/6374/pset5/mp_add/build/enc-par/build-2019-11-02_17-20
SPECIAL ROUTE ran on machine: M66-080-2 (Linux 3.13.0-170-generic x86_64 3.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1670.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 33 used
Read in 33 components
  33 core components: 33 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 774 logical pins
Read in 774 nets
Read in 2 special nets, 2 routed
Read in 2 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for FollowPin 0 seconds
  Number of Core ports routed: 120
  Number of Followpin connections: 60
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1676.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 180 wires.
ViaGen created 3360 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       180      |       NA       |
|  Via1  |       420      |        0       |
|  Via2  |       420      |        0       |
|  Via3  |       420      |        0       |
|  Via4  |       420      |        0       |
|  Via5  |       420      |        0       |
|  Via6  |       420      |        0       |
|  Via7  |       420      |        0       |
|  Via8  |       420      |        0       |
+--------+----------------+----------------+
#% End sroute (date=11/02 17:20:20, total cpu=0:00:00.4, real=0:00:00.0, peak res=772.4M, current mem=757.4M)
<CMD> globalNetConnect VSS -type pgpin -inst * -pin VSS -module {}
<CMD> globalNetConnect VDD -type pgpin -inst * -pin VDD -module {}
<CMD> globalNetConnect VDD -type tiehi -inst * -module {}
<CMD> globalNetConnect VSS -type tielo -inst * -module {}
<CMD> setDrawView place
<CMD> setPlaceMode -place_global_place_io_pins true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_place_io_pins true
**INFO: user set opt options
Estimated cell power/ground rail width = 0.160 um
-place_design_floorplan_mode false         # bool, default=false
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 16.67% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=882.551 CPU=0:00:00.2 REAL=0:00:00.0) 

*summary: 259 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***

Inside New SAV Test Harness

Power view not specified thru set_power_analysis_mode. TestHarness NO-OP
**INFO: No dynamic/leakage power view specified, setting up the setup view "av_wc" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    1.08V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
    0.00V	    VSS
    1.08V	    VDD
clk_input(10MHz) Parsing VCD file mpadd.vcd

Starting Reading VCD variables
2019-Nov-02 17:20:22 (2019-Nov-02 21:20:22 GMT)
2019-Nov-02 17:20:22 (2019-Nov-02 21:20:22 GMT): 10%
2019-Nov-02 17:20:22 (2019-Nov-02 21:20:22 GMT): 20%
2019-Nov-02 17:20:22 (2019-Nov-02 21:20:22 GMT): 30%
2019-Nov-02 17:20:22 (2019-Nov-02 21:20:22 GMT): 40%
2019-Nov-02 17:20:22 (2019-Nov-02 21:20:22 GMT): 50%

Finished Reading VCD variables
2019-Nov-02 17:20:22 (2019-Nov-02 21:20:22 GMT)
   
The vcd command required:
   		0.36 user, 0.16 system, and 0.52 real seconds

   Total number of value changes: 137981.

   Total simulation time: 0.00110025s.

   With this vcd command,  1828372 value changes and 0.0011002 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    : mpadd.vcd
  Names in file that matched to design   : 1290/2316
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1290/2487 = 51.8697%

  1026 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'set_power_analysis_mode' -report_missing_nets' is set to false
(default).

  Total annotation coverage for all files of type VCD: 1290/2487 = 51.8697%
  Percent of VCD annotated nets with zero toggles: 0/2487 = 0%


Starting Levelizing
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT)
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 10%
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 20%
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 30%
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 40%
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 50%
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 60%
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 70%
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 80%
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 90%

Finished Levelizing
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT)

Starting Activity Propagation
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT)
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 10%
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 20%
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 30%
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT): 40%

Finished Activity Propagation
2019-Nov-02 17:20:23 (2019-Nov-02 21:20:23 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 774/776 = 99.7423%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1290/2487 = 51.8697%

Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 1581 (63.6%) nets
3		: 797 (32.0%) nets
4     -	14	: 97 (3.9%) nets
15    -	39	: 8 (0.3%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 3 (0.1%) nets
640   -	1279	: 1 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=1936 (0 fixed + 1936 movable) #buf cell=0 #inv cell=9 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2487 #term=8600 #term/net=3.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=774
stdCell: 1936 single + 0 double + 0 multi
Total standard cell length = 4.0724 (mm), area = 0.0070 (mm^2)
Average module density = 0.684.
Density for the design = 0.684.
       = stdcell_area 20362 sites (6964 um^2) / alloc_area 29760 sites (10178 um^2).
Pin Density = 0.2881.
            = total # of pins 8600 / total area 29854.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.163e-10 (8.00e-11 2.36e-10)
              Est.  stn bbox = 3.357e-10 (9.07e-11 2.45e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 914.5M
Iteration  2: Total net bbox = 3.163e-10 (8.00e-11 2.36e-10)
              Est.  stn bbox = 3.357e-10 (9.07e-11 2.45e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 914.5M
*** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
Iteration  3: Total net bbox = 1.278e+03 (6.37e+02 6.42e+02)
              Est.  stn bbox = 1.582e+03 (7.95e+02 7.87e+02)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 948.9M
Iteration  4: Total net bbox = 4.893e+03 (2.15e+03 2.75e+03)
              Est.  stn bbox = 7.834e+03 (3.78e+03 4.06e+03)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 953.4M
Iteration  5: Total net bbox = 4.893e+03 (2.15e+03 2.75e+03)
              Est.  stn bbox = 7.834e+03 (3.78e+03 4.06e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 953.4M
Iteration  6: Total net bbox = 5.706e+03 (2.49e+03 3.21e+03)
              Est.  stn bbox = 8.926e+03 (4.16e+03 4.76e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 949.4M
Iteration  7: Total net bbox = 2.745e+04 (1.41e+04 1.34e+04)
              Est.  stn bbox = 3.070e+04 (1.58e+04 1.49e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 951.0M
Iteration  8: Total net bbox = 2.745e+04 (1.41e+04 1.34e+04)
              Est.  stn bbox = 3.070e+04 (1.58e+04 1.49e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 951.0M
Iteration  9: Total net bbox = 2.711e+04 (1.34e+04 1.37e+04)
              Est.  stn bbox = 3.058e+04 (1.52e+04 1.54e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 949.0M
Iteration 10: Total net bbox = 2.759e+04 (1.42e+04 1.34e+04)
              Est.  stn bbox = 3.108e+04 (1.60e+04 1.51e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 949.0M
Iteration 11: Total net bbox = 2.759e+04 (1.42e+04 1.34e+04)
              Est.  stn bbox = 3.108e+04 (1.60e+04 1.51e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 949.0M
Finished Global Placement (cpu=0:00:04.7, real=0:00:06.0, mem=949.0M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
net ignore based on current view = 0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:22.8 mem=949.0M) ***
Total net bbox length = 2.801e+04 (1.423e+04 1.379e+04) (ext = 1.726e+04)
Move report: Detail placement moves 1936 insts, mean move: 0.71 um, max move: 8.21 um
	Max move on inst (s6_reg[3]): (83.86, 67.64) --> (76.40, 68.40)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 949.0MB
Summary Report:
Instances move: 1936 (out of 1936 movable)
Instances flipped: 0
Mean displacement: 0.71 um
Max displacement: 8.21 um (Instance: s6_reg[3]) (83.857, 67.6435) -> (76.4, 68.4)
	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: SDFFQX1
Total net bbox length = 2.801e+04 (1.419e+04 1.382e+04) (ext = 1.726e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 949.0MB
*** Finished refinePlace (0:00:23.1 mem=949.0M) ***
*** Finished Initial Placement (cpu=0:00:05.1, real=0:00:06.0, mem=948.9M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 948.86 MB )
[NR-eGR] Read 6509 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 948.86 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2487  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2487 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2487 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.387681e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         3( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 948.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7826
[NR-eGR] Metal2  (2V) length: 1.210931e+04um, number of vias: 11825
[NR-eGR] Metal3  (3H) length: 1.441718e+04um, number of vias: 900
[NR-eGR] Metal4  (4V) length: 3.918665e+03um, number of vias: 413
[NR-eGR] Metal5  (5H) length: 2.464890e+03um, number of vias: 281
[NR-eGR] Metal6  (6V) length: 1.571570e+03um, number of vias: 218
[NR-eGR] Metal7  (7H) length: 1.326870e+03um, number of vias: 118
[NR-eGR] Metal8  (8V) length: 6.969950e+02um, number of vias: 96
[NR-eGR] Metal9  (9H) length: 5.000000e+00um, number of vias: 34
[NR-eGR] Metal10 (10V) length: 3.895000e+00um, number of vias: 29
[NR-eGR] Metal11 (11H) length: 4.761000e+01um, number of vias: 0
[NR-eGR] Total length: 3.656199e+04um, number of vias: 21740
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.469375e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 948.9M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 16.67% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 8, real = 0: 0: 8, mem = 948.9M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 855.5M, totSessionCpu=0:00:23 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 865.1M, totSessionCpu=0:00:24 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 972.89 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 972.89 MB )
[NR-eGR] Read 6509 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 972.89 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2487  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2487 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2487 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.445992e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         3( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7826
[NR-eGR] Metal2  (2V) length: 1.215892e+04um, number of vias: 11882
[NR-eGR] Metal3  (3H) length: 1.497160e+04um, number of vias: 905
[NR-eGR] Metal4  (4V) length: 3.903150e+03um, number of vias: 422
[NR-eGR] Metal5  (5H) length: 2.498540e+03um, number of vias: 281
[NR-eGR] Metal6  (6V) length: 1.571095e+03um, number of vias: 216
[NR-eGR] Metal7  (7H) length: 1.326950e+03um, number of vias: 118
[NR-eGR] Metal8  (8V) length: 6.958550e+02um, number of vias: 96
[NR-eGR] Metal9  (9H) length: 4.900000e+00um, number of vias: 34
[NR-eGR] Metal10 (10V) length: 4.085000e+00um, number of vias: 29
[NR-eGR] Metal11 (11H) length: 4.761000e+01um, number of vias: 0
[NR-eGR] Total length: 3.718271e+04um, number of vias: 21809
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.586085e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 970.89 MB )
Extraction called for design 'mpadd32_shift' of instances=1936 and nets=2489 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd32_shift.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 970.891M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=981.305)
Total number of fetched objects 2487
End delay calculation. (MEM=1063.75 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1046.21 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:25.6 mem=1046.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 96.088  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1546   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    11 (1746)     |   -1.479   |    11 (1746)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.205%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 899.5M, totSessionCpu=0:00:26 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1002.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1002.2M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:26.0/0:00:28.4 (0.9), mem = 1002.2M
    0.00V	    VSS
    1.08V	    VDD
Parsing VCD file mpadd.vcd

Starting Reading VCD variables
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT)
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT): 10%
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT): 20%
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT): 30%
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT): 40%
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT): 50%

Finished Reading VCD variables
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT)
   
The vcd command required:
   		0.35 user, 0.09 system, and 0.44 real seconds

   Total number of value changes: 137981.

   Total simulation time: 0.00110025s.

   With this vcd command,  1828372 value changes and 0.0011002 second
simulation time were counted for power consumption calculation.
  1290 nets have been defined in perivous VCD file(s).
  The transition density and duty cycle have been overriden with current
file.
  These nets are listed in the log file eps.logv.

  Filename (activity)                    : mpadd.vcd
  Names in file that matched to design   : 1290/2316
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1290/2487 = 51.8697%

  1026 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'set_power_analysis_mode' -report_missing_nets' is set to false
(default).

  Total annotation coverage for all files of type VCD: 1290/2487 = 51.8697%
  Percent of VCD annotated nets with zero toggles: 0/2487 = 0%


Starting Activity Propagation
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT)
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT): 10%
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT): 20%
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT): 30%
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT): 40%

Finished Activity Propagation
2019-Nov-02 17:20:32 (2019-Nov-02 21:20:32 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 774/776 = 99.7423%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1290/2487 = 51.8697%


Footprint cell information for calculating maxBufDist
*info: There are 13 candidate Buffer cells
*info: There are 14 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:00:27.9/0:00:30.3 (0.9), mem = 1229.8M
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:28.0/0:00:30.4 (0.9), mem = 1144.8M
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    68.21%|        -|   0.000|   0.000|   0:00:00.0| 1163.9M|
|    68.75%|       18|   0.000|   0.000|   0:00:01.0| 1213.1M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1213.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
*** DrvOpt [finish] : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:00:29.6/0:00:32.1 (0.9), mem = 1194.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:29.6/0:00:32.1 (0.9), mem = 1194.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    10|   788|    -0.78|     0|     0|     0.00|     0|     0|     0|     0|    96.09|     0.00|       0|       0|       0|  68.75|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.09|     0.00|       7|       3|       9|  69.02| 0:00:01.0|  1232.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.09|     0.00|       0|       0|       0|  69.02| 0:00:00.0|  1232.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1232.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:30.7/0:00:33.2 (0.9), mem = 1213.1M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1056.1M, totSessionCpu=0:00:31 **

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:30.7/0:00:33.2 (0.9), mem = 1161.1M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
+--------+--------+----------+------------+--------+----------+---------+------------------+
|   0.000|   0.000|    69.02%|   0:00:00.0| 1180.2M|     av_wc|       NA| NA               |
+--------+--------+----------+------------+--------+----------+---------+------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1180.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1180.2M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:00:33.9/0:00:36.5 (0.9), mem = 1161.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:34.6/0:00:37.1 (0.9), mem = 1180.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.02
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.02%|        -|   0.000|   0.000|   0:00:00.0| 1180.2M|
|    69.02%|        0|   0.000|   0.000|   0:00:00.0| 1181.2M|
|    69.02%|        0|   0.000|   0.000|   0:00:00.0| 1200.2M|
|    68.72%|       29|   0.000|   0.000|   0:00:00.0| 1219.3M|
|    68.71%|        2|   0.000|   0.000|   0:00:00.0| 1219.3M|
|    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1219.3M|
|    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1219.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.71
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** AreaOpt [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:35.4/0:00:37.9 (0.9), mem = 1219.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1162.25M, totSessionCpu=0:00:35).

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  av_wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1166.25 MB )
[NR-eGR] Read 6509 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1166.25 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2515  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2515 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2515 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.440862e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         3( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1166.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Iteration  5: Total net bbox = 2.593e+04 (1.28e+04 1.31e+04)
              Est.  stn bbox = 3.004e+04 (1.50e+04 1.51e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1160.9M
Iteration  6: Total net bbox = 2.626e+04 (1.30e+04 1.32e+04)
              Est.  stn bbox = 3.044e+04 (1.53e+04 1.51e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1160.9M
Iteration  7: Total net bbox = 2.640e+04 (1.32e+04 1.32e+04)
              Est.  stn bbox = 3.063e+04 (1.55e+04 1.52e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1158.9M
Iteration  8: Total net bbox = 2.758e+04 (1.39e+04 1.37e+04)
              Est.  stn bbox = 3.188e+04 (1.62e+04 1.57e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1158.9M
Iteration  9: Total net bbox = 2.754e+04 (1.40e+04 1.35e+04)
              Est.  stn bbox = 3.187e+04 (1.63e+04 1.55e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1158.9M
Move report: Timing Driven Placement moves 1964 insts, mean move: 3.74 um, max move: 30.33 um
	Max move on inst (FE_OFC11_n_281): (92.60, 53.01) --> (80.24, 35.04)

Finished Incremental Placement (cpu=0:00:03.2, real=0:00:03.0, mem=1158.8M)
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*** Starting refinePlace (0:00:39.0 mem=1158.9M) ***
Total net bbox length = 2.865e+04 (1.495e+04 1.370e+04) (ext = 1.653e+04)
Move report: Detail placement moves 1964 insts, mean move: 0.60 um, max move: 5.97 um
	Max move on inst (g34133__2683): (106.87, 82.58) --> (101.40, 82.08)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1162.0MB
Summary Report:
Instances move: 1964 (out of 1964 movable)
Instances flipped: 0
Mean displacement: 0.60 um
Max displacement: 5.97 um (Instance: g34133__2683) (106.871, 82.581) -> (101.4, 82.08)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XL
Total net bbox length = 2.866e+04 (1.486e+04 1.380e+04) (ext = 1.657e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1162.0MB
*** Finished refinePlace (0:00:39.1 mem=1162.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1161.98 MB )
[NR-eGR] Read 6509 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1161.98 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2515  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2515 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2515 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.383406e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1162.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7882
[NR-eGR] Metal2  (2V) length: 1.251966e+04um, number of vias: 12254
[NR-eGR] Metal3  (3H) length: 1.527559e+04um, number of vias: 900
[NR-eGR] Metal4  (4V) length: 4.115065e+03um, number of vias: 436
[NR-eGR] Metal5  (5H) length: 2.081280e+03um, number of vias: 251
[NR-eGR] Metal6  (6V) length: 9.486200e+02um, number of vias: 216
[NR-eGR] Metal7  (7H) length: 1.127900e+03um, number of vias: 109
[NR-eGR] Metal8  (8V) length: 5.640150e+02um, number of vias: 95
[NR-eGR] Metal9  (9H) length: 1.730000e+01um, number of vias: 33
[NR-eGR] Metal10 (10V) length: 1.995000e+00um, number of vias: 28
[NR-eGR] Metal11 (11H) length: 1.721000e+01um, number of vias: 0
[NR-eGR] Total length: 3.666863e+04um, number of vias: 22204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.469135e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 1156.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:03.7, real=0:00:04.0)***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1155.9M)
Extraction called for design 'mpadd32_shift' of instances=1964 and nets=2517 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd32_shift.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1155.863M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 1027.8M, totSessionCpu=0:00:39 **
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1149.88)
Total number of fetched objects 2515
End delay calculation. (MEM=1213.78 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1213.78 CPU=0:00:00.5 REAL=0:00:01.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:40.2/0:00:42.7 (0.9), mem = 1233.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.71
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    68.71%|        -|   0.000|   0.000|   0:00:00.0| 1233.0M|
|    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1233.0M|
|    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1233.0M|
|    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1233.0M|
|    68.71%|        0|   0.000|   0.000|   0:00:00.0| 1233.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.71
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:00:40.8 mem=1233.0M) ***
Total net bbox length = 2.866e+04 (1.486e+04 1.380e+04) (ext = 1.657e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1233.0MB
Summary Report:
Instances move: 0 (out of 1964 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.866e+04 (1.486e+04 1.380e+04) (ext = 1.657e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1233.0MB
*** Finished refinePlace (0:00:40.8 mem=1233.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1233.0M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1233.0M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:40.9/0:00:43.4 (0.9), mem = 1233.0M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1168.89M, totSessionCpu=0:00:41).

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mpadd32_shift' of instances=1964 and nets=2517 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd32_shift.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1143.691M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1151.22 MB )
[NR-eGR] Read 6509 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1151.22 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2515  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2515 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2515 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.383406e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1151.22 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1149.22)
Total number of fetched objects 2515
End delay calculation. (MEM=1213.12 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1213.12 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:41.7 mem=1213.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1062.0M, totSessionCpu=0:00:42 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.077  | 96.077  | 98.884  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.714%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:20, mem = 1063.4M, totSessionCpu=0:00:42 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:27, real = 0:00:29, mem = 1077.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 6 warning(s), 2 error(s)

<CMD> checkPlace
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=1077.0M, init mem=1077.1M)
TechSite Violation:	17
*info: Placed = 1964          
*info: Unplaced = 0           
Placement Density:68.71%(7016/10210)
Placement Density (including fixed std cells):68.71%(7016/10210)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1077.0M)
<CMD> setTieHiLoMode -cell {TIEHI TIELO} -maxFanout 20
<CMD> addTieHiLo -prefix TIE
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Options: No distance constraint, Max Fan-out = 20.
INFO: Total Number of Tie Cells (TIEHI) placed: 0  
INFO: Total Number of Tie Cells (TIELO) placed: 0  
<CMD> set_ccopt_property buffer_cells { CLKBUFX* }
<CMD> set_ccopt_property inverter_cells { CLKINVX* }
<CMD> set_ccopt_property target_max_trans 100ps
<CMD> set_ccopt_property target_skew 50ps
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sys_con
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk_input...
  clock_tree clk_input contains 774 sinks and 0 clock gates.
  Extraction for clk_input complete.
Extracting original clock gating for clk_input done.
The skew group clk_input/sys_con was created. It contains 774 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=11/02 17:20:49, mem=934.8M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=1050.8M, init mem=1050.9M)
TechSite Violation:	17
*info: Placed = 1964          
*info: Unplaced = 0           
Placement Density:68.71%(7016/10210)
Placement Density (including fixed std cells):68.71%(7016/10210)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1050.8M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run checkPlace for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
Using cell based legalization.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree clk_input:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVX1/A INVX1/Y (default: )
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 10210.068um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner typ_rc_wc:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.070ns
  Buffer max distance: 741.754um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=741.754um, saturatedSlew=0.084ns, speed=6622.803um per ns, cellArea=11.066um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=607.273um, saturatedSlew=0.083ns, speed=8228.631um per ns, cellArea=10.700um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=769.286um, saturatedSlew=0.084ns, speed=3362.264um per ns, cellArea=19.561um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=770.000um, saturatedSlew=0.084ns, speed=3365.385um per ns, cellArea=17.766um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group clk_input/sys_con:
  Sources:                     pin CLK
  Total number of sinks:       774
  Delay constrained sinks:     774
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typ_rc_wc:setup.late:
  Skew target:                 0.070ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk_input/sys_con with 774 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.3 real=0:00:01.3)
CCOpt::Phase::Initialization done. (took cpu=0:00:01.3 real=0:00:01.3)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Found 0 pin insertion delay advances (0 of 774 clock tree sinks)
Found 0 pin insertion delay delays (0 of 774 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1099.05 MB )
[NR-eGR] Read 6509 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.05 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2515  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2515 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2515 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.383406e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         1( 0.02%)   ( 0.02%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7882
[NR-eGR] Metal2  (2V) length: 1.251966e+04um, number of vias: 12254
[NR-eGR] Metal3  (3H) length: 1.527559e+04um, number of vias: 900
[NR-eGR] Metal4  (4V) length: 4.115065e+03um, number of vias: 436
[NR-eGR] Metal5  (5H) length: 2.081280e+03um, number of vias: 251
[NR-eGR] Metal6  (6V) length: 9.486200e+02um, number of vias: 216
[NR-eGR] Metal7  (7H) length: 1.127900e+03um, number of vias: 109
[NR-eGR] Metal8  (8V) length: 5.640150e+02um, number of vias: 95
[NR-eGR] Metal9  (9H) length: 1.730000e+01um, number of vias: 33
[NR-eGR] Metal10 (10V) length: 1.995000e+00um, number of vias: 28
[NR-eGR] Metal11 (11H) length: 1.721000e+01um, number of vias: 0
[NR-eGR] Total length: 3.666863e+04um, number of vias: 22204
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.469135e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1058.05 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup...
Using cell based legalization.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
inverter_cells is set for at least one key
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree balancer configuration for clock_tree clk_input:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: INVX1/A INVX1/Y (default: )
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 10210.068um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner typ_rc_wc:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.070ns
  Buffer max distance: 741.754um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=741.754um, saturatedSlew=0.084ns, speed=6622.803um per ns, cellArea=11.066um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=607.273um, saturatedSlew=0.083ns, speed=8228.631um per ns, cellArea=10.700um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=769.286um, saturatedSlew=0.084ns, speed=3362.264um per ns, cellArea=19.561um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=770.000um, saturatedSlew=0.084ns, speed=3365.385um per ns, cellArea=17.766um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Clock tree balancer configuration for skew_group clk_input/sys_con:
  Sources:                     pin CLK
  Total number of sinks:       774
  Delay constrained sinks:     774
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner typ_rc_wc:setup.late:
  Skew target:                 0.070ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk_input/sys_con with 774 clock sinks

Via Selection for Estimated Routes (rule default):

------------------------------------------------------------------------
Layer              Via Cell      Res.     Cap.     RC       Top of Stack
Range                            (Ohm)    (fF)     (fs)     Only
------------------------------------------------------------------------
Metal1-Metal2      M2_M1_VH      6.600    0.011    0.072    false
Metal2-Metal3      M3_M2_HV      6.600    0.010    0.063    false
Metal3-Metal4      M4_M3_VH      6.600    0.010    0.064    false
Metal4-Metal5      M5_M4_HV      6.600    0.010    0.063    false
Metal5-Metal6      M6_M5_VH      6.600    0.010    0.064    false
Metal6-Metal7      M7_M6_HV      6.600    0.010    0.065    false
Metal7-Metal8      M8_M7_VH      6.600    0.010    0.066    false
Metal8-Metal9      M9_M8_HV      0.280    0.029    0.008    false
Metal9-Metal10     M10_M9_VH     0.280    0.104    0.029    false
Metal10-Metal11    M11_M10_HV    0.060    0.052    0.003    false
------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.3 real=0:00:01.3)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk_input...
      Rebuilding timing graph...
      Rebuilding timing graph done.
      Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
      Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree clk_input done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      hp wire lengths  : top=0.000um, trunk=146.750um, leaf=574.270um, total=721.020um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 9 
    Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (0:00:45.8 mem=1099.4M) ***
Total net bbox length = 2.920e+04 (1.515e+04 1.405e+04) (ext = 1.658e+04)
Move report: Detail placement moves 51 insts, mean move: 1.93 um, max move: 5.02 um
	Max move on inst (inc_add_59_28_g450): (23.00, 47.88) --> (24.60, 44.46)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1099.4MB
Summary Report:
Instances move: 51 (out of 1973 movable)
Instances flipped: 0
Mean displacement: 1.93 um
Max displacement: 5.02 um (Instance: inc_add_59_28_g450) (23, 47.88) -> (24.6, 44.46)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
Total net bbox length = 2.928e+04 (1.516e+04 1.412e+04) (ext = 1.660e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1099.4MB
*** Finished refinePlace (0:00:45.8 mem=1099.4M) ***
    Moved 22, flipped 10 and cell swapped 0 of 783 clock instance(s) during refinement.
    The largest move was 4 microns for s5_reg[30].
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock DAG stats after 'Clustering':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.183pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
      hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {1 <= 0.060ns, 1 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Clustering':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
    Skew group summary after 'Clustering':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
    Legalizer API calls during this step: 147 succeeded with high effort: 147 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.8 real=0:00:00.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
(ccopt eGR): Start to route 10 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1099.27 MB )
[NR-eGR] Read 12863 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1099.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 12863
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2524  numIgnoredNets=2514
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 10 clock nets ( 10 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.523960e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.895380e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.270220e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.645060e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.019900e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.009990e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[NR-eGR] Metal2  (2V) length: 1.207240e+04um, number of vias: 11867
[NR-eGR] Metal3  (3H) length: 1.525959e+04um, number of vias: 1202
[NR-eGR] Metal4  (4V) length: 4.726130e+03um, number of vias: 459
[NR-eGR] Metal5  (5H) length: 2.166480e+03um, number of vias: 257
[NR-eGR] Metal6  (6V) length: 9.488100e+02um, number of vias: 220
[NR-eGR] Metal7  (7H) length: 1.129900e+03um, number of vias: 113
[NR-eGR] Metal8  (8V) length: 5.653450e+02um, number of vias: 99
[NR-eGR] Metal9  (9H) length: 1.930000e+01um, number of vias: 37
[NR-eGR] Metal10 (10V) length: 6.745000e+00um, number of vias: 28
[NR-eGR] Metal11 (11H) length: 1.721000e+01um, number of vias: 0
[NR-eGR] Total length: 3.691191e+04um, number of vias: 22182
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.712415e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 792
[NR-eGR] Metal2  (2V) length: 8.766200e+02um, number of vias: 992
[NR-eGR] Metal3  (3H) length: 1.124700e+03um, number of vias: 313
[NR-eGR] Metal4  (4V) length: 6.156250e+02um, number of vias: 23
[NR-eGR] Metal5  (5H) length: 8.520000e+01um, number of vias: 6
[NR-eGR] Metal6  (6V) length: 1.900000e-01um, number of vias: 4
[NR-eGR] Metal7  (7H) length: 2.000000e+00um, number of vias: 4
[NR-eGR] Metal8  (8V) length: 1.330000e+00um, number of vias: 4
[NR-eGR] Metal9  (9H) length: 2.000000e+00um, number of vias: 4
[NR-eGR] Metal10 (10V) length: 4.750000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.712415e+03um, number of vias: 2142
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.712415e+03um, number of vias: 2142
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1053.27 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.rgfPLI0bZ
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR only done.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congestion repair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1053.27 MB )
[NR-eGR] Read 6509 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1053.27 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2665
[NR-eGR] Read numTotalNets=2524  numIgnoredNets=10
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2514 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2514 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.169827e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         2( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.04 seconds, mem = 1053.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[NR-eGR] Metal2  (2V) length: 1.144009e+04um, number of vias: 11750
[NR-eGR] Metal3  (3H) length: 1.475013e+04um, number of vias: 1332
[NR-eGR] Metal4  (4V) length: 5.188725e+03um, number of vias: 502
[NR-eGR] Metal5  (5H) length: 2.696610e+03um, number of vias: 267
[NR-eGR] Metal6  (6V) length: 1.085590e+03um, number of vias: 220
[NR-eGR] Metal7  (7H) length: 1.101650e+03um, number of vias: 113
[NR-eGR] Metal8  (8V) length: 5.907800e+02um, number of vias: 99
[NR-eGR] Metal9  (9H) length: 2.030000e+01um, number of vias: 37
[NR-eGR] Metal10 (10V) length: 7.600000e+00um, number of vias: 28
[NR-eGR] Metal11 (11H) length: 4.391000e+01um, number of vias: 0
[NR-eGR] Total length: 3.692539e+04um, number of vias: 22248
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 1053.3M
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt: Starting congestion repair using flow wrapper done.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mpadd32_shift' of instances=1973 and nets=2526 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd32_shift.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1056.438M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
    cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
    sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
    wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
    hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 9 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
  Skew group summary after clustering cong repair call:
    skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Stage::Clustering done. (took cpu=0:00:01.4 real=0:00:01.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
      wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
      hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
      wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
      hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157, avg=0.156, sd=0.001], skew [0.002 vs 0.070], 100% {0.155, 0.157} (wid=0.004 ws=0.003) (gid=0.154 gs=0.001)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
      wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
      hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
    Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
      wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
      hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
      wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
      hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=73.872um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=73.872um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.016pF, leaf=0.184pF, total=0.200pF
      wire lengths     : top=0.000um, trunk=249.550um, leaf=2387.383um, total=2636.933um
      hp wire lengths  : top=0.000um, trunk=146.750um, leaf=576.270um, total=723.020um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=2 avg=0.050ns sd=0.014ns min=0.041ns max=0.060ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.050ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 9 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk_input/sys_con: insertion delay [min=0.155, max=0.157]
    Legalizer API calls during this step: 49 succeeded with high effort: 49 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.6 real=0:00:00.6)
  Reducing insertion delay 2...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=226.100um, leaf=2400.456um, total=2626.555um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=2 avg=0.043ns sd=0.002ns min=0.041ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.051ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.151, avg=0.151, sd=0.000], skew [0.002 vs 0.070], 100% {0.150, 0.151} (wid=0.004 ws=0.002) (gid=0.149 gs=0.001)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.151, avg=0.151, sd=0.000], skew [0.002 vs 0.070], 100% {0.150, 0.151} (wid=0.004 ws=0.002) (gid=0.149 gs=0.001)
    Legalizer API calls during this step: 167 succeeded with high effort: 167 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.8 real=0:00:00.9)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.2 real=0:00:02.2)
  CCOpt::Phase::Construction done. (took cpu=0:00:03.6 real=0:00:03.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=72.504um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=72.504um^2
      cell capacitance : b=0.020pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.020pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=226.100um, leaf=2400.456um, total=2626.555um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=2 avg=0.043ns sd=0.002ns min=0.041ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.051ns sd=0.000ns min=0.050ns max=0.051ns {8 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 8 CLKBUFX16: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.151]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.151]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
    Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.153} (wid=0.003 ws=0.002) (gid=0.150 gs=0.002)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.153} (wid=0.003 ws=0.002) (gid=0.150 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 11 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
          wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
          hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX12: 9 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
          wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
          hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX12: 9 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
          wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
          hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX12: 9 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX12: 9 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
    wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
    hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX12: 9 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
  Skew group summary after Approximately balancing fragments:
    skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-1261) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
          wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
          hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX12: 9 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
    Skew group summary after 'Approximately balancing step':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.153} (wid=0.003 ws=0.002) (gid=0.150 gs=0.002)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.153, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.153} (wid=0.003 ws=0.002) (gid=0.150 gs=0.002)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
    Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Tried: 11 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154]
    BalancingStep Merging balancing drivers for power has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_input/sys_con,WC: 0.153 -> 0.154}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.154} (wid=0.003 ws=0.002) (gid=0.151 gs=0.002)
    Skew group summary after 'Improving clock skew':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.154} (wid=0.003 ws=0.002) (gid=0.151 gs=0.002)
    BalancingStep Improving clock skew has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_input/sys_con,WC: 0.153 -> 0.154}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.194pF fall=0.169pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=46.170um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=46.170um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=224.690um, leaf=2401.125um, total=2625.815um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=2 avg=0.039ns sd=0.007ns min=0.034ns max=0.044ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX12: 9 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.154} (wid=0.003 ws=0.002) (gid=0.151 gs=0.002)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.000], skew [0.002 vs 0.070], 100% {0.151, 0.154} (wid=0.003 ws=0.002) (gid=0.151 gs=0.002)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk_input/sys_con,WC: 0.153 -> 0.154}Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.014pF, leaf=0.184pF, total=0.199pF
      wire lengths     : top=0.000um, trunk=224.625um, leaf=2401.125um, total=2625.750um
      hp wire lengths  : top=0.000um, trunk=160.150um, leaf=592.660um, total=752.810um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=2 avg=0.039ns sd=0.002ns min=0.037ns max=0.041ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.071ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.152, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.150, 0.152} (wid=0.004 ws=0.002) (gid=0.150 gs=0.002)
    Skew group summary after 'Improving insertion delay':
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.152, avg=0.152, sd=0.000], skew [0.002 vs 0.070], 100% {0.150, 0.152} (wid=0.004 ws=0.002) (gid=0.150 gs=0.002)
    Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=0, resolved=9, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, worse=4, accepted=4
        Max accepted move=44.720um, total accepted move=89.850um, average move=22.462um
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=1, resolved=7, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, worse=4, accepted=2
        Max accepted move=12.800um, total accepted move=24.040um, average move=12.020um
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=1, resolved=7, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, worse=4, accepted=1
        Max accepted move=3.310um, total accepted move=3.310um, average move=3.310um
        Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=2, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=0, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
        cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
        cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
        sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.184pF, total=0.194pF
        wire lengths     : top=0.000um, trunk=157.810um, leaf=2400.229um, total=2558.039um
        hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.069ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.001], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.005 ws=0.004) (gid=0.150 gs=0.002)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.001], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.005 ws=0.004) (gid=0.150 gs=0.002)
      Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 11 , Succeeded = 0 , Wirelength increased = 0 , CannotMove = 2 , Illegal = 9 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.184pF, total=0.194pF
      wire lengths     : top=0.000um, trunk=157.810um, leaf=2400.229um, total=2558.039um
      hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.069ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.001], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.005 ws=0.004) (gid=0.150 gs=0.002)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.001], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.005 ws=0.004) (gid=0.150 gs=0.002)
    Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.3 real=0:00:00.3)
  Total capacitance is (rise=0.389pF fall=0.364pF), of which (rise=0.194pF fall=0.194pF) is wire, and (rise=0.194pF fall=0.169pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:00:50.1 mem=1100.4M) ***
Total net bbox length = 2.927e+04 (1.515e+04 1.412e+04) (ext = 1.660e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1100.4MB
Summary Report:
Instances move: 0 (out of 1973 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.927e+04 (1.515e+04 1.412e+04) (ext = 1.660e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1100.4MB
*** Finished refinePlace (0:00:50.1 mem=1100.4M) ***
  Moved 0, flipped 0 and cell swapped 0 of 783 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
(ccopt eGR): Start to route 10 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1100.37 MB )
[NR-eGR] Read 12863 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.37 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 12863
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2524  numIgnoredNets=2514
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 10 clock nets ( 10 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.440170e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.986010e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.533560e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.081110e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.628660e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 4 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.061568e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[NR-eGR] Metal2  (2V) length: 1.145135e+04um, number of vias: 11756
[NR-eGR] Metal3  (3H) length: 1.474933e+04um, number of vias: 1336
[NR-eGR] Metal4  (4V) length: 5.155765e+03um, number of vias: 503
[NR-eGR] Metal5  (5H) length: 2.645410e+03um, number of vias: 265
[NR-eGR] Metal6  (6V) length: 1.085400e+03um, number of vias: 220
[NR-eGR] Metal7  (7H) length: 1.101650e+03um, number of vias: 113
[NR-eGR] Metal8  (8V) length: 5.907800e+02um, number of vias: 99
[NR-eGR] Metal9  (9H) length: 2.030000e+01um, number of vias: 37
[NR-eGR] Metal10 (10V) length: 7.600000e+00um, number of vias: 28
[NR-eGR] Metal11 (11H) length: 4.391000e+01um, number of vias: 0
[NR-eGR] Total length: 3.685150e+04um, number of vias: 22257
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.638525e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 792
[NR-eGR] Metal2  (2V) length: 8.878800e+02um, number of vias: 998
[NR-eGR] Metal3  (3H) length: 1.123900e+03um, number of vias: 317
[NR-eGR] Metal4  (4V) length: 5.826650e+02um, number of vias: 24
[NR-eGR] Metal5  (5H) length: 3.400000e+01um, number of vias: 4
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 4
[NR-eGR] Metal7  (7H) length: 2.000000e+00um, number of vias: 4
[NR-eGR] Metal8  (8V) length: 1.330000e+00um, number of vias: 4
[NR-eGR] Metal9  (9H) length: 2.000000e+00um, number of vias: 4
[NR-eGR] Metal10 (10V) length: 4.750000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.638525e+03um, number of vias: 2151
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.638525e+03um, number of vias: 2151
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1055.37 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.rgfnwX7xR
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
Set FIXED routing status on 10 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mpadd32_shift' of instances=1973 and nets=2526 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd32_shift.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1055.367M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.198pF, total=0.209pF
          wire lengths     : top=0.000um, trunk=160.100um, leaf=2478.425um, total=2638.525um
          hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.073ns sd=0.001ns min=0.072ns max=0.075ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
        Skew group summary eGRPC initial state:
          skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.198pF, total=0.209pF
          wire lengths     : top=0.000um, trunk=160.100um, leaf=2478.425um, total=2638.525um
          hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.073ns sd=0.001ns min=0.072ns max=0.075ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
        Skew group summary eGRPC after moving buffers:
          skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 5 long paths. The largest offset applied was 0.000ns.
          
          
          Skew Group Offsets:
          
          -----------------------------------------------------------------------------------------------
          Skew Group           Num.     Num.       Offset        Max        Previous Max.    Current Max.
                               Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          -----------------------------------------------------------------------------------------------
          clk_input/sys_con     774        5         0.646%      0.000ns       0.154ns         0.154ns
          -----------------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -----------------------------
          From (ns)    To (ns)    Count
          -----------------------------
          below         0.000       5
            0.000       0.005       0
          -----------------------------
          
          Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
          
          
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk_input/sys_con,WC: 0.153 -> 0.154}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 7
        CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk_input/sys_con,WC: 0.153 -> 0.154}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.198pF, total=0.209pF
          wire lengths     : top=0.000um, trunk=160.100um, leaf=2478.425um, total=2638.525um
          hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.073ns sd=0.001ns min=0.072ns max=0.075ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
        Skew group summary eGRPC after downsizing:
          skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.198pF, total=0.209pF
          wire lengths     : top=0.000um, trunk=160.100um, leaf=2478.425um, total=2638.525um
          hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.073ns sd=0.001ns min=0.072ns max=0.075ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 4 insts, 8 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
          cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
          cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
          sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.198pF, total=0.209pF
          wire lengths     : top=0.000um, trunk=160.100um, leaf=2478.425um, total=2638.525um
          hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.054ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=8 avg=0.073ns sd=0.001ns min=0.072ns max=0.075ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
        Primary reporting skew groups before routing clock trees:
          skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
        Skew group summary before routing clock trees:
          skew_group clk_input/sys_con: insertion delay [min=0.151, max=0.154, avg=0.153, sd=0.001], skew [0.003 vs 0.070], 100% {0.151, 0.154} (wid=0.005 ws=0.004) (gid=0.151 gs=0.002)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:00:50.7 mem=1100.6M) ***
Total net bbox length = 2.927e+04 (1.515e+04 1.412e+04) (ext = 1.660e+04)
Move report: Detail placement moves 7 insts, mean move: 3.52 um, max move: 7.44 um
	Max move on inst (g33769__7114): (20.80, 29.07) --> (21.40, 35.91)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1100.6MB
Summary Report:
Instances move: 7 (out of 1973 movable)
Instances flipped: 0
Mean displacement: 3.52 um
Max displacement: 7.44 um (Instance: g33769__7114) (20.8, 29.07) -> (21.4, 35.91)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI2BB1X1
Total net bbox length = 2.932e+04 (1.516e+04 1.416e+04) (ext = 1.661e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1100.6MB
*** Finished refinePlace (0:00:50.7 mem=1100.6M) ***
  Moved 0, flipped 0 and cell swapped 0 of 783 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
(ccopt eGR): Start to route 10 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1100.59 MB )
[NR-eGR] Read 12863 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1100.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 12863
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2524  numIgnoredNets=2514
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 10 clock nets ( 10 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.440170e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.986010e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.533560e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 10]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 7.081110e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.628660e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 4 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 4 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.061568e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[NR-eGR] Metal2  (2V) length: 1.145135e+04um, number of vias: 11756
[NR-eGR] Metal3  (3H) length: 1.474933e+04um, number of vias: 1336
[NR-eGR] Metal4  (4V) length: 5.155765e+03um, number of vias: 503
[NR-eGR] Metal5  (5H) length: 2.645410e+03um, number of vias: 265
[NR-eGR] Metal6  (6V) length: 1.085400e+03um, number of vias: 220
[NR-eGR] Metal7  (7H) length: 1.101650e+03um, number of vias: 113
[NR-eGR] Metal8  (8V) length: 5.907800e+02um, number of vias: 99
[NR-eGR] Metal9  (9H) length: 2.030000e+01um, number of vias: 37
[NR-eGR] Metal10 (10V) length: 7.600000e+00um, number of vias: 28
[NR-eGR] Metal11 (11H) length: 4.391000e+01um, number of vias: 0
[NR-eGR] Total length: 3.685150e+04um, number of vias: 22257
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2.638525e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] Metal1  (1H) length: 0.000000e+00um, number of vias: 792
[NR-eGR] Metal2  (2V) length: 8.878800e+02um, number of vias: 998
[NR-eGR] Metal3  (3H) length: 1.123900e+03um, number of vias: 317
[NR-eGR] Metal4  (4V) length: 5.826650e+02um, number of vias: 24
[NR-eGR] Metal5  (5H) length: 3.400000e+01um, number of vias: 4
[NR-eGR] Metal6  (6V) length: 0.000000e+00um, number of vias: 4
[NR-eGR] Metal7  (7H) length: 2.000000e+00um, number of vias: 4
[NR-eGR] Metal8  (8V) length: 1.330000e+00um, number of vias: 4
[NR-eGR] Metal9  (9H) length: 2.000000e+00um, number of vias: 4
[NR-eGR] Metal10 (10V) length: 4.750000e+00um, number of vias: 0
[NR-eGR] Metal11 (11H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.638525e+03um, number of vias: 2151
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2.638525e+03um, number of vias: 2151
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1055.59 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.rgflwEc5L
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 10 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 10 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=11/02 17:20:58, mem=948.6M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Sat Nov  2 17:20:58 2019
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=2526)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Nov  2 17:20:58 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 958.97 (MB), peak = 1116.98 (MB)
#Merging special wires: starts on Sat Nov  2 17:20:59 2019 with memory = 959.23 (MB), peak = 1116.98 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:959.3 MB, peak:1.1 GB
#reading routing guides ......
#
#Finished routing data preparation on Sat Nov  2 17:20:59 2019
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 9.78 (MB)
#Total memory = 959.40 (MB)
#Peak memory = 1116.98 (MB)
#
#
#Start global routing on Sat Nov  2 17:20:59 2019
#
#
#Start global routing initialization on Sat Nov  2 17:20:59 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Nov  2 17:20:59 2019
#
#Start routing resource analysis on Sat Nov  2 17:20:59 2019
#
#Routing resource analysis is done on Sat Nov  2 17:20:59 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         603           0        1640    60.18%
#  Metal2         V         578           0        1640     0.00%
#  Metal3         H         603           0        1640     0.00%
#  Metal4         V         578           0        1640     0.00%
#  Metal5         H         603           0        1640     0.00%
#  Metal6         V         578           0        1640     0.00%
#  Metal7         H         603           0        1640     0.00%
#  Metal8         V         578           0        1640     0.00%
#  Metal9         H         603           0        1640    40.85%
#  Metal10        V         231           0        1640    39.57%
#  Metal11        H         241           0        1640     0.00%
#  --------------------------------------------------------------
#  Total                   5799       0.00%       18040    12.78%
#
#  10 nets (0.40%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Nov  2 17:20:59 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.43 (MB), peak = 1116.98 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sat Nov  2 17:20:59 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 960.52 (MB), peak = 1116.98 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.02 (MB), peak = 1116.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.12 (MB), peak = 1116.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 10.
#Total number of unselected nets (but routable) for routing = 2514 (skipped).
#Total number of nets in the design = 2526.
#
#2514 skipped nets do not have any wires.
#10 routable nets have only global wires.
#10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 10               0  
#------------------------------------------------
#        Total                 10               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 10            2514  
#------------------------------------------------
#        Total                 10            2514  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 2434 um.
#Total half perimeter of net bounding box = 738 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 744 um.
#Total wire length on LAYER Metal3 = 1080 um.
#Total wire length on LAYER Metal4 = 567 um.
#Total wire length on LAYER Metal5 = 37 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 3 um.
#Total wire length on LAYER Metal8 = 3 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1573
#Up-Via Summary (total 1573):
#           
#-----------------------
# Metal1            792
# Metal2            540
# Metal3            222
# Metal4             11
# Metal5              3
# Metal6              3
# Metal7              2
#-----------------------
#                  1573 
#
#Total number of involved priority nets 10
#Maximum src to sink distance for priority net 86.2
#Average of max src_to_sink distance for priority net 58.8
#Average of ave src_to_sink distance for priority net 35.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.24 (MB)
#Total memory = 965.65 (MB)
#Peak memory = 1116.98 (MB)
#
#Finished global routing on Sat Nov  2 17:20:59 2019
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 964.63 (MB), peak = 1116.98 (MB)
#Start Track Assignment.
#Done with 351 horizontal wires in 1 hboxes and 433 vertical wires in 1 hboxes.
#Done with 340 horizontal wires in 1 hboxes and 417 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 2703 um.
#Total half perimeter of net bounding box = 738 um.
#Total wire length on LAYER Metal1 = 239 um.
#Total wire length on LAYER Metal2 = 751 um.
#Total wire length on LAYER Metal3 = 1083 um.
#Total wire length on LAYER Metal4 = 591 um.
#Total wire length on LAYER Metal5 = 33 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 3 um.
#Total wire length on LAYER Metal8 = 3 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1573
#Up-Via Summary (total 1573):
#           
#-----------------------
# Metal1            792
# Metal2            540
# Metal3            222
# Metal4             11
# Metal5              3
# Metal6              3
# Metal7              2
#-----------------------
#                  1573 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 966.85 (MB), peak = 1116.98 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 17.37 (MB)
#Total memory = 966.93 (MB)
#Peak memory = 1116.98 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        0        0
#	Metal2        0        0
#	Metal3        0        0
#	Metal4        1        1
#	Totals        1        1
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1017.79 (MB), peak = 1116.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1024.09 (MB), peak = 1116.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 2653 um.
#Total half perimeter of net bounding box = 738 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 62 um.
#Total wire length on LAYER Metal3 = 1362 um.
#Total wire length on LAYER Metal4 = 1194 um.
#Total wire length on LAYER Metal5 = 30 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 2 um.
#Total wire length on LAYER Metal8 = 3 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2385
#Up-Via Summary (total 2385):
#           
#-----------------------
# Metal1            792
# Metal2            794
# Metal3            789
# Metal4              4
# Metal5              2
# Metal6              2
# Metal7              2
#-----------------------
#                  2385 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 6.47 (MB)
#Total memory = 973.40 (MB)
#Peak memory = 1116.98 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 6.47 (MB)
#Total memory = 973.40 (MB)
#Peak memory = 1116.98 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 31.22 (MB)
#Total memory = 979.86 (MB)
#Peak memory = 1116.98 (MB)
#Number of warnings = 1
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  2 17:21:03 2019
#
% End globalDetailRoute (date=11/02 17:21:03, total cpu=0:00:05.2, real=0:00:05.0, peak res=980.1M, current mem=980.1M)
        NanoRoute done. (took cpu=0:00:05.3 real=0:00:05.3)
      Clock detailed routing done.
Checking guided vs. routed lengths for 10 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       20.000      30.000            1
       30.000      40.000            1
       40.000      50.000            1
       50.000      60.000            1
       60.000      70.000            3
       70.000      80.000            3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            4
       0.000      1.000            2
       1.000      2.000            0
       2.000      3.000            2
       3.000      4.000            0
       4.000      5.000            1
       5.000      6.000            1
      -------------------------------------
      

    Top 8 notable deviations of routed length from guided length
    =============================================================

    Net CTS_6 (100 terminals)
    Guided length:  max path =    51.250um, total =   300.364um
    Routed length:  max path =    46.470um, total =   343.650um
    Deviation:      max path =    -9.327%,  total =    14.411%

    Net CTS_8 (97 terminals)
    Guided length:  max path =    66.380um, total =   294.589um
    Routed length:  max path =    69.720um, total =   332.965um
    Deviation:      max path =     5.032%,  total =    13.027%

    Net CTS_1 (97 terminals)
    Guided length:  max path =    64.819um, total =   301.389um
    Routed length:  max path =    64.860um, total =   338.115um
    Deviation:      max path =     0.063%,  total =    12.185%

    Net CTS_3 (101 terminals)
    Guided length:  max path =    45.720um, total =   281.670um
    Routed length:  max path =    44.600um, total =   312.905um
    Deviation:      max path =    -2.450%,  total =    11.089%

    Net CTS_2 (97 terminals)
    Guided length:  max path =    63.100um, total =   313.625um
    Routed length:  max path =    64.420um, total =   344.880um
    Deviation:      max path =     2.092%,  total =     9.966%

    Net CTS_5 (94 terminals)
    Guided length:  max path =    79.330um, total =   311.468um
    Routed length:  max path =    83.090um, total =   337.645um
    Deviation:      max path =     4.740%,  total =     8.405%

    Net CTS_4 (95 terminals)
    Guided length:  max path =    76.640um, total =   309.420um
    Routed length:  max path =    78.590um, total =   333.270um
    Deviation:      max path =     2.544%,  total =     7.708%

    Net CTS_7 (9 terminals)
    Guided length:  max path =    71.645um, total =   133.340um
    Routed length:  max path =    69.440um, total =   138.690um
    Deviation:      max path =    -3.078%,  total =     4.012%

Set FIXED routing status on 10 net(s)
Set FIXED placed status on 9 instance(s)
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1076.40 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1076.40 MB )
[NR-eGR] Read 6509 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1076.40 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2510
[NR-eGR] Read numTotalNets=2524  numIgnoredNets=10
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2514 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2514 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[NR-eGR] Metal2  (2V) length: 1.132453e+04um, number of vias: 11664
[NR-eGR] Metal3  (3H) length: 1.503508e+04um, number of vias: 1722
[NR-eGR] Metal4  (4V) length: 4.952165e+03um, number of vias: 492
[NR-eGR] Metal5  (5H) length: 2.602550e+03um, number of vias: 277
[NR-eGR] Metal6  (6V) length: 1.245785e+03um, number of vias: 218
[NR-eGR] Metal7  (7H) length: 1.121850e+03um, number of vias: 111
[NR-eGR] Metal8  (8V) length: 5.978100e+02um, number of vias: 95
[NR-eGR] Metal9  (9H) length: 1.980000e+01um, number of vias: 33
[NR-eGR] Metal10 (10V) length: 3.040000e+00um, number of vias: 28
[NR-eGR] Metal11 (11H) length: 4.361000e+01um, number of vias: 0
[NR-eGR] Total length: 3.694622e+04um, number of vias: 22540
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1076.40 MB )
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.5 real=0:00:05.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mpadd32_shift' of instances=1973 and nets=2526 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd32_shift.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1076.398M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
    wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
    hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
  Primary reporting skew groups after routing clock trees:
    skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
  Skew group summary after routing clock trees:
    skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
  CCOpt::Phase::Routing done. (took cpu=0:00:05.7 real=0:00:05.7)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**WARN: (IMPSP-270):	Cannot find a legal location for MASTER CELL 'BUFX2'.
Type 'man IMPSP-270' for more detail.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
      hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
      hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 10, nets tested: 10, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
      hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
      cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
      cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
      sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
      hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2516 (unrouted=2, trialRouted=2514, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
    wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
    hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
  Primary reporting skew groups after post-conditioning:
    skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
  Skew group summary after post-conditioning:
    skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                         9      47.880       0.012
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          0       0.000       0.000
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                             9      47.880       0.012
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      160.985
  Leaf      2492.320
  Total     2653.305
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk       105.880
  Leaf        597.790
  Total       703.670
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.012    0.010    0.023
  Leaf     0.182    0.185    0.367
  Total    0.194    0.196    0.390
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   774     0.182     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       2       0.043       0.015      0.033    0.053    {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
  Leaf        0.100       8       0.071       0.001      0.070    0.072    {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX16    buffer      1         6.840
  CLKBUFX12    buffer      8        41.040
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  typ_rc_wc:setup.late    clk_input/sys_con    0.150     0.153     0.003       0.070         0.003           0.002           0.152        0.000     100% {0.150, 0.153}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group           Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  typ_rc_wc:setup.late    clk_input/sys_con    0.150     0.153     0.003       0.070         0.003           0.002           0.152        0.000     100% {0.150, 0.153}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1153.38)
Total number of fetched objects 2524
Total number of fetched objects 2524
End delay calculation. (MEM=1207.84 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1207.84 CPU=0:00:00.3 REAL=0:00:00.0)
	Clock: clk_input, View: av_wc, Ideal Latency: 0, Propagated Latency: 0.180202
	 Executing: set_clock_latency -source -early -max -rise -0.180202 [get_pins CLK]
	Clock: clk_input, View: av_wc, Ideal Latency: 0, Propagated Latency: 0.180202
	 Executing: set_clock_latency -source -late -max -rise -0.180202 [get_pins CLK]
	Clock: clk_input, View: av_wc, Ideal Latency: 0, Propagated Latency: 0.180845
	 Executing: set_clock_latency -source -early -max -fall -0.180845 [get_pins CLK]
	Clock: clk_input, View: av_wc, Ideal Latency: 0, Propagated Latency: 0.180845
	 Executing: set_clock_latency -source -late -max -fall -0.180845 [get_pins CLK]
	Clock: clk_input, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.0705435
	 Executing: set_clock_latency -source -early -min -rise -0.0705435 [get_pins CLK]
	Clock: clk_input, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.0705435
	 Executing: set_clock_latency -source -late -min -rise -0.0705435 [get_pins CLK]
	Clock: clk_input, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.0676387
	 Executing: set_clock_latency -source -early -min -fall -0.0676387 [get_pins CLK]
	Clock: clk_input, View: av_bc, Ideal Latency: 0, Propagated Latency: 0.0676387
	 Executing: set_clock_latency -source -late -min -fall -0.0676387 [get_pins CLK]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.6)
Clock DAG stats after update timingGraph:
  cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
  cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
  cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
  sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.010pF, leaf=0.185pF, total=0.196pF
  wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
  hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=2 avg=0.043ns sd=0.015ns min=0.033ns max=0.053ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
Primary reporting skew groups after update timingGraph:
  skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
Skew group summary after update timingGraph:
  skew_group clk_input/sys_con: insertion delay [min=0.150, max=0.153, avg=0.152, sd=0.000], skew [0.003 vs 0.070], 100% {0.150, 0.153} (wid=0.004 ws=0.003) (gid=0.151 gs=0.002)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.6)
Runtime done. (took cpu=0:00:14.8 real=0:00:14.8)
Runtime Summary
===============
Clock Runtime:  (52%) Core CTS           7.79 (Init 2.59, Construction 2.97, Implementation 1.24, eGRPC 0.36, PostConditioning 0.33, Other 0.30)
Clock Runtime:  (41%) CTS services       6.19 (RefinePlace 0.37, EarlyGlobalClock 0.48, NanoRoute 5.27, ExtractRC 0.08)
Clock Runtime:   (5%) Other CTS          0.81 (Init 0.11, CongRepair 0.14, TimingUpdate 0.55)
Clock Runtime: (100%) Total             14.79

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 979.7M, totSessionCpu=0:00:57 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.

Inside New SAV Test Harness

Applying 'set_power_analysis_mode -reset' for power views
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


set_analysis_view -setup {av_wc} -hold {av_bc} -leakage av_wc -dynamic av_wc
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Completed (cpu: 0:00:00.0 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: av_wc
    RC-Corner Name        : typ_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
 
 Analysis View: av_bc
    RC-Corner Name        : typ_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/mit/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Reading timing constraints file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.mmmcv1FClq/modes/sys_con/sys_con.sdc' ...
Current (total cpu=0:00:58.3, real=0:01:02, peak res=1117.0M, current mem=954.1M)
mpadd32_shift
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=964.5M, current mem=964.5M)
Current (total cpu=0:00:58.5, real=0:01:02, peak res=1117.0M, current mem=964.5M)
Reading latency file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.mmmcv1FClq/views/av_wc/latency.sdc' ...
Reading latency file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/.mmmcv1FClq/views/av_bc/latency.sdc' ...
Current (total cpu=0:00:58.5, real=0:01:02, peak res=1117.0M, current mem=964.6M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=968.7M, current mem=968.7M)
Current (total cpu=0:00:58.5, real=0:01:02, peak res=1117.0M, current mem=968.7M)
AAE DB initialization (MEM=1071.14 CPU=0:00:00.1 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
    0.00V	    VSS
    1.08V	    VDD
Parsing VCD file mpadd.vcd

Starting Reading VCD variables
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT)
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 10%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 20%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 30%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 40%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 50%

Finished Reading VCD variables
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT)
   
The vcd command required:
   		0.35 user, 0.08 system, and 0.43 real seconds

   Total number of value changes: 137981.

   Total simulation time: 0.00110025s.

   With this vcd command,  1828372 value changes and 0.0011002 second
simulation time were counted for power consumption calculation.

  Filename (activity)                    : mpadd.vcd
  Names in file that matched to design   : 1290/2316
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1290/2524 = 51.1094%

  1026 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'set_power_analysis_mode' -report_missing_nets' is set to false
(default).

  Total annotation coverage for all files of type VCD: 1290/2524 = 51.1094%
  Percent of VCD annotated nets with zero toggles: 0/2524 = 0%


Starting Levelizing
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT)
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 10%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 20%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 30%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 40%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 50%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 60%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 70%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 80%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 90%

Finished Levelizing
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT)

Starting Activity Propagation
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT)
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 10%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 20%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 30%
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT): 40%

Finished Activity Propagation
2019-Nov-02 17:21:06 (2019-Nov-02 21:21:06 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 774/776 = 99.7423%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1290/2524 = 51.1094%

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 973.8M, totSessionCpu=0:00:59 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1074.8M)
Compute RC Scale Done ...
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1248.4)
Total number of fetched objects 2524
End delay calculation. (MEM=1207.14 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1189.61 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:00 mem=1189.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.063  | 96.063  | 98.924  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1091.5M, totSessionCpu=0:01:01 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1189.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1189.6M) ***
*** Starting optimizing excluded clock nets MEM= 1189.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1189.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:00.7/0:01:04.1 (0.9), mem = 1189.6M
    0.00V	    VSS
    1.08V	    VDD
Parsing VCD file mpadd.vcd

Starting Reading VCD variables
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT)
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT): 10%
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT): 20%
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT): 30%
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT): 40%
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT): 50%

Finished Reading VCD variables
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT)
   
The vcd command required:
   		0.34 user, 0.07 system, and 0.42 real seconds

   Total number of value changes: 137981.

   Total simulation time: 0.00110025s.

   With this vcd command,  1828372 value changes and 0.0011002 second
simulation time were counted for power consumption calculation.
  1290 nets have been defined in perivous VCD file(s).
  The transition density and duty cycle have been overriden with current
file.
  These nets are listed in the log file eps.logv.

  Filename (activity)                    : mpadd.vcd
  Names in file that matched to design   : 1290/2316
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1290/2524 = 51.1094%

  1026 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'set_power_analysis_mode' -report_missing_nets' is set to false
(default).

  Total annotation coverage for all files of type VCD: 1290/2524 = 51.1094%
  Percent of VCD annotated nets with zero toggles: 0/2524 = 0%


Starting Activity Propagation
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT)
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT): 10%
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT): 20%
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT): 30%
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT): 40%

Finished Activity Propagation
2019-Nov-02 17:21:08 (2019-Nov-02 21:21:08 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 774/776 = 99.7423%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1290/2524 = 51.1094%

*** DrvOpt [finish] : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:01:03.2/0:01:06.7 (0.9), mem = 1236.3M
End: GigaOpt high fanout net optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:04.0/0:01:07.5 (0.9), mem = 1253.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20 
Number of usable buffer cells above: 13
Reclaim Optimization WNS Slack 0.044  TNS Slack 0.000 Density 69.18
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.18%|        -|   0.044|   0.000|   0:00:00.0| 1253.4M|
|    69.18%|        0|   0.044|   0.000|   0:00:00.0| 1272.4M|
|    69.18%|        0|   0.044|   0.000|   0:00:00.0| 1272.4M|
|    69.18%|        0|   0.044|   0.000|   0:00:00.0| 1272.4M|
|    69.18%|        0|   0.044|   0.000|   0:00:00.0| 1272.4M|
|    69.18%|        0|   0.044|   0.000|   0:00:00.0| 1272.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.044  TNS Slack 0.000 Density 69.18
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:05 mem=1272.4M) ***
Total net bbox length = 2.932e+04 (1.516e+04 1.416e+04) (ext = 1.661e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1272.4MB
Summary Report:
Instances move: 0 (out of 1964 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.932e+04 (1.516e+04 1.416e+04) (ext = 1.661e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1272.4MB
*** Finished refinePlace (0:01:05 mem=1272.4M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1272.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1272.4M) ***
*** AreaOpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:04.7/0:01:08.2 (0.9), mem = 1272.4M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=1234.36M, totSessionCpu=0:01:05).
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1234.25 MB )
[NR-eGR] Read 6509 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1234.25 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2510
[NR-eGR] Read numTotalNets=2524  numIgnoredNets=10
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2514 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2514 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 7900
[NR-eGR] Metal2  (2V) length: 1.132453e+04um, number of vias: 11664
[NR-eGR] Metal3  (3H) length: 1.503508e+04um, number of vias: 1722
[NR-eGR] Metal4  (4V) length: 4.952165e+03um, number of vias: 492
[NR-eGR] Metal5  (5H) length: 2.602550e+03um, number of vias: 277
[NR-eGR] Metal6  (6V) length: 1.245785e+03um, number of vias: 218
[NR-eGR] Metal7  (7H) length: 1.121850e+03um, number of vias: 111
[NR-eGR] Metal8  (8V) length: 5.978100e+02um, number of vias: 95
[NR-eGR] Metal9  (9H) length: 1.980000e+01um, number of vias: 33
[NR-eGR] Metal10 (10V) length: 3.040000e+00um, number of vias: 28
[NR-eGR] Metal11 (11H) length: 4.361000e+01um, number of vias: 0
[NR-eGR] Total length: 3.694622e+04um, number of vias: 22540
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1207.04 MB )
Extraction called for design 'mpadd32_shift' of instances=1973 and nets=2526 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd32_shift.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1205.043M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1214.35)
Total number of fetched objects 2524
End delay calculation. (MEM=1273.25 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1273.25 CPU=0:00:00.5 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:05.6/0:01:09.1 (0.9), mem = 1273.3M
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.06|     0.00|       0|       0|       0|  69.18|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.06|     0.00|       0|       0|       0|  69.18| 0:00:00.0|  1292.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1292.4M) ***

*** DrvOpt [finish] : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:01:06.6/0:01:10.0 (1.0), mem = 1273.4M
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mpadd32_shift' of instances=1973 and nets=2526 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mpadd32_shift.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1215.168M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1215.17 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1215.17 MB )
[NR-eGR] Read 6509 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.17 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2510
[NR-eGR] Read numTotalNets=2524  numIgnoredNets=10
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2514 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2514 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1215.17 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1217.18)
Total number of fetched objects 2524
End delay calculation. (MEM=1281.08 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1281.08 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:07 mem=1281.1M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1153.8M, totSessionCpu=0:01:07 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.063  | 96.063  | 98.924  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1151.3M, totSessionCpu=0:01:08 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-270            8  Cannot find a legal location for MASTER ...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-365            7  Design has inst(s) with SITE '%s', but t...
WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1261       36  The skew target of %s for %s is too smal...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run checkPla...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 60 warning(s), 0 error(s)

#% End ccopt_design (date=11/02 17:21:16, total cpu=0:00:25.3, real=0:00:27.0, peak res=1296.7M, current mem=1059.2M)
<CMD> report_ccopt_clock_trees -file clock_trees.rpt
Clock tree timing engine global stage delay update for typ_rc_wc:setup.early...
Clock tree timing engine global stage delay update for typ_rc_wc:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_rc_bc:hold.early...
Clock tree timing engine global stage delay update for typ_rc_bc:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_rc_bc:hold.late...
Clock tree timing engine global stage delay update for typ_rc_bc:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> report_ccopt_skew_groups -file skew_groups.rpt
Clock tree timing engine global stage delay update for typ_rc_wc:setup.early...
Clock tree timing engine global stage delay update for typ_rc_wc:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_rc_bc:hold.early...
Clock tree timing engine global stage delay update for typ_rc_bc:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for typ_rc_bc:hold.late...
Clock tree timing engine global stage delay update for typ_rc_bc:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1059.9M, totSessionCpu=0:01:08 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.

Inside New SAV Test Harness

Both power views already specified through SAV. Applying 'set_power_analysis_mode -reset'
    0.00V	    VSS
    1.08V	    VDD

  Total annotation coverage for all files of type VCD: 1290/2524 = 51.1094%
  Percent of VCD annotated nets with zero toggles: 0/2524 = 0%


Starting Levelizing
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT)
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 10%
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 20%
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 30%
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 40%
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 50%
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 60%
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 70%
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 80%
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 90%

Finished Levelizing
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT)

Starting Activity Propagation
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT)
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 10%
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 20%
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 30%
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT): 40%

Finished Activity Propagation
2019-Nov-02 17:21:17 (2019-Nov-02 21:21:17 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 774/776 = 99.7423%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1290/2524 = 51.1094%

**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1066.1M, totSessionCpu=0:01:09 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1161.2M)
Compute RC Scale Done ...
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:10 mem=1326.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 2524
End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=0.0M)

Active hold views:
 av_bc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:10 mem=1326.0M ***
Restoring Auto Hold Views:  av_bc
Restoring Active Hold Views:  av_bc 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 39.9 ps, libStdDelay = 22.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: av_wc

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.063  | 96.063  | 98.924  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.123  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1152.9M, totSessionCpu=0:01:11 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:10.7/0:01:15.8 (0.9), mem = 1241.0M
*info: Run optDesign holdfix with 1 thread.
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.1 (0.9), totSession cpu/real = 0:01:10.8/0:01:15.8 (0.9), mem = 1277.7M

Active setup views:
 av_wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1277.66 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1277.66 MB )
[NR-eGR] Read 6509 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1277.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 6509
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 2510
[NR-eGR] Read numTotalNets=2524  numIgnoredNets=10
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2514 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2514 net(s) in layer range [2, 11]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.174786e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1277.66 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1192.3M, totSessionCpu=0:01:11 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 2524
End delay calculation. (MEM=36.3438 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=36.3438 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=36.3M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.7/0:00:00.7 (1.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.063  | 96.063  | 98.924  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.123  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1192.5M, totSessionCpu=0:01:11 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> routeDesign
#% Begin routeDesign (date=11/02 17:21:21, mem=1094.4M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1094.38 (MB), peak = 1296.72 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=1196.6M, init mem=1196.7M)
TechSite Violation:	17
*info: Placed = 1973           (Fixed = 9)
*info: Unplaced = 0           
Placement Density:69.18%(7064/10210)
Placement Density (including fixed std cells):69.18%(7064/10210)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1196.6M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (10) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1196.6M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
#ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]
#Start route 10 clock and analog nets...
% Begin globalDetailRoute (date=11/02 17:21:21, mem=1094.6M)

globalDetailRoute

#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Nov  2 17:21:21 2019
#
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=2516
#need_extraction net=2516 (total=2526)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Nov  2 17:21:21 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.53 (MB), peak = 1296.72 (MB)
#Merging special wires: starts on Sat Nov  2 17:21:22 2019 with memory = 1101.88 (MB), peak = 1296.72 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
#
#Finished routing data preparation on Sat Nov  2 17:21:22 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.74 (MB)
#Total memory = 1101.94 (MB)
#Peak memory = 1296.72 (MB)
#
#
#Start global routing on Sat Nov  2 17:21:22 2019
#
#
#Start global routing initialization on Sat Nov  2 17:21:22 2019
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.76 (MB)
#Total memory = 1101.95 (MB)
#Peak memory = 1296.72 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1104.88 (MB), peak = 1296.72 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 2653 um.
#Total half perimeter of net bounding box = 738 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 62 um.
#Total wire length on LAYER Metal3 = 1362 um.
#Total wire length on LAYER Metal4 = 1194 um.
#Total wire length on LAYER Metal5 = 30 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 2 um.
#Total wire length on LAYER Metal8 = 3 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2385
#Up-Via Summary (total 2385):
#           
#-----------------------
# Metal1            792
# Metal2            794
# Metal3            789
# Metal4              4
# Metal5              2
# Metal6              2
# Metal7              2
#-----------------------
#                  2385 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.76 (MB)
#Total memory = 1102.70 (MB)
#Peak memory = 1296.72 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.76 (MB)
#Total memory = 1102.70 (MB)
#Peak memory = 1296.72 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.61 (MB)
#Total memory = 1102.20 (MB)
#Peak memory = 1296.72 (MB)
#Number of warnings = 2
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  2 17:21:22 2019
#
% End globalDetailRoute (date=11/02 17:21:22, total cpu=0:00:00.7, real=0:00:01.0, peak res=1102.2M, current mem=1102.2M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=11/02 17:21:22, mem=1102.2M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sat Nov  2 17:21:22 2019
#
#Generating timing data, please wait...
#2524 total nets, 10 already routed, 10 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1069.01 (MB), peak = 1296.72 (MB)
#Reporting timing...
Total number of fetched objects 2524
End delay calculation. (MEM=1250.55 CPU=0:00:00.3 REAL=0:00:01.0)
#Normalized TNS: 1000.00 100.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1121.57 (MB), peak = 1296.72 (MB)
#Library Standard Delay: 22.00ps
#Slack threshold: 44.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1121.75 (MB), peak = 1296.72 (MB)
#Use bna from skp: 0
#Use timing analysis from skp: 0
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1127.61 (MB), peak = 1296.72 (MB)
#Default setup view is reset to av_wc.
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.61 (MB), peak = 1296.72 (MB)
#Current view: av_wc 
#Current enabled view: av_wc 
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1127.71 (MB), peak = 1296.72 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=2526)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Start routing data preparation on Sat Nov  2 17:21:24 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1129.77 (MB), peak = 1296.72 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1130.57 (MB), peak = 1296.72 (MB)
#Merging special wires: starts on Sat Nov  2 17:21:24 2019 with memory = 1130.73 (MB), peak = 1296.72 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB
#
#Finished routing data preparation on Sat Nov  2 17:21:24 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.23 (MB)
#Total memory = 1130.80 (MB)
#Peak memory = 1296.72 (MB)
#
#
#Start global routing on Sat Nov  2 17:21:24 2019
#
#
#Start global routing initialization on Sat Nov  2 17:21:24 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Nov  2 17:21:24 2019
#
#Start routing resource analysis on Sat Nov  2 17:21:24 2019
#
#Routing resource analysis is done on Sat Nov  2 17:21:24 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         603           0        1640    60.18%
#  Metal2         V         578           0        1640     0.00%
#  Metal3         H         603           0        1640     0.00%
#  Metal4         V         578           0        1640     0.00%
#  Metal5         H         603           0        1640     0.00%
#  Metal6         V         578           0        1640     0.00%
#  Metal7         H         603           0        1640     0.00%
#  Metal8         V         578           0        1640     0.00%
#  Metal9         H         603           0        1640    40.85%
#  Metal10        V         231           0        1640    39.57%
#  Metal11        H         241           0        1640     0.00%
#  --------------------------------------------------------------
#  Total                   5799       0.00%       18040    12.78%
#
#  10 nets (0.40%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Nov  2 17:21:24 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.77 (MB), peak = 1296.72 (MB)
#
#
#Global routing initialization is done on Sat Nov  2 17:21:24 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1131.77 (MB), peak = 1296.72 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1139.25 (MB), peak = 1296.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.19 (MB), peak = 1296.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2524.
#Total number of nets in the design = 2526.
#
#2514 routable nets have only global wires.
#10 routable nets have only detail routed wires.
#10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2514  
#-----------------------------
#        Total            2514  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 10            2514  
#------------------------------------------------
#        Total                 10            2514  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        5(0.30%)      1(0.06%)      1(0.06%)   (0.43%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       2(0.13%)      0(0.00%)      0(0.00%)   (0.13%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      7(0.04%)      1(0.01%)      1(0.01%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.05% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   Metal1(H)   |         71.00 |        115.00 |
[hotspot] |   Metal2(V)   |          0.00 |          0.00 |
[hotspot] |   Metal3(H)   |          0.00 |          0.00 |
[hotspot] |   Metal4(V)   |          0.00 |          0.00 |
[hotspot] |   Metal5(H)   |          0.00 |          0.00 |
[hotspot] |   Metal6(V)   |          0.00 |          0.00 |
[hotspot] |   Metal7(H)   |          0.00 |          0.00 |
[hotspot] |   Metal8(V)   |          0.00 |          0.00 |
[hotspot] |   Metal9(H)   |         15.00 |         30.00 |
[hotspot] |   Metal10(V)   |         15.00 |         30.00 |
[hotspot] |   Metal11(H)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(Metal1    71.00 |(Metal1   115.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 34497 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 48 um.
#Total wire length on LAYER Metal2 = 8832 um.
#Total wire length on LAYER Metal3 = 12392 um.
#Total wire length on LAYER Metal4 = 5417 um.
#Total wire length on LAYER Metal5 = 2433 um.
#Total wire length on LAYER Metal6 = 1263 um.
#Total wire length on LAYER Metal7 = 2734 um.
#Total wire length on LAYER Metal8 = 851 um.
#Total wire length on LAYER Metal9 = 26 um.
#Total wire length on LAYER Metal10 = 31 um.
#Total wire length on LAYER Metal11 = 470 um.
#Total number of vias = 15644
#Up-Via Summary (total 15644):
#           
#-----------------------
# Metal1           7608
# Metal2           5414
# Metal3           1579
# Metal4            347
# Metal5            234
# Metal6            185
# Metal7            111
# Metal8             87
# Metal9             33
# Metal10            46
#-----------------------
#                 15644 
#
#Total number of involved regular nets 376
#Maximum src to sink distance  163.6
#Average of max src_to_sink distance  36.0
#Average of ave src_to_sink distance  21.5
#Max overcon = 3 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.13%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.84 (MB)
#Total memory = 1143.66 (MB)
#Peak memory = 1296.72 (MB)
#
#Finished global routing on Sat Nov  2 17:21:25 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1142.68 (MB), peak = 1296.72 (MB)
#Start Track Assignment.
#Done with 3462 horizontal wires in 1 hboxes and 2923 vertical wires in 1 hboxes.
#Done with 670 horizontal wires in 1 hboxes and 641 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        33.04 	  0.00%  	  0.00% 	  0.00%
# Metal2      8600.90 	  0.06%  	  0.00% 	  0.00%
# Metal3     10767.12 	  0.22%  	  0.00% 	  0.03%
# Metal4      4147.46 	  0.00%  	  0.00% 	  0.00%
# Metal5      2399.50 	  0.00%  	  0.00% 	  0.00%
# Metal6      1251.03 	  0.00%  	  0.00% 	  0.00%
# Metal7      2731.01 	  0.01%  	  0.00% 	  0.00%
# Metal8       836.00 	  0.00%  	  0.00% 	  0.00%
# Metal9        28.24 	  0.00%  	  0.00% 	  0.00%
# Metal10       21.90 	  0.00%  	  0.00% 	  0.00%
# Metal11      478.49 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       31294.66  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 36369 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 1456 um.
#Total wire length on LAYER Metal2 = 8682 um.
#Total wire length on LAYER Metal3 = 12958 um.
#Total wire length on LAYER Metal4 = 5394 um.
#Total wire length on LAYER Metal5 = 2438 um.
#Total wire length on LAYER Metal6 = 1270 um.
#Total wire length on LAYER Metal7 = 2766 um.
#Total wire length on LAYER Metal8 = 848 um.
#Total wire length on LAYER Metal9 = 56 um.
#Total wire length on LAYER Metal10 = 21 um.
#Total wire length on LAYER Metal11 = 481 um.
#Total number of vias = 15644
#Up-Via Summary (total 15644):
#           
#-----------------------
# Metal1           7608
# Metal2           5414
# Metal3           1579
# Metal4            347
# Metal5            234
# Metal6            185
# Metal7            111
# Metal8             87
# Metal9             33
# Metal10            46
#-----------------------
#                 15644 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1147.62 (MB), peak = 1296.72 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Generating the tQuantus model file automatically.
#num_tile=24090 avg_aspect_ratio=2.082489 
#Vertical num_row 55 per_row= 432 halo= 12000 
#hor_num_col = 63 final aspect_ratio= 1.726033
#Build RC corners: cpu time = 00:00:23, elapsed time = 00:00:29, memory = 1340.81 (MB), peak = 1340.82 (MB)
#
#Start Post Track Assignment Wire Spread.
#Done with 935 horizontal wires in 1 hboxes and 817 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Init Design Signature = 1713385766
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 2524 nets were built. 18 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    49.40 (MB), total memory =  1230.74 (MB), peak memory =  1341.17 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1184.93 (MB), peak = 1341.17 (MB)
#RC Statistics: 10582 Res, 6245 Ground Cap, 415 XCap (Edge to Edge)
#RC V/H edge ratio: 0.51, Avg V/H Edge Length: 3231.15 (7004), Avg L-Edge Length: 10726.36 (2029)
#Start writing rcdb into /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d
#Finish writing rcdb with 14919 nodes, 12395 edges, and 846 xcaps
#18 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1407.281M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mpadd32_shift has rcdb /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_6LudMP.rcdb.d specified
Cell mpadd32_shift, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1387.281M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#Final Design Signature = -1651653833
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:25
#Elapsed time = 00:00:32
#Increased memory = 38.72 (MB)
#Total memory = 1186.35 (MB)
#Peak memory = 1341.17 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
#Reporting timing...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2524
AAE_INFO-618: Total number of nets in the design is 2526,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1426.86 CPU=0:00:00.4 REAL=0:00:01.0)
Glitch Analysis: View av_wc -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View av_wc -- Total Number of Nets Analyzed = 2524. 
Total number of fetched objects 2524
AAE_INFO-618: Total number of nets in the design is 2526,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1390.14 CPU=0:00:00.0 REAL=0:00:00.0)
#Normalized TNS: 1000.00 100.00 0.00 0.00 0.00 0.00
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1186.60 (MB), peak = 1341.17 (MB)
#Library Standard Delay: 22.00ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.61 (MB), peak = 1341.17 (MB)
#Use bna from skp: 0
#Use timing analysis from skp: 0
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.61 (MB), peak = 1341.17 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 95.937584 (late)
*** writeDesignTiming (0:00:00.1) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.75 (MB), peak = 1341.17 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 2524
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.77 (MB), peak = 1341.17 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 2524
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 82 horizontal wires in 1 hboxes and 105 vertical wires in 1 hboxes.
#Done with 28 horizontal wires in 1 hboxes and 44 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        33.04 	  0.00%  	  0.00% 	  0.00%
# Metal2      8616.38 	  0.02%  	  0.00% 	  0.00%
# Metal3     10788.03 	  0.17%  	  0.00% 	  0.02%
# Metal4      4147.57 	  0.00%  	  0.00% 	  0.00%
# Metal5      2399.70 	  0.00%  	  0.00% 	  0.00%
# Metal6      1250.84 	  0.00%  	  0.00% 	  0.00%
# Metal7      2731.01 	  0.01%  	  0.00% 	  0.00%
# Metal8       836.00 	  0.00%  	  0.00% 	  0.00%
# Metal9        28.24 	  0.00%  	  0.00% 	  0.00%
# Metal10       21.90 	  0.00%  	  0.00% 	  0.00%
# Metal11      478.49 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       31331.17  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 36408 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 1545 um.
#Total wire length on LAYER Metal2 = 8721 um.
#Total wire length on LAYER Metal3 = 12899 um.
#Total wire length on LAYER Metal4 = 5374 um.
#Total wire length on LAYER Metal5 = 2438 um.
#Total wire length on LAYER Metal6 = 1261 um.
#Total wire length on LAYER Metal7 = 2765 um.
#Total wire length on LAYER Metal8 = 847 um.
#Total wire length on LAYER Metal9 = 56 um.
#Total wire length on LAYER Metal10 = 21 um.
#Total wire length on LAYER Metal11 = 481 um.
#Total number of vias = 15644
#Up-Via Summary (total 15644):
#           
#-----------------------
# Metal1           7608
# Metal2           5414
# Metal3           1579
# Metal4            347
# Metal5            234
# Metal6            185
# Metal7            111
# Metal8             87
# Metal9             33
# Metal10            46
#-----------------------
#                 15644 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1189.49 (MB), peak = 1341.17 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:35
#Increased memory = 62.49 (MB)
#Total memory = 1186.12 (MB)
#Peak memory = 1341.17 (MB)
#Start reading timing information from file .timing_file_14382.tif.gz ...
#Read in timing information for 774 ports, 1973 instances from timing file .timing_file_14382.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 4
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        4        4
#	Totals        4        4
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1280.44 (MB), peak = 1341.17 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1288.65 (MB), peak = 1341.17 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37041 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 703 um.
#Total wire length on LAYER Metal2 = 10102 um.
#Total wire length on LAYER Metal3 = 11841 um.
#Total wire length on LAYER Metal4 = 6528 um.
#Total wire length on LAYER Metal5 = 2606 um.
#Total wire length on LAYER Metal6 = 1294 um.
#Total wire length on LAYER Metal7 = 2673 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 484 um.
#Total number of vias = 17019
#Up-Via Summary (total 17019):
#           
#-----------------------
# Metal1           8019
# Metal2           6089
# Metal3           1857
# Metal4            354
# Metal5            242
# Metal6            195
# Metal7            115
# Metal8             87
# Metal9             33
# Metal10            28
#-----------------------
#                 17019 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:13
#Increased memory = 1.94 (MB)
#Total memory = 1188.05 (MB)
#Peak memory = 1341.17 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1190.38 (MB), peak = 1341.17 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37041 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 703 um.
#Total wire length on LAYER Metal2 = 10102 um.
#Total wire length on LAYER Metal3 = 11841 um.
#Total wire length on LAYER Metal4 = 6528 um.
#Total wire length on LAYER Metal5 = 2606 um.
#Total wire length on LAYER Metal6 = 1294 um.
#Total wire length on LAYER Metal7 = 2673 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 484 um.
#Total number of vias = 17019
#Up-Via Summary (total 17019):
#           
#-----------------------
# Metal1           8019
# Metal2           6089
# Metal3           1857
# Metal4            354
# Metal5            242
# Metal6            195
# Metal7            115
# Metal8             87
# Metal9             33
# Metal10            28
#-----------------------
#                 17019 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37041 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 703 um.
#Total wire length on LAYER Metal2 = 10102 um.
#Total wire length on LAYER Metal3 = 11841 um.
#Total wire length on LAYER Metal4 = 6528 um.
#Total wire length on LAYER Metal5 = 2606 um.
#Total wire length on LAYER Metal6 = 1294 um.
#Total wire length on LAYER Metal7 = 2673 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 484 um.
#Total number of vias = 17019
#Up-Via Summary (total 17019):
#           
#-----------------------
# Metal1           8019
# Metal2           6089
# Metal3           1857
# Metal4            354
# Metal5            242
# Metal6            195
# Metal7            115
# Metal8             87
# Metal9             33
# Metal10            28
#-----------------------
#                 17019 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#99.94% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1190.83 (MB), peak = 1341.17 (MB)
#CELL_VIEW mpadd32_shift,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37041 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 703 um.
#Total wire length on LAYER Metal2 = 10102 um.
#Total wire length on LAYER Metal3 = 11841 um.
#Total wire length on LAYER Metal4 = 6528 um.
#Total wire length on LAYER Metal5 = 2606 um.
#Total wire length on LAYER Metal6 = 1294 um.
#Total wire length on LAYER Metal7 = 2673 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 484 um.
#Total number of vias = 17019
#Total number of multi-cut vias = 15158 ( 89.1%)
#Total number of single cut vias = 1861 ( 10.9%)
#Up-Via Summary (total 17019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
# Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
# Metal3             0 (  0.0%)      1857 (100.0%)       1857
# Metal4             0 (  0.0%)       354 (100.0%)        354
# Metal5             0 (  0.0%)       242 (100.0%)        242
# Metal6             0 (  0.0%)       195 (100.0%)        195
# Metal7             1 (  0.9%)       114 ( 99.1%)        115
# Metal8             0 (  0.0%)        87 (100.0%)         87
# Metal9             0 (  0.0%)        33 (100.0%)         33
# Metal10            8 ( 28.6%)        20 ( 71.4%)         28
#-----------------------------------------------------------
#                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1267.65 (MB), peak = 1341.17 (MB)
#CELL_VIEW mpadd32_shift,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov  2 17:22:15 2019
#
#
#Start Post Route Wire Spread.
#Done with 576 horizontal wires in 1 hboxes and 452 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37432 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 705 um.
#Total wire length on LAYER Metal2 = 10186 um.
#Total wire length on LAYER Metal3 = 12007 um.
#Total wire length on LAYER Metal4 = 6618 um.
#Total wire length on LAYER Metal5 = 2624 um.
#Total wire length on LAYER Metal6 = 1298 um.
#Total wire length on LAYER Metal7 = 2696 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 487 um.
#Total number of vias = 17019
#Total number of multi-cut vias = 15158 ( 89.1%)
#Total number of single cut vias = 1861 ( 10.9%)
#Up-Via Summary (total 17019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
# Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
# Metal3             0 (  0.0%)      1857 (100.0%)       1857
# Metal4             0 (  0.0%)       354 (100.0%)        354
# Metal5             0 (  0.0%)       242 (100.0%)        242
# Metal6             0 (  0.0%)       195 (100.0%)        195
# Metal7             1 (  0.9%)       114 ( 99.1%)        115
# Metal8             0 (  0.0%)        87 (100.0%)         87
# Metal9             0 (  0.0%)        33 (100.0%)         33
# Metal10            8 ( 28.6%)        20 ( 71.4%)         28
#-----------------------------------------------------------
#                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1272.50 (MB), peak = 1341.17 (MB)
#CELL_VIEW mpadd32_shift,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1191.52 (MB), peak = 1341.17 (MB)
#CELL_VIEW mpadd32_shift,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37432 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 705 um.
#Total wire length on LAYER Metal2 = 10186 um.
#Total wire length on LAYER Metal3 = 12007 um.
#Total wire length on LAYER Metal4 = 6618 um.
#Total wire length on LAYER Metal5 = 2624 um.
#Total wire length on LAYER Metal6 = 1298 um.
#Total wire length on LAYER Metal7 = 2696 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 487 um.
#Total number of vias = 17019
#Total number of multi-cut vias = 15158 ( 89.1%)
#Total number of single cut vias = 1861 ( 10.9%)
#Up-Via Summary (total 17019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
# Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
# Metal3             0 (  0.0%)      1857 (100.0%)       1857
# Metal4             0 (  0.0%)       354 (100.0%)        354
# Metal5             0 (  0.0%)       242 (100.0%)        242
# Metal6             0 (  0.0%)       195 (100.0%)        195
# Metal7             1 (  0.9%)       114 ( 99.1%)        115
# Metal8             0 (  0.0%)        87 (100.0%)         87
# Metal9             0 (  0.0%)        33 (100.0%)         33
# Metal10            8 ( 28.6%)        20 ( 71.4%)         28
#-----------------------------------------------------------
#                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
#
#detailRoute Statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 3.09 (MB)
#Total memory = 1189.21 (MB)
#Peak memory = 1341.17 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:55
#Increased memory = 53.59 (MB)
#Total memory = 1155.81 (MB)
#Peak memory = 1341.17 (MB)
#Number of warnings = 1
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  2 17:22:17 2019
#
% End globalDetailRoute (date=11/02 17:22:17, total cpu=0:00:47.7, real=0:00:55.0, peak res=1341.2M, current mem=1130.6M)
#Default setup view is reset to av_wc.
#routeDesign: cpu time = 00:00:49, elapsed time = 00:00:56, memory = 1119.09 (MB), peak = 1341.17 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
WARNING   IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
WARNING   TCLCMD-1403          2  '%s'                                     
*** Message Summary: 4 warning(s), 0 error(s)

#% End routeDesign (date=11/02 17:22:17, total cpu=0:00:48.9, real=0:00:56.0, peak res=1341.2M, current mem=1119.1M)
<CMD> setExtractRCMode -engine postRoute -effortLevel medium
<CMD> setDelayCalMode -SIAware false
<CMD> timeDesign -postRoute -outDir postRouteTiming
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
#num needed restored net=0
#need_extraction net=0 (total=2526)
#Start routing data preparation on Sat Nov  2 17:22:18 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.55 (MB), peak = 1341.17 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1136.93 (MB), peak = 1341.17 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1142.28 (MB), peak = 1341.17 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sat Nov  2 17:22:21 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1136.34 (MB), peak = 1341.17 (MB)
#Start routing data preparation on Sat Nov  2 17:22:21 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1136.34 (MB), peak = 1341.17 (MB)
#Init Design Signature = 961285757
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 2524 nets were built. 10 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    52.31 (MB), total memory =  1188.70 (MB), peak memory =  1341.17 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1140.97 (MB), peak = 1341.17 (MB)
#RC Statistics: 12954 Res, 6913 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 2891.54 (7515), Avg L-Edge Length: 7264.43 (3800)
#Start writing rcdb into /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d
#Finish writing rcdb with 15587 nodes, 13063 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1141.99 (MB), peak = 1341.17 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1377.723M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mpadd32_shift has rcdb /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_G13A50.rcdb.d specified
Cell mpadd32_shift, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1353.723M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 18.07 (MB)
#Total memory = 1141.63 (MB)
#Peak memory = 1341.17 (MB)
#
#10 inserted nodes are removed
#Final Design Signature = 961285757
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
AAE DB initialization (MEM=1370.8 CPU=0:00:00.1 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1374.82)
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2524
End delay calculation. (MEM=1456.26 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1438.72 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:06 mem=1438.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
------------------------------------------------------------
Reported timing to dir postRouteTiming
Total CPU time: 6.14 sec
Total Real time: 8.0 sec
Total Memory Usage: 1393.714844 Mbytes
<CMD> timeDesign -postRoute -hold -outDir postRouteTiming
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1377.52)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 2524
End delay calculation. (MEM=1441.41 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1441.41 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:07 mem=1441.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_bc 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.124  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

Density: 69.183%
------------------------------------------------------------
Reported timing to dir postRouteTiming
Total CPU time: 0.82 sec
Total Real time: 1.0 sec
Total Memory Usage: 1375.207031 Mbytes
<CMD> saveDesign par_postRoute.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/02 17:22:26, mem=1142.9M)
% Begin Save ccopt configuration ... (date=11/02 17:22:26, mem=1144.9M)
% End Save ccopt configuration ... (date=11/02 17:22:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1145.9M, current mem=1145.9M)
% Begin Save netlist data ... (date=11/02 17:22:26, mem=1145.9M)
Writing Binary DB to par_postRoute.enc.dat/mpadd32_shift.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/02 17:22:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.0M, current mem=1146.0M)
Saving congestion map file par_postRoute.enc.dat/mpadd32_shift.route.congmap.gz ...
% Begin Save AAE data ... (date=11/02 17:22:27, mem=1146.0M)
Saving AAE Data ...
% End Save AAE data ... (date=11/02 17:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.1M, current mem=1146.1M)
% Begin Save clock tree data ... (date=11/02 17:22:27, mem=1146.1M)
% End Save clock tree data ... (date=11/02 17:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.1M, current mem=1146.1M)
Saving preference file par_postRoute.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/02 17:22:27, mem=1146.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/02 17:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.3M, current mem=1146.3M)
Saving PG file par_postRoute.enc.dat/mpadd32_shift.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1375.2M) ***
Saving Drc markers ...
... 17 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/02 17:22:27, mem=1146.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=11/02 17:22:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1146.4M, current mem=1146.4M)
% Begin Save routing data ... (date=11/02 17:22:27, mem=1146.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1375.2M) ***
% End Save routing data ... (date=11/02 17:22:28, total cpu=0:00:00.0, real=0:00:01.0, peak res=1146.4M, current mem=1146.4M)
Saving property file par_postRoute.enc.dat/mpadd32_shift.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1378.2M) ***
#Saving pin access data to file par_postRoute.enc.dat/mpadd32_shift.apa ...
#
Saving preRoute extracted patterns in file 'par_postRoute.enc.dat/mpadd32_shift.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
% Begin Save power constraints data ... (date=11/02 17:22:28, mem=1147.0M)
% End Save power constraints data ... (date=11/02 17:22:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1147.0M, current mem=1147.0M)
typ_rc
typ_rc
typ_rc
Generated self-contained design par_postRoute.enc.dat
#% End save design ... (date=11/02 17:22:29, total cpu=0:00:01.6, real=0:00:03.0, peak res=1150.5M, current mem=1150.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1150.5M, totSessionCpu=0:02:09 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.

Inside New SAV Test Harness

Both power views already specified through SAV. Applying 'set_power_analysis_mode -reset'
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
    0.00V	    VSS
    1.08V	    VDD

  Total annotation coverage for all files of type VCD: 1290/2524 = 51.1094%
  Percent of VCD annotated nets with zero toggles: 0/2524 = 0%


Starting Activity Propagation
2019-Nov-02 17:22:30 (2019-Nov-02 21:22:30 GMT)
2019-Nov-02 17:22:30 (2019-Nov-02 21:22:30 GMT): 10%
2019-Nov-02 17:22:30 (2019-Nov-02 21:22:30 GMT): 20%
2019-Nov-02 17:22:30 (2019-Nov-02 21:22:30 GMT): 30%
2019-Nov-02 17:22:30 (2019-Nov-02 21:22:30 GMT): 40%

Finished Activity Propagation
2019-Nov-02 17:22:30 (2019-Nov-02 21:22:30 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 774/776 = 99.7423%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1290/2524 = 51.1094%

**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1149.3M, totSessionCpu=0:02:09 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1384.3M, init mem=1384.3M)
TechSite Violation:	17
*info: Placed = 1973           (Fixed = 9)
*info: Unplaced = 0           
Placement Density:69.18%(7064/10210)
Placement Density (including fixed std cells):69.18%(7064/10210)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1384.2M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4.07812)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 2524
End delay calculation. (MEM=52.9531 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=52.9531 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=53.0M)

Active hold views:
 av_bc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (HoldAware) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.5 mem=53.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.5/0:00:00.5 (1.0), mem = 53.0M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1389.33)
*** Calculating scaling factor for libs_wc libraries using the default operating condition of each library.
Total number of fetched objects 2524
End delay calculation. (MEM=1454.24 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1454.24 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:10 mem=1454.2M)
Restoring Auto Hold Views:  av_bc
Restoring Active Hold Views:  av_bc 
Restoring Hold Target Slack: 0

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1172.5M, totSessionCpu=0:02:10 **
Info: Done creating the CCOpt slew target map.
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2516 (unrouted=2, trialRouted=0, noStatus=0, routed=2514, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 9 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    inverter_cells is set for at least one key
    primary_delay_corner: typ_rc_wc (default: )
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_max_trans is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk_input:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: INVX1/A INVX1/Y (default: )
    For power domain auto-default:
      Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
      Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 10210.068um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner typ_rc_wc:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.070ns
      Buffer max distance: 741.754um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=741.754um, saturatedSlew=0.084ns, speed=6622.803um per ns, cellArea=11.066um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=607.857um, saturatedSlew=0.083ns, speed=8225.399um per ns, cellArea=10.690um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=769.286um, saturatedSlew=0.084ns, speed=3362.264um per ns, cellArea=19.561um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=typ_rc_wc:setup.late, optimalDrivingDistance=770.000um, saturatedSlew=0.084ns, speed=3365.385um per ns, cellArea=17.766um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Clock tree balancer configuration for skew_group clk_input/sys_con:
      Sources:                     pin CLK
      Total number of sinks:       774
      Delay constrained sinks:     774
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner typ_rc_wc:setup.late:
      Skew target:                 0.070ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk_input: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk_input/sys_con with 774 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    ------------------------------------------------------------------------
    Layer              Via Cell      Res.     Cap.     RC       Top of Stack
    Range                            (Ohm)    (fF)     (fs)     Only
    ------------------------------------------------------------------------
    Metal1-Metal2      M2_M1_HV      6.600    0.008    0.054    false
    Metal2-Metal3      M3_M2_VH      6.600    0.007    0.046    false
    Metal3-Metal4      M4_M3_HV      6.600    0.007    0.046    false
    Metal4-Metal5      M5_M4_VH      6.600    0.007    0.045    false
    Metal5-Metal6      M6_M5_HV      6.600    0.007    0.046    false
    Metal6-Metal7      M7_M6_VH      6.600    0.007    0.047    false
    Metal7-Metal8      M8_M7_HV      6.600    0.007    0.048    false
    Metal8-Metal9      M9_M8_VH      0.280    0.021    0.006    false
    Metal9-Metal10     M10_M9_HV     0.280    0.094    0.026    false
    Metal10-Metal11    M11_M10_VH    0.060    0.045    0.003    false
    ------------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.189pF, total=0.198pF
    wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
    hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=2 avg=0.042ns sd=0.014ns min=0.032ns max=0.052ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk_input/sys_con: unconstrained
  Skew group summary PRO initial state:
    skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.000], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.003 ws=0.002) (gid=0.149 gs=0.002)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Resolving skew group constraints done.
**WARN: (IMPCCOPT-1261):	The skew target of 0.050ns for skew_group clk_input/sys_con is too small. For best results, it is recommended that the skew target be set no lower than 0.070ns. The skew target has been relaxed to 0.070ns. You may force the use of the tighter skew target by setting cts_override_minimum_skew_target to true.
Type 'man IMPCCOPT-1261' for more detail.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.189pF, total=0.198pF
    wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
    hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.100ns count=2 avg=0.042ns sd=0.014ns min=0.032ns max=0.052ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk_input/sys_con: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.000], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.003 ws=0.002) (gid=0.149 gs=0.002)
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late...
  Clock tree timing engine global stage delay update for typ_rc_wc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
    cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
    cell capacitance : b=0.012pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.012pF
    sink capacitance : count=774, total=0.182pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.009pF, leaf=0.189pF, total=0.198pF
    wire lengths     : top=0.000um, trunk=160.985um, leaf=2492.320um, total=2653.305um
    hp wire lengths  : top=0.000um, trunk=105.880um, leaf=597.790um, total=703.670um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=2 avg=0.042ns sd=0.014ns min=0.032ns max=0.052ns {2 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=8 avg=0.071ns sd=0.001ns min=0.070ns max=0.072ns {0 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX16: 1 CLKBUFX12: 8 
  Primary reporting skew groups PRO final:
    skew_group default.clk_input/sys_con: unconstrained
  Skew group summary PRO final:
    skew_group clk_input/sys_con: insertion delay [min=0.149, max=0.151, avg=0.150, sd=0.000], skew [0.002 vs 0.070], 100% {0.149, 0.151} (wid=0.003 ws=0.002) (gid=0.149 gs=0.002)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2516 (unrouted=2, trialRouted=0, noStatus=0, routed=2514, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.4 real=0:00:01.4)
**INFO: Start fixing DRV (Mem = 1410.55M) ...
Begin: GigaOpt DRV Optimization
Info: 10 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:11.7/0:02:29.3 (0.9), mem = 1410.6M
    0.00V	    VSS
    1.08V	    VDD

  Total annotation coverage for all files of type VCD: 1290/2524 = 51.1094%
  Percent of VCD annotated nets with zero toggles: 0/2524 = 0%


Starting Activity Propagation
2019-Nov-02 17:22:33 (2019-Nov-02 21:22:33 GMT)
2019-Nov-02 17:22:33 (2019-Nov-02 21:22:33 GMT): 10%
2019-Nov-02 17:22:33 (2019-Nov-02 21:22:33 GMT): 20%
2019-Nov-02 17:22:33 (2019-Nov-02 21:22:33 GMT): 30%
2019-Nov-02 17:22:33 (2019-Nov-02 21:22:33 GMT): 40%

Finished Activity Propagation
2019-Nov-02 17:22:33 (2019-Nov-02 21:22:33 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 774/776 = 99.7423%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1290/2524 = 51.1094%

DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.08|     0.00|       0|       0|       0|  69.18|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    96.08|     0.00|       0|       0|       0|  69.18| 0:00:00.0|  1571.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 10 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1571.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:02:14.0/0:02:31.5 (0.9), mem = 1552.0M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 1542.01M).

------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.04min real=0.03min mem=1542.0M)                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1313.7M, totSessionCpu=0:02:14 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:15 mem=1542.0M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 2524
End delay calculation. (MEM=31.6875 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=31.6875 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=31.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.5 mem=31.7M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=31.7M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 31.7M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:15 mem=1542.0M ***
Restoring Hold Target Slack: 0

*Info: minBufDelay = 39.9 ps, libStdDelay = 22.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: av_wc

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_wc
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.124  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1313.7M, totSessionCpu=0:02:16 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:15.6/0:02:33.7 (0.9), mem = 1542.0M
*info: Run optDesign holdfix with 1 thread.
Info: 10 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:02:15.6/0:02:33.7 (0.9), mem = 1542.0M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1307.7M, totSessionCpu=0:02:16 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1542.05M, totSessionCpu=0:02:16).
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1313.8M, totSessionCpu=0:02:16 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 96.081 ns
Total 0 nets layer assigned (0.0).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 96.081 ns
Total 0 nets layer assigned (0.1).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1227.9M, totSessionCpu=0:02:17 **
*** Starting refinePlace (0:02:17 mem=1464.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1464.8MB
Summary Report:
Instances move: 0 (out of 1964 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1464.8MB
*** Finished refinePlace (0:02:17 mem=1464.8M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Sat Nov  2 17:22:38 2019
#
#num needed restored net=0
#need_extraction net=0 (total=2526)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Nov  2 17:22:38 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1228.70 (MB), peak = 1341.17 (MB)
#Merging special wires: starts on Sat Nov  2 17:22:38 2019 with memory = 1228.70 (MB), peak = 1341.17 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
#
#Finished routing data preparation on Sat Nov  2 17:22:38 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.81 (MB)
#Total memory = 1228.70 (MB)
#Peak memory = 1341.17 (MB)
#
#
#Start global routing on Sat Nov  2 17:22:38 2019
#
#
#Start global routing initialization on Sat Nov  2 17:22:38 2019
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.81 (MB)
#Total memory = 1228.70 (MB)
#Peak memory = 1341.17 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1231.01 (MB), peak = 1341.17 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37432 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 705 um.
#Total wire length on LAYER Metal2 = 10186 um.
#Total wire length on LAYER Metal3 = 12007 um.
#Total wire length on LAYER Metal4 = 6618 um.
#Total wire length on LAYER Metal5 = 2624 um.
#Total wire length on LAYER Metal6 = 1298 um.
#Total wire length on LAYER Metal7 = 2696 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 487 um.
#Total number of vias = 17019
#Total number of multi-cut vias = 15158 ( 89.1%)
#Total number of single cut vias = 1861 ( 10.9%)
#Up-Via Summary (total 17019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
# Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
# Metal3             0 (  0.0%)      1857 (100.0%)       1857
# Metal4             0 (  0.0%)       354 (100.0%)        354
# Metal5             0 (  0.0%)       242 (100.0%)        242
# Metal6             0 (  0.0%)       195 (100.0%)        195
# Metal7             1 (  0.9%)       114 ( 99.1%)        115
# Metal8             0 (  0.0%)        87 (100.0%)         87
# Metal9             0 (  0.0%)        33 (100.0%)         33
# Metal10            8 ( 28.6%)        20 ( 71.4%)         28
#-----------------------------------------------------------
#                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.10 (MB)
#Total memory = 1228.80 (MB)
#Peak memory = 1341.17 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1231.11 (MB), peak = 1341.17 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37432 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 705 um.
#Total wire length on LAYER Metal2 = 10186 um.
#Total wire length on LAYER Metal3 = 12007 um.
#Total wire length on LAYER Metal4 = 6618 um.
#Total wire length on LAYER Metal5 = 2624 um.
#Total wire length on LAYER Metal6 = 1298 um.
#Total wire length on LAYER Metal7 = 2696 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 487 um.
#Total number of vias = 17019
#Total number of multi-cut vias = 15158 ( 89.1%)
#Total number of single cut vias = 1861 ( 10.9%)
#Up-Via Summary (total 17019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
# Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
# Metal3             0 (  0.0%)      1857 (100.0%)       1857
# Metal4             0 (  0.0%)       354 (100.0%)        354
# Metal5             0 (  0.0%)       242 (100.0%)        242
# Metal6             0 (  0.0%)       195 (100.0%)        195
# Metal7             1 (  0.9%)       114 ( 99.1%)        115
# Metal8             0 (  0.0%)        87 (100.0%)         87
# Metal9             0 (  0.0%)        33 (100.0%)         33
# Metal10            8 ( 28.6%)        20 ( 71.4%)         28
#-----------------------------------------------------------
#                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37432 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 705 um.
#Total wire length on LAYER Metal2 = 10186 um.
#Total wire length on LAYER Metal3 = 12007 um.
#Total wire length on LAYER Metal4 = 6618 um.
#Total wire length on LAYER Metal5 = 2624 um.
#Total wire length on LAYER Metal6 = 1298 um.
#Total wire length on LAYER Metal7 = 2696 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 487 um.
#Total number of vias = 17019
#Total number of multi-cut vias = 15158 ( 89.1%)
#Total number of single cut vias = 1861 ( 10.9%)
#Up-Via Summary (total 17019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
# Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
# Metal3             0 (  0.0%)      1857 (100.0%)       1857
# Metal4             0 (  0.0%)       354 (100.0%)        354
# Metal5             0 (  0.0%)       242 (100.0%)        242
# Metal6             0 (  0.0%)       195 (100.0%)        195
# Metal7             1 (  0.9%)       114 ( 99.1%)        115
# Metal8             0 (  0.0%)        87 (100.0%)         87
# Metal9             0 (  0.0%)        33 (100.0%)         33
# Metal10            8 ( 28.6%)        20 ( 71.4%)         28
#-----------------------------------------------------------
#                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov  2 17:22:40 2019
#
#
#Start Post Route Wire Spread.
#Done with 55 horizontal wires in 1 hboxes and 58 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37437 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 705 um.
#Total wire length on LAYER Metal2 = 10187 um.
#Total wire length on LAYER Metal3 = 12009 um.
#Total wire length on LAYER Metal4 = 6620 um.
#Total wire length on LAYER Metal5 = 2624 um.
#Total wire length on LAYER Metal6 = 1298 um.
#Total wire length on LAYER Metal7 = 2696 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 487 um.
#Total number of vias = 17019
#Total number of multi-cut vias = 15158 ( 89.1%)
#Total number of single cut vias = 1861 ( 10.9%)
#Up-Via Summary (total 17019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
# Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
# Metal3             0 (  0.0%)      1857 (100.0%)       1857
# Metal4             0 (  0.0%)       354 (100.0%)        354
# Metal5             0 (  0.0%)       242 (100.0%)        242
# Metal6             0 (  0.0%)       195 (100.0%)        195
# Metal7             1 (  0.9%)       114 ( 99.1%)        115
# Metal8             0 (  0.0%)        87 (100.0%)         87
# Metal9             0 (  0.0%)        33 (100.0%)         33
# Metal10            8 ( 28.6%)        20 ( 71.4%)         28
#-----------------------------------------------------------
#                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.54 (MB), peak = 1341.17 (MB)
#CELL_VIEW mpadd32_shift,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37437 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 705 um.
#Total wire length on LAYER Metal2 = 10187 um.
#Total wire length on LAYER Metal3 = 12009 um.
#Total wire length on LAYER Metal4 = 6620 um.
#Total wire length on LAYER Metal5 = 2624 um.
#Total wire length on LAYER Metal6 = 1298 um.
#Total wire length on LAYER Metal7 = 2696 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 487 um.
#Total number of vias = 17019
#Total number of multi-cut vias = 15158 ( 89.1%)
#Total number of single cut vias = 1861 ( 10.9%)
#Up-Via Summary (total 17019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
# Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
# Metal3             0 (  0.0%)      1857 (100.0%)       1857
# Metal4             0 (  0.0%)       354 (100.0%)        354
# Metal5             0 (  0.0%)       242 (100.0%)        242
# Metal6             0 (  0.0%)       195 (100.0%)        195
# Metal7             1 (  0.9%)       114 ( 99.1%)        115
# Metal8             0 (  0.0%)        87 (100.0%)         87
# Metal9             0 (  0.0%)        33 (100.0%)         33
# Metal10            8 ( 28.6%)        20 ( 71.4%)         28
#-----------------------------------------------------------
#                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.14 (MB)
#Total memory = 1228.84 (MB)
#Peak memory = 1341.17 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.04 (MB)
#Total memory = 1228.33 (MB)
#Peak memory = 1341.17 (MB)
#Number of warnings = 1
#Total number of warnings = 28
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  2 17:22:41 2019
#
**optDesign ... cpu = 0:00:10, real = 0:00:12, mem = 1228.3M, totSessionCpu=0:02:19 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
#num needed restored net=0
#need_extraction net=0 (total=2526)
#Start routing data preparation on Sat Nov  2 17:22:41 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1232.62 (MB), peak = 1341.17 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1255.33 (MB), peak = 1341.17 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1260.15 (MB), peak = 1341.17 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sat Nov  2 17:22:45 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.33 (MB), peak = 1341.17 (MB)
#Start routing data preparation on Sat Nov  2 17:22:45 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1253.37 (MB), peak = 1341.17 (MB)
#Init Design Signature = 1347683375
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 2524 nets were built. 9 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    54.52 (MB), total memory =  1307.93 (MB), peak memory =  1341.17 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.12 (MB), peak = 1341.17 (MB)
#RC Statistics: 12956 Res, 6915 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 2879.30 (7515), Avg L-Edge Length: 7294.44 (3807)
#Start writing rcdb into /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d
#Finish writing rcdb with 15589 nodes, 13065 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.64 (MB), peak = 1341.17 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1492.582M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mpadd32_shift has rcdb /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_HSyEBF.rcdb.d specified
Cell mpadd32_shift, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1472.582M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 26.50 (MB)
#Total memory = 1259.12 (MB)
#Peak memory = 1341.17 (MB)
#
#9 inserted nodes are removed
#Final Design Signature = 899737470
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1451.39)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
Total number of fetched objects 2524
End delay calculation. (MEM=1517.29 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1517.29 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:25 mem=1517.3M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1246.4M, totSessionCpu=0:02:25 **
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1246.4M, totSessionCpu=0:02:25 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 1238.5M, totSessionCpu=0:02:25 **
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.3M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
Total number of fetched objects 2524
End delay calculation. (MEM=31.9688 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=31.9688 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=32.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 
Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.124  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:20, mem = 1238.5M, totSessionCpu=0:02:25 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
All 2524 nets 8674 terms of cell mpadd32_shift are properly connected
<CMD> setFillerMode -add_fillers_with_drc false
<CMD> addFiller -fitGap -cell { FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 } -prefix FILL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 22 filler insts (cell FILL64 / prefix FILL).
*INFO:   Added 21 filler insts (cell FILL32 / prefix FILL).
*INFO:   Added 53 filler insts (cell FILL16 / prefix FILL).
*INFO:   Added 122 filler insts (cell FILL8 / prefix FILL).
*INFO:   Added 370 filler insts (cell FILL4 / prefix FILL).
*INFO:   Added 757 filler insts (cell FILL2 / prefix FILL).
*INFO: Total 1345 filler insts added - prefix FILL (CPU: 0:00:00.1).
For 1345 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addFiller -fitGap -cell { FILL1 } -prefix FILL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 2302 filler insts (cell FILL1 / prefix FILL).
*INFO: Total 2302 filler insts added - prefix FILL (CPU: 0:00:00.2).
For 2302 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> ecoRoute
#% Begin globalDetailRoute (date=11/02 17:22:50, mem=1230.4M)

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeWithEco true
#Start globalDetailRoute on Sat Nov  2 17:22:50 2019
#
#num needed restored net=0
#need_extraction net=0 (total=2526)
#Processed 3647 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(3647 insts marked dirty, reset pre-exisiting dirty flag on 3647 insts, 2 nets marked need extraction)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Nov  2 17:22:50 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1230.37 (MB), peak = 1341.17 (MB)
#Merging special wires: starts on Sat Nov  2 17:22:50 2019 with memory = 1230.37 (MB), peak = 1341.17 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
#
#Finished routing data preparation on Sat Nov  2 17:22:50 2019
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1230.37 (MB)
#Peak memory = 1341.17 (MB)
#
#
#Start global routing on Sat Nov  2 17:22:50 2019
#
#
#Start global routing initialization on Sat Nov  2 17:22:50 2019
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1230.37 (MB)
#Peak memory = 1341.17 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 100.0% of the total area was rechecked for DRC, and 0.0% required routing.
#   number of violations = 0
#3647 out of 5620 instances (64.9%) need to be verified(marked ipoed), dirty area = 25.4%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1316.97 (MB), peak = 1341.17 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37437 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 705 um.
#Total wire length on LAYER Metal2 = 10187 um.
#Total wire length on LAYER Metal3 = 12009 um.
#Total wire length on LAYER Metal4 = 6620 um.
#Total wire length on LAYER Metal5 = 2624 um.
#Total wire length on LAYER Metal6 = 1298 um.
#Total wire length on LAYER Metal7 = 2696 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 487 um.
#Total number of vias = 17019
#Total number of multi-cut vias = 15158 ( 89.1%)
#Total number of single cut vias = 1861 ( 10.9%)
#Up-Via Summary (total 17019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
# Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
# Metal3             0 (  0.0%)      1857 (100.0%)       1857
# Metal4             0 (  0.0%)       354 (100.0%)        354
# Metal5             0 (  0.0%)       242 (100.0%)        242
# Metal6             0 (  0.0%)       195 (100.0%)        195
# Metal7             1 (  0.9%)       114 ( 99.1%)        115
# Metal8             0 (  0.0%)        87 (100.0%)         87
# Metal9             0 (  0.0%)        33 (100.0%)         33
# Metal10            8 ( 28.6%)        20 ( 71.4%)         28
#-----------------------------------------------------------
#                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.82 (MB)
#Total memory = 1235.19 (MB)
#Peak memory = 1341.17 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1237.55 (MB), peak = 1341.17 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37437 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 705 um.
#Total wire length on LAYER Metal2 = 10187 um.
#Total wire length on LAYER Metal3 = 12009 um.
#Total wire length on LAYER Metal4 = 6620 um.
#Total wire length on LAYER Metal5 = 2624 um.
#Total wire length on LAYER Metal6 = 1298 um.
#Total wire length on LAYER Metal7 = 2696 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 487 um.
#Total number of vias = 17019
#Total number of multi-cut vias = 15158 ( 89.1%)
#Total number of single cut vias = 1861 ( 10.9%)
#Up-Via Summary (total 17019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
# Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
# Metal3             0 (  0.0%)      1857 (100.0%)       1857
# Metal4             0 (  0.0%)       354 (100.0%)        354
# Metal5             0 (  0.0%)       242 (100.0%)        242
# Metal6             0 (  0.0%)       195 (100.0%)        195
# Metal7             1 (  0.9%)       114 ( 99.1%)        115
# Metal8             0 (  0.0%)        87 (100.0%)         87
# Metal9             0 (  0.0%)        33 (100.0%)         33
# Metal10            8 ( 28.6%)        20 ( 71.4%)         28
#-----------------------------------------------------------
#                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 37437 um.
#Total half perimeter of net bounding box = 30950 um.
#Total wire length on LAYER Metal1 = 705 um.
#Total wire length on LAYER Metal2 = 10187 um.
#Total wire length on LAYER Metal3 = 12009 um.
#Total wire length on LAYER Metal4 = 6620 um.
#Total wire length on LAYER Metal5 = 2624 um.
#Total wire length on LAYER Metal6 = 1298 um.
#Total wire length on LAYER Metal7 = 2696 um.
#Total wire length on LAYER Metal8 = 749 um.
#Total wire length on LAYER Metal9 = 46 um.
#Total wire length on LAYER Metal10 = 16 um.
#Total wire length on LAYER Metal11 = 487 um.
#Total number of vias = 17019
#Total number of multi-cut vias = 15158 ( 89.1%)
#Total number of single cut vias = 1861 ( 10.9%)
#Up-Via Summary (total 17019):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1          1833 ( 22.9%)      6186 ( 77.1%)       8019
# Metal2            19 (  0.3%)      6070 ( 99.7%)       6089
# Metal3             0 (  0.0%)      1857 (100.0%)       1857
# Metal4             0 (  0.0%)       354 (100.0%)        354
# Metal5             0 (  0.0%)       242 (100.0%)        242
# Metal6             0 (  0.0%)       195 (100.0%)        195
# Metal7             1 (  0.9%)       114 ( 99.1%)        115
# Metal8             0 (  0.0%)        87 (100.0%)         87
# Metal9             0 (  0.0%)        33 (100.0%)         33
# Metal10            8 ( 28.6%)        20 ( 71.4%)         28
#-----------------------------------------------------------
#                 1861 ( 10.9%)     15158 ( 89.1%)      17019 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 7.43 (MB)
#Total memory = 1237.80 (MB)
#Peak memory = 1341.17 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -2.27 (MB)
#Total memory = 1228.15 (MB)
#Peak memory = 1341.17 (MB)
#Number of warnings = 1
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  2 17:22:53 2019
#
#% End globalDetailRoute (date=11/02 17:22:53, total cpu=0:00:03.8, real=0:00:03.0, peak res=1230.4M, current mem=1228.2M)
<CMD> verify_drc -limit 100000
#-limit 100000                           # int, default=100000, user setting
 *** Starting Verify DRC (MEM: 1467.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area: {0.000 0.000 58.560 57.600} 1 of 4
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {58.560 0.000 115.600 57.600} 2 of 4
  VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {0.000 57.600 58.560 114.570} 3 of 4
  VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ...... Sub-Area: {58.560 57.600 115.600 114.570} 4 of 4
  VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.6  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> timeDesign -signoff -reportOnly -outDir signOffTiming
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
#num needed restored net=0
#need_extraction net=0 (total=2526)
#Start routing data preparation on Sat Nov  2 17:22:54 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1196.25 (MB), peak = 1341.17 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1210.21 (MB), peak = 1341.17 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner typ_rc /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#typ_rc [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /afs/athena.mit.edu/dept/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1215.37 (MB), peak = 1341.17 (MB)
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Sat Nov  2 17:22:58 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.92 (MB), peak = 1341.17 (MB)
#Start routing data preparation on Sat Nov  2 17:22:58 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2524 nets.
#Voltage range [1.080 - 1.320] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.96 (MB), peak = 1341.17 (MB)
#Init Design Signature = 899737470
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with single thread on machine with  Core_i5 3.20GHz 6144KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 2524 nets were built. 10 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    54.94 (MB), total memory =  1264.94 (MB), peak memory =  1341.17 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.35 (MB), peak = 1341.17 (MB)
#RC Statistics: 12954 Res, 6913 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 2891.76 (7514), Avg L-Edge Length: 7264.54 (3801)
#Start writing rcdb into /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d
#Finish writing rcdb with 15587 nodes, 13063 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1216.22 (MB), peak = 1341.17 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1475.660M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mpadd32_shift has rcdb /tmp/innovus_temp_14382_M66-080-2_asludds_7JVeQt/nr14382_QNaGjU.rcdb.d specified
Cell mpadd32_shift, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1451.660M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 19.46 (MB)
#Total memory = 1215.70 (MB)
#Peak memory = 1341.17 (MB)
#
#10 inserted nodes are removed
#Final Design Signature = 899737470
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
Deleting AAE DB and timing data for delay calculations...
AAE DB initialization (MEM=1451.66 CPU=0:00:00.2 REAL=0:00:00.0) 
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1453.68)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1535.12 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1517.58 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:36 mem=1517.6M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 96.081  | 96.081  | 98.897  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.183%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir signOffTiming
Total CPU time: 6.35 sec
Total Real time: 8.0 sec
Total Memory Usage: 1472.574219 Mbytes
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
<CMD> timeDesign -signoff -hold -reportOnly -outDir signOffTiming
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
End delay calculation. (MEM=32.2461 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=32.2461 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:00.4 mem=32.2M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), mem = 0.0M

_______________________________________________________________________

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_bc

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.059  |  0.059  |  0.124  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1546   |  1256   |  1032   |
+--------------------+---------+---------+---------+

Density: 69.183%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir signOffTiming
Total CPU time: 0.3 sec
Total Real time: 1.0 sec
Total Memory Usage: 1472.574219 Mbytes
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
<CMD> saveDesign par_final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/02 17:23:03, mem=1240.5M)
% Begin Save ccopt configuration ... (date=11/02 17:23:03, mem=1240.5M)
% End Save ccopt configuration ... (date=11/02 17:23:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1241.1M, current mem=1241.1M)
% Begin Save netlist data ... (date=11/02 17:23:03, mem=1241.1M)
Writing Binary DB to par_final.enc.dat/mpadd32_shift.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/02 17:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.1M, current mem=1241.1M)
Saving congestion map file par_final.enc.dat/mpadd32_shift.route.congmap.gz ...
% Begin Save AAE data ... (date=11/02 17:23:03, mem=1241.1M)
Saving AAE Data ...
% End Save AAE data ... (date=11/02 17:23:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.1M, current mem=1241.1M)
% Begin Save clock tree data ... (date=11/02 17:23:04, mem=1241.1M)
% End Save clock tree data ... (date=11/02 17:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.1M, current mem=1241.1M)
Saving preference file par_final.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/02 17:23:04, mem=1241.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/02 17:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.2M, current mem=1241.2M)
Saving PG file par_final.enc.dat/mpadd32_shift.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1472.6M) ***
Saving Drc markers ...
... 17 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/02 17:23:04, mem=1241.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=11/02 17:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.2M, current mem=1241.2M)
% Begin Save routing data ... (date=11/02 17:23:04, mem=1241.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1472.6M) ***
% End Save routing data ... (date=11/02 17:23:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.2M, current mem=1241.2M)
Saving property file par_final.enc.dat/mpadd32_shift.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1475.6M) ***
#Saving pin access data to file par_final.enc.dat/mpadd32_shift.apa ...
#
Saving preRoute extracted patterns in file 'par_final.enc.dat/mpadd32_shift.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
% Begin Save power constraints data ... (date=11/02 17:23:05, mem=1241.2M)
% End Save power constraints data ... (date=11/02 17:23:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1241.2M, current mem=1241.2M)
typ_rc
typ_rc
typ_rc
Generated self-contained design par_final.enc.dat
#% End save design ... (date=11/02 17:23:06, total cpu=0:00:01.6, real=0:00:03.0, peak res=1241.6M, current mem=1241.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> streamOut par.gds -mapFile gds.map -mode ALL -unit 1000
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    3                               Poly
    7                             Metal1
    9                             Metal2
    11                            Metal3
    31                            Metal4
    33                            Metal5
    35                            Metal6
    38                            Metal7
    40                            Metal8
    42                            Metal9
    152                          Metal10
    162                          Metal11
    6                               Cont
    8                               Via1
    10                              Via2
    30                              Via3
    32                              Via4
    34                              Via5
    37                              Via6
    39                              Via7
    41                              Via8
    151                             Via9
    161                            Via10


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           5620

Ports/Pins                           776
    metal layer Metal2               207
    metal layer Metal3               134
    metal layer Metal4               106
    metal layer Metal5                95
    metal layer Metal6                49
    metal layer Metal7                74
    metal layer Metal8                22
    metal layer Metal9                56
    metal layer Metal10                5
    metal layer Metal11               28

Nets                               24889
    metal layer Metal1              1095
    metal layer Metal2             12230
    metal layer Metal3              7389
    metal layer Metal4              2465
    metal layer Metal5               573
    metal layer Metal6               316
    metal layer Metal7               513
    metal layer Metal8               146
    metal layer Metal9                79
    metal layer Metal10               37
    metal layer Metal11               46

    Via Instances                  17019

Special Nets                         207
    metal layer Metal1               180
    metal layer Metal9                14
    metal layer Metal10               13

    Via Instances                   3451

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 776
    metal layer Metal2               207
    metal layer Metal3               134
    metal layer Metal4               106
    metal layer Metal5                95
    metal layer Metal6                49
    metal layer Metal7                74
    metal layer Metal8                22
    metal layer Metal9                56
    metal layer Metal10                5
    metal layer Metal11               28


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> saveNetlist par.v -excludeLeafCell -includePhysicalCell { DECAP2 DECAP3 DECAP4 DECAP5 DECAP6 DECAP7 DECAP8 DECAP9 DECAP10 TIEHI TIELO }
Writing Netlist "par.v" ...
<CMD> write_sdf par.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1466.46)
End delay calculation. (MEM=1531.46 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1531.46 CPU=0:00:00.5 REAL=0:00:01.0)
<CMD> report_power -outfile postroute_power.rpt
Using Power View av_wc
.
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1515.16)
End delay calculation. (MEM=1531.36 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1531.36 CPU=0:00:00.4 REAL=0:00:01.0)

Begin Power Analysis

    0.00V	    VSS
    1.08V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1296.56MB/2404.97MB/1335.28MB)

Begin Processing Timing Window Data for Power Calculation

clk_input(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1296.57MB/2404.97MB/1335.28MB)

Parsing VCD file mpadd.vcd

Starting Reading VCD variables
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT)
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 10%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 20%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 30%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 40%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 50%

Finished Reading VCD variables
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT)
   
The vcd command required:
   		0.36 user, 0.05 system, and 0.41 real seconds

   Total number of value changes: 137981.

   Total simulation time: 0.00110025s.

   With this vcd command,  1828372 value changes and 0.0011002 second
simulation time were counted for power consumption calculation.
  1290 nets have been defined in perivous VCD file(s).
  The transition density and duty cycle have been overriden with current
file.
  These nets are listed in the log file eps.logv.

  Filename (activity)                    : mpadd.vcd
  Names in file that matched to design   : 1290/2316
  Annotation coverage for this file
   (Unique nets matched/Total nets)       : 1290/2524 = 51.1094%

  1026 nets were found in the VCD file(s) but were not in
  the design.  These nets are not reported because
  'set_power_analysis_mode' -report_missing_nets' is set to false
(default).

  Total annotation coverage for all files of type VCD: 1290/2524 = 51.1094%
  Percent of VCD annotated nets with zero toggles: 0/2524 = 0%

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1486.57MB/2625.97MB/1486.58MB)

Begin Processing Signal Activity


Starting Levelizing
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT)
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 10%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 20%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 30%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 40%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 50%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 60%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 70%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 80%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 90%

Finished Levelizing
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT)

Starting Activity Propagation
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT)
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 10%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 20%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 30%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 40%

Finished Activity Propagation
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT)

Activity annotation summary:
        Primary Inputs : 516/516 = 100%
          Flop outputs : 774/776 = 99.7423%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1290/2524 = 51.1094%

Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1486.61MB/2625.97MB/1486.61MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT)
 ... Calculating switching power
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 10%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 20%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 30%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 40%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 50%
 ... Calculating internal and leakage power
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 60%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 70%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 80%
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT): 90%

Finished Calculating power
2019-Nov-02 17:23:08 (2019-Nov-02 21:23:08 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1487.04MB/2625.97MB/1487.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1487.04MB/2625.97MB/1487.08MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1487.08MB/2625.97MB/1487.08MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1487.09MB/2625.97MB/1487.09MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.03541478 	   77.5110%
Total Switching Power:       0.01004520 	   21.9856%
Total Leakage Power:         0.00023002 	    0.5034%
Total Power:                 0.04569000
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1487.57MB/2625.97MB/1487.58MB)


Output file is .//postroute_power.rpt.
<CMD> setAnalysisMode -checkType setup
<CMD> buildTimingGraph
<CMD> report_timing -net -max_paths 200 > postroute_setup_timing.rpt
<CMD> setAnalysisMode -checkType hold
<CMD> buildTimingGraph
<CMD> report_timing -net -max_paths 200 > postroute_hold_timing.rpt
#################################################################################
# Design Stage: PostRoute
# Design Name: mpadd32_shift
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1736.16)
*** Calculating scaling factor for libs_bc libraries using the default operating condition of each library.
End delay calculation. (MEM=1752.37 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1752.37 CPU=0:00:00.4 REAL=0:00:00.0)
<CMD> reportGateCount -level 5 -limit 100 -stdCellOnly -outfile postroute_area.rpt
Gate area 1.0260 um^2
[0] mpadd32_shift Gates=6884 Cells=1973 Area=7063.7 um^2
<CMD> reportWire postroute_wire.rpt

*** Memory Usage v#1 (Current mem = 1483.363M, initial mem = 231.383M) ***
*** Message Summary: 191 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:02:41, real=0:03:06, mem=1483.4M) ---
