{"vcs1":{"timestamp_begin":1698967536.912337088, "rt":0.39, "ut":0.15, "st":0.13}}
{"vcselab":{"timestamp_begin":1698967537.352979222, "rt":0.42, "ut":0.22, "st":0.13}}
{"link":{"timestamp_begin":1698967537.806859870, "rt":0.29, "ut":0.07, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698967536.576123901}
{"VCS_COMP_START_TIME": 1698967536.576123901}
{"VCS_COMP_END_TIME": 1698967538.158217096}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338404}}
{"stitch_vcselab": {"peak_mem": 222592}}
