// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "05/15/2025 14:12:51"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Integrated_Code (
	clock,
	KEY,
	SW,
	resetApp,
	LT24Wr_n,
	LT24Rd_n,
	LT24CS_n,
	LT24RS,
	LT24Reset_n,
	LT24Data,
	LT24LCDOn,
	debug_state,
	pwm,
	debug_key0_held);
input 	clock;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	resetApp;
output 	LT24Wr_n;
output 	LT24Rd_n;
output 	LT24CS_n;
output 	LT24RS;
output 	LT24Reset_n;
output 	[15:0] LT24Data;
output 	LT24LCDOn;
output 	[3:0] debug_state;
output 	pwm;
output 	debug_key0_held;

// Design Ports Information
// resetApp	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Wr_n	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Rd_n	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24CS_n	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24RS	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Reset_n	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[0]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[1]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[2]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[3]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[4]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[5]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[6]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[7]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[8]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[9]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[10]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[11]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[12]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[13]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[14]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24Data[15]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LT24LCDOn	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_state[0]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_state[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_state[2]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_state[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pwm	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_key0_held	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \Display|resetGen|resetSync[0]~feeder_combout ;
wire \Add0~101_sumout ;
wire \KEY[0]~input_o ;
wire \debounce_keys[0].db_inst|button_sync_0~0_combout ;
wire \debounce_keys[0].db_inst|button_sync_0~q ;
wire \debounce_keys[0].db_inst|button_sync_1~q ;
wire \debounce_keys[0].db_inst|Add0~77_sumout ;
wire \debounce_keys[0].db_inst|count[3]~1_combout ;
wire \debounce_keys[0].db_inst|Add0~78 ;
wire \debounce_keys[0].db_inst|Add0~73_sumout ;
wire \debounce_keys[0].db_inst|Add0~74 ;
wire \debounce_keys[0].db_inst|Add0~69_sumout ;
wire \debounce_keys[0].db_inst|Add0~70 ;
wire \debounce_keys[0].db_inst|Add0~65_sumout ;
wire \debounce_keys[0].db_inst|Add0~66 ;
wire \debounce_keys[0].db_inst|Add0~61_sumout ;
wire \debounce_keys[0].db_inst|Add0~62 ;
wire \debounce_keys[0].db_inst|Add0~41_sumout ;
wire \debounce_keys[0].db_inst|Add0~42 ;
wire \debounce_keys[0].db_inst|Add0~37_sumout ;
wire \debounce_keys[0].db_inst|Add0~38 ;
wire \debounce_keys[0].db_inst|Add0~33_sumout ;
wire \debounce_keys[0].db_inst|Add0~34 ;
wire \debounce_keys[0].db_inst|Add0~29_sumout ;
wire \debounce_keys[0].db_inst|Add0~30 ;
wire \debounce_keys[0].db_inst|Add0~25_sumout ;
wire \debounce_keys[0].db_inst|Add0~26 ;
wire \debounce_keys[0].db_inst|Add0~21_sumout ;
wire \debounce_keys[0].db_inst|Add0~22 ;
wire \debounce_keys[0].db_inst|Add0~17_sumout ;
wire \debounce_keys[0].db_inst|Add0~18 ;
wire \debounce_keys[0].db_inst|Add0~13_sumout ;
wire \debounce_keys[0].db_inst|Add0~14 ;
wire \debounce_keys[0].db_inst|Add0~9_sumout ;
wire \debounce_keys[0].db_inst|Add0~10 ;
wire \debounce_keys[0].db_inst|Add0~5_sumout ;
wire \debounce_keys[0].db_inst|LessThan0~0_combout ;
wire \debounce_keys[0].db_inst|LessThan0~1_combout ;
wire \debounce_keys[0].db_inst|Add0~6 ;
wire \debounce_keys[0].db_inst|Add0~53_sumout ;
wire \debounce_keys[0].db_inst|Add0~54 ;
wire \debounce_keys[0].db_inst|Add0~57_sumout ;
wire \debounce_keys[0].db_inst|Add0~58 ;
wire \debounce_keys[0].db_inst|Add0~45_sumout ;
wire \debounce_keys[0].db_inst|Add0~46 ;
wire \debounce_keys[0].db_inst|Add0~49_sumout ;
wire \debounce_keys[0].db_inst|Add0~50 ;
wire \debounce_keys[0].db_inst|Add0~1_sumout ;
wire \debounce_keys[0].db_inst|LessThan0~2_combout ;
wire \debounce_keys[0].db_inst|count[3]~0_combout ;
wire \debounce_keys[0].db_inst|button_out~0_combout ;
wire \debounce_keys[0].db_inst|button_out~q ;
wire \Add0~2 ;
wire \Add0~77_sumout ;
wire \key0_counter[25]~DUPLICATE_q ;
wire \key0_counter[11]~0_combout ;
wire \key0_counter[0]~DUPLICATE_q ;
wire \Add0~102 ;
wire \Add0~97_sumout ;
wire \Add0~98 ;
wire \Add0~93_sumout ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \Add0~90 ;
wire \Add0~85_sumout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \Add0~82 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \Add0~42 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~29_sumout ;
wire \key0_counter[9]~DUPLICATE_q ;
wire \Add0~30 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~57_sumout ;
wire \Add0~58 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~9_sumout ;
wire \key0_counter[18]~DUPLICATE_q ;
wire \Add0~10 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~73_sumout ;
wire \Add0~74 ;
wire \Add0~69_sumout ;
wire \Add0~70 ;
wire \Add0~65_sumout ;
wire \Add0~66 ;
wire \Add0~5_sumout ;
wire \Add0~6 ;
wire \Add0~1_sumout ;
wire \LessThan1~3_combout ;
wire \LessThan1~0_combout ;
wire \key0_counter[14]~DUPLICATE_q ;
wire \LessThan1~1_combout ;
wire \LessThan1~2_combout ;
wire \always0~0_combout ;
wire \key0_held~0_combout ;
wire \key0_held~1_combout ;
wire \debug_key0_held~reg0_q ;
wire \Display|LT24Interface|writeDly~q ;
wire \pixelWrite~feeder_combout ;
wire \pixelWrite~q ;
wire \Display|stateMachine.INIT_STATE~feeder_combout ;
wire \Display|stateMachine.INIT_STATE~q ;
wire \Display|displayWrite~q ;
wire \Display|LT24Interface|counter[0]~0_combout ;
wire \Display|LT24Interface|Add0~85_sumout ;
wire \Display|LT24Interface|Add0~86 ;
wire \Display|LT24Interface|Add0~81_sumout ;
wire \Display|LT24Interface|Add0~82 ;
wire \Display|LT24Interface|Add0~77_sumout ;
wire \Display|LT24Interface|Add0~78 ;
wire \Display|LT24Interface|Add0~73_sumout ;
wire \Display|LT24Interface|Add0~74 ;
wire \Display|LT24Interface|Add0~69_sumout ;
wire \Display|LT24Interface|Add0~70 ;
wire \Display|LT24Interface|Add0~65_sumout ;
wire \Display|LT24Interface|Add0~66 ;
wire \Display|LT24Interface|Add0~49_sumout ;
wire \Display|LT24Interface|Add0~50 ;
wire \Display|LT24Interface|Add0~45_sumout ;
wire \Display|LT24Interface|Add0~46 ;
wire \Display|LT24Interface|Add0~41_sumout ;
wire \Display|LT24Interface|Add0~42 ;
wire \Display|LT24Interface|Add0~37_sumout ;
wire \Display|LT24Interface|Add0~38 ;
wire \Display|LT24Interface|Add0~33_sumout ;
wire \Display|LT24Interface|Add0~34 ;
wire \Display|LT24Interface|Add0~61_sumout ;
wire \Display|LT24Interface|Add0~62 ;
wire \Display|LT24Interface|Add0~57_sumout ;
wire \Display|LT24Interface|Add0~58 ;
wire \Display|LT24Interface|Add0~53_sumout ;
wire \Display|LT24Interface|Add0~54 ;
wire \Display|LT24Interface|Add0~29_sumout ;
wire \Display|LT24Interface|Add0~30 ;
wire \Display|LT24Interface|Add0~25_sumout ;
wire \Display|LT24Interface|Add0~26 ;
wire \Display|LT24Interface|Add0~21_sumout ;
wire \Display|LT24Interface|Add0~22 ;
wire \Display|LT24Interface|Add0~17_sumout ;
wire \Display|LT24Interface|Add0~18 ;
wire \Display|LT24Interface|Add0~13_sumout ;
wire \Display|LT24Interface|Add0~14 ;
wire \Display|LT24Interface|Add0~9_sumout ;
wire \Display|LT24Interface|Add0~10 ;
wire \Display|LT24Interface|Add0~5_sumout ;
wire \Display|LT24Interface|LessThan0~1_combout ;
wire \Display|LT24Interface|LessThan0~0_combout ;
wire \Display|LT24Interface|LessThan0~2_combout ;
wire \Display|LT24Interface|Add0~6 ;
wire \Display|LT24Interface|Add0~1_sumout ;
wire \Display|LT24Interface|LessThan0~3_combout ;
wire \Display|Add0~25_sumout ;
wire \Display|Selector1~0_combout ;
wire \Display|Add0~26 ;
wire \Display|Add0~13_sumout ;
wire \Display|Add0~14 ;
wire \Display|Add0~9_sumout ;
wire \Display|Add0~10 ;
wire \Display|Add0~21_sumout ;
wire \Display|Add0~22 ;
wire \Display|Add0~17_sumout ;
wire \Display|Add0~18 ;
wire \Display|Add0~5_sumout ;
wire \Display|Add0~6 ;
wire \Display|Add0~1_sumout ;
wire \Display|initDataRomAddr[4]~DUPLICATE_q ;
wire \Display|LessThan0~0_combout ;
wire \Display|Selector9~1_combout ;
wire \Display|stateMachine.LOAD_STATE~q ;
wire \Display|stateMachine.YHADDR_STATE~q ;
wire \Display|Selector35~0_combout ;
wire \Display|Selector36~0_combout ;
wire \Display|Selector36~1_combout ;
wire \Display|Selector36~2_combout ;
wire \Display|displayWrite~DUPLICATE_q ;
wire \Display|LT24Interface|ready~0_combout ;
wire \Display|LT24Interface|ready~combout ;
wire \Display|stateMachine.IDLE_STATE~DUPLICATE_q ;
wire \Display|Selector17~0_combout ;
wire \Display|stateMachine.CASET_STATE~q ;
wire \Display|stateMachine.XHADDR_STATE~q ;
wire \Display|stateMachine.XLADDR_STATE~q ;
wire \Display|stateMachine.PASET_STATE~q ;
wire \Display|stateMachine.YHADDR_STATE~DUPLICATE_q ;
wire \Display|stateMachine.YLADDR_STATE~q ;
wire \Display|stateMachine.WRITE_STATE~q ;
wire \Display|Selector18~0_combout ;
wire \Display|stateMachine.IDLE_STATE~q ;
wire \Display|Selector0~0_combout ;
wire \Display|displayInitialised~q ;
wire \Display|resetApp~combout ;
wire \Display|Selector35~1_combout ;
wire \Display|Selector35~2_combout ;
wire \Display|initDataRomAddr[6]~DUPLICATE_q ;
wire \Display|initDataRomAddr[3]~DUPLICATE_q ;
wire \Display|initDataRom|ROM~25_combout ;
wire \Display|initDataRom|ROM~24_combout ;
wire \Display|initDataRom|ROM~26_combout ;
wire \Display|Selector35~3_combout ;
wire \Display|displayRegSelect~q ;
wire \Display|Selector34~3_combout ;
wire \Display|stateMachine.XHADDR_STATE~DUPLICATE_q ;
wire \yCounter|Add0~33_sumout ;
wire \yCounter|countValue[7]~0_combout ;
wire \yCounter|countValue[7]~1_combout ;
wire \xCounter|Add0~9_sumout ;
wire \xCounter|Add0~22 ;
wire \xCounter|Add0~17_sumout ;
wire \Display|Selector38~0_combout ;
wire \Display|pixelReady~q ;
wire \xCounter|countValue[6]~1_combout ;
wire \xCounter|Add0~18 ;
wire \xCounter|Add0~13_sumout ;
wire \xCounter|Add0~14 ;
wire \xCounter|Add0~1_sumout ;
wire \xCounter|LessThan0~1_combout ;
wire \xCounter|LessThan0~0_combout ;
wire \xCounter|LessThan0~2_combout ;
wire \xCounter|countValue[6]~0_combout ;
wire \xCounter|Add0~10 ;
wire \xCounter|Add0~5_sumout ;
wire \xCounter|Add0~6 ;
wire \xCounter|Add0~29_sumout ;
wire \xCounter|Add0~30 ;
wire \xCounter|Add0~25_sumout ;
wire \xCounter|Add0~26 ;
wire \xCounter|Add0~21_sumout ;
wire \yCounter|countValue[7]~2_combout ;
wire \yCounter|Add0~34 ;
wire \yCounter|Add0~29_sumout ;
wire \yCounter|Add0~30 ;
wire \yCounter|Add0~25_sumout ;
wire \yCounter|Add0~26 ;
wire \yCounter|Add0~21_sumout ;
wire \yCounter|Add0~22 ;
wire \yCounter|Add0~17_sumout ;
wire \yCounter|Add0~18 ;
wire \yCounter|Add0~13_sumout ;
wire \yCounter|Add0~14 ;
wire \yCounter|Add0~9_sumout ;
wire \yCounter|Add0~10 ;
wire \yCounter|Add0~5_sumout ;
wire \yCounter|Add0~6 ;
wire \yCounter|Add0~1_sumout ;
wire \Display|xAddrTemp[0]~0_combout ;
wire \Display|Selector34~1_combout ;
wire \Add11~30 ;
wire \Add11~31 ;
wire \Add11~34 ;
wire \Add11~35 ;
wire \Add11~38 ;
wire \Add11~39 ;
wire \Add11~42 ;
wire \Add11~43 ;
wire \Add11~46 ;
wire \Add11~47 ;
wire \Add11~50 ;
wire \Add11~51 ;
wire \Add11~22 ;
wire \Add11~23 ;
wire \Add11~26 ;
wire \Add11~27 ;
wire \Add11~18 ;
wire \Add11~19 ;
wire \Add11~14 ;
wire \Add11~15 ;
wire \Add11~6 ;
wire \Add11~7 ;
wire \Add11~10 ;
wire \Add11~11 ;
wire \Add11~1_sumout ;
wire \Add11~9_sumout ;
wire \Add11~5_sumout ;
wire \Add11~13_sumout ;
wire \Add11~17_sumout ;
wire \Add11~25_sumout ;
wire \Add11~21_sumout ;
wire \Add11~49_sumout ;
wire \Add11~45_sumout ;
wire \Add11~41_sumout ;
wire \Add11~37_sumout ;
wire \Add11~33_sumout ;
wire \Add11~29_sumout ;
wire \Add13~30 ;
wire \Add13~34 ;
wire \Add13~38 ;
wire \Add13~42 ;
wire \Add13~46 ;
wire \Add13~50 ;
wire \Add13~22 ;
wire \Add13~26 ;
wire \Add13~18 ;
wire \Add13~14 ;
wire \Add13~6 ;
wire \Add13~10 ;
wire \Add13~1_sumout ;
wire \Add13~5_sumout ;
wire \Add13~9_sumout ;
wire \Add13~17_sumout ;
wire \Add13~13_sumout ;
wire \Add13~21_sumout ;
wire \Add13~25_sumout ;
wire \LessThan16~0_combout ;
wire \LessThan16~1_combout ;
wire \Add13~29_sumout ;
wire \Add13~33_sumout ;
wire \Add13~37_sumout ;
wire \Add13~41_sumout ;
wire \Add13~45_sumout ;
wire \Add13~49_sumout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ;
wire \imageRAM~1_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a144~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a128~portadataout ;
wire \imageRAM~2_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \imageRAM~0feeder_combout ;
wire \imageRAM~0DUPLICATE_q ;
wire \imageRAM~3_combout ;
wire \cursor_row~0_combout ;
wire \SW[0]~input_o ;
wire \debounce_sw[0].db_sw_inst|button_sync_0~q ;
wire \debounce_sw[0].db_sw_inst|button_sync_1~q ;
wire \debounce_sw[0].db_sw_inst|button_out~q ;
wire \debounce_sw[0].db_sw_inst|Add0~77_sumout ;
wire \debounce_sw[0].db_sw_inst|count[4]~1_combout ;
wire \debounce_sw[0].db_sw_inst|Add0~78 ;
wire \debounce_sw[0].db_sw_inst|Add0~73_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~74 ;
wire \debounce_sw[0].db_sw_inst|Add0~69_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~70 ;
wire \debounce_sw[0].db_sw_inst|Add0~65_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~66 ;
wire \debounce_sw[0].db_sw_inst|Add0~61_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~62 ;
wire \debounce_sw[0].db_sw_inst|Add0~33_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~34 ;
wire \debounce_sw[0].db_sw_inst|Add0~37_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~38 ;
wire \debounce_sw[0].db_sw_inst|Add0~41_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~42 ;
wire \debounce_sw[0].db_sw_inst|Add0~29_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~30 ;
wire \debounce_sw[0].db_sw_inst|Add0~25_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~26 ;
wire \debounce_sw[0].db_sw_inst|Add0~13_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~14 ;
wire \debounce_sw[0].db_sw_inst|Add0~21_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~22 ;
wire \debounce_sw[0].db_sw_inst|Add0~17_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~18 ;
wire \debounce_sw[0].db_sw_inst|Add0~9_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~10 ;
wire \debounce_sw[0].db_sw_inst|Add0~5_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~6 ;
wire \debounce_sw[0].db_sw_inst|Add0~45_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~46 ;
wire \debounce_sw[0].db_sw_inst|Add0~49_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~50 ;
wire \debounce_sw[0].db_sw_inst|Add0~53_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~54 ;
wire \debounce_sw[0].db_sw_inst|Add0~57_sumout ;
wire \debounce_sw[0].db_sw_inst|Add0~58 ;
wire \debounce_sw[0].db_sw_inst|Add0~1_sumout ;
wire \debounce_sw[0].db_sw_inst|LessThan0~2_combout ;
wire \debounce_sw[0].db_sw_inst|LessThan0~0_combout ;
wire \debounce_sw[0].db_sw_inst|LessThan0~1_combout ;
wire \debounce_sw[0].db_sw_inst|count[4]~0_combout ;
wire \debounce_sw[0].db_sw_inst|button_out~0_combout ;
wire \debounce_sw[0].db_sw_inst|button_out~DUPLICATE_q ;
wire \sw0_prev~q ;
wire \state[1]~2_combout ;
wire \sudokuBoard[8][8][2]~1_combout ;
wire \SW[1]~input_o ;
wire \debounce_sw[1].db_sw_inst|button_sync_0~q ;
wire \debounce_sw[1].db_sw_inst|button_sync_1~q ;
wire \debounce_sw[1].db_sw_inst|Add0~77_sumout ;
wire \debounce_sw[1].db_sw_inst|count[2]~1_combout ;
wire \debounce_sw[1].db_sw_inst|Add0~78 ;
wire \debounce_sw[1].db_sw_inst|Add0~73_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~74 ;
wire \debounce_sw[1].db_sw_inst|Add0~69_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~70 ;
wire \debounce_sw[1].db_sw_inst|Add0~65_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~66 ;
wire \debounce_sw[1].db_sw_inst|Add0~61_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~62 ;
wire \debounce_sw[1].db_sw_inst|Add0~33_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~34 ;
wire \debounce_sw[1].db_sw_inst|Add0~37_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~38 ;
wire \debounce_sw[1].db_sw_inst|Add0~41_sumout ;
wire \debounce_sw[1].db_sw_inst|count[7]~DUPLICATE_q ;
wire \debounce_sw[1].db_sw_inst|Add0~42 ;
wire \debounce_sw[1].db_sw_inst|Add0~29_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~30 ;
wire \debounce_sw[1].db_sw_inst|Add0~13_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~14 ;
wire \debounce_sw[1].db_sw_inst|Add0~17_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~18 ;
wire \debounce_sw[1].db_sw_inst|Add0~21_sumout ;
wire \debounce_sw[1].db_sw_inst|count[11]~DUPLICATE_q ;
wire \debounce_sw[1].db_sw_inst|Add0~22 ;
wire \debounce_sw[1].db_sw_inst|Add0~25_sumout ;
wire \debounce_sw[1].db_sw_inst|count[12]~DUPLICATE_q ;
wire \debounce_sw[1].db_sw_inst|Add0~26 ;
wire \debounce_sw[1].db_sw_inst|Add0~9_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~10 ;
wire \debounce_sw[1].db_sw_inst|Add0~5_sumout ;
wire \debounce_sw[1].db_sw_inst|count[14]~DUPLICATE_q ;
wire \debounce_sw[1].db_sw_inst|Add0~6 ;
wire \debounce_sw[1].db_sw_inst|Add0~45_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~46 ;
wire \debounce_sw[1].db_sw_inst|Add0~49_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~50 ;
wire \debounce_sw[1].db_sw_inst|Add0~53_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~54 ;
wire \debounce_sw[1].db_sw_inst|Add0~57_sumout ;
wire \debounce_sw[1].db_sw_inst|Add0~58 ;
wire \debounce_sw[1].db_sw_inst|Add0~1_sumout ;
wire \debounce_sw[1].db_sw_inst|count[17]~DUPLICATE_q ;
wire \debounce_sw[1].db_sw_inst|LessThan0~2_combout ;
wire \debounce_sw[1].db_sw_inst|LessThan0~0_combout ;
wire \debounce_sw[1].db_sw_inst|LessThan0~1_combout ;
wire \debounce_sw[1].db_sw_inst|count[2]~0_combout ;
wire \debounce_sw[1].db_sw_inst|button_out~0_combout ;
wire \debounce_sw[1].db_sw_inst|button_out~q ;
wire \SW[2]~input_o ;
wire \debounce_sw[2].db_sw_inst|button_sync_0~q ;
wire \debounce_sw[2].db_sw_inst|button_sync_1~q ;
wire \debounce_sw[2].db_sw_inst|Add0~77_sumout ;
wire \debounce_sw[2].db_sw_inst|count[3]~1_combout ;
wire \debounce_sw[2].db_sw_inst|Add0~78 ;
wire \debounce_sw[2].db_sw_inst|Add0~73_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~74 ;
wire \debounce_sw[2].db_sw_inst|Add0~69_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~70 ;
wire \debounce_sw[2].db_sw_inst|Add0~65_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~66 ;
wire \debounce_sw[2].db_sw_inst|Add0~61_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~62 ;
wire \debounce_sw[2].db_sw_inst|Add0~33_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~34 ;
wire \debounce_sw[2].db_sw_inst|Add0~41_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~42 ;
wire \debounce_sw[2].db_sw_inst|Add0~37_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~38 ;
wire \debounce_sw[2].db_sw_inst|Add0~29_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~30 ;
wire \debounce_sw[2].db_sw_inst|Add0~25_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~26 ;
wire \debounce_sw[2].db_sw_inst|Add0~21_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~22 ;
wire \debounce_sw[2].db_sw_inst|Add0~17_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~18 ;
wire \debounce_sw[2].db_sw_inst|Add0~13_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~14 ;
wire \debounce_sw[2].db_sw_inst|Add0~9_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~10 ;
wire \debounce_sw[2].db_sw_inst|Add0~5_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~6 ;
wire \debounce_sw[2].db_sw_inst|Add0~53_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~54 ;
wire \debounce_sw[2].db_sw_inst|Add0~57_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~58 ;
wire \debounce_sw[2].db_sw_inst|Add0~49_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~50 ;
wire \debounce_sw[2].db_sw_inst|Add0~45_sumout ;
wire \debounce_sw[2].db_sw_inst|Add0~46 ;
wire \debounce_sw[2].db_sw_inst|Add0~1_sumout ;
wire \debounce_sw[2].db_sw_inst|LessThan0~2_combout ;
wire \debounce_sw[2].db_sw_inst|LessThan0~0_combout ;
wire \debounce_sw[2].db_sw_inst|LessThan0~1_combout ;
wire \debounce_sw[2].db_sw_inst|count[3]~0_combout ;
wire \debounce_sw[2].db_sw_inst|button_out~0_combout ;
wire \debounce_sw[2].db_sw_inst|button_out~q ;
wire \SW[3]~input_o ;
wire \debounce_sw[3].db_sw_inst|button_sync_0~q ;
wire \debounce_sw[3].db_sw_inst|button_sync_1~q ;
wire \debounce_sw[3].db_sw_inst|Add0~77_sumout ;
wire \debounce_sw[3].db_sw_inst|count[6]~1_combout ;
wire \debounce_sw[3].db_sw_inst|Add0~78 ;
wire \debounce_sw[3].db_sw_inst|Add0~73_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~74 ;
wire \debounce_sw[3].db_sw_inst|Add0~69_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~70 ;
wire \debounce_sw[3].db_sw_inst|Add0~65_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~66 ;
wire \debounce_sw[3].db_sw_inst|Add0~61_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~62 ;
wire \debounce_sw[3].db_sw_inst|Add0~41_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~42 ;
wire \debounce_sw[3].db_sw_inst|Add0~33_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~34 ;
wire \debounce_sw[3].db_sw_inst|Add0~37_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~38 ;
wire \debounce_sw[3].db_sw_inst|Add0~29_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~30 ;
wire \debounce_sw[3].db_sw_inst|Add0~13_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~14 ;
wire \debounce_sw[3].db_sw_inst|Add0~17_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~18 ;
wire \debounce_sw[3].db_sw_inst|Add0~21_sumout ;
wire \debounce_sw[3].db_sw_inst|count[11]~DUPLICATE_q ;
wire \debounce_sw[3].db_sw_inst|count[12]~DUPLICATE_q ;
wire \debounce_sw[3].db_sw_inst|Add0~22 ;
wire \debounce_sw[3].db_sw_inst|Add0~25_sumout ;
wire \debounce_sw[3].db_sw_inst|LessThan0~0_combout ;
wire \debounce_sw[3].db_sw_inst|LessThan0~1_combout ;
wire \debounce_sw[3].db_sw_inst|Add0~26 ;
wire \debounce_sw[3].db_sw_inst|Add0~9_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~10 ;
wire \debounce_sw[3].db_sw_inst|Add0~5_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~6 ;
wire \debounce_sw[3].db_sw_inst|Add0~45_sumout ;
wire \debounce_sw[3].db_sw_inst|count[15]~DUPLICATE_q ;
wire \debounce_sw[3].db_sw_inst|Add0~46 ;
wire \debounce_sw[3].db_sw_inst|Add0~49_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~50 ;
wire \debounce_sw[3].db_sw_inst|Add0~53_sumout ;
wire \debounce_sw[3].db_sw_inst|count[17]~DUPLICATE_q ;
wire \debounce_sw[3].db_sw_inst|Add0~54 ;
wire \debounce_sw[3].db_sw_inst|Add0~57_sumout ;
wire \debounce_sw[3].db_sw_inst|Add0~58 ;
wire \debounce_sw[3].db_sw_inst|Add0~1_sumout ;
wire \debounce_sw[3].db_sw_inst|LessThan0~2_combout ;
wire \debounce_sw[3].db_sw_inst|count[6]~0_combout ;
wire \debounce_sw[3].db_sw_inst|button_out~0_combout ;
wire \debounce_sw[3].db_sw_inst|button_out~q ;
wire \sudokuBoard~2_combout ;
wire \sudokuBoard~3_combout ;
wire \debounce_sw[4].db_sw_inst|Add0~77_sumout ;
wire \SW[4]~input_o ;
wire \debounce_sw[4].db_sw_inst|button_sync_0~q ;
wire \debounce_sw[4].db_sw_inst|button_sync_1~q ;
wire \debounce_sw[4].db_sw_inst|count[13]~1_combout ;
wire \debounce_sw[4].db_sw_inst|Add0~78 ;
wire \debounce_sw[4].db_sw_inst|Add0~73_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~74 ;
wire \debounce_sw[4].db_sw_inst|Add0~69_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~70 ;
wire \debounce_sw[4].db_sw_inst|Add0~65_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~66 ;
wire \debounce_sw[4].db_sw_inst|Add0~61_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~62 ;
wire \debounce_sw[4].db_sw_inst|Add0~41_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~42 ;
wire \debounce_sw[4].db_sw_inst|Add0~37_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~38 ;
wire \debounce_sw[4].db_sw_inst|Add0~33_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~34 ;
wire \debounce_sw[4].db_sw_inst|Add0~29_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~30 ;
wire \debounce_sw[4].db_sw_inst|Add0~25_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~26 ;
wire \debounce_sw[4].db_sw_inst|Add0~21_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~22 ;
wire \debounce_sw[4].db_sw_inst|Add0~17_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~18 ;
wire \debounce_sw[4].db_sw_inst|Add0~13_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~14 ;
wire \debounce_sw[4].db_sw_inst|Add0~9_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~10 ;
wire \debounce_sw[4].db_sw_inst|Add0~5_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~6 ;
wire \debounce_sw[4].db_sw_inst|Add0~45_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~46 ;
wire \debounce_sw[4].db_sw_inst|Add0~57_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~58 ;
wire \debounce_sw[4].db_sw_inst|Add0~53_sumout ;
wire \debounce_sw[4].db_sw_inst|Add0~54 ;
wire \debounce_sw[4].db_sw_inst|Add0~49_sumout ;
wire \debounce_sw[4].db_sw_inst|LessThan0~2_combout ;
wire \debounce_sw[4].db_sw_inst|Add0~50 ;
wire \debounce_sw[4].db_sw_inst|Add0~1_sumout ;
wire \debounce_sw[4].db_sw_inst|LessThan0~0_combout ;
wire \debounce_sw[4].db_sw_inst|LessThan0~1_combout ;
wire \debounce_sw[4].db_sw_inst|count[13]~0_combout ;
wire \debounce_sw[4].db_sw_inst|button_out~0_combout ;
wire \debounce_sw[4].db_sw_inst|button_out~q ;
wire \debounce_sw[5].db_sw_inst|Add0~77_sumout ;
wire \SW[5]~input_o ;
wire \debounce_sw[5].db_sw_inst|button_sync_0~q ;
wire \debounce_sw[5].db_sw_inst|button_sync_1~q ;
wire \debounce_sw[5].db_sw_inst|count[8]~1_combout ;
wire \debounce_sw[5].db_sw_inst|Add0~78 ;
wire \debounce_sw[5].db_sw_inst|Add0~73_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~74 ;
wire \debounce_sw[5].db_sw_inst|Add0~69_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~70 ;
wire \debounce_sw[5].db_sw_inst|Add0~65_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~66 ;
wire \debounce_sw[5].db_sw_inst|Add0~61_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~62 ;
wire \debounce_sw[5].db_sw_inst|Add0~33_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~34 ;
wire \debounce_sw[5].db_sw_inst|Add0~37_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~38 ;
wire \debounce_sw[5].db_sw_inst|Add0~41_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~42 ;
wire \debounce_sw[5].db_sw_inst|Add0~29_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~30 ;
wire \debounce_sw[5].db_sw_inst|Add0~13_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~14 ;
wire \debounce_sw[5].db_sw_inst|Add0~17_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~18 ;
wire \debounce_sw[5].db_sw_inst|Add0~21_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~22 ;
wire \debounce_sw[5].db_sw_inst|Add0~25_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~26 ;
wire \debounce_sw[5].db_sw_inst|Add0~9_sumout ;
wire \debounce_sw[5].db_sw_inst|LessThan0~0_combout ;
wire \debounce_sw[5].db_sw_inst|LessThan0~1_combout ;
wire \debounce_sw[5].db_sw_inst|Add0~10 ;
wire \debounce_sw[5].db_sw_inst|Add0~5_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~6 ;
wire \debounce_sw[5].db_sw_inst|Add0~57_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~58 ;
wire \debounce_sw[5].db_sw_inst|Add0~53_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~54 ;
wire \debounce_sw[5].db_sw_inst|Add0~49_sumout ;
wire \debounce_sw[5].db_sw_inst|count[17]~DUPLICATE_q ;
wire \debounce_sw[5].db_sw_inst|Add0~50 ;
wire \debounce_sw[5].db_sw_inst|Add0~45_sumout ;
wire \debounce_sw[5].db_sw_inst|Add0~46 ;
wire \debounce_sw[5].db_sw_inst|Add0~1_sumout ;
wire \debounce_sw[5].db_sw_inst|LessThan0~2_combout ;
wire \debounce_sw[5].db_sw_inst|count[8]~0_combout ;
wire \debounce_sw[5].db_sw_inst|button_out~0_combout ;
wire \debounce_sw[5].db_sw_inst|button_out~q ;
wire \debounce_sw[7].db_sw_inst|Add0~77_sumout ;
wire \SW[7]~input_o ;
wire \debounce_sw[7].db_sw_inst|button_sync_0~q ;
wire \debounce_sw[7].db_sw_inst|button_sync_1~q ;
wire \debounce_sw[7].db_sw_inst|count[7]~1_combout ;
wire \debounce_sw[7].db_sw_inst|Add0~78 ;
wire \debounce_sw[7].db_sw_inst|Add0~73_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~74 ;
wire \debounce_sw[7].db_sw_inst|Add0~69_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~70 ;
wire \debounce_sw[7].db_sw_inst|Add0~65_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~66 ;
wire \debounce_sw[7].db_sw_inst|Add0~61_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~62 ;
wire \debounce_sw[7].db_sw_inst|Add0~41_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~42 ;
wire \debounce_sw[7].db_sw_inst|Add0~37_sumout ;
wire \debounce_sw[7].db_sw_inst|count[6]~DUPLICATE_q ;
wire \debounce_sw[7].db_sw_inst|Add0~38 ;
wire \debounce_sw[7].db_sw_inst|Add0~33_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~34 ;
wire \debounce_sw[7].db_sw_inst|Add0~29_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~30 ;
wire \debounce_sw[7].db_sw_inst|Add0~13_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~14 ;
wire \debounce_sw[7].db_sw_inst|Add0~17_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~18 ;
wire \debounce_sw[7].db_sw_inst|Add0~25_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~26 ;
wire \debounce_sw[7].db_sw_inst|Add0~21_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~22 ;
wire \debounce_sw[7].db_sw_inst|Add0~9_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~10 ;
wire \debounce_sw[7].db_sw_inst|Add0~5_sumout ;
wire \debounce_sw[7].db_sw_inst|LessThan0~0_combout ;
wire \debounce_sw[7].db_sw_inst|LessThan0~1_combout ;
wire \debounce_sw[7].db_sw_inst|Add0~6 ;
wire \debounce_sw[7].db_sw_inst|Add0~53_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~54 ;
wire \debounce_sw[7].db_sw_inst|Add0~49_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~50 ;
wire \debounce_sw[7].db_sw_inst|Add0~57_sumout ;
wire \debounce_sw[7].db_sw_inst|Add0~58 ;
wire \debounce_sw[7].db_sw_inst|Add0~45_sumout ;
wire \debounce_sw[7].db_sw_inst|LessThan0~2_combout ;
wire \debounce_sw[7].db_sw_inst|Add0~46 ;
wire \debounce_sw[7].db_sw_inst|Add0~1_sumout ;
wire \debounce_sw[7].db_sw_inst|count[19]~DUPLICATE_q ;
wire \debounce_sw[7].db_sw_inst|count[7]~0_combout ;
wire \debounce_sw[7].db_sw_inst|button_out~0_combout ;
wire \debounce_sw[7].db_sw_inst|button_out~q ;
wire \SW[6]~input_o ;
wire \debounce_sw[6].db_sw_inst|button_sync_0~q ;
wire \debounce_sw[6].db_sw_inst|button_sync_1~q ;
wire \debounce_sw[6].db_sw_inst|Add0~77_sumout ;
wire \debounce_sw[6].db_sw_inst|count[10]~1_combout ;
wire \debounce_sw[6].db_sw_inst|Add0~78 ;
wire \debounce_sw[6].db_sw_inst|Add0~73_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~74 ;
wire \debounce_sw[6].db_sw_inst|Add0~69_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~70 ;
wire \debounce_sw[6].db_sw_inst|Add0~65_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~66 ;
wire \debounce_sw[6].db_sw_inst|Add0~61_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~62 ;
wire \debounce_sw[6].db_sw_inst|Add0~37_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~38 ;
wire \debounce_sw[6].db_sw_inst|Add0~33_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~34 ;
wire \debounce_sw[6].db_sw_inst|Add0~41_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~42 ;
wire \debounce_sw[6].db_sw_inst|Add0~29_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~30 ;
wire \debounce_sw[6].db_sw_inst|Add0~17_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~18 ;
wire \debounce_sw[6].db_sw_inst|Add0~13_sumout ;
wire \debounce_sw[6].db_sw_inst|count[11]~DUPLICATE_q ;
wire \debounce_sw[6].db_sw_inst|Add0~14 ;
wire \debounce_sw[6].db_sw_inst|Add0~25_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~26 ;
wire \debounce_sw[6].db_sw_inst|Add0~21_sumout ;
wire \debounce_sw[6].db_sw_inst|LessThan0~0_combout ;
wire \debounce_sw[6].db_sw_inst|LessThan0~1_combout ;
wire \debounce_sw[6].db_sw_inst|Add0~22 ;
wire \debounce_sw[6].db_sw_inst|Add0~9_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~10 ;
wire \debounce_sw[6].db_sw_inst|Add0~5_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~6 ;
wire \debounce_sw[6].db_sw_inst|Add0~45_sumout ;
wire \debounce_sw[6].db_sw_inst|count[15]~DUPLICATE_q ;
wire \debounce_sw[6].db_sw_inst|Add0~46 ;
wire \debounce_sw[6].db_sw_inst|Add0~49_sumout ;
wire \debounce_sw[6].db_sw_inst|count[16]~DUPLICATE_q ;
wire \debounce_sw[6].db_sw_inst|Add0~50 ;
wire \debounce_sw[6].db_sw_inst|Add0~53_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~54 ;
wire \debounce_sw[6].db_sw_inst|Add0~57_sumout ;
wire \debounce_sw[6].db_sw_inst|Add0~58 ;
wire \debounce_sw[6].db_sw_inst|Add0~1_sumout ;
wire \debounce_sw[6].db_sw_inst|LessThan0~2_combout ;
wire \debounce_sw[6].db_sw_inst|count[10]~0_combout ;
wire \debounce_sw[6].db_sw_inst|button_out~0_combout ;
wire \debounce_sw[6].db_sw_inst|button_out~q ;
wire \sudokuBoard~0_combout ;
wire \sudokuBoard~1_combout ;
wire \SW[8]~input_o ;
wire \debounce_sw[8].db_sw_inst|button_sync_0~q ;
wire \debounce_sw[8].db_sw_inst|button_sync_1~q ;
wire \debounce_sw[8].db_sw_inst|button_out~q ;
wire \debounce_sw[8].db_sw_inst|count[19]~1_combout ;
wire \debounce_sw[8].db_sw_inst|Add0~77_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~78 ;
wire \debounce_sw[8].db_sw_inst|Add0~73_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~74 ;
wire \debounce_sw[8].db_sw_inst|Add0~69_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~70 ;
wire \debounce_sw[8].db_sw_inst|Add0~65_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~66 ;
wire \debounce_sw[8].db_sw_inst|Add0~61_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~62 ;
wire \debounce_sw[8].db_sw_inst|Add0~37_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~38 ;
wire \debounce_sw[8].db_sw_inst|Add0~33_sumout ;
wire \debounce_sw[8].db_sw_inst|count[6]~DUPLICATE_q ;
wire \debounce_sw[8].db_sw_inst|Add0~34 ;
wire \debounce_sw[8].db_sw_inst|Add0~41_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~42 ;
wire \debounce_sw[8].db_sw_inst|Add0~29_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~30 ;
wire \debounce_sw[8].db_sw_inst|Add0~25_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~26 ;
wire \debounce_sw[8].db_sw_inst|Add0~21_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~22 ;
wire \debounce_sw[8].db_sw_inst|Add0~17_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~18 ;
wire \debounce_sw[8].db_sw_inst|Add0~13_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~14 ;
wire \debounce_sw[8].db_sw_inst|Add0~9_sumout ;
wire \debounce_sw[8].db_sw_inst|count[13]~DUPLICATE_q ;
wire \debounce_sw[8].db_sw_inst|Add0~10 ;
wire \debounce_sw[8].db_sw_inst|Add0~5_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~6 ;
wire \debounce_sw[8].db_sw_inst|Add0~57_sumout ;
wire \debounce_sw[8].db_sw_inst|count[15]~DUPLICATE_q ;
wire \debounce_sw[8].db_sw_inst|Add0~58 ;
wire \debounce_sw[8].db_sw_inst|Add0~53_sumout ;
wire \debounce_sw[8].db_sw_inst|Add0~54 ;
wire \debounce_sw[8].db_sw_inst|Add0~49_sumout ;
wire \debounce_sw[8].db_sw_inst|count[16]~DUPLICATE_q ;
wire \debounce_sw[8].db_sw_inst|Add0~50 ;
wire \debounce_sw[8].db_sw_inst|Add0~45_sumout ;
wire \debounce_sw[8].db_sw_inst|LessThan0~2_combout ;
wire \debounce_sw[8].db_sw_inst|Add0~46 ;
wire \debounce_sw[8].db_sw_inst|Add0~1_sumout ;
wire \debounce_sw[8].db_sw_inst|count[11]~DUPLICATE_q ;
wire \debounce_sw[8].db_sw_inst|LessThan0~0_combout ;
wire \debounce_sw[8].db_sw_inst|LessThan0~1_combout ;
wire \debounce_sw[8].db_sw_inst|count[19]~0_combout ;
wire \debounce_sw[8].db_sw_inst|button_out~0_combout ;
wire \debounce_sw[8].db_sw_inst|button_out~DUPLICATE_q ;
wire \SW[9]~input_o ;
wire \debounce_sw[9].db_sw_inst|button_sync_0~q ;
wire \debounce_sw[9].db_sw_inst|button_sync_1~q ;
wire \debounce_sw[9].db_sw_inst|count[3]~1_combout ;
wire \debounce_sw[9].db_sw_inst|count[13]~DUPLICATE_q ;
wire \debounce_sw[9].db_sw_inst|Add0~77_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~78 ;
wire \debounce_sw[9].db_sw_inst|Add0~73_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~74 ;
wire \debounce_sw[9].db_sw_inst|Add0~69_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~70 ;
wire \debounce_sw[9].db_sw_inst|Add0~65_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~66 ;
wire \debounce_sw[9].db_sw_inst|Add0~61_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~62 ;
wire \debounce_sw[9].db_sw_inst|Add0~41_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~42 ;
wire \debounce_sw[9].db_sw_inst|Add0~37_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~38 ;
wire \debounce_sw[9].db_sw_inst|Add0~33_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~34 ;
wire \debounce_sw[9].db_sw_inst|Add0~29_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~30 ;
wire \debounce_sw[9].db_sw_inst|Add0~25_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~26 ;
wire \debounce_sw[9].db_sw_inst|Add0~21_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~22 ;
wire \debounce_sw[9].db_sw_inst|Add0~17_sumout ;
wire \debounce_sw[9].db_sw_inst|count[11]~DUPLICATE_q ;
wire \debounce_sw[9].db_sw_inst|Add0~18 ;
wire \debounce_sw[9].db_sw_inst|Add0~13_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~14 ;
wire \debounce_sw[9].db_sw_inst|Add0~9_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~10 ;
wire \debounce_sw[9].db_sw_inst|Add0~5_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~6 ;
wire \debounce_sw[9].db_sw_inst|Add0~57_sumout ;
wire \debounce_sw[9].db_sw_inst|count[15]~DUPLICATE_q ;
wire \debounce_sw[9].db_sw_inst|Add0~58 ;
wire \debounce_sw[9].db_sw_inst|Add0~53_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~54 ;
wire \debounce_sw[9].db_sw_inst|Add0~49_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~50 ;
wire \debounce_sw[9].db_sw_inst|Add0~45_sumout ;
wire \debounce_sw[9].db_sw_inst|Add0~46 ;
wire \debounce_sw[9].db_sw_inst|Add0~1_sumout ;
wire \debounce_sw[9].db_sw_inst|LessThan0~0_combout ;
wire \debounce_sw[9].db_sw_inst|LessThan0~1_combout ;
wire \debounce_sw[9].db_sw_inst|count[16]~DUPLICATE_q ;
wire \debounce_sw[9].db_sw_inst|LessThan0~2_combout ;
wire \debounce_sw[9].db_sw_inst|count[3]~0_combout ;
wire \debounce_sw[9].db_sw_inst|button_out~0_combout ;
wire \debounce_sw[9].db_sw_inst|button_out~q ;
wire \sudokuBoard~4_combout ;
wire \sudokuBoard[8][8][2]~0_combout ;
wire \Add2~1_combout ;
wire \Add2~2_combout ;
wire \cursor_row[3]~4_combout ;
wire \Decoder1~8_combout ;
wire \KEY[3]~input_o ;
wire \debounce_keys[3].db_inst|button_sync_0~0_combout ;
wire \debounce_keys[3].db_inst|button_sync_0~q ;
wire \debounce_keys[3].db_inst|button_sync_1~q ;
wire \debounce_keys[3].db_inst|button_out~q ;
wire \debounce_keys[3].db_inst|count[7]~1_combout ;
wire \debounce_keys[3].db_inst|Add0~77_sumout ;
wire \debounce_keys[3].db_inst|Add0~78 ;
wire \debounce_keys[3].db_inst|Add0~73_sumout ;
wire \debounce_keys[3].db_inst|Add0~74 ;
wire \debounce_keys[3].db_inst|Add0~69_sumout ;
wire \debounce_keys[3].db_inst|Add0~70 ;
wire \debounce_keys[3].db_inst|Add0~65_sumout ;
wire \debounce_keys[3].db_inst|Add0~66 ;
wire \debounce_keys[3].db_inst|Add0~61_sumout ;
wire \debounce_keys[3].db_inst|Add0~62 ;
wire \debounce_keys[3].db_inst|Add0~37_sumout ;
wire \debounce_keys[3].db_inst|Add0~38 ;
wire \debounce_keys[3].db_inst|Add0~41_sumout ;
wire \debounce_keys[3].db_inst|Add0~42 ;
wire \debounce_keys[3].db_inst|Add0~33_sumout ;
wire \debounce_keys[3].db_inst|Add0~34 ;
wire \debounce_keys[3].db_inst|Add0~29_sumout ;
wire \debounce_keys[3].db_inst|Add0~30 ;
wire \debounce_keys[3].db_inst|Add0~25_sumout ;
wire \debounce_keys[3].db_inst|Add0~26 ;
wire \debounce_keys[3].db_inst|Add0~21_sumout ;
wire \debounce_keys[3].db_inst|Add0~22 ;
wire \debounce_keys[3].db_inst|Add0~17_sumout ;
wire \debounce_keys[3].db_inst|Add0~18 ;
wire \debounce_keys[3].db_inst|Add0~13_sumout ;
wire \debounce_keys[3].db_inst|Add0~14 ;
wire \debounce_keys[3].db_inst|Add0~9_sumout ;
wire \debounce_keys[3].db_inst|Add0~10 ;
wire \debounce_keys[3].db_inst|Add0~5_sumout ;
wire \debounce_keys[3].db_inst|Add0~6 ;
wire \debounce_keys[3].db_inst|Add0~45_sumout ;
wire \debounce_keys[3].db_inst|count[15]~DUPLICATE_q ;
wire \debounce_keys[3].db_inst|Add0~46 ;
wire \debounce_keys[3].db_inst|Add0~57_sumout ;
wire \debounce_keys[3].db_inst|Add0~58 ;
wire \debounce_keys[3].db_inst|Add0~53_sumout ;
wire \debounce_keys[3].db_inst|Add0~54 ;
wire \debounce_keys[3].db_inst|Add0~49_sumout ;
wire \debounce_keys[3].db_inst|LessThan0~2_combout ;
wire \debounce_keys[3].db_inst|Add0~50 ;
wire \debounce_keys[3].db_inst|Add0~1_sumout ;
wire \debounce_keys[3].db_inst|count[19]~DUPLICATE_q ;
wire \debounce_keys[3].db_inst|count[12]~DUPLICATE_q ;
wire \debounce_keys[3].db_inst|count[7]~DUPLICATE_q ;
wire \debounce_keys[3].db_inst|LessThan0~0_combout ;
wire \debounce_keys[3].db_inst|count[11]~DUPLICATE_q ;
wire \debounce_keys[3].db_inst|LessThan0~1_combout ;
wire \debounce_keys[3].db_inst|count[7]~0_combout ;
wire \debounce_keys[3].db_inst|button_out~0_combout ;
wire \debounce_keys[3].db_inst|button_out~DUPLICATE_q ;
wire \Add2~0_combout ;
wire \cursor_row[0]~DUPLICATE_q ;
wire \cursor_row~3_combout ;
wire \cursor_row[2]~DUPLICATE_q ;
wire \cursor_col~0_combout ;
wire \cursor_col[0]~DUPLICATE_q ;
wire \cursor_col~3_combout ;
wire \cursor_col[2]~DUPLICATE_q ;
wire \Add3~2_combout ;
wire \cursor_col[3]~4_combout ;
wire \cursor_col[3]~DUPLICATE_q ;
wire \Decoder2~4_combout ;
wire \KEY[2]~input_o ;
wire \debounce_keys[2].db_inst|button_sync_0~0_combout ;
wire \debounce_keys[2].db_inst|button_sync_0~q ;
wire \debounce_keys[2].db_inst|button_sync_1~q ;
wire \debounce_keys[2].db_inst|button_out~q ;
wire \debounce_keys[2].db_inst|Add0~77_sumout ;
wire \debounce_keys[2].db_inst|count[4]~1_combout ;
wire \debounce_keys[2].db_inst|Add0~78 ;
wire \debounce_keys[2].db_inst|Add0~73_sumout ;
wire \debounce_keys[2].db_inst|Add0~74 ;
wire \debounce_keys[2].db_inst|Add0~69_sumout ;
wire \debounce_keys[2].db_inst|Add0~70 ;
wire \debounce_keys[2].db_inst|Add0~65_sumout ;
wire \debounce_keys[2].db_inst|Add0~66 ;
wire \debounce_keys[2].db_inst|Add0~61_sumout ;
wire \debounce_keys[2].db_inst|Add0~62 ;
wire \debounce_keys[2].db_inst|Add0~33_sumout ;
wire \debounce_keys[2].db_inst|Add0~34 ;
wire \debounce_keys[2].db_inst|Add0~37_sumout ;
wire \debounce_keys[2].db_inst|Add0~38 ;
wire \debounce_keys[2].db_inst|Add0~41_sumout ;
wire \debounce_keys[2].db_inst|Add0~42 ;
wire \debounce_keys[2].db_inst|Add0~29_sumout ;
wire \debounce_keys[2].db_inst|Add0~30 ;
wire \debounce_keys[2].db_inst|Add0~25_sumout ;
wire \debounce_keys[2].db_inst|Add0~26 ;
wire \debounce_keys[2].db_inst|Add0~21_sumout ;
wire \debounce_keys[2].db_inst|Add0~22 ;
wire \debounce_keys[2].db_inst|Add0~17_sumout ;
wire \debounce_keys[2].db_inst|count[11]~DUPLICATE_q ;
wire \debounce_keys[2].db_inst|Add0~18 ;
wire \debounce_keys[2].db_inst|Add0~13_sumout ;
wire \debounce_keys[2].db_inst|Add0~14 ;
wire \debounce_keys[2].db_inst|Add0~9_sumout ;
wire \debounce_keys[2].db_inst|Add0~10 ;
wire \debounce_keys[2].db_inst|Add0~5_sumout ;
wire \debounce_keys[2].db_inst|Add0~6 ;
wire \debounce_keys[2].db_inst|Add0~57_sumout ;
wire \debounce_keys[2].db_inst|Add0~58 ;
wire \debounce_keys[2].db_inst|Add0~53_sumout ;
wire \debounce_keys[2].db_inst|Add0~54 ;
wire \debounce_keys[2].db_inst|Add0~49_sumout ;
wire \debounce_keys[2].db_inst|Add0~50 ;
wire \debounce_keys[2].db_inst|Add0~45_sumout ;
wire \debounce_keys[2].db_inst|Add0~46 ;
wire \debounce_keys[2].db_inst|Add0~1_sumout ;
wire \debounce_keys[2].db_inst|LessThan0~2_combout ;
wire \debounce_keys[2].db_inst|count[10]~DUPLICATE_q ;
wire \debounce_keys[2].db_inst|count[7]~DUPLICATE_q ;
wire \debounce_keys[2].db_inst|LessThan0~0_combout ;
wire \debounce_keys[2].db_inst|LessThan0~1_combout ;
wire \debounce_keys[2].db_inst|count[4]~0_combout ;
wire \debounce_keys[2].db_inst|button_out~0_combout ;
wire \debounce_keys[2].db_inst|button_out~DUPLICATE_q ;
wire \Add3~0_combout ;
wire \KEY[1]~input_o ;
wire \debounce_keys[1].db_inst|button_sync_0~0_combout ;
wire \debounce_keys[1].db_inst|button_sync_0~q ;
wire \debounce_keys[1].db_inst|button_sync_1~q ;
wire \debounce_keys[1].db_inst|count[7]~1_combout ;
wire \debounce_keys[1].db_inst|count[15]~DUPLICATE_q ;
wire \debounce_keys[1].db_inst|Add0~77_sumout ;
wire \debounce_keys[1].db_inst|Add0~78 ;
wire \debounce_keys[1].db_inst|Add0~73_sumout ;
wire \debounce_keys[1].db_inst|Add0~74 ;
wire \debounce_keys[1].db_inst|Add0~69_sumout ;
wire \debounce_keys[1].db_inst|Add0~70 ;
wire \debounce_keys[1].db_inst|Add0~65_sumout ;
wire \debounce_keys[1].db_inst|Add0~66 ;
wire \debounce_keys[1].db_inst|Add0~61_sumout ;
wire \debounce_keys[1].db_inst|Add0~62 ;
wire \debounce_keys[1].db_inst|Add0~37_sumout ;
wire \debounce_keys[1].db_inst|Add0~38 ;
wire \debounce_keys[1].db_inst|Add0~41_sumout ;
wire \debounce_keys[1].db_inst|Add0~42 ;
wire \debounce_keys[1].db_inst|Add0~33_sumout ;
wire \debounce_keys[1].db_inst|Add0~34 ;
wire \debounce_keys[1].db_inst|Add0~29_sumout ;
wire \debounce_keys[1].db_inst|Add0~30 ;
wire \debounce_keys[1].db_inst|Add0~25_sumout ;
wire \debounce_keys[1].db_inst|Add0~26 ;
wire \debounce_keys[1].db_inst|Add0~21_sumout ;
wire \debounce_keys[1].db_inst|Add0~22 ;
wire \debounce_keys[1].db_inst|Add0~17_sumout ;
wire \debounce_keys[1].db_inst|count[11]~DUPLICATE_q ;
wire \debounce_keys[1].db_inst|Add0~18 ;
wire \debounce_keys[1].db_inst|Add0~13_sumout ;
wire \debounce_keys[1].db_inst|Add0~14 ;
wire \debounce_keys[1].db_inst|Add0~9_sumout ;
wire \debounce_keys[1].db_inst|count[13]~DUPLICATE_q ;
wire \debounce_keys[1].db_inst|Add0~10 ;
wire \debounce_keys[1].db_inst|Add0~5_sumout ;
wire \debounce_keys[1].db_inst|Add0~6 ;
wire \debounce_keys[1].db_inst|Add0~57_sumout ;
wire \debounce_keys[1].db_inst|Add0~58 ;
wire \debounce_keys[1].db_inst|Add0~53_sumout ;
wire \debounce_keys[1].db_inst|count[16]~DUPLICATE_q ;
wire \debounce_keys[1].db_inst|Add0~54 ;
wire \debounce_keys[1].db_inst|Add0~49_sumout ;
wire \debounce_keys[1].db_inst|Add0~50 ;
wire \debounce_keys[1].db_inst|Add0~45_sumout ;
wire \debounce_keys[1].db_inst|LessThan0~2_combout ;
wire \debounce_keys[1].db_inst|Add0~46 ;
wire \debounce_keys[1].db_inst|Add0~1_sumout ;
wire \debounce_keys[1].db_inst|LessThan0~0_combout ;
wire \debounce_keys[1].db_inst|LessThan0~1_combout ;
wire \debounce_keys[1].db_inst|count[7]~0_combout ;
wire \debounce_keys[1].db_inst|button_out~0_combout ;
wire \debounce_keys[1].db_inst|button_out~q ;
wire \cursor_col[1]~1_combout ;
wire \cursor_col[1]~2_combout ;
wire \Add3~1_combout ;
wire \cursor_col[1]~DUPLICATE_q ;
wire \level[0]~1_combout ;
wire \level~2_combout ;
wire \level~0_combout ;
wire \level[0]~DUPLICATE_q ;
wire \Decoder0~0_combout ;
wire \solutionBoard[0][0][0]~0_combout ;
wire \solutionBoard[0][4][3]~DUPLICATE_q ;
wire \solutionBoard[0][4][0]~0_combout ;
wire \solutionBoard[0][4][0]~q ;
wire \Decoder0~1_combout ;
wire \solutionBoard[0][0][0]~DUPLICATE_q ;
wire \Mux23~0_combout ;
wire \Mux13~0_combout ;
wire \Mux42~0_combout ;
wire \Mux42~1_combout ;
wire \Mux38~0_combout ;
wire \Mux38~1_combout ;
wire \solutionBoard[0][4][3]~q ;
wire \Mux34~0_combout ;
wire \Mux46~0_combout ;
wire \Mux50~5_combout ;
wire \Mux22~0_combout ;
wire \Mux22~1_combout ;
wire \Mux22~2_combout ;
wire \Mux11~0_combout ;
wire \Mux26~0_combout ;
wire \solutionBoard[0][4][0]~DUPLICATE_q ;
wire \Mux18~0_combout ;
wire \Mux30~0_combout ;
wire \Mux50~0_combout ;
wire \Mux50~9_combout ;
wire \Mux50~4_combout ;
wire \Mux49~4_combout ;
wire \Mux25~0_combout ;
wire \Mux21~0_combout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \Mux33~0_combout ;
wire \Mux37~0_combout ;
wire \Mux41~0_combout ;
wire \Mux41~1_combout ;
wire \Mux45~0_combout ;
wire \Mux45~1_combout ;
wire \Mux49~6_combout ;
wire \Mux29~0_combout ;
wire \Mux49~0_combout ;
wire \Mux49~5_combout ;
wire \fixedBoard~81_combout ;
wire \Mux48~4_combout ;
wire \Mux24~0_combout ;
wire \Mux40~0_combout ;
wire \Mux40~1_combout ;
wire \solutionBoard[0][0][0]~q ;
wire \Mux36~0_combout ;
wire \Mux32~0_combout ;
wire \Mux44~0_combout ;
wire \Mux48~6_combout ;
wire \Mux20~0_combout ;
wire \Mux16~0_combout ;
wire \Mux28~0_combout ;
wire \Mux48~0_combout ;
wire \Mux47~4_combout ;
wire \Mux39~0_combout ;
wire \Mux35~0_combout ;
wire \Mux31~0_combout ;
wire \Mux43~0_combout ;
wire \Mux47~6_combout ;
wire \Mux19~0_combout ;
wire \Mux23~1_combout ;
wire \Mux15~0_combout ;
wire \Mux27~0_combout ;
wire \Mux47~0_combout ;
wire \Mux47~5_combout ;
wire \fixedBoard~85_combout ;
wire \fixedBoard~86_combout ;
wire \Mux48~5_combout ;
wire \fixedBoard~82_combout ;
wire \fixedBoard~83_combout ;
wire \fixedBoard~84_combout ;
wire \fixedBoard[7][8]~q ;
wire \Decoder2~3_combout ;
wire \Decoder1~2_combout ;
wire \fixedBoard~77_combout ;
wire \fixedBoard[7][8]~158_combout ;
wire \fixedBoard[7][8]~DUPLICATE_q ;
wire \Mux73~0_combout ;
wire \Decoder2~0_combout ;
wire \fixedBoard~14_combout ;
wire \fixedBoard[7][7]~162_combout ;
wire \fixedBoard[7][7]~q ;
wire \Decoder2~2_combout ;
wire \fixedBoard~5_combout ;
wire \fixedBoard[7][6]~161_combout ;
wire \fixedBoard[7][6]~q ;
wire \Decoder2~5_combout ;
wire \fixedBoard~18_combout ;
wire \fixedBoard[7][2]~165_combout ;
wire \fixedBoard[7][2]~q ;
wire \Decoder2~7_combout ;
wire \fixedBoard~78_combout ;
wire \fixedBoard[7][1]~164_combout ;
wire \fixedBoard[7][1]~q ;
wire \Decoder2~8_combout ;
wire \fixedBoard~57_combout ;
wire \fixedBoard[7][3]~166_combout ;
wire \fixedBoard[7][3]~q ;
wire \fixedBoard~4_combout ;
wire \fixedBoard[7][0]~163_combout ;
wire \fixedBoard[7][0]~q ;
wire \Mux2~5_combout ;
wire \Decoder2~6_combout ;
wire \fixedBoard~58_combout ;
wire \fixedBoard[7][5]~160_combout ;
wire \fixedBoard[7][5]~q ;
wire \Decoder2~1_combout ;
wire \fixedBoard~19_combout ;
wire \fixedBoard[7][4]~159_combout ;
wire \fixedBoard[7][4]~q ;
wire \Mux2~0_combout ;
wire \Mux2~4_combout ;
wire \Decoder1~1_combout ;
wire \fixedBoard~3_combout ;
wire \fixedBoard[6][8]~167_combout ;
wire \fixedBoard[6][8]~q ;
wire \fixedBoard~73_combout ;
wire \fixedBoard[6][2]~152_combout ;
wire \fixedBoard[6][2]~q ;
wire \fixedBoard~12_combout ;
wire \fixedBoard[6][1]~151_combout ;
wire \fixedBoard[6][1]~q ;
wire \fixedBoard~13_combout ;
wire \fixedBoard[6][3]~153_combout ;
wire \fixedBoard[6][3]~q ;
wire \fixedBoard~11_combout ;
wire \fixedBoard[6][0]~150_combout ;
wire \fixedBoard[6][0]~q ;
wire \Mux3~5_combout ;
wire \fixedBoard~76_combout ;
wire \fixedBoard[6][7]~157_combout ;
wire \fixedBoard[6][7]~q ;
wire \fixedBoard~2_combout ;
wire \fixedBoard[6][6]~156_combout ;
wire \fixedBoard[6][6]~q ;
wire \fixedBoard~17_combout ;
wire \fixedBoard[6][5]~155_combout ;
wire \fixedBoard[6][5]~q ;
wire \fixedBoard~1_combout ;
wire \fixedBoard[6][4]~154_combout ;
wire \fixedBoard[6][4]~q ;
wire \Mux3~0_combout ;
wire \Mux3~4_combout ;
wire \Decoder1~7_combout ;
wire \fixedBoard~29_combout ;
wire \fixedBoard[2][8]~149_combout ;
wire \fixedBoard[2][8]~q ;
wire \fixedBoard~45_combout ;
wire \fixedBoard[2][2]~134_combout ;
wire \fixedBoard[2][2]~q ;
wire \fixedBoard~62_combout ;
wire \fixedBoard[2][3]~135_combout ;
wire \fixedBoard[2][3]~q ;
wire \fixedBoard~67_combout ;
wire \fixedBoard[2][1]~133_combout ;
wire \fixedBoard[2][1]~q ;
wire \fixedBoard~26_combout ;
wire \fixedBoard[2][0]~132_combout ;
wire \fixedBoard[2][0]~q ;
wire \Mux7~5_combout ;
wire \fixedBoard~28_combout ;
wire \fixedBoard[2][7]~139_combout ;
wire \fixedBoard[2][7]~q ;
wire \fixedBoard~38_combout ;
wire \fixedBoard[2][6]~138_combout ;
wire \fixedBoard[2][6]~q ;
wire \fixedBoard~27_combout ;
wire \fixedBoard[2][5]~137_combout ;
wire \fixedBoard[2][5]~q ;
wire \fixedBoard~71_combout ;
wire \fixedBoard[2][4]~136_combout ;
wire \fixedBoard[2][4]~q ;
wire \Mux7~0_combout ;
wire \Mux7~4_combout ;
wire \fixedBoard[3][8]~q ;
wire \Decoder1~4_combout ;
wire \fixedBoard~63_combout ;
wire \fixedBoard[3][8]~140_combout ;
wire \fixedBoard[3][8]~DUPLICATE_q ;
wire \fixedBoard[3][7]~q ;
wire \fixedBoard~21_combout ;
wire \fixedBoard[3][7]~144_combout ;
wire \fixedBoard[3][7]~DUPLICATE_q ;
wire \fixedBoard~39_combout ;
wire \fixedBoard[3][6]~143_combout ;
wire \fixedBoard[3][6]~q ;
wire \fixedBoard~20_combout ;
wire \fixedBoard[3][5]~142_combout ;
wire \fixedBoard[3][5]~q ;
wire \fixedBoard~72_combout ;
wire \fixedBoard[3][2]~147_combout ;
wire \fixedBoard[3][2]~q ;
wire \fixedBoard~31_combout ;
wire \fixedBoard[3][3]~148_combout ;
wire \fixedBoard[3][3]~q ;
wire \fixedBoard~30_combout ;
wire \fixedBoard[3][1]~146_combout ;
wire \fixedBoard[3][1]~q ;
wire \fixedBoard~70_combout ;
wire \fixedBoard[3][0]~145_combout ;
wire \fixedBoard[3][0]~q ;
wire \Mux6~5_combout ;
wire \fixedBoard~32_combout ;
wire \fixedBoard[3][4]~141_combout ;
wire \fixedBoard[3][4]~q ;
wire \Mux6~0_combout ;
wire \Mux6~4_combout ;
wire \Decoder1~6_combout ;
wire \fixedBoard~44_combout ;
wire \fixedBoard[1][8]~104_combout ;
wire \fixedBoard[1][8]~q ;
wire \fixedBoard~66_combout ;
wire \fixedBoard[1][5]~106_combout ;
wire \fixedBoard[1][5]~q ;
wire \fixedBoard~25_combout ;
wire \fixedBoard[1][7]~108_combout ;
wire \fixedBoard[1][7]~q ;
wire \fixedBoard~24_combout ;
wire \fixedBoard[1][6]~107_combout ;
wire \fixedBoard[1][6]~q ;
wire \fixedBoard~65_combout ;
wire \fixedBoard[1][1]~110_combout ;
wire \fixedBoard[1][1]~q ;
wire \fixedBoard~50_combout ;
wire \fixedBoard[1][2]~111_combout ;
wire \fixedBoard[1][2]~q ;
wire \fixedBoard~42_combout ;
wire \fixedBoard[1][3]~112_combout ;
wire \fixedBoard[1][3]~q ;
wire \fixedBoard~49_combout ;
wire \fixedBoard[1][0]~109_combout ;
wire \fixedBoard[1][0]~q ;
wire \Mux8~5_combout ;
wire \fixedBoard~43_combout ;
wire \fixedBoard[1][4]~105_combout ;
wire \fixedBoard[1][4]~q ;
wire \Mux8~0_combout ;
wire \Mux8~4_combout ;
wire \fixedBoard~54_combout ;
wire \fixedBoard[0][8]~113_combout ;
wire \fixedBoard[0][8]~q ;
wire \fixedBoard~47_combout ;
wire \fixedBoard[0][5]~101_combout ;
wire \fixedBoard[0][5]~q ;
wire \fixedBoard~53_combout ;
wire \fixedBoard[0][7]~103_combout ;
wire \fixedBoard[0][7]~q ;
wire \fixedBoard~48_combout ;
wire \fixedBoard[0][6]~102_combout ;
wire \fixedBoard[0][6]~q ;
wire \fixedBoard~80_combout ;
wire \fixedBoard[0][1]~97_combout ;
wire \fixedBoard[0][1]~q ;
wire \fixedBoard~51_combout ;
wire \fixedBoard[0][2]~98_combout ;
wire \fixedBoard[0][2]~q ;
wire \fixedBoard~52_combout ;
wire \fixedBoard[0][3]~99_combout ;
wire \fixedBoard[0][3]~q ;
wire \fixedBoard~69_combout ;
wire \fixedBoard[0][0]~q ;
wire \fixedBoard[0][0]~96_combout ;
wire \fixedBoard[0][0]~DUPLICATE_q ;
wire \Mux9~5_combout ;
wire \fixedBoard~46_combout ;
wire \fixedBoard[0][4]~q ;
wire \fixedBoard[0][4]~100_combout ;
wire \fixedBoard[0][4]~DUPLICATE_q ;
wire \Mux9~0_combout ;
wire \Mux9~4_combout ;
wire \Mux10~6_combout ;
wire \Decoder1~3_combout ;
wire \fixedBoard~59_combout ;
wire \fixedBoard[5][8]~122_combout ;
wire \fixedBoard[5][8]~q ;
wire \fixedBoard~10_combout ;
wire \fixedBoard[5][7]~126_combout ;
wire \fixedBoard[5][7]~q ;
wire \fixedBoard~74_combout ;
wire \fixedBoard[5][1]~128_combout ;
wire \fixedBoard[5][1]~q ;
wire \fixedBoard~34_combout ;
wire \fixedBoard[5][2]~129_combout ;
wire \fixedBoard[5][2]~q ;
wire \fixedBoard~35_combout ;
wire \fixedBoard[5][3]~130_combout ;
wire \fixedBoard[5][3]~q ;
wire \fixedBoard~23_combout ;
wire \fixedBoard[5][0]~127_combout ;
wire \fixedBoard[5][0]~q ;
wire \Mux4~5_combout ;
wire \fixedBoard[5][6]~q ;
wire \fixedBoard~9_combout ;
wire \fixedBoard[5][6]~125_combout ;
wire \fixedBoard[5][6]~DUPLICATE_q ;
wire \fixedBoard[5][5]~q ;
wire \fixedBoard~37_combout ;
wire \fixedBoard[5][5]~124_combout ;
wire \fixedBoard[5][5]~DUPLICATE_q ;
wire \fixedBoard~36_combout ;
wire \fixedBoard[5][4]~123_combout ;
wire \fixedBoard[5][4]~q ;
wire \Mux4~0_combout ;
wire \Mux4~4_combout ;
wire \Decoder1~5_combout ;
wire \fixedBoard~75_combout ;
wire \fixedBoard[4][8]~131_combout ;
wire \fixedBoard[4][8]~q ;
wire \fixedBoard~33_combout ;
wire \fixedBoard[4][7]~121_combout ;
wire \fixedBoard[4][7]~q ;
wire \fixedBoard~61_combout ;
wire \fixedBoard[4][5]~119_combout ;
wire \fixedBoard[4][5]~q ;
wire \fixedBoard~22_combout ;
wire \fixedBoard[4][6]~120_combout ;
wire \fixedBoard[4][6]~q ;
wire \fixedBoard~41_combout ;
wire \fixedBoard[4][2]~116_combout ;
wire \fixedBoard[4][2]~q ;
wire \fixedBoard~68_combout ;
wire \fixedBoard[4][3]~117_combout ;
wire \fixedBoard[4][3]~q ;
wire \fixedBoard~64_combout ;
wire \fixedBoard[4][1]~115_combout ;
wire \fixedBoard[4][1]~q ;
wire \fixedBoard~40_combout ;
wire \fixedBoard[4][0]~114_combout ;
wire \fixedBoard[4][0]~q ;
wire \Mux5~5_combout ;
wire \fixedBoard~60_combout ;
wire \fixedBoard[4][4]~118_combout ;
wire \fixedBoard[4][4]~q ;
wire \Mux5~0_combout ;
wire \Mux5~4_combout ;
wire \Mux10~0_combout ;
wire \sudokuBoard[8][8][2]~2_combout ;
wire \fixedBoard[8][2]~87_combout ;
wire \Decoder1~0_combout ;
wire \fixedBoard~8_combout ;
wire \fixedBoard[8][8]~168_combout ;
wire \fixedBoard[8][8]~q ;
wire \fixedBoard[8][1]~q ;
wire \fixedBoard~16_combout ;
wire \fixedBoard[8][1]~89_combout ;
wire \fixedBoard[8][1]~DUPLICATE_q ;
wire \fixedBoard~55_combout ;
wire \fixedBoard[8][3]~91_combout ;
wire \fixedBoard[8][3]~q ;
wire \fixedBoard~6_combout ;
wire \fixedBoard[8][2]~q ;
wire \fixedBoard[8][2]~90_combout ;
wire \fixedBoard[8][2]~DUPLICATE_q ;
wire \fixedBoard~15_combout ;
wire \fixedBoard[8][0]~88_combout ;
wire \fixedBoard[8][0]~q ;
wire \Mux1~4_combout ;
wire \fixedBoard~56_combout ;
wire \fixedBoard[8][6]~q ;
wire \fixedBoard[8][6]~94_combout ;
wire \fixedBoard[8][6]~DUPLICATE_q ;
wire \fixedBoard~7_combout ;
wire \fixedBoard[8][5]~93_combout ;
wire \fixedBoard[8][5]~q ;
wire \fixedBoard~0_combout ;
wire \fixedBoard[8][7]~95_combout ;
wire \fixedBoard[8][7]~q ;
wire \fixedBoard[8][4]~q ;
wire \fixedBoard~79_combout ;
wire \fixedBoard[8][4]~92_combout ;
wire \fixedBoard[8][4]~DUPLICATE_q ;
wire \Mux1~0_combout ;
wire \Mux10~4_combout ;
wire \Mux10~5_combout ;
wire \sudokuBoard[8][8][2]~4_combout ;
wire \sudokuBoard[6][6][2]~0_combout ;
wire \sudokuBoard[8][8][2]~3_combout ;
wire \sudokuBoard[1][6][2]~0_combout ;
wire \sudokuBoard[1][6][2]~q ;
wire \sudokuBoard[2][1][2]~0_combout ;
wire \sudokuBoard[8][8][0]~0_combout ;
wire \sudokuBoard[2][1][2]~q ;
wire \sudokuBoard[0][0][0]~0_combout ;
wire \sudokuBoard~14_combout ;
wire \sudokuBoard[0][6][0]~0_combout ;
wire \sudokuBoard[1][7][0]~0_combout ;
wire \sudokuBoard[1][7][0]~q ;
wire \sudokuBoard~19_combout ;
wire \sudokuBoard~27_combout ;
wire \sudokuBoard~20_combout ;
wire \sudokuBoard~28_combout ;
wire \sudokuBoard[1][8][1]~0_combout ;
wire \sudokuBoard[1][8][1]~q ;
wire \sudokuBoard[1][4][1]~0_combout ;
wire \sudokuBoard[1][4][1]~q ;
wire \always1~60_combout ;
wire \sudokuBoard[8][1][0]~0_combout ;
wire \sudokuBoard[8][1][0]~q ;
wire \sudokuBoard~21_combout ;
wire \sudokuBoard~201_combout ;
wire \sudokuBoard~202_combout ;
wire \sudokuBoard[8][2][1]~q ;
wire \sudokuBoard[7][5][2]~0_combout ;
wire \sudokuBoard[7][5][2]~q ;
wire \sudokuBoard~199_combout ;
wire \sudokuBoard~200_combout ;
wire \sudokuBoard[7][3][1]~q ;
wire \sudokuBoard[8][3][2]~0_combout ;
wire \sudokuBoard[8][3][2]~q ;
wire \always1~55_combout ;
wire \sudokuBoard[4][1][2]~0_combout ;
wire \sudokuBoard[4][1][2]~q ;
wire \sudokuBoard[4][7][2]~0_combout ;
wire \sudokuBoard[4][7][2]~q ;
wire \sudokuBoard~206_combout ;
wire \sudokuBoard[4][4][1]~q ;
wire \sudokuBoard~205_combout ;
wire \sudokuBoard[4][4][1]~DUPLICATE_q ;
wire \sudokuBoard~6_combout ;
wire \sudokuBoard[2][7][3]~0_combout ;
wire \sudokuBoard~7_combout ;
wire \sudokuBoard~207_combout ;
wire \sudokuBoard[4][5][3]~0_combout ;
wire \sudokuBoard[4][5][3]~q ;
wire \sudokuBoard[3][8][2]~0_combout ;
wire \sudokuBoard[3][8][2]~q ;
wire \always1~57_combout ;
wire \sudokuBoard~10_combout ;
wire \sudokuBoard~9_combout ;
wire \sudokuBoard~214_combout ;
wire \sudokuBoard~215_combout ;
wire \sudokuBoard~216_combout ;
wire \sudokuBoard[3][4][0]~q ;
wire \sudokuBoard[2][2][2]~0_combout ;
wire \sudokuBoard[2][2][2]~q ;
wire \sudokuBoard~211_combout ;
wire \sudokuBoard~212_combout ;
wire \sudokuBoard~213_combout ;
wire \sudokuBoard[2][4][0]~q ;
wire \sudokuBoard~208_combout ;
wire \sudokuBoard~209_combout ;
wire \sudokuBoard[2][2][1]~q ;
wire \sudokuBoard~210_combout ;
wire \sudokuBoard[2][3][3]~0_combout ;
wire \sudokuBoard[2][3][3]~q ;
wire \always1~58_combout ;
wire \sudokuBoard~218_combout ;
wire \sudokuBoard[1][0][3]~0_combout ;
wire \sudokuBoard[1][0][3]~q ;
wire \sudokuBoard[0][5][0]~0_combout ;
wire \sudokuBoard[0][5][0]~q ;
wire \sudokuBoard[0][5][2]~0_combout ;
wire \sudokuBoard[0][5][2]~q ;
wire \sudokuBoard[0][8][2]~0_combout ;
wire \sudokuBoard[0][8][2]~q ;
wire \sudokuBoard~217_combout ;
wire \sudokuBoard[0][7][3]~0_combout ;
wire \sudokuBoard[0][7][3]~q ;
wire \always1~59_combout ;
wire \sudokuBoard~203_combout ;
wire \sudokuBoard[5][8][3]~0_combout ;
wire \sudokuBoard[5][8][3]~q ;
wire \sudokuBoard[7][1][0]~0_combout ;
wire \sudokuBoard[7][1][0]~q ;
wire \sudokuBoard[6][2][2]~0_combout ;
wire \sudokuBoard[6][2][2]~q ;
wire \sudokuBoard~204_combout ;
wire \sudokuBoard[6][8][3]~0_combout ;
wire \sudokuBoard[6][8][3]~q ;
wire \sudokuBoard[6][7][0]~0_combout ;
wire \sudokuBoard[6][7][0]~q ;
wire \always1~56_combout ;
wire \always1~61_combout ;
wire \sudokuBoard~195_combout ;
wire \sudokuBoard[8][3][1]~0_combout ;
wire \sudokuBoard[8][3][1]~q ;
wire \sudokuBoard~196_combout ;
wire \sudokuBoard[8][8][3]~0_combout ;
wire \sudokuBoard[8][8][3]~q ;
wire \sudokuBoard[7][8][2]~0_combout ;
wire \sudokuBoard[7][8][2]~q ;
wire \sudokuBoard[8][7][1]~0_combout ;
wire \sudokuBoard[8][7][1]~q ;
wire \sudokuBoard[8][4][3]~q ;
wire \sudokuBoard~197_combout ;
wire \sudokuBoard[8][4][3]~0_combout ;
wire \sudokuBoard[8][4][3]~DUPLICATE_q ;
wire \always1~52_combout ;
wire \sudokuBoard[8][6][0]~DUPLICATE_q ;
wire \sudokuBoard[8][6][0]~0_combout ;
wire \sudokuBoard[8][6][0]~1_combout ;
wire \sudokuBoard[8][6][0]~q ;
wire \sudokuBoard~198_combout ;
wire \sudokuBoard[8][5][3]~0_combout ;
wire \sudokuBoard[8][5][3]~q ;
wire \always1~53_combout ;
wire \always1~54_combout ;
wire \sudokuBoard~8_combout ;
wire \sudokuBoard[5][2][3]~0_combout ;
wire \sudokuBoard[5][2][3]~q ;
wire \sudokuBoard[5][4][2]~0_combout ;
wire \sudokuBoard[5][4][2]~q ;
wire \sudokuBoard[5][6][2]~0_combout ;
wire \sudokuBoard[5][6][2]~q ;
wire \sudokuBoard[5][4][3]~0_combout ;
wire \sudokuBoard[5][4][3]~q ;
wire \sudokuBoard[5][5][3]~0_combout ;
wire \sudokuBoard[5][5][3]~q ;
wire \always1~50_combout ;
wire \sudokuBoard[4][5][2]~0_combout ;
wire \sudokuBoard[4][5][2]~q ;
wire \sudokuBoard~183_combout ;
wire \sudokuBoard~184_combout ;
wire \sudokuBoard[2][6][1]~q ;
wire \sudokuBoard~185_combout ;
wire \sudokuBoard~186_combout ;
wire \sudokuBoard[1][5][1]~q ;
wire \sudokuBoard~188_combout ;
wire \sudokuBoard[0][7][1]~q ;
wire \sudokuBoard~187_combout ;
wire \sudokuBoard[0][7][1]~DUPLICATE_q ;
wire \always1~46_combout ;
wire \sudokuBoard[8][1][3]~0_combout ;
wire \sudokuBoard[8][1][3]~q ;
wire \sudokuBoard[8][8][2]~5_combout ;
wire \sudokuBoard[8][8][2]~q ;
wire \sudokuBoard[7][4][3]~0_combout ;
wire \sudokuBoard[7][4][3]~q ;
wire \sudokuBoard[7][4][2]~0_combout ;
wire \sudokuBoard[7][4][2]~q ;
wire \sudokuBoard[8][6][3]~0_combout ;
wire \sudokuBoard[8][6][3]~q ;
wire \sudokuBoard[7][3][3]~0_combout ;
wire \sudokuBoard[7][3][3]~q ;
wire \always1~49_combout ;
wire \sudokuBoard~194_combout ;
wire \sudokuBoard[2][7][3]~1_combout ;
wire \sudokuBoard[2][7][3]~q ;
wire \sudokuBoard[2][5][2]~0_combout ;
wire \sudokuBoard[2][5][2]~q ;
wire \sudokuBoard[2][4][3]~0_combout ;
wire \sudokuBoard[2][4][3]~q ;
wire \sudokuBoard[2][3][2]~0_combout ;
wire \sudokuBoard[2][3][2]~q ;
wire \sudokuBoard[2][5][3]~0_combout ;
wire \sudokuBoard[2][5][3]~q ;
wire \sudokuBoard[2][8][3]~0_combout ;
wire \sudokuBoard[2][8][3]~q ;
wire \always1~48_combout ;
wire \sudokuBoard~189_combout ;
wire \sudokuBoard~190_combout ;
wire \sudokuBoard~191_combout ;
wire \sudokuBoard[4][0][0]~q ;
wire \sudokuBoard[1][8][2]~0_combout ;
wire \sudokuBoard[1][8][2]~q ;
wire \sudokuBoard~192_combout ;
wire \sudokuBoard~193_combout ;
wire \sudokuBoard[3][1][1]~q ;
wire \sudokuBoard[2][0][3]~0_combout ;
wire \sudokuBoard[2][0][3]~q ;
wire \sudokuBoard[0][1][3]~0_combout ;
wire \sudokuBoard[0][1][3]~q ;
wire \sudokuBoard[2][0][2]~q ;
wire \sudokuBoard[2][0][2]~0_combout ;
wire \sudokuBoard[2][0][2]~DUPLICATE_q ;
wire \always1~47_combout ;
wire \always1~51_combout ;
wire \sudokuBoard~220_combout ;
wire \level[1]~_wirecell_combout ;
wire \sudokuBoard[6][5][1]~q ;
wire \sudokuBoard[6][4][0]~q ;
wire \sudokuBoard[6][4][0]~0_combout ;
wire \sudokuBoard[6][4][0]~1_combout ;
wire \sudokuBoard[6][4][0]~DUPLICATE_q ;
wire \sudokuBoard[7][8][0]~0_combout ;
wire \sudokuBoard[7][8][0]~q ;
wire \sudokuBoard~219_combout ;
wire \sudokuBoard[6][3][2]~q ;
wire \sudokuBoard~221_combout ;
wire \sudokuBoard[7][1][3]~0_combout ;
wire \sudokuBoard[7][1][3]~q ;
wire \always1~62_combout ;
wire \sudokuBoard~234_combout ;
wire \sudokuBoard[0][3][1]~q ;
wire \sudokuBoard~235_combout ;
wire \sudokuBoard[1][1][1]~0_combout ;
wire \sudokuBoard[1][1][1]~q ;
wire \sudokuBoard[0][0][2]~0_combout ;
wire \sudokuBoard[0][0][2]~q ;
wire \sudokuBoard[0][0][0]~1_combout ;
wire \sudokuBoard[0][0][0]~q ;
wire \sudokuBoard~236_combout ;
wire \level[0]~_wirecell_combout ;
wire \sudokuBoard[1][5][0]~q ;
wire \always1~66_combout ;
wire \sudokuBoard~232_combout ;
wire \sudokuBoard[4][2][1]~q ;
wire \sudokuBoard~233_combout ;
wire \sudokuBoard[4][3][3]~0_combout ;
wire \sudokuBoard[4][3][3]~q ;
wire \sudokuBoard~230_combout ;
wire \sudokuBoard[3][2][3]~0_combout ;
wire \sudokuBoard[3][2][3]~q ;
wire \sudokuBoard[4][5][0]~0_combout ;
wire \sudokuBoard[4][5][0]~q ;
wire \sudokuBoard~231_combout ;
wire \sudokuBoard[3][8][0]~q ;
wire \always1~65_combout ;
wire \sudokuBoard~224_combout ;
wire \sudokuBoard[5][5][2]~q ;
wire \sudokuBoard~222_combout ;
wire \sudokuBoard[5][2][1]~q ;
wire \sudokuBoard[6][2][0]~0_combout ;
wire \sudokuBoard[6][2][0]~1_combout ;
wire \sudokuBoard[6][2][0]~q ;
wire \sudokuBoard~225_combout ;
wire \sudokuBoard[5][6][3]~0_combout ;
wire \sudokuBoard[5][6][3]~q ;
wire \sudokuBoard~223_combout ;
wire \sudokuBoard[5][4][1]~q ;
wire \always1~63_combout ;
wire \sudokuBoard~227_combout ;
wire \sudokuBoard[4][7][0]~q ;
wire \sudokuBoard~228_combout ;
wire \sudokuBoard[4][8][0]~q ;
wire \sudokuBoard~229_combout ;
wire \sudokuBoard[5][0][1]~q ;
wire \sudokuBoard~226_combout ;
wire \sudokuBoard[4][6][1]~q ;
wire \sudokuBoard[5][1][0]~0_combout ;
wire \sudokuBoard[5][1][0]~1_combout ;
wire \sudokuBoard[5][1][0]~q ;
wire \always1~64_combout ;
wire \sudokuBoard[2][4][2]~0_combout ;
wire \sudokuBoard[2][4][2]~1_combout ;
wire \sudokuBoard[2][4][2]~q ;
wire \sudokuBoard~238_combout ;
wire \sudokuBoard[3][0][3]~0_combout ;
wire \sudokuBoard[3][0][3]~q ;
wire \sudokuBoard~239_combout ;
wire \sudokuBoard[3][2][0]~q ;
wire \sudokuBoard~237_combout ;
wire \sudokuBoard[2][3][0]~q ;
wire \sudokuBoard[3][1][0]~q ;
wire \sudokuBoard[3][1][0]~0_combout ;
wire \sudokuBoard[3][1][0]~1_combout ;
wire \sudokuBoard[3][1][0]~DUPLICATE_q ;
wire \always1~67_combout ;
wire \always1~68_combout ;
wire \sudokuBoard[2][6][2]~0_combout ;
wire \sudokuBoard[2][6][2]~1_combout ;
wire \sudokuBoard[2][6][2]~q ;
wire \sudokuBoard~247_combout ;
wire \sudokuBoard[2][7][1]~0_combout ;
wire \sudokuBoard[2][7][1]~q ;
wire \sudokuBoard[3][6][2]~0_combout ;
wire \sudokuBoard[3][6][2]~1_combout ;
wire \sudokuBoard[3][6][2]~q ;
wire \sudokuBoard[2][8][0]~0_combout ;
wire \sudokuBoard[2][8][0]~1_combout ;
wire \sudokuBoard[2][8][0]~q ;
wire \sudokuBoard~248_combout ;
wire \sudokuBoard[2][8][1]~0_combout ;
wire \sudokuBoard[2][8][1]~q ;
wire \always1~72_combout ;
wire \sudokuBoard[2][6][0]~0_combout ;
wire \sudokuBoard[2][6][0]~1_combout ;
wire \sudokuBoard[2][6][0]~q ;
wire \sudokuBoard[1][2][1]~q ;
wire \sudokuBoard~253_combout ;
wire \sudokuBoard[1][2][1]~0_combout ;
wire \sudokuBoard[1][2][1]~DUPLICATE_q ;
wire \sudokuBoard~254_combout ;
wire \sudokuBoard[1][4][0]~q ;
wire \sudokuBoard~255_combout ;
wire \sudokuBoard[1][8][3]~0_combout ;
wire \sudokuBoard[1][8][3]~q ;
wire \sudokuBoard~256_combout ;
wire \sudokuBoard[2][1][0]~q ;
wire \always1~74_combout ;
wire \sudokuBoard~245_combout ;
wire \sudokuBoard[5][3][3]~0_combout ;
wire \sudokuBoard[5][3][3]~q ;
wire \sudokuBoard~246_combout ;
wire \sudokuBoard[5][8][1]~q ;
wire \sudokuBoard[5][3][0]~0_combout ;
wire \sudokuBoard[5][3][0]~1_combout ;
wire \sudokuBoard[5][3][0]~q ;
wire \sudokuBoard[5][7][2]~q ;
wire \sudokuBoard[5][7][2]~0_combout ;
wire \sudokuBoard[5][7][2]~1_combout ;
wire \sudokuBoard[5][7][2]~DUPLICATE_q ;
wire \sudokuBoard~244_combout ;
wire \sudokuBoard[4][0][2]~q ;
wire \always1~71_combout ;
wire \sudokuBoard~241_combout ;
wire \sudokuBoard[6][0][3]~0_combout ;
wire \sudokuBoard[6][0][3]~q ;
wire \sudokuBoard~242_combout ;
wire \sudokuBoard[6][1][1]~0_combout ;
wire \sudokuBoard[6][1][1]~q ;
wire \sudokuBoard~243_combout ;
wire \sudokuBoard[6][7][3]~0_combout ;
wire \sudokuBoard[6][7][3]~q ;
wire \sudokuBoard[6][5][0]~0_combout ;
wire \sudokuBoard[6][5][0]~1_combout ;
wire \sudokuBoard[6][5][0]~q ;
wire \sudokuBoard[6][0][0]~q ;
wire \sudokuBoard[6][0][0]~0_combout ;
wire \sudokuBoard[6][0][0]~1_combout ;
wire \sudokuBoard[6][0][0]~DUPLICATE_q ;
wire \always1~70_combout ;
wire \sudokuBoard~250_combout ;
wire \sudokuBoard[0][4][2]~q ;
wire \sudokuBoard~252_combout ;
wire \sudokuBoard[1][0][1]~q ;
wire \sudokuBoard[0][6][0]~1_combout ;
wire \sudokuBoard[0][6][0]~2_combout ;
wire \sudokuBoard[0][6][0]~q ;
wire \sudokuBoard~249_combout ;
wire \sudokuBoard[0][4][0]~q ;
wire \sudokuBoard~251_combout ;
wire \sudokuBoard[0][6][3]~0_combout ;
wire \sudokuBoard[0][6][3]~q ;
wire \always1~73_combout ;
wire \always1~75_combout ;
wire \sudokuBoard[7][6][2]~0_combout ;
wire \sudokuBoard[7][6][2]~q ;
wire \sudokuBoard[7][2][2]~0_combout ;
wire \sudokuBoard[7][2][2]~1_combout ;
wire \sudokuBoard[7][2][2]~DUPLICATE_q ;
wire \sudokuBoard[6][8][2]~0_combout ;
wire \sudokuBoard[6][8][2]~1_combout ;
wire \sudokuBoard[6][8][2]~DUPLICATE_q ;
wire \sudokuBoard[8][2][2]~0_combout ;
wire \sudokuBoard[8][2][2]~q ;
wire \sudokuBoard~240_combout ;
wire \sudokuBoard[7][5][0]~q ;
wire \always1~69_combout ;
wire \always1~76_combout ;
wire \sudokuBoard~175_combout ;
wire \sudokuBoard~176_combout ;
wire \sudokuBoard~177_combout ;
wire \sudokuBoard[8][4][0]~q ;
wire \sudokuBoard~172_combout ;
wire \sudokuBoard~173_combout ;
wire \sudokuBoard~174_combout ;
wire \sudokuBoard[8][5][0]~q ;
wire \sudokuBoard~180_combout ;
wire \sudokuBoard~181_combout ;
wire \sudokuBoard~182_combout ;
wire \sudokuBoard[7][6][0]~q ;
wire \sudokuBoard~178_combout ;
wire \sudokuBoard~179_combout ;
wire \sudokuBoard[8][4][1]~q ;
wire \sudokuBoard~170_combout ;
wire \sudokuBoard~171_combout ;
wire \sudokuBoard[8][6][1]~q ;
wire \sudokuBoard[0][0][3]~0_combout ;
wire \sudokuBoard[0][0][3]~q ;
wire \always1~39_combout ;
wire \sudokuBoard[0][3][3]~0_combout ;
wire \sudokuBoard[0][3][3]~q ;
wire \sudokuBoard[0][7][2]~0_combout ;
wire \sudokuBoard[0][7][2]~q ;
wire \sudokuBoard[0][1][2]~0_combout ;
wire \sudokuBoard[0][1][2]~q ;
wire \sudokuBoard[0][6][2]~0_combout ;
wire \sudokuBoard[0][6][2]~q ;
wire \sudokuBoard[0][8][3]~0_combout ;
wire \sudokuBoard[0][8][3]~q ;
wire \sudokuBoard[0][2][3]~0_combout ;
wire \sudokuBoard[0][2][3]~q ;
wire \always1~40_combout ;
wire \sudokuBoard[1][5][3]~0_combout ;
wire \sudokuBoard[1][5][3]~q ;
wire \sudokuBoard[1][2][2]~0_combout ;
wire \sudokuBoard[1][2][2]~q ;
wire \sudokuBoard[1][7][3]~0_combout ;
wire \sudokuBoard[1][7][3]~q ;
wire \sudokuBoard[1][3][3]~0_combout ;
wire \sudokuBoard[1][3][3]~q ;
wire \sudokuBoard[1][6][3]~0_combout ;
wire \sudokuBoard[1][6][3]~q ;
wire \always1~41_combout ;
wire \sudokuBoard[3][8][3]~0_combout ;
wire \sudokuBoard[3][8][3]~q ;
wire \sudokuBoard[3][6][3]~0_combout ;
wire \sudokuBoard[3][6][3]~q ;
wire \sudokuBoard[3][7][3]~0_combout ;
wire \sudokuBoard[3][7][3]~q ;
wire \sudokuBoard[3][7][2]~0_combout ;
wire \sudokuBoard[3][7][2]~q ;
wire \sudokuBoard[4][0][3]~0_combout ;
wire \sudokuBoard[4][0][3]~q ;
wire \always1~42_combout ;
wire \sudokuBoard[3][2][2]~0_combout ;
wire \sudokuBoard[3][2][2]~q ;
wire \sudokuBoard[3][4][3]~0_combout ;
wire \sudokuBoard[3][4][3]~q ;
wire \sudokuBoard[3][5][3]~0_combout ;
wire \sudokuBoard[3][5][3]~q ;
wire \sudokuBoard[3][3][3]~0_combout ;
wire \sudokuBoard[3][3][3]~q ;
wire \sudokuBoard[3][1][3]~0_combout ;
wire \sudokuBoard[3][1][3]~q ;
wire \always1~43_combout ;
wire \sudokuBoard[1][1][3]~0_combout ;
wire \sudokuBoard[1][1][3]~q ;
wire \sudokuBoard[3][0][2]~0_combout ;
wire \sudokuBoard[3][0][2]~q ;
wire \sudokuBoard[3][5][2]~0_combout ;
wire \sudokuBoard[3][5][2]~q ;
wire \always1~44_combout ;
wire \sudokuBoard~164_combout ;
wire \sudokuBoard[7][3][0]~q ;
wire \sudokuBoard~162_combout ;
wire \sudokuBoard~163_combout ;
wire \sudokuBoard[7][3][0]~DUPLICATE_q ;
wire \sudokuBoard~165_combout ;
wire \sudokuBoard~166_combout ;
wire \sudokuBoard[7][1][1]~q ;
wire \sudokuBoard[2][1][1]~0_combout ;
wire \sudokuBoard[2][1][1]~q ;
wire \sudokuBoard~167_combout ;
wire \sudokuBoard~168_combout ;
wire \sudokuBoard~169_combout ;
wire \sudokuBoard[7][0][0]~q ;
wire \sudokuBoard[7][8][1]~0_combout ;
wire \sudokuBoard[7][8][1]~q ;
wire \always1~38_combout ;
wire \sudokuBoard[7][8][3]~0_combout ;
wire \sudokuBoard[7][8][3]~q ;
wire \sudokuBoard[7][1][2]~0_combout ;
wire \sudokuBoard[7][1][2]~q ;
wire \sudokuBoard[7][2][3]~0_combout ;
wire \sudokuBoard[7][2][3]~q ;
wire \sudokuBoard[7][0][3]~q ;
wire \sudokuBoard[7][0][3]~0_combout ;
wire \sudokuBoard[7][0][3]~DUPLICATE_q ;
wire \sudokuBoard[7][7][3]~0_combout ;
wire \sudokuBoard[7][7][3]~q ;
wire \sudokuBoard[7][7][2]~0_combout ;
wire \sudokuBoard[7][7][2]~q ;
wire \always1~34_combout ;
wire \sudokuBoard[8][0][2]~0_combout ;
wire \sudokuBoard[8][0][2]~q ;
wire \sudokuBoard[8][2][3]~0_combout ;
wire \sudokuBoard[8][2][3]~q ;
wire \sudokuBoard[8][4][2]~0_combout ;
wire \sudokuBoard[8][4][2]~q ;
wire \sudokuBoard[8][7][3]~0_combout ;
wire \sudokuBoard[8][7][3]~q ;
wire \sudokuBoard[8][0][3]~0_combout ;
wire \sudokuBoard[8][0][3]~q ;
wire \sudokuBoard[8][3][3]~0_combout ;
wire \sudokuBoard[8][3][3]~q ;
wire \always1~35_combout ;
wire \sudokuBoard~156_combout ;
wire \sudokuBoard[6][7][1]~0_combout ;
wire \sudokuBoard[6][7][1]~q ;
wire \sudokuBoard[6][5][3]~0_combout ;
wire \sudokuBoard[6][5][3]~q ;
wire \sudokuBoard[6][6][2]~1_combout ;
wire \sudokuBoard[6][6][2]~2_combout ;
wire \sudokuBoard[6][6][2]~q ;
wire \sudokuBoard[6][4][2]~0_combout ;
wire \sudokuBoard[6][4][2]~q ;
wire \sudokuBoard[6][6][3]~0_combout ;
wire \sudokuBoard[6][6][3]~q ;
wire \sudokuBoard[6][7][2]~0_combout ;
wire \sudokuBoard[6][7][2]~q ;
wire \always1~33_combout ;
wire \sudokuBoard[6][2][3]~0_combout ;
wire \sudokuBoard[6][2][3]~q ;
wire \sudokuBoard[4][8][2]~0_combout ;
wire \sudokuBoard[4][8][2]~q ;
wire \sudokuBoard[5][0][3]~0_combout ;
wire \sudokuBoard[5][0][3]~q ;
wire \sudokuBoard[5][1][2]~0_combout ;
wire \sudokuBoard[5][1][2]~q ;
wire \sudokuBoard[5][1][3]~0_combout ;
wire \sudokuBoard[5][1][3]~q ;
wire \sudokuBoard[6][3][3]~0_combout ;
wire \sudokuBoard[6][3][3]~q ;
wire \always1~32_combout ;
wire \sudokuBoard[4][1][3]~0_combout ;
wire \sudokuBoard[4][1][3]~q ;
wire \sudokuBoard[4][2][3]~0_combout ;
wire \sudokuBoard[4][2][3]~q ;
wire \sudokuBoard[4][3][2]~0_combout ;
wire \sudokuBoard[4][3][2]~q ;
wire \sudokuBoard[4][6][3]~0_combout ;
wire \sudokuBoard[4][6][3]~q ;
wire \sudokuBoard[4][8][3]~0_combout ;
wire \sudokuBoard[4][8][3]~q ;
wire \sudokuBoard[4][4][3]~0_combout ;
wire \sudokuBoard[4][4][3]~q ;
wire \always1~31_combout ;
wire \sudokuBoard[0][1][1]~0_combout ;
wire \sudokuBoard[0][1][1]~q ;
wire \sudokuBoard~157_combout ;
wire \sudokuBoard[3][4][1]~q ;
wire \sudokuBoard~158_combout ;
wire \sudokuBoard~159_combout ;
wire \sudokuBoard[7][5][1]~q ;
wire \sudokuBoard[0][1][0]~0_combout ;
wire \sudokuBoard[0][1][0]~q ;
wire \sudokuBoard~160_combout ;
wire \sudokuBoard~161_combout ;
wire \sudokuBoard[7][4][1]~q ;
wire \always1~36_combout ;
wire \always1~37_combout ;
wire \sudokuBoard~87_combout ;
wire \sudokuBoard[4][3][0]~q ;
wire \sudokuBoard~85_combout ;
wire \sudokuBoard~86_combout ;
wire \sudokuBoard[4][3][0]~DUPLICATE_q ;
wire \sudokuBoard~110_combout ;
wire \sudokuBoard[2][4][1]~q ;
wire \sudokuBoard~109_combout ;
wire \sudokuBoard[2][4][1]~DUPLICATE_q ;
wire \sudokuBoard~104_combout ;
wire \sudokuBoard~105_combout ;
wire \sudokuBoard[3][0][1]~q ;
wire \sudokuBoard~106_combout ;
wire \sudokuBoard~107_combout ;
wire \sudokuBoard~108_combout ;
wire \sudokuBoard[2][7][0]~q ;
wire \sudokuBoard~115_combout ;
wire \sudokuBoard~116_combout ;
wire \sudokuBoard[1][3][1]~q ;
wire \sudokuBoard~111_combout ;
wire \sudokuBoard~112_combout ;
wire \sudokuBoard[2][0][1]~q ;
wire \sudokuBoard~113_combout ;
wire \sudokuBoard~114_combout ;
wire \sudokuBoard[1][7][1]~q ;
wire \always1~26_combout ;
wire \sudokuBoard~117_combout ;
wire \sudokuBoard~118_combout ;
wire \sudokuBoard[4][3][1]~q ;
wire \sudokuBoard~119_combout ;
wire \sudokuBoard~120_combout ;
wire \sudokuBoard~121_combout ;
wire \sudokuBoard[4][1][0]~q ;
wire \sudokuBoard~127_combout ;
wire \sudokuBoard~128_combout ;
wire \sudokuBoard[3][2][1]~q ;
wire \sudokuBoard~131_combout ;
wire \sudokuBoard[3][0][0]~q ;
wire \sudokuBoard~129_combout ;
wire \sudokuBoard~130_combout ;
wire \sudokuBoard[3][0][0]~DUPLICATE_q ;
wire \sudokuBoard~126_combout ;
wire \sudokuBoard[3][5][1]~q ;
wire \sudokuBoard~125_combout ;
wire \sudokuBoard[3][5][1]~DUPLICATE_q ;
wire \sudokuBoard~122_combout ;
wire \sudokuBoard~123_combout ;
wire \sudokuBoard~124_combout ;
wire \sudokuBoard[3][7][0]~q ;
wire \always1~27_combout ;
wire \sudokuBoard~97_combout ;
wire \sudokuBoard~98_combout ;
wire \sudokuBoard~99_combout ;
wire \sudokuBoard[0][2][0]~q ;
wire \sudokuBoard~91_combout ;
wire \sudokuBoard~92_combout ;
wire \sudokuBoard~93_combout ;
wire \sudokuBoard[0][8][0]~q ;
wire \sudokuBoard~102_combout ;
wire \sudokuBoard~103_combout ;
wire \sudokuBoard[0][0][1]~q ;
wire \sudokuBoard~94_combout ;
wire \sudokuBoard~95_combout ;
wire \sudokuBoard~96_combout ;
wire \sudokuBoard[0][3][0]~q ;
wire \sudokuBoard~90_combout ;
wire \sudokuBoard[1][2][0]~q ;
wire \sudokuBoard~88_combout ;
wire \sudokuBoard~89_combout ;
wire \sudokuBoard[1][2][0]~DUPLICATE_q ;
wire \sudokuBoard~100_combout ;
wire \sudokuBoard~101_combout ;
wire \sudokuBoard[0][2][1]~q ;
wire \always1~25_combout ;
wire \sudokuBoard~138_combout ;
wire \sudokuBoard[6][1][0]~q ;
wire \sudokuBoard~136_combout ;
wire \sudokuBoard~137_combout ;
wire \sudokuBoard[6][1][0]~DUPLICATE_q ;
wire \sudokuBoard~140_combout ;
wire \sudokuBoard[6][0][1]~q ;
wire \sudokuBoard~139_combout ;
wire \sudokuBoard[6][0][1]~DUPLICATE_q ;
wire \sudokuBoard~133_combout ;
wire \sudokuBoard[6][8][1]~q ;
wire \sudokuBoard~132_combout ;
wire \sudokuBoard[6][8][1]~DUPLICATE_q ;
wire \sudokuBoard~141_combout ;
wire \sudokuBoard~142_combout ;
wire \sudokuBoard~143_combout ;
wire \sudokuBoard[5][8][0]~q ;
wire \sudokuBoard~134_combout ;
wire \sudokuBoard~135_combout ;
wire \sudokuBoard[6][2][1]~q ;
wire \sudokuBoard~145_combout ;
wire \sudokuBoard[5][7][1]~q ;
wire \sudokuBoard~144_combout ;
wire \sudokuBoard[5][7][1]~DUPLICATE_q ;
wire \always1~28_combout ;
wire \sudokuBoard~146_combout ;
wire \sudokuBoard~147_combout ;
wire \sudokuBoard[5][6][1]~q ;
wire \sudokuBoard~150_combout ;
wire \sudokuBoard~151_combout ;
wire \sudokuBoard[5][3][1]~q ;
wire \sudokuBoard~148_combout ;
wire \sudokuBoard~149_combout ;
wire \sudokuBoard[5][5][1]~q ;
wire \sudokuBoard~153_combout ;
wire \sudokuBoard[5][1][1]~q ;
wire \sudokuBoard~152_combout ;
wire \sudokuBoard[5][1][1]~DUPLICATE_q ;
wire \sudokuBoard~154_combout ;
wire \sudokuBoard~155_combout ;
wire \sudokuBoard[4][8][1]~q ;
wire \always1~29_combout ;
wire \always1~30_combout ;
wire \always1~45_combout ;
wire \sudokuBoard~16_combout ;
wire \sudokuBoard~17_combout ;
wire \sudokuBoard~18_combout ;
wire \sudokuBoard[8][2][0]~q ;
wire \sudokuBoard[8][5][2]~0_combout ;
wire \sudokuBoard[8][5][2]~q ;
wire \sudokuBoard~23_combout ;
wire \sudokuBoard[8][5][1]~q ;
wire \sudokuBoard~22_combout ;
wire \sudokuBoard[8][5][1]~DUPLICATE_q ;
wire \sudokuBoard[8][7][0]~q ;
wire \sudokuBoard~24_combout ;
wire \sudokuBoard[8][7][0]~DUPLICATE_q ;
wire \sudokuBoard~25_combout ;
wire \sudokuBoard[8][8][0]~q ;
wire \always1~1_combout ;
wire \sudokuBoard~5_combout ;
wire \sudokuBoard[8][7][2]~q ;
wire \sudokuBoard~15_combout ;
wire \sudokuBoard[7][6][3]~0_combout ;
wire \sudokuBoard[7][6][3]~q ;
wire \sudokuBoard[6][8][0]~0_combout ;
wire \sudokuBoard[6][8][0]~q ;
wire \sudokuBoard[6][4][3]~0_combout ;
wire \sudokuBoard[6][4][3]~q ;
wire \sudokuBoard~13_combout ;
wire \sudokuBoard[6][6][0]~q ;
wire \sudokuBoard~11_combout ;
wire \sudokuBoard~12_combout ;
wire \sudokuBoard[6][6][0]~DUPLICATE_q ;
wire \sudokuBoard[7][0][2]~0_combout ;
wire \sudokuBoard[7][0][2]~q ;
wire \always1~0_combout ;
wire \always1~2_combout ;
wire \sudokuBoard~67_combout ;
wire \sudokuBoard[7][5][3]~0_combout ;
wire \sudokuBoard[7][5][3]~q ;
wire \sudokuBoard~69_combout ;
wire \sudokuBoard[7][6][1]~q ;
wire \sudokuBoard~68_combout ;
wire \sudokuBoard[7][6][1]~DUPLICATE_q ;
wire \sudokuBoard~66_combout ;
wire \sudokuBoard[7][3][2]~q ;
wire \sudokuBoard[7][2][1]~q ;
wire \sudokuBoard~65_combout ;
wire \sudokuBoard[7][2][1]~0_combout ;
wire \sudokuBoard[7][2][1]~DUPLICATE_q ;
wire \sudokuBoard~64_combout ;
wire \sudokuBoard[6][6][1]~q ;
wire \always1~17_combout ;
wire \sudokuBoard[5][5][0]~0_combout ;
wire \sudokuBoard[5][5][0]~q ;
wire \sudokuBoard[5][2][2]~0_combout ;
wire \sudokuBoard[5][2][2]~q ;
wire \sudokuBoard[5][3][2]~0_combout ;
wire \sudokuBoard[5][3][2]~q ;
wire \sudokuBoard~49_combout ;
wire \sudokuBoard~50_combout ;
wire \sudokuBoard~51_combout ;
wire \sudokuBoard[5][4][0]~q ;
wire \sudokuBoard[4][7][1]~0_combout ;
wire \sudokuBoard[4][7][1]~q ;
wire \always1~10_combout ;
wire \sudokuBoard~46_combout ;
wire \sudokuBoard[3][3][1]~q ;
wire \sudokuBoard~48_combout ;
wire \sudokuBoard[3][4][2]~q ;
wire \sudokuBoard~47_combout ;
wire \sudokuBoard[3][3][2]~q ;
wire \sudokuBoard~45_combout ;
wire \sudokuBoard[2][8][2]~q ;
wire \sudokuBoard[3][1][2]~0_combout ;
wire \sudokuBoard[3][1][2]~1_combout ;
wire \sudokuBoard[3][1][2]~q ;
wire \always1~8_combout ;
wire \sudokuBoard~26_combout ;
wire \sudokuBoard[6][1][3]~0_combout ;
wire \sudokuBoard[6][1][3]~q ;
wire \sudokuBoard[6][3][1]~0_combout ;
wire \sudokuBoard[6][3][1]~q ;
wire \sudokuBoard[5][7][3]~0_combout ;
wire \sudokuBoard[5][7][3]~q ;
wire \sudokuBoard[6][0][2]~0_combout ;
wire \sudokuBoard[6][0][2]~q ;
wire \sudokuBoard[5][6][0]~q ;
wire \sudokuBoard[5][6][0]~0_combout ;
wire \sudokuBoard[5][6][0]~DUPLICATE_q ;
wire \always1~3_combout ;
wire \sudokuBoard[7][7][0]~0_combout ;
wire \sudokuBoard[7][7][0]~1_combout ;
wire \sudokuBoard[7][7][0]~q ;
wire \sudokuBoard~29_combout ;
wire \sudokuBoard[7][7][1]~0_combout ;
wire \sudokuBoard[7][7][1]~q ;
wire \sudokuBoard~31_combout ;
wire \sudokuBoard[8][0][1]~q ;
wire \sudokuBoard~30_combout ;
wire \sudokuBoard[8][0][0]~q ;
wire \sudokuBoard~32_combout ;
wire \sudokuBoard[8][1][2]~q ;
wire \always1~4_combout ;
wire \sudokuBoard~44_combout ;
wire \sudokuBoard[2][5][1]~q ;
wire \sudokuBoard~43_combout ;
wire \sudokuBoard[2][0][0]~q ;
wire \sudokuBoard~42_combout ;
wire \sudokuBoard[1][7][2]~q ;
wire \sudokuBoard~41_combout ;
wire \sudokuBoard[1][6][1]~0_combout ;
wire \sudokuBoard[1][6][1]~q ;
wire \sudokuBoard[2][7][2]~q ;
wire \sudokuBoard[2][7][2]~0_combout ;
wire \sudokuBoard[2][7][2]~1_combout ;
wire \sudokuBoard[2][7][2]~DUPLICATE_q ;
wire \always1~7_combout ;
wire \sudokuBoard~39_combout ;
wire \sudokuBoard[5][0][0]~q ;
wire \sudokuBoard[3][7][1]~q ;
wire \sudokuBoard~37_combout ;
wire \sudokuBoard[3][7][1]~0_combout ;
wire \sudokuBoard[3][7][1]~DUPLICATE_q ;
wire \sudokuBoard~40_combout ;
wire \sudokuBoard[5][0][2]~q ;
wire \sudokuBoard~38_combout ;
wire \sudokuBoard[4][6][2]~q ;
wire \sudokuBoard[3][5][0]~q ;
wire \sudokuBoard~36_combout ;
wire \sudokuBoard[3][5][0]~DUPLICATE_q ;
wire \always1~6_combout ;
wire \sudokuBoard~34_combout ;
wire \sudokuBoard[6][5][2]~q ;
wire \sudokuBoard~35_combout ;
wire \sudokuBoard[7][0][1]~q ;
wire \sudokuBoard~33_combout ;
wire \sudokuBoard[6][3][0]~q ;
wire \sudokuBoard[7][4][0]~0_combout ;
wire \sudokuBoard[7][4][0]~q ;
wire \sudokuBoard[7][2][0]~q ;
wire \sudokuBoard[7][2][0]~0_combout ;
wire \sudokuBoard[7][2][0]~1_combout ;
wire \sudokuBoard[7][2][0]~DUPLICATE_q ;
wire \always1~5_combout ;
wire \always1~9_combout ;
wire \sudokuBoard[0][4][3]~0_combout ;
wire \sudokuBoard[0][4][3]~q ;
wire \sudokuBoard[0][5][1]~0_combout ;
wire \sudokuBoard[0][5][1]~q ;
wire \sudokuBoard[1][0][0]~0_combout ;
wire \sudokuBoard[1][0][0]~q ;
wire \sudokuBoard~57_combout ;
wire \sudokuBoard~58_combout ;
wire \sudokuBoard[0][6][1]~q ;
wire \sudokuBoard~59_combout ;
wire \sudokuBoard[1][2][3]~0_combout ;
wire \sudokuBoard[1][2][3]~q ;
wire \always1~13_combout ;
wire \sudokuBoard[1][4][2]~0_combout ;
wire \sudokuBoard[1][4][2]~q ;
wire \sudokuBoard[1][3][2]~0_combout ;
wire \sudokuBoard[1][3][2]~q ;
wire \sudokuBoard[1][8][0]~0_combout ;
wire \sudokuBoard[1][8][0]~q ;
wire \sudokuBoard~54_combout ;
wire \sudokuBoard~55_combout ;
wire \sudokuBoard~56_combout ;
wire \sudokuBoard[2][2][0]~q ;
wire \sudokuBoard[2][5][0]~0_combout ;
wire \sudokuBoard[2][5][0]~q ;
wire \always1~12_combout ;
wire \sudokuBoard[8][1][1]~0_combout ;
wire \sudokuBoard[8][1][1]~q ;
wire \sudokuBoard[8][3][0]~0_combout ;
wire \sudokuBoard[8][3][0]~q ;
wire \sudokuBoard[8][8][1]~0_combout ;
wire \sudokuBoard[8][8][1]~q ;
wire \sudokuBoard[8][6][2]~0_combout ;
wire \sudokuBoard[8][6][2]~q ;
wire \always1~15_combout ;
wire \sudokuBoard[1][6][0]~0_combout ;
wire \sudokuBoard[1][6][0]~1_combout ;
wire \sudokuBoard[1][6][0]~q ;
wire \sudokuBoard~63_combout ;
wire \sudokuBoard[0][8][1]~q ;
wire \sudokuBoard~61_combout ;
wire \sudokuBoard[0][3][2]~q ;
wire \sudokuBoard~62_combout ;
wire \sudokuBoard[0][7][0]~q ;
wire \sudokuBoard~60_combout ;
wire \sudokuBoard[0][2][2]~q ;
wire \always1~14_combout ;
wire \sudokuBoard[3][6][1]~0_combout ;
wire \sudokuBoard[3][6][1]~q ;
wire \sudokuBoard~52_combout ;
wire \sudokuBoard[4][0][1]~DUPLICATE_q ;
wire \sudokuBoard~53_combout ;
wire \sudokuBoard[4][0][1]~q ;
wire \sudokuBoard[2][6][3]~0_combout ;
wire \sudokuBoard[2][6][3]~q ;
wire \sudokuBoard[3][6][0]~0_combout ;
wire \sudokuBoard[3][6][0]~q ;
wire \sudokuBoard[4][2][0]~0_combout ;
wire \sudokuBoard[4][2][0]~q ;
wire \always1~11_combout ;
wire \always1~16_combout ;
wire \sudokuBoard~73_combout ;
wire \sudokuBoard[4][7][3]~0_combout ;
wire \sudokuBoard[4][7][3]~q ;
wire \sudokuBoard[4][4][2]~0_combout ;
wire \sudokuBoard[4][4][2]~1_combout ;
wire \sudokuBoard[4][4][2]~q ;
wire \sudokuBoard[4][4][0]~0_combout ;
wire \sudokuBoard[4][4][0]~1_combout ;
wire \sudokuBoard[4][4][0]~q ;
wire \sudokuBoard[4][5][1]~q ;
wire \sudokuBoard~72_combout ;
wire \sudokuBoard[4][5][1]~DUPLICATE_q ;
wire \sudokuBoard[4][6][0]~0_combout ;
wire \sudokuBoard[4][6][0]~1_combout ;
wire \sudokuBoard[4][6][0]~q ;
wire \always1~19_combout ;
wire \sudokuBoard~75_combout ;
wire \sudokuBoard[3][8][1]~0_combout ;
wire \sudokuBoard[3][8][1]~q ;
wire \sudokuBoard~76_combout ;
wire \sudokuBoard[4][1][1]~0_combout ;
wire \sudokuBoard[4][1][1]~q ;
wire \sudokuBoard[3][3][0]~0_combout ;
wire \sudokuBoard[3][3][0]~1_combout ;
wire \sudokuBoard[3][3][0]~q ;
wire \sudokuBoard[4][2][2]~0_combout ;
wire \sudokuBoard[4][2][2]~1_combout ;
wire \sudokuBoard[4][2][2]~q ;
wire \sudokuBoard[2][3][1]~q ;
wire \sudokuBoard~74_combout ;
wire \sudokuBoard[2][3][1]~0_combout ;
wire \sudokuBoard[2][3][1]~DUPLICATE_q ;
wire \always1~20_combout ;
wire \sudokuBoard[5][7][0]~0_combout ;
wire \sudokuBoard[5][7][0]~1_combout ;
wire \sudokuBoard[5][7][0]~q ;
wire \sudokuBoard~71_combout ;
wire \sudokuBoard[6][4][1]~0_combout ;
wire \sudokuBoard[6][4][1]~q ;
wire \sudokuBoard~70_combout ;
wire \sudokuBoard[5][8][2]~q ;
wire \sudokuBoard[5][2][0]~0_combout ;
wire \sudokuBoard[5][2][0]~1_combout ;
wire \sudokuBoard[5][2][0]~q ;
wire \sudokuBoard[6][1][2]~0_combout ;
wire \sudokuBoard[6][1][2]~1_combout ;
wire \sudokuBoard[6][1][2]~q ;
wire \always1~18_combout ;
wire \sudokuBoard~83_combout ;
wire \sudokuBoard[2][1][3]~0_combout ;
wire \sudokuBoard[2][1][3]~q ;
wire \sudokuBoard~82_combout ;
wire \sudokuBoard[1][5][2]~q ;
wire \sudokuBoard~80_combout ;
wire \sudokuBoard[1][3][0]~q ;
wire \sudokuBoard~81_combout ;
wire \sudokuBoard[1][4][3]~0_combout ;
wire \sudokuBoard[1][4][3]~q ;
wire \sudokuBoard~84_combout ;
wire \sudokuBoard[2][2][3]~0_combout ;
wire \sudokuBoard[2][2][3]~q ;
wire \always1~22_combout ;
wire \sudokuBoard~78_combout ;
wire \sudokuBoard[0][5][3]~0_combout ;
wire \sudokuBoard[0][5][3]~q ;
wire \sudokuBoard[0][4][1]~q ;
wire \sudokuBoard~77_combout ;
wire \sudokuBoard[0][4][1]~DUPLICATE_q ;
wire \sudokuBoard[1][1][0]~0_combout ;
wire \sudokuBoard[1][1][0]~1_combout ;
wire \sudokuBoard[1][1][0]~q ;
wire \sudokuBoard~79_combout ;
wire \sudokuBoard[1][0][2]~q ;
wire \sudokuBoard[1][1][2]~0_combout ;
wire \sudokuBoard[1][1][2]~1_combout ;
wire \sudokuBoard[1][1][2]~q ;
wire \always1~21_combout ;
wire \always1~23_combout ;
wire \always1~24_combout ;
wire \state[1]~0_combout ;
wire \state[0]~1_combout ;
wire \always0~1_combout ;
wire \always0~2_combout ;
wire \always0~3_combout ;
wire \always0~4_combout ;
wire \always0~5_combout ;
wire \always0~6_combout ;
wire \key0_short_press~q ;
wire \cursor_row[3]~1_combout ;
wire \cursor_row[3]~2_combout ;
wire \LessThan24~0_combout ;
wire \LessThan24~1_combout ;
wire \LessThan23~0_combout ;
wire \cellY[1]~1_combout ;
wire \Add8~10 ;
wire \Add8~14 ;
wire \Add8~6 ;
wire \Add8~2 ;
wire \Add8~18 ;
wire \Add8~22 ;
wire \Add8~26 ;
wire \Add8~30 ;
wire \Add8~34 ;
wire \Add8~37_sumout ;
wire \Add8~33_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~6 ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~14 ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~15 ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~18 ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~19 ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~22 ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~23 ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~26 ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~27 ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~10_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~11 ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[139]~39_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[140]~34_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ;
wire \Add8~29_sumout ;
wire \Div1|auto_generated|divider|divider|op_18~18_cout ;
wire \Div1|auto_generated|divider|divider|op_18~6 ;
wire \Div1|auto_generated|divider|divider|op_18~10 ;
wire \Div1|auto_generated|divider|divider|op_18~22 ;
wire \Div1|auto_generated|divider|divider|op_18~25_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~25_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_18~26 ;
wire \Div1|auto_generated|divider|divider|op_18~30 ;
wire \Div1|auto_generated|divider|divider|op_18~14_cout ;
wire \Div1|auto_generated|divider|divider|op_18~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[147]~33_combout ;
wire \Div1|auto_generated|divider|divider|op_18~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[140]~35_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[139]~30_combout ;
wire \Div1|auto_generated|divider|divider|op_18~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[138]~20_combout ;
wire \Div1|auto_generated|divider|divider|op_18~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_18~5_sumout ;
wire \Add8~25_sumout ;
wire \Div1|auto_generated|divider|divider|op_19~22_cout ;
wire \Div1|auto_generated|divider|divider|op_19~10 ;
wire \Div1|auto_generated|divider|divider|op_19~6 ;
wire \Div1|auto_generated|divider|divider|op_19~14 ;
wire \Div1|auto_generated|divider|divider|op_19~26 ;
wire \Div1|auto_generated|divider|divider|op_19~30 ;
wire \Div1|auto_generated|divider|divider|op_19~18_cout ;
wire \Div1|auto_generated|divider|divider|op_19~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_19~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[147]~36_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[146]~29_combout ;
wire \Div1|auto_generated|divider|divider|op_19~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[146]~31_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[145]~21_combout ;
wire \Div1|auto_generated|divider|divider|op_19~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[144]~2_combout ;
wire \Div1|auto_generated|divider|divider|op_19~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_19~9_sumout ;
wire \Add8~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_20~26_cout ;
wire \Div1|auto_generated|divider|divider|op_20~14 ;
wire \Div1|auto_generated|divider|divider|op_20~10 ;
wire \Div1|auto_generated|divider|divider|op_20~6 ;
wire \Div1|auto_generated|divider|divider|op_20~18 ;
wire \Div1|auto_generated|divider|divider|op_20~30 ;
wire \Div1|auto_generated|divider|divider|op_20~22_cout ;
wire \Div1|auto_generated|divider|divider|op_20~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[151]~3_combout ;
wire \Div1|auto_generated|divider|divider|op_20~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[150]~8_combout ;
wire \Div1|auto_generated|divider|divider|op_20~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_20~13_sumout ;
wire \Add8~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_21~30_cout ;
wire \Div1|auto_generated|divider|divider|op_21~26 ;
wire \Div1|auto_generated|divider|divider|op_21~14 ;
wire \Div1|auto_generated|divider|divider|op_21~10 ;
wire \Div1|auto_generated|divider|divider|op_21~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_20~29_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[153]~28_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[153]~32_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[152]~19_combout ;
wire \Div1|auto_generated|divider|divider|op_20~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[152]~22_combout ;
wire \Div1|auto_generated|divider|divider|op_21~6 ;
wire \Div1|auto_generated|divider|divider|op_21~18 ;
wire \Div1|auto_generated|divider|divider|op_21~22_cout ;
wire \Div1|auto_generated|divider|divider|op_21~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[165]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[158]~1_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[158]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[157]~9_combout ;
wire \Div1|auto_generated|divider|divider|op_21~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[156]~14_combout ;
wire \Div1|auto_generated|divider|divider|op_21~13_sumout ;
wire \Div1|auto_generated|divider|divider|op_21~25_sumout ;
wire \Add8~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_22~30_cout ;
wire \Div1|auto_generated|divider|divider|op_22~26 ;
wire \Div1|auto_generated|divider|divider|op_22~22 ;
wire \Div1|auto_generated|divider|divider|op_22~18 ;
wire \Div1|auto_generated|divider|divider|op_22~14 ;
wire \Div1|auto_generated|divider|divider|op_22~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[159]~18_combout ;
wire \Div1|auto_generated|divider|divider|op_21~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[159]~23_combout ;
wire \Div1|auto_generated|divider|divider|op_22~10 ;
wire \Div1|auto_generated|divider|divider|op_22~6_cout ;
wire \Div1|auto_generated|divider|divider|op_22~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[165]~5_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[164]~7_combout ;
wire \Div1|auto_generated|divider|divider|op_22~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[164]~10_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[163]~15_combout ;
wire \Div1|auto_generated|divider|divider|op_22~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[162]~25_combout ;
wire \Div1|auto_generated|divider|divider|op_22~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_22~25_sumout ;
wire \Add8~5_sumout ;
wire \Div1|auto_generated|divider|divider|op_23~30_cout ;
wire \Div1|auto_generated|divider|divider|op_23~26 ;
wire \Div1|auto_generated|divider|divider|op_23~22 ;
wire \Div1|auto_generated|divider|divider|op_23~18 ;
wire \Div1|auto_generated|divider|divider|op_23~14 ;
wire \Div1|auto_generated|divider|divider|op_23~10 ;
wire \Div1|auto_generated|divider|divider|op_23~6_cout ;
wire \Div1|auto_generated|divider|divider|op_23~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[170]~13_combout ;
wire \Div1|auto_generated|divider|divider|op_23~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[170]~16_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[169]~26_combout ;
wire \Div1|auto_generated|divider|divider|op_23~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[168]~37_combout ;
wire \Div1|auto_generated|divider|divider|op_23~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_23~25_sumout ;
wire \Add8~13_sumout ;
wire \Div1|auto_generated|divider|divider|op_25~30_cout ;
wire \Div1|auto_generated|divider|divider|op_25~26 ;
wire \Div1|auto_generated|divider|divider|op_25~22 ;
wire \Div1|auto_generated|divider|divider|op_25~18 ;
wire \Div1|auto_generated|divider|divider|op_25~14 ;
wire \Div1|auto_generated|divider|divider|op_25~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[177]~12_combout ;
wire \Div1|auto_generated|divider|divider|op_23~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[171]~6_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[171]~11_combout ;
wire \Div1|auto_generated|divider|divider|op_25~10 ;
wire \Div1|auto_generated|divider|divider|op_25~6_cout ;
wire \Div1|auto_generated|divider|divider|op_25~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[177]~17_combout ;
wire \Div1|auto_generated|divider|divider|op_25~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[176]~24_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[176]~27_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[175]~38_combout ;
wire \Div1|auto_generated|divider|divider|op_25~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[174]~40_combout ;
wire \Div1|auto_generated|divider|divider|op_25~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_25~25_sumout ;
wire \Add8~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_26~30_cout ;
wire \Div1|auto_generated|divider|divider|op_26~26_cout ;
wire \Div1|auto_generated|divider|divider|op_26~22_cout ;
wire \Div1|auto_generated|divider|divider|op_26~18_cout ;
wire \Div1|auto_generated|divider|divider|op_26~14_cout ;
wire \Div1|auto_generated|divider|divider|op_26~10_cout ;
wire \Div1|auto_generated|divider|divider|op_26~6_cout ;
wire \Div1|auto_generated|divider|divider|op_26~1_sumout ;
wire \cellY[1]~3_combout ;
wire \LessThan24~2_combout ;
wire \cellY[3]~0_combout ;
wire \always7~0_combout ;
wire \LessThan17~0_combout ;
wire \cellX[3]~2_combout ;
wire \LessThan22~0_combout ;
wire \LessThan22~1_combout ;
wire \LessThan22~2_combout ;
wire \always7~5_combout ;
wire \always7~1_combout ;
wire \Add7~2 ;
wire \Add7~14 ;
wire \Add7~10 ;
wire \Add7~6 ;
wire \Add7~18 ;
wire \Add7~22 ;
wire \Add7~26 ;
wire \Add7~30 ;
wire \Add7~33_sumout ;
wire \Add7~29_sumout ;
wire \Div0|auto_generated|divider|divider|op_18~10 ;
wire \Div0|auto_generated|divider|divider|op_18~11 ;
wire \Div0|auto_generated|divider|divider|op_18~6 ;
wire \Div0|auto_generated|divider|divider|op_18~7 ;
wire \Div0|auto_generated|divider|divider|op_18~18 ;
wire \Div0|auto_generated|divider|divider|op_18~19 ;
wire \Div0|auto_generated|divider|divider|op_18~22 ;
wire \Div0|auto_generated|divider|divider|op_18~23 ;
wire \Div0|auto_generated|divider|divider|op_18~14 ;
wire \Div0|auto_generated|divider|divider|op_18~15 ;
wire \Div0|auto_generated|divider|divider|op_18~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_18~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[147]~31_combout ;
wire \Div0|auto_generated|divider|divider|op_18~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_18~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[145]~27_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[145]~28_combout ;
wire \Div0|auto_generated|divider|divider|op_18~9_sumout ;
wire \Add7~25_sumout ;
wire \Div0|auto_generated|divider|divider|op_19~22_cout ;
wire \Div0|auto_generated|divider|divider|op_19~6 ;
wire \Div0|auto_generated|divider|divider|op_19~14 ;
wire \Div0|auto_generated|divider|divider|op_19~10 ;
wire \Div0|auto_generated|divider|divider|op_19~26 ;
wire \Div0|auto_generated|divider|divider|op_19~29_sumout ;
wire \Div0|auto_generated|divider|divider|op_18~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_19~30 ;
wire \Div0|auto_generated|divider|divider|op_19~18_cout ;
wire \Div0|auto_generated|divider|divider|op_19~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_19~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[145]~14_combout ;
wire \Div0|auto_generated|divider|divider|op_19~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[144]~19_combout ;
wire \Div0|auto_generated|divider|divider|op_19~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_19~5_sumout ;
wire \Add7~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_20~26_cout ;
wire \Div0|auto_generated|divider|divider|op_20~6 ;
wire \Div0|auto_generated|divider|divider|op_20~10 ;
wire \Div0|auto_generated|divider|divider|op_20~18 ;
wire \Div0|auto_generated|divider|divider|op_20~14 ;
wire \Div0|auto_generated|divider|divider|op_20~30 ;
wire \Div0|auto_generated|divider|divider|op_20~22_cout ;
wire \Div0|auto_generated|divider|divider|op_20~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[153]~29_combout ;
wire \Div0|auto_generated|divider|divider|op_20~29_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[153]~30_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[152]~13_combout ;
wire \Div0|auto_generated|divider|divider|op_20~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[152]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[151]~20_combout ;
wire \Div0|auto_generated|divider|divider|op_20~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[150]~8_combout ;
wire \Div0|auto_generated|divider|divider|op_20~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_20~5_sumout ;
wire \Add7~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_21~30_cout ;
wire \Div0|auto_generated|divider|divider|op_21~26 ;
wire \Div0|auto_generated|divider|divider|op_21~6 ;
wire \Div0|auto_generated|divider|divider|op_21~10 ;
wire \Div0|auto_generated|divider|divider|op_21~18 ;
wire \Div0|auto_generated|divider|divider|op_21~14 ;
wire \Div0|auto_generated|divider|divider|op_21~22_cout ;
wire \Div0|auto_generated|divider|divider|op_21~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[158]~18_combout ;
wire \Div0|auto_generated|divider|divider|op_21~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[158]~21_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[157]~9_combout ;
wire \Div0|auto_generated|divider|divider|op_21~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[156]~2_combout ;
wire \Div0|auto_generated|divider|divider|op_21~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_21~25_sumout ;
wire \Add7~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_22~30_cout ;
wire \Div0|auto_generated|divider|divider|op_22~26 ;
wire \Div0|auto_generated|divider|divider|op_22~22 ;
wire \Div0|auto_generated|divider|divider|op_22~10 ;
wire \Div0|auto_generated|divider|divider|op_22~14 ;
wire \Div0|auto_generated|divider|divider|op_22~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[165]~17_combout ;
wire \Div0|auto_generated|divider|divider|op_21~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[159]~12_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[159]~16_combout ;
wire \Div0|auto_generated|divider|divider|op_22~18 ;
wire \Div0|auto_generated|divider|divider|op_22~6_cout ;
wire \Div0|auto_generated|divider|divider|op_22~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[165]~22_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[164]~7_combout ;
wire \Div0|auto_generated|divider|divider|op_22~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[164]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[163]~3_combout ;
wire \Div0|auto_generated|divider|divider|op_22~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[162]~24_combout ;
wire \Div0|auto_generated|divider|divider|op_22~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_22~25_sumout ;
wire \Add7~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_23~30_cout ;
wire \Div0|auto_generated|divider|divider|op_23~26 ;
wire \Div0|auto_generated|divider|divider|op_23~22 ;
wire \Div0|auto_generated|divider|divider|op_23~18 ;
wire \Div0|auto_generated|divider|divider|op_23~10 ;
wire \Div0|auto_generated|divider|divider|op_23~14 ;
wire \Div0|auto_generated|divider|divider|op_23~6_cout ;
wire \Div0|auto_generated|divider|divider|op_23~1_sumout ;
wire \cellX[2]~4_combout ;
wire \cellX[3]~3_combout ;
wire \always7~9_combout ;
wire \cellY[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[171]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_23~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[171]~11_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[170]~1_combout ;
wire \Div0|auto_generated|divider|divider|op_23~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[170]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[169]~25_combout ;
wire \Div0|auto_generated|divider|divider|op_23~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[168]~32_combout ;
wire \Div0|auto_generated|divider|divider|op_23~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_23~25_sumout ;
wire \Add7~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_25~30_cout ;
wire \Div0|auto_generated|divider|divider|op_25~26 ;
wire \Div0|auto_generated|divider|divider|op_25~22 ;
wire \Div0|auto_generated|divider|divider|op_25~18 ;
wire \Div0|auto_generated|divider|divider|op_25~14 ;
wire \Div0|auto_generated|divider|divider|op_25~10 ;
wire \Div0|auto_generated|divider|divider|op_25~6_cout ;
wire \Div0|auto_generated|divider|divider|op_25~1_sumout ;
wire \cellX[1]~1_combout ;
wire \always7~10_combout ;
wire \cellY[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[177]~0_combout ;
wire \Div0|auto_generated|divider|divider|op_25~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[177]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[176]~23_combout ;
wire \Div0|auto_generated|divider|divider|op_25~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[176]~26_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[175]~33_combout ;
wire \Div0|auto_generated|divider|divider|op_25~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[174]~34_combout ;
wire \Div0|auto_generated|divider|divider|op_25~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_25~25_sumout ;
wire \Add7~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_26~30_cout ;
wire \Div0|auto_generated|divider|divider|op_26~26_cout ;
wire \Div0|auto_generated|divider|divider|op_26~22_cout ;
wire \Div0|auto_generated|divider|divider|op_26~18_cout ;
wire \Div0|auto_generated|divider|divider|op_26~14_cout ;
wire \Div0|auto_generated|divider|divider|op_26~10_cout ;
wire \Div0|auto_generated|divider|divider|op_26~6_cout ;
wire \Div0|auto_generated|divider|divider|op_26~1_sumout ;
wire \cellX[0]~0_combout ;
wire \always7~11_combout ;
wire \always7~12_combout ;
wire \LessThan19~0_combout ;
wire \LessThan19~1_combout ;
wire \always7~7_combout ;
wire \LessThan20~0_combout ;
wire \always7~6_combout ;
wire \always7~8_combout ;
wire \Mod1|auto_generated|divider|divider|op_21~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_21~5_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~6 ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~10 ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~11 ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~18 ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~19 ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~22 ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~23 ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~26 ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~27 ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~14_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~15 ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~25_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[139]~42_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[139]~43_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_18~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_18~6 ;
wire \Mod1|auto_generated|divider|divider|op_18~10 ;
wire \Mod1|auto_generated|divider|divider|op_18~14 ;
wire \Mod1|auto_generated|divider|divider|op_18~26 ;
wire \Mod1|auto_generated|divider|divider|op_18~30 ;
wire \Mod1|auto_generated|divider|divider|op_18~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_18~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_18~29_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[140]~45_combout ;
wire \Mod1|auto_generated|divider|divider|op_18~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[139]~39_combout ;
wire \Mod1|auto_generated|divider|divider|op_18~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[138]~33_combout ;
wire \Mod1|auto_generated|divider|divider|op_18~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_18~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_19~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_19~6 ;
wire \Mod1|auto_generated|divider|divider|op_19~10 ;
wire \Mod1|auto_generated|divider|divider|op_19~14 ;
wire \Mod1|auto_generated|divider|divider|op_19~18 ;
wire \Mod1|auto_generated|divider|divider|op_19~30 ;
wire \Mod1|auto_generated|divider|divider|op_19~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_19~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_19~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[153]~37_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[146]~38_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[146]~40_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[145]~34_combout ;
wire \Mod1|auto_generated|divider|divider|op_19~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[144]~27_combout ;
wire \Mod1|auto_generated|divider|divider|op_19~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_19~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_20~30_cout ;
wire \Mod1|auto_generated|divider|divider|op_20~6 ;
wire \Mod1|auto_generated|divider|divider|op_20~10 ;
wire \Mod1|auto_generated|divider|divider|op_20~14 ;
wire \Mod1|auto_generated|divider|divider|op_20~18 ;
wire \Mod1|auto_generated|divider|divider|op_20~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[147]~44_combout ;
wire \Mod1|auto_generated|divider|divider|op_19~29_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[147]~46_combout ;
wire \Mod1|auto_generated|divider|divider|op_20~22 ;
wire \Mod1|auto_generated|divider|divider|op_20~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_20~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[153]~41_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[152]~32_combout ;
wire \Mod1|auto_generated|divider|divider|op_20~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[152]~35_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[151]~28_combout ;
wire \Mod1|auto_generated|divider|divider|op_20~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[150]~21_combout ;
wire \Mod1|auto_generated|divider|divider|op_20~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_20~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_21~6 ;
wire \Mod1|auto_generated|divider|divider|op_21~18 ;
wire \Mod1|auto_generated|divider|divider|op_21~22 ;
wire \Mod1|auto_generated|divider|divider|op_21~26 ;
wire \Mod1|auto_generated|divider|divider|op_21~30 ;
wire \Mod1|auto_generated|divider|divider|op_21~10_cout ;
wire \Mod1|auto_generated|divider|divider|op_21~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[162]~9_combout ;
wire \Mod1|auto_generated|divider|divider|op_21~29_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[159]~31_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[159]~36_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[158]~26_combout ;
wire \Mod1|auto_generated|divider|divider|op_21~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[158]~29_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[157]~22_combout ;
wire \Mod1|auto_generated|divider|divider|op_21~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[156]~15_combout ;
wire \Mod1|auto_generated|divider|divider|op_21~17_sumout ;
wire \Mod1|auto_generated|divider|divider|op_22~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_22~6 ;
wire \Mod1|auto_generated|divider|divider|op_22~10 ;
wire \Mod1|auto_generated|divider|divider|op_22~22 ;
wire \Mod1|auto_generated|divider|divider|op_22~26 ;
wire \Mod1|auto_generated|divider|divider|op_22~30 ;
wire \Mod1|auto_generated|divider|divider|op_22~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_22~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_22~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[169]~10_combout ;
wire \Mod1|auto_generated|divider|divider|op_22~29_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[165]~25_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[165]~30_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[164]~20_combout ;
wire \Mod1|auto_generated|divider|divider|op_22~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[164]~23_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[163]~16_combout ;
wire \Mod1|auto_generated|divider|divider|op_22~21_sumout ;
wire \Mod1|auto_generated|divider|divider|op_22~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_23~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_23~10 ;
wire \Mod1|auto_generated|divider|divider|op_23~6 ;
wire \Mod1|auto_generated|divider|divider|op_23~14 ;
wire \Mod1|auto_generated|divider|divider|op_23~26 ;
wire \Mod1|auto_generated|divider|divider|op_23~30 ;
wire \Mod1|auto_generated|divider|divider|op_23~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_23~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[176]~11_combout ;
wire \Mod1|auto_generated|divider|divider|op_23~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[168]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_23~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_23~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_25~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_25~14 ;
wire \Mod1|auto_generated|divider|divider|op_25~10 ;
wire \Mod1|auto_generated|divider|divider|op_25~6 ;
wire \Mod1|auto_generated|divider|divider|op_25~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[176]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[171]~19_combout ;
wire \Mod1|auto_generated|divider|divider|op_23~29_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[171]~24_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[170]~14_combout ;
wire \Mod1|auto_generated|divider|divider|op_23~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[170]~17_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~18 ;
wire \Mod1|auto_generated|divider|divider|op_25~30 ;
wire \Mod1|auto_generated|divider|divider|op_25~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_25~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[190]~12_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[175]~1_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~5_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[174]~4_combout ;
wire \Mod1|auto_generated|divider|divider|op_25~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_25~13_sumout ;
wire \Mod1|auto_generated|divider|divider|op_26~30_cout ;
wire \Mod1|auto_generated|divider|divider|op_26~14 ;
wire \Mod1|auto_generated|divider|divider|op_26~18 ;
wire \Mod1|auto_generated|divider|divider|op_26~10 ;
wire \Mod1|auto_generated|divider|divider|op_26~2 ;
wire \Mod1|auto_generated|divider|divider|op_26~21_sumout ;
wire \Mod1|auto_generated|divider|divider|op_25~29_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[177]~13_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[177]~18_combout ;
wire \Mod1|auto_generated|divider|divider|op_26~22 ;
wire \Mod1|auto_generated|divider|divider|op_26~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_26~5_sumout ;
wire \localY[4]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_26~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[188]~5_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ;
wire \Mod1|auto_generated|divider|divider|op_26~9_sumout ;
wire \Equal99~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_26~13_sumout ;
wire \localY[0]~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_26~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[189]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[189]~3_combout ;
wire \Equal99~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_18~6 ;
wire \Mod0|auto_generated|divider|divider|op_18~7 ;
wire \Mod0|auto_generated|divider|divider|op_18~10 ;
wire \Mod0|auto_generated|divider|divider|op_18~11 ;
wire \Mod0|auto_generated|divider|divider|op_18~14 ;
wire \Mod0|auto_generated|divider|divider|op_18~15 ;
wire \Mod0|auto_generated|divider|divider|op_18~22 ;
wire \Mod0|auto_generated|divider|divider|op_18~23 ;
wire \Mod0|auto_generated|divider|divider|op_18~18 ;
wire \Mod0|auto_generated|divider|divider|op_18~19 ;
wire \Mod0|auto_generated|divider|divider|op_18~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_18~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[147]~39_combout ;
wire \Mod0|auto_generated|divider|divider|op_18~13_sumout ;
wire \Mod0|auto_generated|divider|divider|op_18~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[145]~37_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[145]~38_combout ;
wire \Mod0|auto_generated|divider|divider|op_18~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_19~26_cout ;
wire \Mod0|auto_generated|divider|divider|op_19~6 ;
wire \Mod0|auto_generated|divider|divider|op_19~10 ;
wire \Mod0|auto_generated|divider|divider|op_19~14 ;
wire \Mod0|auto_generated|divider|divider|op_19~18 ;
wire \Mod0|auto_generated|divider|divider|op_19~29_sumout ;
wire \Mod0|auto_generated|divider|divider|op_18~17_sumout ;
wire \Mod0|auto_generated|divider|divider|op_19~30 ;
wire \Mod0|auto_generated|divider|divider|op_19~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_19~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_19~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[145]~32_combout ;
wire \Mod0|auto_generated|divider|divider|op_19~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[144]~26_combout ;
wire \Mod0|auto_generated|divider|divider|op_19~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_19~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_20~30_cout ;
wire \Mod0|auto_generated|divider|divider|op_20~6 ;
wire \Mod0|auto_generated|divider|divider|op_20~10 ;
wire \Mod0|auto_generated|divider|divider|op_20~14 ;
wire \Mod0|auto_generated|divider|divider|op_20~18 ;
wire \Mod0|auto_generated|divider|divider|op_20~22 ;
wire \Mod0|auto_generated|divider|divider|op_20~26_cout ;
wire \Mod0|auto_generated|divider|divider|op_20~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_20~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[159]~30_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[152]~31_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[152]~33_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[151]~27_combout ;
wire \Mod0|auto_generated|divider|divider|op_20~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[150]~20_combout ;
wire \Mod0|auto_generated|divider|divider|op_20~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_20~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_21~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_21~6 ;
wire \Mod0|auto_generated|divider|divider|op_21~18 ;
wire \Mod0|auto_generated|divider|divider|op_21~22 ;
wire \Mod0|auto_generated|divider|divider|op_21~26 ;
wire \Mod0|auto_generated|divider|divider|op_21~29_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[153]~35_combout ;
wire \Mod0|auto_generated|divider|divider|op_20~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[153]~36_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~30 ;
wire \Mod0|auto_generated|divider|divider|op_21~10_cout ;
wire \Mod0|auto_generated|divider|divider|op_21~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[159]~34_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[158]~25_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[158]~28_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[157]~21_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[156]~14_combout ;
wire \Mod0|auto_generated|divider|divider|op_21~17_sumout ;
wire \Mod0|auto_generated|divider|divider|op_21~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_22~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_22~6 ;
wire \Mod0|auto_generated|divider|divider|op_22~10 ;
wire \Mod0|auto_generated|divider|divider|op_22~22 ;
wire \Mod0|auto_generated|divider|divider|op_22~26 ;
wire \Mod0|auto_generated|divider|divider|op_22~30 ;
wire \Mod0|auto_generated|divider|divider|op_22~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_22~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_22~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[171]~18_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[164]~22_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[163]~15_combout ;
wire \Mod0|auto_generated|divider|divider|op_22~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[162]~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_22~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_22~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_23~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_23~10 ;
wire \Mod0|auto_generated|divider|divider|op_23~6 ;
wire \Mod0|auto_generated|divider|divider|op_23~14 ;
wire \Mod0|auto_generated|divider|divider|op_23~26 ;
wire \Mod0|auto_generated|divider|divider|op_23~29_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[165]~24_combout ;
wire \Mod0|auto_generated|divider|divider|op_22~29_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[165]~29_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~30 ;
wire \Mod0|auto_generated|divider|divider|op_23~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_23~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[171]~23_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[170]~13_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[170]~16_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[169]~9_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[168]~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_23~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_23~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_25~26_cout ;
wire \Mod0|auto_generated|divider|divider|op_25~14 ;
wire \Mod0|auto_generated|divider|divider|op_25~10 ;
wire \Mod0|auto_generated|divider|divider|op_25~6 ;
wire \Mod0|auto_generated|divider|divider|op_25~18 ;
wire \Mod0|auto_generated|divider|divider|op_25~30 ;
wire \Mod0|auto_generated|divider|divider|op_25~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_25~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[174]~4_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_25~13_sumout ;
wire \Mod0|auto_generated|divider|divider|op_26~30_cout ;
wire \Mod0|auto_generated|divider|divider|op_26~6 ;
wire \Mod0|auto_generated|divider|divider|op_26~18 ;
wire \Mod0|auto_generated|divider|divider|op_26~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[177]~12_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~29_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[177]~17_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[176]~7_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[176]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[175]~2_combout ;
wire \Mod0|auto_generated|divider|divider|op_25~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_26~14 ;
wire \Mod0|auto_generated|divider|divider|op_26~10 ;
wire \Mod0|auto_generated|divider|divider|op_26~22 ;
wire \Mod0|auto_generated|divider|divider|op_26~26_cout ;
wire \Mod0|auto_generated|divider|divider|op_26~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[188]~5_combout ;
wire \Mod0|auto_generated|divider|divider|op_26~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[189]~3_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[190]~11_combout ;
wire \Mod0|auto_generated|divider|divider|op_26~21_sumout ;
wire \localX[4]~0_combout ;
wire \Mod0|auto_generated|divider|divider|op_26~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ;
wire \Mod0|auto_generated|divider|divider|op_26~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ;
wire \pixelData~0_combout ;
wire \always7~2_combout ;
wire \always7~3_combout ;
wire \Equal96~0_combout ;
wire \Equal98~0_combout ;
wire \always7~4_combout ;
wire \Equal98~1_combout ;
wire \pixelData~1_combout ;
wire \Add10~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[188]~6_combout ;
wire \always5~0_combout ;
wire \always5~1_combout ;
wire \font_x[2]~4_combout ;
wire \font_x[2]~1_combout ;
wire \Mux499~3_combout ;
wire \Mux496~0_combout ;
wire \Mux499~2_combout ;
wire \Mux496~1_combout ;
wire \Mux496~17_combout ;
wire \Mux499~0_combout ;
wire \Mux496~40_combout ;
wire \sudokuBoard[5][2][3]~DUPLICATE_q ;
wire \Mux496~36_combout ;
wire \Mux496~13_combout ;
wire \sudokuBoard[3][2][3]~DUPLICATE_q ;
wire \Mux496~28_combout ;
wire \Mux496~32_combout ;
wire \Mux496~14_combout ;
wire \sudokuBoard[7][2][3]~DUPLICATE_q ;
wire \Mux496~20_combout ;
wire \sudokuBoard[7][4][3]~DUPLICATE_q ;
wire \Mux496~24_combout ;
wire \Mux496~15_combout ;
wire \Mux496~48_combout ;
wire \Mux496~44_combout ;
wire \Mux496~12_combout ;
wire \Mux496~16_combout ;
wire \Mux499~1_combout ;
wire \sudokuBoard[2][1][3]~DUPLICATE_q ;
wire \Mux496~4_combout ;
wire \sudokuBoard[4][2][3]~DUPLICATE_q ;
wire \Mux496~3_combout ;
wire \sudokuBoard[6][0][3]~DUPLICATE_q ;
wire \sudokuBoard[6][3][3]~DUPLICATE_q ;
wire \sudokuBoard[6][2][3]~DUPLICATE_q ;
wire \Mux496~5_combout ;
wire \Mux496~2_combout ;
wire \Mux496~6_combout ;
wire \Mux496~10_combout ;
wire \Mux496~7_combout ;
wire \Mux496~8_combout ;
wire \Mux496~9_combout ;
wire \Mux496~11_combout ;
wire \Mux496~18_combout ;
wire \Mux496~19_combout ;
wire \font_x[0]~3_combout ;
wire \font_x[0]~0_combout ;
wire \sudokuBoard[8][7][2]~DUPLICATE_q ;
wire \Mux497~1_combout ;
wire \Mux497~0_combout ;
wire \sudokuBoard[4][1][2]~DUPLICATE_q ;
wire \Mux497~31_combout ;
wire \Mux497~19_combout ;
wire \Mux497~20_combout ;
wire \Mux497~21_combout ;
wire \Mux497~6_combout ;
wire \Mux497~32_combout ;
wire \Mux497~5_combout ;
wire \Mux497~33_combout ;
wire \Mux497~7_combout ;
wire \Mux497~34_combout ;
wire \Mux497~22_combout ;
wire \Mux497~24_combout ;
wire \Mux497~23_combout ;
wire \Mux497~9_combout ;
wire \Mux497~35_combout ;
wire \Mux497~8_combout ;
wire \Mux497~36_combout ;
wire \Mux497~10_combout ;
wire \sudokuBoard[6][8][2]~q ;
wire \sudokuBoard[6][3][2]~DUPLICATE_q ;
wire \Mux497~37_combout ;
wire \sudokuBoard[7][6][2]~DUPLICATE_q ;
wire \sudokuBoard[7][2][2]~q ;
wire \Mux497~26_combout ;
wire \sudokuBoard[7][1][2]~DUPLICATE_q ;
wire \sudokuBoard[7][3][2]~DUPLICATE_q ;
wire \sudokuBoard[7][7][2]~DUPLICATE_q ;
wire \Mux497~25_combout ;
wire \Mux497~27_combout ;
wire \Mux497~12_combout ;
wire \Mux497~38_combout ;
wire \Mux497~11_combout ;
wire \Mux497~39_combout ;
wire \Mux497~13_combout ;
wire \Mux497~28_combout ;
wire \sudokuBoard[1][4][2]~DUPLICATE_q ;
wire \Mux497~17_combout ;
wire \sudokuBoard[1][8][2]~DUPLICATE_q ;
wire \Mux497~16_combout ;
wire \sudokuBoard[1][1][2]~DUPLICATE_q ;
wire \Mux497~18_combout ;
wire \Mux497~3_combout ;
wire \Mux497~29_combout ;
wire \sudokuBoard[0][5][2]~DUPLICATE_q ;
wire \Mux497~2_combout ;
wire \Mux497~30_combout ;
wire \Mux497~4_combout ;
wire \Mux497~14_combout ;
wire \Mux497~15_combout ;
wire \localY[1]~1_combout ;
wire \Add10~2_combout ;
wire \Add10~1_combout ;
wire \font_rom_inst|Mux1~2_combout ;
wire \sudokuBoard[8][1][0]~DUPLICATE_q ;
wire \Mux499~4_combout ;
wire \Mux499~5_combout ;
wire \Mux499~38_combout ;
wire \Mux499~26_combout ;
wire \Mux499~28_combout ;
wire \Mux499~27_combout ;
wire \Mux499~13_combout ;
wire \Mux499~39_combout ;
wire \Mux499~12_combout ;
wire \Mux499~40_combout ;
wire \Mux499~14_combout ;
wire \Mux499~32_combout ;
wire \sudokuBoard[1][7][0]~DUPLICATE_q ;
wire \Mux499~20_combout ;
wire \Mux499~22_combout ;
wire \sudokuBoard[1][4][0]~DUPLICATE_q ;
wire \Mux499~21_combout ;
wire \Mux499~7_combout ;
wire \Mux499~33_combout ;
wire \sudokuBoard[0][4][0]~DUPLICATE_q ;
wire \Mux499~6_combout ;
wire \Mux499~34_combout ;
wire \Mux499~8_combout ;
wire \Mux499~35_combout ;
wire \sudokuBoard[5][7][0]~DUPLICATE_q ;
wire \Mux499~23_combout ;
wire \Mux499~24_combout ;
wire \Mux499~25_combout ;
wire \Mux499~10_combout ;
wire \Mux499~36_combout ;
wire \Mux499~9_combout ;
wire \Mux499~37_combout ;
wire \Mux499~11_combout ;
wire \sudokuBoard[7][5][0]~DUPLICATE_q ;
wire \Mux499~29_combout ;
wire \Mux499~31_combout ;
wire \Mux499~30_combout ;
wire \Mux499~16_combout ;
wire \Mux499~41_combout ;
wire \Mux499~42_combout ;
wire \Mux499~15_combout ;
wire \Mux499~43_combout ;
wire \Mux499~17_combout ;
wire \Mux499~18_combout ;
wire \Mux499~19_combout ;
wire \sudokuBoard[8][4][1]~DUPLICATE_q ;
wire \Mux498~1_combout ;
wire \Mux498~0_combout ;
wire \Mux498~36_combout ;
wire \sudokuBoard[5][6][1]~DUPLICATE_q ;
wire \sudokuBoard[5][5][1]~DUPLICATE_q ;
wire \Mux498~40_combout ;
wire \Mux498~13_combout ;
wire \sudokuBoard[3][8][1]~DUPLICATE_q ;
wire \sudokuBoard[3][2][1]~DUPLICATE_q ;
wire \Mux498~28_combout ;
wire \Mux498~32_combout ;
wire \Mux498~14_combout ;
wire \sudokuBoard[1][0][1]~DUPLICATE_q ;
wire \Mux498~44_combout ;
wire \sudokuBoard[1][4][1]~DUPLICATE_q ;
wire \Mux498~48_combout ;
wire \Mux498~12_combout ;
wire \sudokuBoard[7][0][1]~DUPLICATE_q ;
wire \Mux498~20_combout ;
wire \sudokuBoard[7][7][1]~DUPLICATE_q ;
wire \Mux498~24_combout ;
wire \Mux498~15_combout ;
wire \Mux498~16_combout ;
wire \sudokuBoard[4][8][1]~DUPLICATE_q ;
wire \Mux498~17_combout ;
wire \Mux498~9_combout ;
wire \sudokuBoard[0][5][1]~DUPLICATE_q ;
wire \Mux498~7_combout ;
wire \Mux498~8_combout ;
wire \Mux498~10_combout ;
wire \Mux498~11_combout ;
wire \Mux498~5_combout ;
wire \sudokuBoard[0][2][1]~DUPLICATE_q ;
wire \Mux498~2_combout ;
wire \Mux498~3_combout ;
wire \Mux498~4_combout ;
wire \Mux498~6_combout ;
wire \Mux498~18_combout ;
wire \Mux498~19_combout ;
wire \font_rom_inst|Mux1~1_combout ;
wire \font_rom_inst|Mux1~0_combout ;
wire \font_x[1]~5_combout ;
wire \font_x[1]~2_combout ;
wire \font_rom_inst|WideOr11~0_combout ;
wire \font_rom_inst|Mux5~0_combout ;
wire \font_rom_inst|Mux5~4_combout ;
wire \font_rom_inst|Mux5~3_combout ;
wire \font_rom_inst|Mux5~1_combout ;
wire \Mux500~0_combout ;
wire \pixelData~2_combout ;
wire \Mux500~21_combout ;
wire \Mux500~23_combout ;
wire \Mux500~22_combout ;
wire \Mux500~7_combout ;
wire \Mux500~4_combout ;
wire \font_rom_inst|Mux5~2_combout ;
wire \Mux500~3_combout ;
wire \Mux500~2_combout ;
wire \Mux500~5_combout ;
wire \Mux500~12_combout ;
wire \font_rom_inst|Mux2~0_combout ;
wire \Mux500~10_combout ;
wire \Mux500~11_combout ;
wire \Mux500~13_combout ;
wire \Mux500~20_combout ;
wire \Mux500~19_combout ;
wire \Mux500~1_combout ;
wire \Mux500~8_combout ;
wire \Mux500~9_combout ;
wire \Mux500~18_combout ;
wire \Mux500~17_combout ;
wire \Mux500~15_combout ;
wire \Mux500~16_combout ;
wire \Mux500~6_combout ;
wire \Mux500~14_combout ;
wire \pixelData~3_combout ;
wire \Equal81~0_combout ;
wire \Display|Selector34~0_combout ;
wire \Display|initDataRomAddr[0]~DUPLICATE_q ;
wire \Display|initDataRom|ROM~21_combout ;
wire \Display|initDataRom|ROM~22_combout ;
wire \Display|initDataRom|ROM~23_combout ;
wire \Display|Selector34~2_combout ;
wire \Display|Selector34~4_combout ;
wire \Display|initDataRom|ROM~18_combout ;
wire \Display|initDataRom|ROM~19_combout ;
wire \Display|initDataRom|ROM~20_combout ;
wire \yAddr[1]~feeder_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a113~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a145 ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a129~portadataout ;
wire \imageRAM~4_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ;
wire \imageRAM~5_combout ;
wire \Display|Selector33~0_combout ;
wire \Display|Selector33~1_combout ;
wire \Display|Selector33~2_combout ;
wire \Display|Selector33~3_combout ;
wire \Display|initDataRom|ROM~16_combout ;
wire \Display|initDataRom|ROM~15_combout ;
wire \Display|initDataRom|ROM~17_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a146~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a130~portadataout ;
wire \imageRAM~6_combout ;
wire \imageRAM~7_combout ;
wire \Display|pixelDataTemp[2]~feeder_combout ;
wire \Display|Selector32~0_combout ;
wire \Display|Selector32~1_combout ;
wire \Display|Selector32~2_combout ;
wire \Display|Selector32~3_combout ;
wire \Display|displayData[5]~0_combout ;
wire \Display|Selector31~1_combout ;
wire \yAddr[3]~feeder_combout ;
wire \Display|initDataRom|ROM~13_combout ;
wire \Display|initDataRom|ROM~12_combout ;
wire \Display|initDataRom|ROM~14_combout ;
wire \Display|Selector31~0_combout ;
wire \Display|Selector31~2_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a115~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a147 ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a131~portadataout ;
wire \imageRAM~8_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ;
wire \imageRAM~9_combout ;
wire \Display|displayData[12]~1_combout ;
wire \Display|displayData[6]~2_combout ;
wire \Display|displayData[5]~3_combout ;
wire \Display|initDataRom|ROM~10_combout ;
wire \Display|initDataRom|ROM~9_combout ;
wire \Display|initDataRom|ROM~11_combout ;
wire \Display|Selector30~0_combout ;
wire \pixelData~4_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a132~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a148~portadataout ;
wire \pixelData~5_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ;
wire \pixelData~17_combout ;
wire \pixelData~18_combout ;
wire \pixelData~6_combout ;
wire \Display|displayData[5]~4_combout ;
wire \Display|displayData[6]~5_combout ;
wire \Display|initDataRom|ROM~6_combout ;
wire \Display|initDataRom|ROM~7_combout ;
wire \Display|initDataRom|ROM~8_combout ;
wire \Display|Selector29~0_combout ;
wire \Display|Selector29~1_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a149 ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a133~portadataout ;
wire \imageRAM~10_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a117~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ;
wire \imageRAM~11_combout ;
wire \fixedBoard[8][8]~DUPLICATE_q ;
wire \fixedBoard[8][5]~DUPLICATE_q ;
wire \Mux510~1_combout ;
wire \Mux510~0_combout ;
wire \Mux510~20_combout ;
wire \Mux510~21_combout ;
wire \Mux510~23_combout ;
wire \Mux510~22_combout ;
wire \Mux510~24_combout ;
wire \Mux510~25_combout ;
wire \Mux510~15_combout ;
wire \Mux510~14_combout ;
wire \Mux510~16_combout ;
wire \Mux510~17_combout ;
wire \Mux510~18_combout ;
wire \Mux510~19_combout ;
wire \Mux510~3_combout ;
wire \Mux510~2_combout ;
wire \Mux510~4_combout ;
wire \Mux510~5_combout ;
wire \Mux510~6_combout ;
wire \Mux510~7_combout ;
wire \Mux510~9_combout ;
wire \Mux510~8_combout ;
wire \Mux510~10_combout ;
wire \Mux510~11_combout ;
wire \Mux510~12_combout ;
wire \Mux510~13_combout ;
wire \Mux510~26_combout ;
wire \Mux510~27_combout ;
wire \pixelData~13_combout ;
wire \pixelData~7_combout ;
wire \xAddr[6]~feeder_combout ;
wire \Display|initDataRom|ROM~3_combout ;
wire \Display|initDataRom|ROM~4_combout ;
wire \Display|initDataRom|ROM~5_combout ;
wire \Display|Selector28~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a150~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a134~portadataout ;
wire \imageRAM~12_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ;
wire \imageRAM~13_combout ;
wire \Display|initDataRom|ROM~0_combout ;
wire \Display|initDataRom|ROM~1_combout ;
wire \Display|initDataRom|ROM~2_combout ;
wire \Display|yAddrTemp[7]~feeder_combout ;
wire \Display|Selector27~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a119~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a151 ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a135~portadataout ;
wire \imageRAM~14_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ;
wire \imageRAM~15_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a136~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a152~portadataout ;
wire \imageRAM~16_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a120~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n1_mux_dataout~0_combout ;
wire \imageRAM~17_combout ;
wire \Display|pixelDataTemp[8]~feeder_combout ;
wire \Display|displayData[12]~6_combout ;
wire \Display|displayData[12]~7_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a137~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a153 ;
wire \imageRAM~18_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a121~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n1_mux_dataout~0_combout ;
wire \imageRAM~19_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a122~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n1_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a154~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a138~portadataout ;
wire \pixelData~8_combout ;
wire \pixelData~15_combout ;
wire \pixelData~23_combout ;
wire \pixelData~9_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a123~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n1_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a155 ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a139~portadataout ;
wire \imageRAM~20_combout ;
wire \imageRAM~21_combout ;
wire \pixelData~14_combout ;
wire \pixelData~10_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a140~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a156~portadataout ;
wire \imageRAM~22_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a124~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n1_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ;
wire \imageRAM~23_combout ;
wire \imageRAM~0_q ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a109~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a125~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n1_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a157 ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a141~portadataout ;
wire \imageRAM~24_combout ;
wire \imageRAM~25_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a158~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a142~portadataout ;
wire \imageRAM~26_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a126~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0_combout ;
wire \imageRAM~27_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a111~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a127~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n1_mux_dataout~0_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a159 ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a143~portadataout ;
wire \pixelData~11_combout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \imageRAM_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ;
wire \pixelData~16_combout ;
wire \pixelData~19_combout ;
wire \pixelData~12_combout ;
wire \debug_state[0]~reg0feeder_combout ;
wire \debug_state[0]~reg0_q ;
wire \debug_state[1]~reg0feeder_combout ;
wire \debug_state[1]~reg0_q ;
wire \Add1~77_sumout ;
wire \pwm_counter[0]~DUPLICATE_q ;
wire \Add1~78 ;
wire \Add1~73_sumout ;
wire \pwm_counter[1]~DUPLICATE_q ;
wire \Add1~74 ;
wire \Add1~69_sumout ;
wire \pwm_counter[2]~DUPLICATE_q ;
wire \Add1~70 ;
wire \Add1~37_sumout ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \Add1~46 ;
wire \Add1~25_sumout ;
wire \Add1~26 ;
wire \Add1~21_sumout ;
wire \Add1~22 ;
wire \Add1~29_sumout ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \pwm_counter[5]~DUPLICATE_q ;
wire \LessThan4~0_combout ;
wire \LessThan4~1_combout ;
wire \pwm_counter[7]~DUPLICATE_q ;
wire \LessThan4~2_combout ;
wire \Add1~34 ;
wire \Add1~17_sumout ;
wire \Add1~18 ;
wire \Add1~49_sumout ;
wire \pwm_counter[11]~DUPLICATE_q ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \Add1~54 ;
wire \Add1~13_sumout ;
wire \pwm_counter[13]~DUPLICATE_q ;
wire \LessThan4~3_combout ;
wire \Add1~14 ;
wire \Add1~10 ;
wire \Add1~5_sumout ;
wire \pwm_counter[15]~DUPLICATE_q ;
wire \Add1~6 ;
wire \Add1~1_sumout ;
wire \Add1~2 ;
wire \Add1~65_sumout ;
wire \Add1~66 ;
wire \Add1~57_sumout ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \LessThan4~4_combout ;
wire \LessThan4~5_combout ;
wire \Add1~9_sumout ;
wire \pwm_counter[14]~DUPLICATE_q ;
wire \pwm~6_combout ;
wire \pwm~7_combout ;
wire \LessThan6~0_combout ;
wire \LessThan6~1_combout ;
wire \pwm~0_combout ;
wire \pwm~3_combout ;
wire \pwm~4_combout ;
wire \pwm~1_combout ;
wire \pwm~2_combout ;
wire \pwm~5_combout ;
wire \pwm~8_combout ;
wire \pwm~reg0_q ;
wire [3:0] key_prev;
wire [15:0] \Display|displayData ;
wire [19:0] pwm_counter;
wire [19:0] \debounce_keys[0].db_inst|count ;
wire [25:0] key0_counter;
wire [9:0] sw_prev;
wire [7:0] \xCounter|countValue ;
wire [1:0] level;
wire [6:0] \Display|initDataRomAddr ;
wire [19:0] \debounce_keys[2].db_inst|count ;
wire [3:0] cursor_row;
wire [15:0] \Display|yAddrTemp ;
wire [15:0] pixelData;
wire [8:0] \yCounter|countValue ;
wire [3:0] \Display|resetGen|resetSync ;
wire [3:0] cursor_col;
wire [9:0] sw_press;
wire [19:0] \debounce_sw[0].db_sw_inst|count ;
wire [19:0] \debounce_sw[5].db_sw_inst|count ;
wire [16:0] ram_addr;
wire [19:0] \debounce_sw[4].db_sw_inst|count ;
wire [19:0] \debounce_sw[6].db_sw_inst|count ;
wire [19:0] \debounce_sw[7].db_sw_inst|count ;
wire [19:0] \debounce_sw[1].db_sw_inst|count ;
wire [22:0] \Display|LT24Interface|counter ;
wire [19:0] \debounce_sw[2].db_sw_inst|count ;
wire [19:0] \debounce_sw[3].db_sw_inst|count ;
wire [19:0] \debounce_sw[8].db_sw_inst|count ;
wire [19:0] \debounce_sw[9].db_sw_inst|count ;
wire [19:0] \debounce_keys[3].db_inst|count ;
wire [19:0] \debounce_keys[1].db_inst|count ;
wire [8:0] \Display|initDataRom|initData ;
wire [15:0] \Display|pixelDataTemp ;
wire [15:0] \Display|xAddrTemp ;
wire [1:0] state;
wire [8:0] yAddr;
wire [7:0] xAddr;
wire [3:0] \imageRAM_rtl_0|auto_generated|address_reg_a ;

wire [1:0] \imageRAM_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [1:0] \imageRAM_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [1:0] \imageRAM_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [1:0] \imageRAM_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [1:0] \imageRAM_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [1:0] \imageRAM_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [1:0] \imageRAM_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [1:0] \imageRAM_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \imageRAM_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \imageRAM_rtl_0|auto_generated|ram_block1a144~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];
assign \imageRAM_rtl_0|auto_generated|ram_block1a145  = \imageRAM_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus [1];

assign \imageRAM_rtl_0|auto_generated|ram_block1a128~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a64~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a80~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a96~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a112~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a0~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a16~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a32~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a48~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a129~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a65~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a81~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a97~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a113~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a1~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a17~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a33~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a49~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a146~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];
assign \imageRAM_rtl_0|auto_generated|ram_block1a147  = \imageRAM_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus [1];

assign \imageRAM_rtl_0|auto_generated|ram_block1a130~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a66~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a82~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a98~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a114~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a2~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a18~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a34~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a50~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a131~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a67~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a83~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a99~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a115~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a3~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a19~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a35~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a51~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a148~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];
assign \imageRAM_rtl_0|auto_generated|ram_block1a149  = \imageRAM_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus [1];

assign \imageRAM_rtl_0|auto_generated|ram_block1a132~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a68~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a84~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a100~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a116~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a4~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a20~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a36~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a52~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a133~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a69~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a85~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a101~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a117~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a5~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a21~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a37~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a53~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a150~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];
assign \imageRAM_rtl_0|auto_generated|ram_block1a151  = \imageRAM_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus [1];

assign \imageRAM_rtl_0|auto_generated|ram_block1a134~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a70~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a86~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a102~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a118~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a6~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a22~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a38~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a54~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a135~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a71~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a87~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a103~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a119~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a7~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a23~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a39~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a55~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a152~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];
assign \imageRAM_rtl_0|auto_generated|ram_block1a153  = \imageRAM_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus [1];

assign \imageRAM_rtl_0|auto_generated|ram_block1a136~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a72~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a88~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a104~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a120~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a8~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a24~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a40~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a56~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a137~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a73~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a89~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a105~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a121~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a9~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a25~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a41~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a57~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a154~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];
assign \imageRAM_rtl_0|auto_generated|ram_block1a155  = \imageRAM_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus [1];

assign \imageRAM_rtl_0|auto_generated|ram_block1a138~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a74~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a90~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a106~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a122~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a10~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a26~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a42~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a58~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a139~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a75~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a91~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a107~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a123~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a11~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a27~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a43~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a59~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a156~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];
assign \imageRAM_rtl_0|auto_generated|ram_block1a157  = \imageRAM_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus [1];

assign \imageRAM_rtl_0|auto_generated|ram_block1a140~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a76~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a92~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a108~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a124~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a12~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a28~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a44~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a60~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a141~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a77~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a93~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a109~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a125~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a13~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a29~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a45~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a61~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a158~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];
assign \imageRAM_rtl_0|auto_generated|ram_block1a159  = \imageRAM_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus [1];

assign \imageRAM_rtl_0|auto_generated|ram_block1a142~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a78~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a94~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a110~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a126~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a14~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a30~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a46~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a62~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a143~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a79~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a95~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a111~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a127~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a15~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a31~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a47~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \imageRAM_rtl_0|auto_generated|ram_block1a63~portadataout  = \imageRAM_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \resetApp~output (
	.i(\Display|resetApp~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(resetApp),
	.obar());
// synopsys translate_off
defparam \resetApp~output .bus_hold = "false";
defparam \resetApp~output .open_drain_output = "false";
defparam \resetApp~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \LT24Wr_n~output (
	.i(\Display|LT24Interface|writeDly~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Wr_n),
	.obar());
// synopsys translate_off
defparam \LT24Wr_n~output .bus_hold = "false";
defparam \LT24Wr_n~output .open_drain_output = "false";
defparam \LT24Wr_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \LT24Rd_n~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Rd_n),
	.obar());
// synopsys translate_off
defparam \LT24Rd_n~output .bus_hold = "false";
defparam \LT24Rd_n~output .open_drain_output = "false";
defparam \LT24Rd_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \LT24CS_n~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24CS_n),
	.obar());
// synopsys translate_off
defparam \LT24CS_n~output .bus_hold = "false";
defparam \LT24CS_n~output .open_drain_output = "false";
defparam \LT24CS_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \LT24RS~output (
	.i(!\Display|displayRegSelect~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24RS),
	.obar());
// synopsys translate_off
defparam \LT24RS~output .bus_hold = "false";
defparam \LT24RS~output .open_drain_output = "false";
defparam \LT24RS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \LT24Reset_n~output (
	.i(\Display|resetGen|resetSync [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Reset_n),
	.obar());
// synopsys translate_off
defparam \LT24Reset_n~output .bus_hold = "false";
defparam \LT24Reset_n~output .open_drain_output = "false";
defparam \LT24Reset_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \LT24Data[0]~output (
	.i(\Display|displayData [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[0]),
	.obar());
// synopsys translate_off
defparam \LT24Data[0]~output .bus_hold = "false";
defparam \LT24Data[0]~output .open_drain_output = "false";
defparam \LT24Data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \LT24Data[1]~output (
	.i(\Display|displayData [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[1]),
	.obar());
// synopsys translate_off
defparam \LT24Data[1]~output .bus_hold = "false";
defparam \LT24Data[1]~output .open_drain_output = "false";
defparam \LT24Data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \LT24Data[2]~output (
	.i(\Display|displayData [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[2]),
	.obar());
// synopsys translate_off
defparam \LT24Data[2]~output .bus_hold = "false";
defparam \LT24Data[2]~output .open_drain_output = "false";
defparam \LT24Data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \LT24Data[3]~output (
	.i(\Display|displayData [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[3]),
	.obar());
// synopsys translate_off
defparam \LT24Data[3]~output .bus_hold = "false";
defparam \LT24Data[3]~output .open_drain_output = "false";
defparam \LT24Data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \LT24Data[4]~output (
	.i(\Display|displayData [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[4]),
	.obar());
// synopsys translate_off
defparam \LT24Data[4]~output .bus_hold = "false";
defparam \LT24Data[4]~output .open_drain_output = "false";
defparam \LT24Data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \LT24Data[5]~output (
	.i(\Display|displayData [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[5]),
	.obar());
// synopsys translate_off
defparam \LT24Data[5]~output .bus_hold = "false";
defparam \LT24Data[5]~output .open_drain_output = "false";
defparam \LT24Data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \LT24Data[6]~output (
	.i(\Display|displayData [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[6]),
	.obar());
// synopsys translate_off
defparam \LT24Data[6]~output .bus_hold = "false";
defparam \LT24Data[6]~output .open_drain_output = "false";
defparam \LT24Data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \LT24Data[7]~output (
	.i(\Display|displayData [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[7]),
	.obar());
// synopsys translate_off
defparam \LT24Data[7]~output .bus_hold = "false";
defparam \LT24Data[7]~output .open_drain_output = "false";
defparam \LT24Data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \LT24Data[8]~output (
	.i(\Display|displayData [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[8]),
	.obar());
// synopsys translate_off
defparam \LT24Data[8]~output .bus_hold = "false";
defparam \LT24Data[8]~output .open_drain_output = "false";
defparam \LT24Data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \LT24Data[9]~output (
	.i(\Display|displayData [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[9]),
	.obar());
// synopsys translate_off
defparam \LT24Data[9]~output .bus_hold = "false";
defparam \LT24Data[9]~output .open_drain_output = "false";
defparam \LT24Data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \LT24Data[10]~output (
	.i(\Display|displayData [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[10]),
	.obar());
// synopsys translate_off
defparam \LT24Data[10]~output .bus_hold = "false";
defparam \LT24Data[10]~output .open_drain_output = "false";
defparam \LT24Data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \LT24Data[11]~output (
	.i(\Display|displayData [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[11]),
	.obar());
// synopsys translate_off
defparam \LT24Data[11]~output .bus_hold = "false";
defparam \LT24Data[11]~output .open_drain_output = "false";
defparam \LT24Data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \LT24Data[12]~output (
	.i(\Display|displayData [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[12]),
	.obar());
// synopsys translate_off
defparam \LT24Data[12]~output .bus_hold = "false";
defparam \LT24Data[12]~output .open_drain_output = "false";
defparam \LT24Data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \LT24Data[13]~output (
	.i(\Display|displayData [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[13]),
	.obar());
// synopsys translate_off
defparam \LT24Data[13]~output .bus_hold = "false";
defparam \LT24Data[13]~output .open_drain_output = "false";
defparam \LT24Data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \LT24Data[14]~output (
	.i(\Display|displayData [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[14]),
	.obar());
// synopsys translate_off
defparam \LT24Data[14]~output .bus_hold = "false";
defparam \LT24Data[14]~output .open_drain_output = "false";
defparam \LT24Data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \LT24Data[15]~output (
	.i(\Display|displayData [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24Data[15]),
	.obar());
// synopsys translate_off
defparam \LT24Data[15]~output .bus_hold = "false";
defparam \LT24Data[15]~output .open_drain_output = "false";
defparam \LT24Data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \LT24LCDOn~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LT24LCDOn),
	.obar());
// synopsys translate_off
defparam \LT24LCDOn~output .bus_hold = "false";
defparam \LT24LCDOn~output .open_drain_output = "false";
defparam \LT24LCDOn~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \debug_state[0]~output (
	.i(\debug_state[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_state[0]),
	.obar());
// synopsys translate_off
defparam \debug_state[0]~output .bus_hold = "false";
defparam \debug_state[0]~output .open_drain_output = "false";
defparam \debug_state[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \debug_state[1]~output (
	.i(\debug_state[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_state[1]),
	.obar());
// synopsys translate_off
defparam \debug_state[1]~output .bus_hold = "false";
defparam \debug_state[1]~output .open_drain_output = "false";
defparam \debug_state[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \debug_state[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_state[2]),
	.obar());
// synopsys translate_off
defparam \debug_state[2]~output .bus_hold = "false";
defparam \debug_state[2]~output .open_drain_output = "false";
defparam \debug_state[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \debug_state[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_state[3]),
	.obar());
// synopsys translate_off
defparam \debug_state[3]~output .bus_hold = "false";
defparam \debug_state[3]~output .open_drain_output = "false";
defparam \debug_state[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \pwm~output (
	.i(\pwm~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pwm),
	.obar());
// synopsys translate_off
defparam \pwm~output .bus_hold = "false";
defparam \pwm~output .open_drain_output = "false";
defparam \pwm~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \debug_key0_held~output (
	.i(\debug_key0_held~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_key0_held),
	.obar());
// synopsys translate_off
defparam \debug_key0_held~output .bus_hold = "false";
defparam \debug_key0_held~output .open_drain_output = "false";
defparam \debug_key0_held~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N45
cyclonev_lcell_comb \Display|resetGen|resetSync[0]~feeder (
// Equation(s):
// \Display|resetGen|resetSync[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|resetGen|resetSync[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|resetGen|resetSync[0]~feeder .extended_lut = "off";
defparam \Display|resetGen|resetSync[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \Display|resetGen|resetSync[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N30
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( \key0_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add0~102  = CARRY(( \key0_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\key0_counter[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000000000003333;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N30
cyclonev_lcell_comb \debounce_keys[0].db_inst|button_sync_0~0 (
// Equation(s):
// \debounce_keys[0].db_inst|button_sync_0~0_combout  = !\KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[0].db_inst|button_sync_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|button_sync_0~0 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|button_sync_0~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \debounce_keys[0].db_inst|button_sync_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N32
dffeas \debounce_keys[0].db_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|button_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N35
dffeas \debounce_keys[0].db_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_keys[0].db_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~77 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~77_sumout  = SUM(( \debounce_keys[0].db_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_keys[0].db_inst|Add0~78  = CARRY(( \debounce_keys[0].db_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~77_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~77 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_keys[0].db_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N33
cyclonev_lcell_comb \debounce_keys[0].db_inst|count[3]~1 (
// Equation(s):
// \debounce_keys[0].db_inst|count[3]~1_combout  = ( \debounce_keys[0].db_inst|count[3]~0_combout  & ( !\debounce_keys[0].db_inst|button_out~q  $ (\debounce_keys[0].db_inst|button_sync_1~q ) ) ) # ( !\debounce_keys[0].db_inst|count[3]~0_combout  )

	.dataa(!\debounce_keys[0].db_inst|button_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_keys[0].db_inst|button_sync_1~q ),
	.datae(gnd),
	.dataf(!\debounce_keys[0].db_inst|count[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[3]~1 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|count[3]~1 .lut_mask = 64'hFFFFFFFFAA55AA55;
defparam \debounce_keys[0].db_inst|count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N2
dffeas \debounce_keys[0].db_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~73 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~73_sumout  = SUM(( \debounce_keys[0].db_inst|count [1] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~78  ))
// \debounce_keys[0].db_inst|Add0~74  = CARRY(( \debounce_keys[0].db_inst|count [1] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~78  ))

	.dataa(!\debounce_keys[0].db_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~73_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~73 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[0].db_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N5
dffeas \debounce_keys[0].db_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~69 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~69_sumout  = SUM(( \debounce_keys[0].db_inst|count [2] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~74  ))
// \debounce_keys[0].db_inst|Add0~70  = CARRY(( \debounce_keys[0].db_inst|count [2] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_keys[0].db_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~69_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~69 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[0].db_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N8
dffeas \debounce_keys[0].db_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N9
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~65 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~65_sumout  = SUM(( \debounce_keys[0].db_inst|count [3] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~70  ))
// \debounce_keys[0].db_inst|Add0~66  = CARRY(( \debounce_keys[0].db_inst|count [3] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~65_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~65 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[0].db_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N11
dffeas \debounce_keys[0].db_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~61 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~61_sumout  = SUM(( \debounce_keys[0].db_inst|count [4] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~66  ))
// \debounce_keys[0].db_inst|Add0~62  = CARRY(( \debounce_keys[0].db_inst|count [4] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_keys[0].db_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~61_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~61 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[0].db_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N14
dffeas \debounce_keys[0].db_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~41 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~41_sumout  = SUM(( \debounce_keys[0].db_inst|count [5] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~62  ))
// \debounce_keys[0].db_inst|Add0~42  = CARRY(( \debounce_keys[0].db_inst|count [5] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~41_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~41 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[0].db_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N17
dffeas \debounce_keys[0].db_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~37 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~37_sumout  = SUM(( \debounce_keys[0].db_inst|count [6] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~42  ))
// \debounce_keys[0].db_inst|Add0~38  = CARRY(( \debounce_keys[0].db_inst|count [6] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~37_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~37 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[0].db_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N20
dffeas \debounce_keys[0].db_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~33 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~33_sumout  = SUM(( \debounce_keys[0].db_inst|count [7] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~38  ))
// \debounce_keys[0].db_inst|Add0~34  = CARRY(( \debounce_keys[0].db_inst|count [7] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~38  ))

	.dataa(!\debounce_keys[0].db_inst|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~33_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~33 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[0].db_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N23
dffeas \debounce_keys[0].db_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~29 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~29_sumout  = SUM(( \debounce_keys[0].db_inst|count [8] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~34  ))
// \debounce_keys[0].db_inst|Add0~30  = CARRY(( \debounce_keys[0].db_inst|count [8] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~29_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~29 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[0].db_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N26
dffeas \debounce_keys[0].db_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~25 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~25_sumout  = SUM(( \debounce_keys[0].db_inst|count [9] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~30  ))
// \debounce_keys[0].db_inst|Add0~26  = CARRY(( \debounce_keys[0].db_inst|count [9] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~25_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~25 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[0].db_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N28
dffeas \debounce_keys[0].db_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~21 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~21_sumout  = SUM(( \debounce_keys[0].db_inst|count [10] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~26  ))
// \debounce_keys[0].db_inst|Add0~22  = CARRY(( \debounce_keys[0].db_inst|count [10] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~26  ))

	.dataa(gnd),
	.datab(!\debounce_keys[0].db_inst|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~21_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~21 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[0].db_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N32
dffeas \debounce_keys[0].db_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N33
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~17 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~17_sumout  = SUM(( \debounce_keys[0].db_inst|count [11] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~22  ))
// \debounce_keys[0].db_inst|Add0~18  = CARRY(( \debounce_keys[0].db_inst|count [11] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~22  ))

	.dataa(!\debounce_keys[0].db_inst|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~17_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~17 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[0].db_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N35
dffeas \debounce_keys[0].db_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~13 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~13_sumout  = SUM(( \debounce_keys[0].db_inst|count [12] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~18  ))
// \debounce_keys[0].db_inst|Add0~14  = CARRY(( \debounce_keys[0].db_inst|count [12] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~13_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~13 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[0].db_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N38
dffeas \debounce_keys[0].db_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N39
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~9 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~9_sumout  = SUM(( \debounce_keys[0].db_inst|count [13] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~14  ))
// \debounce_keys[0].db_inst|Add0~10  = CARRY(( \debounce_keys[0].db_inst|count [13] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~9_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~9 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[0].db_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N41
dffeas \debounce_keys[0].db_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~5 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~5_sumout  = SUM(( \debounce_keys[0].db_inst|count [14] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~10  ))
// \debounce_keys[0].db_inst|Add0~6  = CARRY(( \debounce_keys[0].db_inst|count [14] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_keys[0].db_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~5_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~5 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[0].db_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N44
dffeas \debounce_keys[0].db_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N51
cyclonev_lcell_comb \debounce_keys[0].db_inst|LessThan0~0 (
// Equation(s):
// \debounce_keys[0].db_inst|LessThan0~0_combout  = ( \debounce_keys[0].db_inst|count [6] & ( \debounce_keys[0].db_inst|count [8] ) ) # ( !\debounce_keys[0].db_inst|count [6] & ( (\debounce_keys[0].db_inst|count [8] & ((\debounce_keys[0].db_inst|count [7]) # 
// (\debounce_keys[0].db_inst|count [5]))) ) )

	.dataa(!\debounce_keys[0].db_inst|count [5]),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [8]),
	.datad(!\debounce_keys[0].db_inst|count [7]),
	.datae(gnd),
	.dataf(!\debounce_keys[0].db_inst|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[0].db_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|LessThan0~0 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \debounce_keys[0].db_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N42
cyclonev_lcell_comb \debounce_keys[0].db_inst|LessThan0~1 (
// Equation(s):
// \debounce_keys[0].db_inst|LessThan0~1_combout  = ( !\debounce_keys[0].db_inst|count [12] & ( !\debounce_keys[0].db_inst|count [10] & ( (!\debounce_keys[0].db_inst|count [11] & (!\debounce_keys[0].db_inst|count [9] & 
// !\debounce_keys[0].db_inst|LessThan0~0_combout )) ) ) )

	.dataa(!\debounce_keys[0].db_inst|count [11]),
	.datab(!\debounce_keys[0].db_inst|count [9]),
	.datac(!\debounce_keys[0].db_inst|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\debounce_keys[0].db_inst|count [12]),
	.dataf(!\debounce_keys[0].db_inst|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[0].db_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \debounce_keys[0].db_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~53 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~53_sumout  = SUM(( \debounce_keys[0].db_inst|count [15] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~6  ))
// \debounce_keys[0].db_inst|Add0~54  = CARRY(( \debounce_keys[0].db_inst|count [15] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~53_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~53 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[0].db_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N47
dffeas \debounce_keys[0].db_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~57 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~57_sumout  = SUM(( \debounce_keys[0].db_inst|count [16] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~54  ))
// \debounce_keys[0].db_inst|Add0~58  = CARRY(( \debounce_keys[0].db_inst|count [16] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~57_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~57 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[0].db_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N50
dffeas \debounce_keys[0].db_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~45 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~45_sumout  = SUM(( \debounce_keys[0].db_inst|count [17] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~58  ))
// \debounce_keys[0].db_inst|Add0~46  = CARRY(( \debounce_keys[0].db_inst|count [17] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~58  ))

	.dataa(!\debounce_keys[0].db_inst|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~45_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~45 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[0].db_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N53
dffeas \debounce_keys[0].db_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~49 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~49_sumout  = SUM(( \debounce_keys[0].db_inst|count [18] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~46  ))
// \debounce_keys[0].db_inst|Add0~50  = CARRY(( \debounce_keys[0].db_inst|count [18] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~49_sumout ),
	.cout(\debounce_keys[0].db_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~49 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[0].db_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N56
dffeas \debounce_keys[0].db_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \debounce_keys[0].db_inst|Add0~1 (
// Equation(s):
// \debounce_keys[0].db_inst|Add0~1_sumout  = SUM(( \debounce_keys[0].db_inst|count [19] ) + ( GND ) + ( \debounce_keys[0].db_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[0].db_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[0].db_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|Add0~1 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[0].db_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N59
dffeas \debounce_keys[0].db_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[0].db_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N48
cyclonev_lcell_comb \debounce_keys[0].db_inst|LessThan0~2 (
// Equation(s):
// \debounce_keys[0].db_inst|LessThan0~2_combout  = ( \debounce_keys[0].db_inst|count [15] & ( (\debounce_keys[0].db_inst|count [18] & (\debounce_keys[0].db_inst|count [17] & \debounce_keys[0].db_inst|count [16])) ) )

	.dataa(gnd),
	.datab(!\debounce_keys[0].db_inst|count [18]),
	.datac(!\debounce_keys[0].db_inst|count [17]),
	.datad(!\debounce_keys[0].db_inst|count [16]),
	.datae(gnd),
	.dataf(!\debounce_keys[0].db_inst|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[0].db_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|LessThan0~2 .lut_mask = 64'h0000000000030003;
defparam \debounce_keys[0].db_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N39
cyclonev_lcell_comb \debounce_keys[0].db_inst|count[3]~0 (
// Equation(s):
// \debounce_keys[0].db_inst|count[3]~0_combout  = ( \debounce_keys[0].db_inst|LessThan0~2_combout  & ( (!\debounce_keys[0].db_inst|count [14] & (!\debounce_keys[0].db_inst|count [19] & ((!\debounce_keys[0].db_inst|count [13]) # 
// (\debounce_keys[0].db_inst|LessThan0~1_combout )))) ) ) # ( !\debounce_keys[0].db_inst|LessThan0~2_combout  & ( !\debounce_keys[0].db_inst|count [19] ) )

	.dataa(!\debounce_keys[0].db_inst|count [13]),
	.datab(!\debounce_keys[0].db_inst|count [14]),
	.datac(!\debounce_keys[0].db_inst|LessThan0~1_combout ),
	.datad(!\debounce_keys[0].db_inst|count [19]),
	.datae(gnd),
	.dataf(!\debounce_keys[0].db_inst|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[0].db_inst|count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|count[3]~0 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|count[3]~0 .lut_mask = 64'hFF00FF008C008C00;
defparam \debounce_keys[0].db_inst|count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N36
cyclonev_lcell_comb \debounce_keys[0].db_inst|button_out~0 (
// Equation(s):
// \debounce_keys[0].db_inst|button_out~0_combout  = ( \debounce_keys[0].db_inst|count[3]~0_combout  & ( \debounce_keys[0].db_inst|button_out~q  ) ) # ( !\debounce_keys[0].db_inst|count[3]~0_combout  & ( \debounce_keys[0].db_inst|button_sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|button_sync_1~q ),
	.datad(!\debounce_keys[0].db_inst|button_out~q ),
	.datae(gnd),
	.dataf(!\debounce_keys[0].db_inst|count[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[0].db_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[0].db_inst|button_out~0 .extended_lut = "off";
defparam \debounce_keys[0].db_inst|button_out~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \debounce_keys[0].db_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N38
dffeas \debounce_keys[0].db_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[0].db_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[0].db_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[0].db_inst|button_out .is_wysiwyg = "true";
defparam \debounce_keys[0].db_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N47
dffeas \key0_counter[25] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[25]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[25] .is_wysiwyg = "true";
defparam \key0_counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N42
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( key0_counter[24] ) + ( GND ) + ( \Add0~6  ))
// \Add0~2  = CARRY(( key0_counter[24] ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!key0_counter[24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N45
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( key0_counter[25] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!key0_counter[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N46
dffeas \key0_counter[25]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_counter[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[25]~DUPLICATE .is_wysiwyg = "true";
defparam \key0_counter[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N21
cyclonev_lcell_comb \key0_counter[11]~0 (
// Equation(s):
// \key0_counter[11]~0_combout  = ( \key0_held~0_combout  & ( !\debounce_keys[0].db_inst|button_out~q  ) ) # ( !\key0_held~0_combout  & ( (!\key0_counter[25]~DUPLICATE_q ) # (!\debounce_keys[0].db_inst|button_out~q ) ) )

	.dataa(!\key0_counter[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\debounce_keys[0].db_inst|button_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\key0_held~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0_counter[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0_counter[11]~0 .extended_lut = "off";
defparam \key0_counter[11]~0 .lut_mask = 64'hFAFAFAFAF0F0F0F0;
defparam \key0_counter[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N32
dffeas \key0_counter[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \key0_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N33
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( key0_counter[1] ) + ( GND ) + ( \Add0~102  ))
// \Add0~98  = CARRY(( key0_counter[1] ) + ( GND ) + ( \Add0~102  ))

	.dataa(!key0_counter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N35
dffeas \key0_counter[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[1] .is_wysiwyg = "true";
defparam \key0_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N36
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( key0_counter[2] ) + ( GND ) + ( \Add0~98  ))
// \Add0~94  = CARRY(( key0_counter[2] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!key0_counter[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N38
dffeas \key0_counter[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[2] .is_wysiwyg = "true";
defparam \key0_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N39
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( key0_counter[3] ) + ( GND ) + ( \Add0~94  ))
// \Add0~90  = CARRY(( key0_counter[3] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!key0_counter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N41
dffeas \key0_counter[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[3] .is_wysiwyg = "true";
defparam \key0_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( key0_counter[4] ) + ( GND ) + ( \Add0~90  ))
// \Add0~86  = CARRY(( key0_counter[4] ) + ( GND ) + ( \Add0~90  ))

	.dataa(gnd),
	.datab(!key0_counter[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N44
dffeas \key0_counter[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[4] .is_wysiwyg = "true";
defparam \key0_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N45
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( key0_counter[5] ) + ( GND ) + ( \Add0~86  ))
// \Add0~82  = CARRY(( key0_counter[5] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!key0_counter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N47
dffeas \key0_counter[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[5] .is_wysiwyg = "true";
defparam \key0_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N48
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( key0_counter[6] ) + ( GND ) + ( \Add0~82  ))
// \Add0~38  = CARRY(( key0_counter[6] ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!key0_counter[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N50
dffeas \key0_counter[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[6] .is_wysiwyg = "true";
defparam \key0_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N51
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( key0_counter[7] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( key0_counter[7] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!key0_counter[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N52
dffeas \key0_counter[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[7] .is_wysiwyg = "true";
defparam \key0_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N54
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( key0_counter[8] ) + ( GND ) + ( \Add0~42  ))
// \Add0~34  = CARRY(( key0_counter[8] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!key0_counter[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N56
dffeas \key0_counter[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[8] .is_wysiwyg = "true";
defparam \key0_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N57
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \key0_counter[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( \key0_counter[9]~DUPLICATE_q  ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key0_counter[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N59
dffeas \key0_counter[9]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \key0_counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N0
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( key0_counter[10] ) + ( GND ) + ( \Add0~30  ))
// \Add0~26  = CARRY(( key0_counter[10] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!key0_counter[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N1
dffeas \key0_counter[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[10] .is_wysiwyg = "true";
defparam \key0_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N3
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( key0_counter[11] ) + ( GND ) + ( \Add0~26  ))
// \Add0~46  = CARRY(( key0_counter[11] ) + ( GND ) + ( \Add0~26  ))

	.dataa(!key0_counter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N5
dffeas \key0_counter[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[11] .is_wysiwyg = "true";
defparam \key0_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N6
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( key0_counter[12] ) + ( GND ) + ( \Add0~46  ))
// \Add0~58  = CARRY(( key0_counter[12] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(!key0_counter[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N8
dffeas \key0_counter[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[12] .is_wysiwyg = "true";
defparam \key0_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N9
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( key0_counter[13] ) + ( GND ) + ( \Add0~58  ))
// \Add0~54  = CARRY(( key0_counter[13] ) + ( GND ) + ( \Add0~58  ))

	.dataa(!key0_counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N10
dffeas \key0_counter[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[13] .is_wysiwyg = "true";
defparam \key0_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N12
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( key0_counter[14] ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( key0_counter[14] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!key0_counter[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N14
dffeas \key0_counter[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[14] .is_wysiwyg = "true";
defparam \key0_counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( key0_counter[15] ) + ( GND ) + ( \Add0~50  ))
// \Add0~22  = CARRY(( key0_counter[15] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!key0_counter[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N16
dffeas \key0_counter[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[15] .is_wysiwyg = "true";
defparam \key0_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N18
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( key0_counter[16] ) + ( GND ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( key0_counter[16] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!key0_counter[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N19
dffeas \key0_counter[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[16] .is_wysiwyg = "true";
defparam \key0_counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N21
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( key0_counter[17] ) + ( GND ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( key0_counter[17] ) + ( GND ) + ( \Add0~18  ))

	.dataa(!key0_counter[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N23
dffeas \key0_counter[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[17] .is_wysiwyg = "true";
defparam \key0_counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N24
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \key0_counter[18]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( \key0_counter[18]~DUPLICATE_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\key0_counter[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N26
dffeas \key0_counter[18]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_counter[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[18]~DUPLICATE .is_wysiwyg = "true";
defparam \key0_counter[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N27
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( key0_counter[19] ) + ( GND ) + ( \Add0~10  ))
// \Add0~62  = CARRY(( key0_counter[19] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!key0_counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N29
dffeas \key0_counter[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[19] .is_wysiwyg = "true";
defparam \key0_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N30
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( key0_counter[20] ) + ( GND ) + ( \Add0~62  ))
// \Add0~74  = CARRY(( key0_counter[20] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(!key0_counter[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N32
dffeas \key0_counter[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[20]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[20] .is_wysiwyg = "true";
defparam \key0_counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N33
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( key0_counter[21] ) + ( GND ) + ( \Add0~74  ))
// \Add0~70  = CARRY(( key0_counter[21] ) + ( GND ) + ( \Add0~74  ))

	.dataa(!key0_counter[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N35
dffeas \key0_counter[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[21]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[21] .is_wysiwyg = "true";
defparam \key0_counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N36
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( key0_counter[22] ) + ( GND ) + ( \Add0~70  ))
// \Add0~66  = CARRY(( key0_counter[22] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!key0_counter[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N38
dffeas \key0_counter[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[22]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[22] .is_wysiwyg = "true";
defparam \key0_counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N39
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( key0_counter[23] ) + ( GND ) + ( \Add0~66  ))
// \Add0~6  = CARRY(( key0_counter[23] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!key0_counter[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N41
dffeas \key0_counter[23] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[23]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[23] .is_wysiwyg = "true";
defparam \key0_counter[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N43
dffeas \key0_counter[24] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[24]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[24] .is_wysiwyg = "true";
defparam \key0_counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N48
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( key0_counter[21] & ( (key0_counter[19] & (key0_counter[20] & key0_counter[22])) ) )

	.dataa(!key0_counter[19]),
	.datab(!key0_counter[20]),
	.datac(!key0_counter[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!key0_counter[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h0000000001010101;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N58
dffeas \key0_counter[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[9] .is_wysiwyg = "true";
defparam \key0_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N12
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( !key0_counter[9] & ( (!key0_counter[8] & (!key0_counter[10] & (!key0_counter[6] & !key0_counter[7]))) ) )

	.dataa(!key0_counter[8]),
	.datab(!key0_counter[10]),
	.datac(!key0_counter[6]),
	.datad(!key0_counter[7]),
	.datae(gnd),
	.dataf(!key0_counter[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h8000800000000000;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y3_N13
dffeas \key0_counter[14]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \key0_counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N9
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( key0_counter[12] & ( (key0_counter[11] & (\key0_counter[14]~DUPLICATE_q  & key0_counter[13])) ) )

	.dataa(!key0_counter[11]),
	.datab(gnd),
	.datac(!\key0_counter[14]~DUPLICATE_q ),
	.datad(!key0_counter[13]),
	.datae(gnd),
	.dataf(!key0_counter[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h0000000000050005;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N3
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \LessThan1~1_combout  & ( (key0_counter[16] & ((!\LessThan1~0_combout ) # (key0_counter[15]))) ) ) # ( !\LessThan1~1_combout  & ( (key0_counter[16] & key0_counter[15]) ) )

	.dataa(!key0_counter[16]),
	.datab(!key0_counter[15]),
	.datac(!\LessThan1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h1111111151515151;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N57
cyclonev_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = ( \key0_counter[18]~DUPLICATE_q  & ( (!key0_counter[23] & ((!\LessThan1~3_combout ) # ((!key0_counter[17] & !\LessThan1~2_combout )))) ) ) # ( !\key0_counter[18]~DUPLICATE_q  & ( !key0_counter[23] ) )

	.dataa(!key0_counter[17]),
	.datab(!key0_counter[23]),
	.datac(!\LessThan1~3_combout ),
	.datad(!\LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\key0_counter[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~0 .extended_lut = "off";
defparam \always0~0 .lut_mask = 64'hCCCCCCCCC8C0C8C0;
defparam \always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N15
cyclonev_lcell_comb \key0_held~0 (
// Equation(s):
// \key0_held~0_combout  = ( !\always0~0_combout  & ( key0_counter[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!key0_counter[24]),
	.datae(gnd),
	.dataf(!\always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0_held~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0_held~0 .extended_lut = "off";
defparam \key0_held~0 .lut_mask = 64'h00FF00FF00000000;
defparam \key0_held~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y6_N54
cyclonev_lcell_comb \key0_held~1 (
// Equation(s):
// \key0_held~1_combout  = ( \debug_key0_held~reg0_q  & ( \key0_counter[25]~DUPLICATE_q  ) ) # ( !\debug_key0_held~reg0_q  & ( \key0_counter[25]~DUPLICATE_q  ) ) # ( \debug_key0_held~reg0_q  & ( !\key0_counter[25]~DUPLICATE_q  ) ) # ( 
// !\debug_key0_held~reg0_q  & ( !\key0_counter[25]~DUPLICATE_q  & ( \key0_held~0_combout  ) ) )

	.dataa(!\key0_held~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debug_key0_held~reg0_q ),
	.dataf(!\key0_counter[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\key0_held~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \key0_held~1 .extended_lut = "off";
defparam \key0_held~1 .lut_mask = 64'h5555FFFFFFFFFFFF;
defparam \key0_held~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y6_N56
dffeas \debug_key0_held~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\key0_held~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug_key0_held~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug_key0_held~reg0 .is_wysiwyg = "true";
defparam \debug_key0_held~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N47
dffeas \Display|resetGen|resetSync[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|resetGen|resetSync[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|resetGen|resetSync [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|resetGen|resetSync[0] .is_wysiwyg = "true";
defparam \Display|resetGen|resetSync[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N37
dffeas \Display|resetGen|resetSync[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|resetGen|resetSync [0]),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|resetGen|resetSync [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|resetGen|resetSync[1] .is_wysiwyg = "true";
defparam \Display|resetGen|resetSync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N10
dffeas \Display|resetGen|resetSync[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|resetGen|resetSync [1]),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|resetGen|resetSync [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|resetGen|resetSync[2] .is_wysiwyg = "true";
defparam \Display|resetGen|resetSync[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N56
dffeas \Display|resetGen|resetSync[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|resetGen|resetSync [2]),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|resetGen|resetSync [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|resetGen|resetSync[3] .is_wysiwyg = "true";
defparam \Display|resetGen|resetSync[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y11_N59
dffeas \Display|LT24Interface|writeDly (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|writeDly~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|writeDly .is_wysiwyg = "true";
defparam \Display|LT24Interface|writeDly .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N0
cyclonev_lcell_comb \pixelWrite~feeder (
// Equation(s):
// \pixelWrite~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelWrite~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelWrite~feeder .extended_lut = "off";
defparam \pixelWrite~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \pixelWrite~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y12_N1
dffeas pixelWrite(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pixelWrite~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pixelWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam pixelWrite.is_wysiwyg = "true";
defparam pixelWrite.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N9
cyclonev_lcell_comb \Display|stateMachine.INIT_STATE~feeder (
// Equation(s):
// \Display|stateMachine.INIT_STATE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|stateMachine.INIT_STATE~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|stateMachine.INIT_STATE~feeder .extended_lut = "off";
defparam \Display|stateMachine.INIT_STATE~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \Display|stateMachine.INIT_STATE~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N10
dffeas \Display|stateMachine.INIT_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|stateMachine.INIT_STATE~feeder_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.INIT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.INIT_STATE .is_wysiwyg = "true";
defparam \Display|stateMachine.INIT_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N44
dffeas \Display|displayWrite (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector36~2_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayWrite .is_wysiwyg = "true";
defparam \Display|displayWrite .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N27
cyclonev_lcell_comb \Display|LT24Interface|counter[0]~0 (
// Equation(s):
// \Display|LT24Interface|counter[0]~0_combout  = !\Display|LT24Interface|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Display|LT24Interface|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|LT24Interface|counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|counter[0]~0 .extended_lut = "off";
defparam \Display|LT24Interface|counter[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \Display|LT24Interface|counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N29
dffeas \Display|LT24Interface|counter[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[0] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N30
cyclonev_lcell_comb \Display|LT24Interface|Add0~85 (
// Equation(s):
// \Display|LT24Interface|Add0~85_sumout  = SUM(( \Display|LT24Interface|counter [0] ) + ( \Display|LT24Interface|counter [1] ) + ( !VCC ))
// \Display|LT24Interface|Add0~86  = CARRY(( \Display|LT24Interface|counter [0] ) + ( \Display|LT24Interface|counter [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Display|LT24Interface|counter [1]),
	.datac(!\Display|LT24Interface|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~85_sumout ),
	.cout(\Display|LT24Interface|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~85 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~85 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Display|LT24Interface|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N32
dffeas \Display|LT24Interface|counter[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[1] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N33
cyclonev_lcell_comb \Display|LT24Interface|Add0~81 (
// Equation(s):
// \Display|LT24Interface|Add0~81_sumout  = SUM(( \Display|LT24Interface|counter [2] ) + ( GND ) + ( \Display|LT24Interface|Add0~86  ))
// \Display|LT24Interface|Add0~82  = CARRY(( \Display|LT24Interface|counter [2] ) + ( GND ) + ( \Display|LT24Interface|Add0~86  ))

	.dataa(!\Display|LT24Interface|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~81_sumout ),
	.cout(\Display|LT24Interface|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~81 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Display|LT24Interface|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N35
dffeas \Display|LT24Interface|counter[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[2] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N36
cyclonev_lcell_comb \Display|LT24Interface|Add0~77 (
// Equation(s):
// \Display|LT24Interface|Add0~77_sumout  = SUM(( \Display|LT24Interface|counter [3] ) + ( GND ) + ( \Display|LT24Interface|Add0~82  ))
// \Display|LT24Interface|Add0~78  = CARRY(( \Display|LT24Interface|counter [3] ) + ( GND ) + ( \Display|LT24Interface|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~77_sumout ),
	.cout(\Display|LT24Interface|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~77 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Display|LT24Interface|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N38
dffeas \Display|LT24Interface|counter[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[3] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N39
cyclonev_lcell_comb \Display|LT24Interface|Add0~73 (
// Equation(s):
// \Display|LT24Interface|Add0~73_sumout  = SUM(( \Display|LT24Interface|counter [4] ) + ( GND ) + ( \Display|LT24Interface|Add0~78  ))
// \Display|LT24Interface|Add0~74  = CARRY(( \Display|LT24Interface|counter [4] ) + ( GND ) + ( \Display|LT24Interface|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~73_sumout ),
	.cout(\Display|LT24Interface|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~73 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Display|LT24Interface|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N41
dffeas \Display|LT24Interface|counter[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[4] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N42
cyclonev_lcell_comb \Display|LT24Interface|Add0~69 (
// Equation(s):
// \Display|LT24Interface|Add0~69_sumout  = SUM(( \Display|LT24Interface|counter [5] ) + ( GND ) + ( \Display|LT24Interface|Add0~74  ))
// \Display|LT24Interface|Add0~70  = CARRY(( \Display|LT24Interface|counter [5] ) + ( GND ) + ( \Display|LT24Interface|Add0~74  ))

	.dataa(gnd),
	.datab(!\Display|LT24Interface|counter [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~69_sumout ),
	.cout(\Display|LT24Interface|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~69 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \Display|LT24Interface|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N44
dffeas \Display|LT24Interface|counter[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[5] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N45
cyclonev_lcell_comb \Display|LT24Interface|Add0~65 (
// Equation(s):
// \Display|LT24Interface|Add0~65_sumout  = SUM(( \Display|LT24Interface|counter [6] ) + ( GND ) + ( \Display|LT24Interface|Add0~70  ))
// \Display|LT24Interface|Add0~66  = CARRY(( \Display|LT24Interface|counter [6] ) + ( GND ) + ( \Display|LT24Interface|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~65_sumout ),
	.cout(\Display|LT24Interface|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~65 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Display|LT24Interface|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N47
dffeas \Display|LT24Interface|counter[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[6] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N48
cyclonev_lcell_comb \Display|LT24Interface|Add0~49 (
// Equation(s):
// \Display|LT24Interface|Add0~49_sumout  = SUM(( \Display|LT24Interface|counter [7] ) + ( GND ) + ( \Display|LT24Interface|Add0~66  ))
// \Display|LT24Interface|Add0~50  = CARRY(( \Display|LT24Interface|counter [7] ) + ( GND ) + ( \Display|LT24Interface|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~49_sumout ),
	.cout(\Display|LT24Interface|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~49 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Display|LT24Interface|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N50
dffeas \Display|LT24Interface|counter[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[7] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N51
cyclonev_lcell_comb \Display|LT24Interface|Add0~45 (
// Equation(s):
// \Display|LT24Interface|Add0~45_sumout  = SUM(( \Display|LT24Interface|counter [8] ) + ( GND ) + ( \Display|LT24Interface|Add0~50  ))
// \Display|LT24Interface|Add0~46  = CARRY(( \Display|LT24Interface|counter [8] ) + ( GND ) + ( \Display|LT24Interface|Add0~50  ))

	.dataa(!\Display|LT24Interface|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~45_sumout ),
	.cout(\Display|LT24Interface|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~45 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Display|LT24Interface|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N53
dffeas \Display|LT24Interface|counter[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[8] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N54
cyclonev_lcell_comb \Display|LT24Interface|Add0~41 (
// Equation(s):
// \Display|LT24Interface|Add0~41_sumout  = SUM(( \Display|LT24Interface|counter [9] ) + ( GND ) + ( \Display|LT24Interface|Add0~46  ))
// \Display|LT24Interface|Add0~42  = CARRY(( \Display|LT24Interface|counter [9] ) + ( GND ) + ( \Display|LT24Interface|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~41_sumout ),
	.cout(\Display|LT24Interface|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~41 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Display|LT24Interface|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N56
dffeas \Display|LT24Interface|counter[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[9] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N57
cyclonev_lcell_comb \Display|LT24Interface|Add0~37 (
// Equation(s):
// \Display|LT24Interface|Add0~37_sumout  = SUM(( \Display|LT24Interface|counter [10] ) + ( GND ) + ( \Display|LT24Interface|Add0~42  ))
// \Display|LT24Interface|Add0~38  = CARRY(( \Display|LT24Interface|counter [10] ) + ( GND ) + ( \Display|LT24Interface|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~37_sumout ),
	.cout(\Display|LT24Interface|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~37 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Display|LT24Interface|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y12_N59
dffeas \Display|LT24Interface|counter[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[10] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N0
cyclonev_lcell_comb \Display|LT24Interface|Add0~33 (
// Equation(s):
// \Display|LT24Interface|Add0~33_sumout  = SUM(( \Display|LT24Interface|counter [11] ) + ( GND ) + ( \Display|LT24Interface|Add0~38  ))
// \Display|LT24Interface|Add0~34  = CARRY(( \Display|LT24Interface|counter [11] ) + ( GND ) + ( \Display|LT24Interface|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~33_sumout ),
	.cout(\Display|LT24Interface|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~33 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Display|LT24Interface|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N1
dffeas \Display|LT24Interface|counter[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[11] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N3
cyclonev_lcell_comb \Display|LT24Interface|Add0~61 (
// Equation(s):
// \Display|LT24Interface|Add0~61_sumout  = SUM(( \Display|LT24Interface|counter [12] ) + ( GND ) + ( \Display|LT24Interface|Add0~34  ))
// \Display|LT24Interface|Add0~62  = CARRY(( \Display|LT24Interface|counter [12] ) + ( GND ) + ( \Display|LT24Interface|Add0~34  ))

	.dataa(!\Display|LT24Interface|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~61_sumout ),
	.cout(\Display|LT24Interface|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~61 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Display|LT24Interface|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N5
dffeas \Display|LT24Interface|counter[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[12] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N6
cyclonev_lcell_comb \Display|LT24Interface|Add0~57 (
// Equation(s):
// \Display|LT24Interface|Add0~57_sumout  = SUM(( \Display|LT24Interface|counter [13] ) + ( GND ) + ( \Display|LT24Interface|Add0~62  ))
// \Display|LT24Interface|Add0~58  = CARRY(( \Display|LT24Interface|counter [13] ) + ( GND ) + ( \Display|LT24Interface|Add0~62  ))

	.dataa(gnd),
	.datab(!\Display|LT24Interface|counter [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~57_sumout ),
	.cout(\Display|LT24Interface|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~57 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Display|LT24Interface|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N8
dffeas \Display|LT24Interface|counter[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[13] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N9
cyclonev_lcell_comb \Display|LT24Interface|Add0~53 (
// Equation(s):
// \Display|LT24Interface|Add0~53_sumout  = SUM(( \Display|LT24Interface|counter [14] ) + ( GND ) + ( \Display|LT24Interface|Add0~58  ))
// \Display|LT24Interface|Add0~54  = CARRY(( \Display|LT24Interface|counter [14] ) + ( GND ) + ( \Display|LT24Interface|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~53_sumout ),
	.cout(\Display|LT24Interface|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~53 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Display|LT24Interface|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N11
dffeas \Display|LT24Interface|counter[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[14] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N12
cyclonev_lcell_comb \Display|LT24Interface|Add0~29 (
// Equation(s):
// \Display|LT24Interface|Add0~29_sumout  = SUM(( \Display|LT24Interface|counter [15] ) + ( GND ) + ( \Display|LT24Interface|Add0~54  ))
// \Display|LT24Interface|Add0~30  = CARRY(( \Display|LT24Interface|counter [15] ) + ( GND ) + ( \Display|LT24Interface|Add0~54  ))

	.dataa(gnd),
	.datab(!\Display|LT24Interface|counter [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~29_sumout ),
	.cout(\Display|LT24Interface|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~29 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Display|LT24Interface|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N14
dffeas \Display|LT24Interface|counter[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[15] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N15
cyclonev_lcell_comb \Display|LT24Interface|Add0~25 (
// Equation(s):
// \Display|LT24Interface|Add0~25_sumout  = SUM(( \Display|LT24Interface|counter [16] ) + ( GND ) + ( \Display|LT24Interface|Add0~30  ))
// \Display|LT24Interface|Add0~26  = CARRY(( \Display|LT24Interface|counter [16] ) + ( GND ) + ( \Display|LT24Interface|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~25_sumout ),
	.cout(\Display|LT24Interface|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~25 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Display|LT24Interface|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N17
dffeas \Display|LT24Interface|counter[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[16] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N18
cyclonev_lcell_comb \Display|LT24Interface|Add0~21 (
// Equation(s):
// \Display|LT24Interface|Add0~21_sumout  = SUM(( \Display|LT24Interface|counter [17] ) + ( GND ) + ( \Display|LT24Interface|Add0~26  ))
// \Display|LT24Interface|Add0~22  = CARRY(( \Display|LT24Interface|counter [17] ) + ( GND ) + ( \Display|LT24Interface|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~21_sumout ),
	.cout(\Display|LT24Interface|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~21 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Display|LT24Interface|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N20
dffeas \Display|LT24Interface|counter[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[17] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N21
cyclonev_lcell_comb \Display|LT24Interface|Add0~17 (
// Equation(s):
// \Display|LT24Interface|Add0~17_sumout  = SUM(( \Display|LT24Interface|counter [18] ) + ( GND ) + ( \Display|LT24Interface|Add0~22  ))
// \Display|LT24Interface|Add0~18  = CARRY(( \Display|LT24Interface|counter [18] ) + ( GND ) + ( \Display|LT24Interface|Add0~22  ))

	.dataa(!\Display|LT24Interface|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~17_sumout ),
	.cout(\Display|LT24Interface|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~17 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Display|LT24Interface|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N23
dffeas \Display|LT24Interface|counter[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[18] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N24
cyclonev_lcell_comb \Display|LT24Interface|Add0~13 (
// Equation(s):
// \Display|LT24Interface|Add0~13_sumout  = SUM(( \Display|LT24Interface|counter [19] ) + ( GND ) + ( \Display|LT24Interface|Add0~18  ))
// \Display|LT24Interface|Add0~14  = CARRY(( \Display|LT24Interface|counter [19] ) + ( GND ) + ( \Display|LT24Interface|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~13_sumout ),
	.cout(\Display|LT24Interface|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~13 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Display|LT24Interface|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N26
dffeas \Display|LT24Interface|counter[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[19] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N27
cyclonev_lcell_comb \Display|LT24Interface|Add0~9 (
// Equation(s):
// \Display|LT24Interface|Add0~9_sumout  = SUM(( \Display|LT24Interface|counter [20] ) + ( GND ) + ( \Display|LT24Interface|Add0~14  ))
// \Display|LT24Interface|Add0~10  = CARRY(( \Display|LT24Interface|counter [20] ) + ( GND ) + ( \Display|LT24Interface|Add0~14  ))

	.dataa(!\Display|LT24Interface|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~9_sumout ),
	.cout(\Display|LT24Interface|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~9 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Display|LT24Interface|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N29
dffeas \Display|LT24Interface|counter[20] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[20] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N30
cyclonev_lcell_comb \Display|LT24Interface|Add0~5 (
// Equation(s):
// \Display|LT24Interface|Add0~5_sumout  = SUM(( \Display|LT24Interface|counter [21] ) + ( GND ) + ( \Display|LT24Interface|Add0~10  ))
// \Display|LT24Interface|Add0~6  = CARRY(( \Display|LT24Interface|counter [21] ) + ( GND ) + ( \Display|LT24Interface|Add0~10  ))

	.dataa(gnd),
	.datab(!\Display|LT24Interface|counter [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~5_sumout ),
	.cout(\Display|LT24Interface|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~5 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Display|LT24Interface|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N32
dffeas \Display|LT24Interface|counter[21] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[21] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N51
cyclonev_lcell_comb \Display|LT24Interface|LessThan0~1 (
// Equation(s):
// \Display|LT24Interface|LessThan0~1_combout  = ( !\Display|LT24Interface|counter [14] & ( (!\Display|LT24Interface|counter [13] & !\Display|LT24Interface|counter [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|LT24Interface|counter [13]),
	.datad(!\Display|LT24Interface|counter [12]),
	.datae(gnd),
	.dataf(!\Display|LT24Interface|counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|LT24Interface|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|LessThan0~1 .extended_lut = "off";
defparam \Display|LT24Interface|LessThan0~1 .lut_mask = 64'hF000F00000000000;
defparam \Display|LT24Interface|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y12_N24
cyclonev_lcell_comb \Display|LT24Interface|LessThan0~0 (
// Equation(s):
// \Display|LT24Interface|LessThan0~0_combout  = ( \Display|LT24Interface|counter [7] & ( (\Display|LT24Interface|counter [10] & (\Display|LT24Interface|counter [11] & ((\Display|LT24Interface|counter [8]) # (\Display|LT24Interface|counter [9])))) ) ) # ( 
// !\Display|LT24Interface|counter [7] & ( (\Display|LT24Interface|counter [9] & (\Display|LT24Interface|counter [10] & \Display|LT24Interface|counter [11])) ) )

	.dataa(!\Display|LT24Interface|counter [9]),
	.datab(!\Display|LT24Interface|counter [10]),
	.datac(!\Display|LT24Interface|counter [8]),
	.datad(!\Display|LT24Interface|counter [11]),
	.datae(gnd),
	.dataf(!\Display|LT24Interface|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|LT24Interface|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|LessThan0~0 .extended_lut = "off";
defparam \Display|LT24Interface|LessThan0~0 .lut_mask = 64'h0011001100130013;
defparam \Display|LT24Interface|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N48
cyclonev_lcell_comb \Display|LT24Interface|LessThan0~2 (
// Equation(s):
// \Display|LT24Interface|LessThan0~2_combout  = ( \Display|LT24Interface|counter [15] & ( (\Display|LT24Interface|counter [16] & (\Display|LT24Interface|counter [17] & ((!\Display|LT24Interface|LessThan0~1_combout ) # 
// (\Display|LT24Interface|LessThan0~0_combout )))) ) )

	.dataa(!\Display|LT24Interface|LessThan0~1_combout ),
	.datab(!\Display|LT24Interface|counter [16]),
	.datac(!\Display|LT24Interface|counter [17]),
	.datad(!\Display|LT24Interface|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\Display|LT24Interface|counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|LT24Interface|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|LessThan0~2 .extended_lut = "off";
defparam \Display|LT24Interface|LessThan0~2 .lut_mask = 64'h0000000002030203;
defparam \Display|LT24Interface|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N33
cyclonev_lcell_comb \Display|LT24Interface|Add0~1 (
// Equation(s):
// \Display|LT24Interface|Add0~1_sumout  = SUM(( \Display|LT24Interface|counter [22] ) + ( GND ) + ( \Display|LT24Interface|Add0~6  ))

	.dataa(!\Display|LT24Interface|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|LT24Interface|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|LT24Interface|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|Add0~1 .extended_lut = "off";
defparam \Display|LT24Interface|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Display|LT24Interface|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N35
dffeas \Display|LT24Interface|counter[22] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|LT24Interface|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|LT24Interface|LessThan0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|LT24Interface|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|LT24Interface|counter[22] .is_wysiwyg = "true";
defparam \Display|LT24Interface|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N42
cyclonev_lcell_comb \Display|LT24Interface|LessThan0~3 (
// Equation(s):
// \Display|LT24Interface|LessThan0~3_combout  = ( \Display|LT24Interface|counter [20] & ( \Display|LT24Interface|counter [22] & ( (!\Display|LT24Interface|counter [21] & ((!\Display|LT24Interface|counter [19]) # ((!\Display|LT24Interface|counter [18] & 
// !\Display|LT24Interface|LessThan0~2_combout )))) ) ) ) # ( !\Display|LT24Interface|counter [20] & ( \Display|LT24Interface|counter [22] & ( !\Display|LT24Interface|counter [21] ) ) ) # ( \Display|LT24Interface|counter [20] & ( 
// !\Display|LT24Interface|counter [22] ) ) # ( !\Display|LT24Interface|counter [20] & ( !\Display|LT24Interface|counter [22] ) )

	.dataa(!\Display|LT24Interface|counter [19]),
	.datab(!\Display|LT24Interface|counter [21]),
	.datac(!\Display|LT24Interface|counter [18]),
	.datad(!\Display|LT24Interface|LessThan0~2_combout ),
	.datae(!\Display|LT24Interface|counter [20]),
	.dataf(!\Display|LT24Interface|counter [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|LT24Interface|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|LessThan0~3 .extended_lut = "off";
defparam \Display|LT24Interface|LessThan0~3 .lut_mask = 64'hFFFFFFFFCCCCC888;
defparam \Display|LT24Interface|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N0
cyclonev_lcell_comb \Display|Add0~25 (
// Equation(s):
// \Display|Add0~25_sumout  = SUM(( \Display|initDataRomAddr [0] ) + ( VCC ) + ( !VCC ))
// \Display|Add0~26  = CARRY(( \Display|initDataRomAddr [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Display|initDataRomAddr [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|Add0~25_sumout ),
	.cout(\Display|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Display|Add0~25 .extended_lut = "off";
defparam \Display|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \Display|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N15
cyclonev_lcell_comb \Display|Selector1~0 (
// Equation(s):
// \Display|Selector1~0_combout  = ( \Display|stateMachine.INIT_STATE~q  & ( (\Display|stateMachine.LOAD_STATE~q  & (!\Display|LessThan0~0_combout  & \Display|LT24Interface|ready~combout )) ) ) # ( !\Display|stateMachine.INIT_STATE~q  & ( 
// (!\Display|stateMachine.LOAD_STATE~q ) # ((!\Display|LessThan0~0_combout  & \Display|LT24Interface|ready~combout )) ) )

	.dataa(gnd),
	.datab(!\Display|stateMachine.LOAD_STATE~q ),
	.datac(!\Display|LessThan0~0_combout ),
	.datad(!\Display|LT24Interface|ready~combout ),
	.datae(gnd),
	.dataf(!\Display|stateMachine.INIT_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector1~0 .extended_lut = "off";
defparam \Display|Selector1~0 .lut_mask = 64'hCCFCCCFC00300030;
defparam \Display|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N1
dffeas \Display|initDataRomAddr[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.LOAD_STATE~q ),
	.sload(gnd),
	.ena(\Display|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRomAddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRomAddr[0] .is_wysiwyg = "true";
defparam \Display|initDataRomAddr[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N3
cyclonev_lcell_comb \Display|Add0~13 (
// Equation(s):
// \Display|Add0~13_sumout  = SUM(( \Display|initDataRomAddr [1] ) + ( GND ) + ( \Display|Add0~26  ))
// \Display|Add0~14  = CARRY(( \Display|initDataRomAddr [1] ) + ( GND ) + ( \Display|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Display|initDataRomAddr [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|Add0~13_sumout ),
	.cout(\Display|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Display|Add0~13 .extended_lut = "off";
defparam \Display|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Display|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N5
dffeas \Display|initDataRomAddr[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.LOAD_STATE~q ),
	.sload(gnd),
	.ena(\Display|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRomAddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRomAddr[1] .is_wysiwyg = "true";
defparam \Display|initDataRomAddr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N6
cyclonev_lcell_comb \Display|Add0~9 (
// Equation(s):
// \Display|Add0~9_sumout  = SUM(( \Display|initDataRomAddr [2] ) + ( GND ) + ( \Display|Add0~14  ))
// \Display|Add0~10  = CARRY(( \Display|initDataRomAddr [2] ) + ( GND ) + ( \Display|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Display|initDataRomAddr [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|Add0~9_sumout ),
	.cout(\Display|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Display|Add0~9 .extended_lut = "off";
defparam \Display|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Display|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N7
dffeas \Display|initDataRomAddr[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.LOAD_STATE~q ),
	.sload(gnd),
	.ena(\Display|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRomAddr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRomAddr[2] .is_wysiwyg = "true";
defparam \Display|initDataRomAddr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N9
cyclonev_lcell_comb \Display|Add0~21 (
// Equation(s):
// \Display|Add0~21_sumout  = SUM(( \Display|initDataRomAddr [3] ) + ( GND ) + ( \Display|Add0~10  ))
// \Display|Add0~22  = CARRY(( \Display|initDataRomAddr [3] ) + ( GND ) + ( \Display|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Display|initDataRomAddr [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|Add0~21_sumout ),
	.cout(\Display|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Display|Add0~21 .extended_lut = "off";
defparam \Display|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Display|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N10
dffeas \Display|initDataRomAddr[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.LOAD_STATE~q ),
	.sload(gnd),
	.ena(\Display|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRomAddr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRomAddr[3] .is_wysiwyg = "true";
defparam \Display|initDataRomAddr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N12
cyclonev_lcell_comb \Display|Add0~17 (
// Equation(s):
// \Display|Add0~17_sumout  = SUM(( \Display|initDataRomAddr [4] ) + ( GND ) + ( \Display|Add0~22  ))
// \Display|Add0~18  = CARRY(( \Display|initDataRomAddr [4] ) + ( GND ) + ( \Display|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Display|initDataRomAddr [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|Add0~17_sumout ),
	.cout(\Display|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Display|Add0~17 .extended_lut = "off";
defparam \Display|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Display|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N13
dffeas \Display|initDataRomAddr[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.LOAD_STATE~q ),
	.sload(gnd),
	.ena(\Display|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRomAddr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRomAddr[4] .is_wysiwyg = "true";
defparam \Display|initDataRomAddr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N15
cyclonev_lcell_comb \Display|Add0~5 (
// Equation(s):
// \Display|Add0~5_sumout  = SUM(( \Display|initDataRomAddr [5] ) + ( GND ) + ( \Display|Add0~18  ))
// \Display|Add0~6  = CARRY(( \Display|initDataRomAddr [5] ) + ( GND ) + ( \Display|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Display|initDataRomAddr [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|Add0~5_sumout ),
	.cout(\Display|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Display|Add0~5 .extended_lut = "off";
defparam \Display|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Display|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N16
dffeas \Display|initDataRomAddr[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.LOAD_STATE~q ),
	.sload(gnd),
	.ena(\Display|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRomAddr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRomAddr[5] .is_wysiwyg = "true";
defparam \Display|initDataRomAddr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N18
cyclonev_lcell_comb \Display|Add0~1 (
// Equation(s):
// \Display|Add0~1_sumout  = SUM(( \Display|initDataRomAddr [6] ) + ( GND ) + ( \Display|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Display|initDataRomAddr [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Display|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Display|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Add0~1 .extended_lut = "off";
defparam \Display|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Display|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N20
dffeas \Display|initDataRomAddr[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.LOAD_STATE~q ),
	.sload(gnd),
	.ena(\Display|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRomAddr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRomAddr[6] .is_wysiwyg = "true";
defparam \Display|initDataRomAddr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N14
dffeas \Display|initDataRomAddr[4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.LOAD_STATE~q ),
	.sload(gnd),
	.ena(\Display|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRomAddr[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRomAddr[4]~DUPLICATE .is_wysiwyg = "true";
defparam \Display|initDataRomAddr[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N36
cyclonev_lcell_comb \Display|LessThan0~0 (
// Equation(s):
// \Display|LessThan0~0_combout  = ( \Display|initDataRomAddr [1] & ( \Display|initDataRomAddr [2] & ( (\Display|initDataRomAddr [6] & \Display|initDataRomAddr [5]) ) ) ) # ( !\Display|initDataRomAddr [1] & ( \Display|initDataRomAddr [2] & ( 
// (\Display|initDataRomAddr [6] & (\Display|initDataRomAddr [5] & ((\Display|initDataRomAddr [3]) # (\Display|initDataRomAddr[4]~DUPLICATE_q )))) ) ) ) # ( \Display|initDataRomAddr [1] & ( !\Display|initDataRomAddr [2] & ( (\Display|initDataRomAddr [6] & 
// (\Display|initDataRomAddr [5] & ((\Display|initDataRomAddr [3]) # (\Display|initDataRomAddr[4]~DUPLICATE_q )))) ) ) ) # ( !\Display|initDataRomAddr [1] & ( !\Display|initDataRomAddr [2] & ( (\Display|initDataRomAddr [6] & (\Display|initDataRomAddr [5] & 
// ((\Display|initDataRomAddr [3]) # (\Display|initDataRomAddr[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\Display|initDataRomAddr [6]),
	.datab(!\Display|initDataRomAddr[4]~DUPLICATE_q ),
	.datac(!\Display|initDataRomAddr [3]),
	.datad(!\Display|initDataRomAddr [5]),
	.datae(!\Display|initDataRomAddr [1]),
	.dataf(!\Display|initDataRomAddr [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|LessThan0~0 .extended_lut = "off";
defparam \Display|LessThan0~0 .lut_mask = 64'h0015001500150055;
defparam \Display|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N18
cyclonev_lcell_comb \Display|Selector9~1 (
// Equation(s):
// \Display|Selector9~1_combout  = ( \Display|stateMachine.LOAD_STATE~q  & ( \Display|stateMachine.INIT_STATE~q  & ( (!\Display|LT24Interface|ready~combout ) # ((!\Display|LessThan0~0_combout  & ((!\pixelWrite~q ) # (!\Display|stateMachine.IDLE_STATE~q )))) 
// ) ) ) # ( \Display|stateMachine.LOAD_STATE~q  & ( !\Display|stateMachine.INIT_STATE~q  & ( (!\Display|LT24Interface|ready~combout ) # ((!\Display|LessThan0~0_combout  & ((!\pixelWrite~q ) # (!\Display|stateMachine.IDLE_STATE~q )))) ) ) ) # ( 
// !\Display|stateMachine.LOAD_STATE~q  & ( !\Display|stateMachine.INIT_STATE~q  & ( (!\pixelWrite~q ) # ((!\Display|stateMachine.IDLE_STATE~q ) # (!\Display|LT24Interface|ready~combout )) ) ) )

	.dataa(!\pixelWrite~q ),
	.datab(!\Display|LessThan0~0_combout ),
	.datac(!\Display|stateMachine.IDLE_STATE~q ),
	.datad(!\Display|LT24Interface|ready~combout ),
	.datae(!\Display|stateMachine.LOAD_STATE~q ),
	.dataf(!\Display|stateMachine.INIT_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector9~1 .extended_lut = "off";
defparam \Display|Selector9~1 .lut_mask = 64'hFFFAFFC80000FFC8;
defparam \Display|Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N20
dffeas \Display|stateMachine.LOAD_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.LOAD_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.LOAD_STATE .is_wysiwyg = "true";
defparam \Display|stateMachine.LOAD_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N41
dffeas \Display|stateMachine.YHADDR_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|stateMachine.PASET_STATE~q ),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|LT24Interface|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.YHADDR_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.YHADDR_STATE .is_wysiwyg = "true";
defparam \Display|stateMachine.YHADDR_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N21
cyclonev_lcell_comb \Display|Selector35~0 (
// Equation(s):
// \Display|Selector35~0_combout  = ( !\Display|stateMachine.PASET_STATE~q  & ( !\Display|stateMachine.YHADDR_STATE~q  & ( (!\Display|stateMachine.CASET_STATE~q  & (!\Display|stateMachine.XHADDR_STATE~q  & !\Display|stateMachine.WRITE_STATE~q )) ) ) )

	.dataa(!\Display|stateMachine.CASET_STATE~q ),
	.datab(!\Display|stateMachine.XHADDR_STATE~q ),
	.datac(!\Display|stateMachine.WRITE_STATE~q ),
	.datad(gnd),
	.datae(!\Display|stateMachine.PASET_STATE~q ),
	.dataf(!\Display|stateMachine.YHADDR_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector35~0 .extended_lut = "off";
defparam \Display|Selector35~0 .lut_mask = 64'h8080000000000000;
defparam \Display|Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N3
cyclonev_lcell_comb \Display|Selector36~0 (
// Equation(s):
// \Display|Selector36~0_combout  = ( !\Display|stateMachine.XLADDR_STATE~q  & ( (!\Display|stateMachine.LOAD_STATE~q  & (\Display|Selector35~0_combout  & !\Display|stateMachine.YLADDR_STATE~q )) ) )

	.dataa(gnd),
	.datab(!\Display|stateMachine.LOAD_STATE~q ),
	.datac(!\Display|Selector35~0_combout ),
	.datad(!\Display|stateMachine.YLADDR_STATE~q ),
	.datae(gnd),
	.dataf(!\Display|stateMachine.XLADDR_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector36~0 .extended_lut = "off";
defparam \Display|Selector36~0 .lut_mask = 64'h0C000C0000000000;
defparam \Display|Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N33
cyclonev_lcell_comb \Display|Selector36~1 (
// Equation(s):
// \Display|Selector36~1_combout  = ( \Display|Selector36~0_combout  & ( (!\Display|stateMachine.INIT_STATE~q  & \Display|displayWrite~q ) ) ) # ( !\Display|Selector36~0_combout  & ( (!\Display|LT24Interface|LessThan0~3_combout ) # (\Display|displayWrite~q ) 
// ) )

	.dataa(gnd),
	.datab(!\Display|stateMachine.INIT_STATE~q ),
	.datac(!\Display|displayWrite~q ),
	.datad(!\Display|LT24Interface|LessThan0~3_combout ),
	.datae(gnd),
	.dataf(!\Display|Selector36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector36~1 .extended_lut = "off";
defparam \Display|Selector36~1 .lut_mask = 64'hFF0FFF0F0C0C0C0C;
defparam \Display|Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N42
cyclonev_lcell_comb \Display|Selector36~2 (
// Equation(s):
// \Display|Selector36~2_combout  = ( \Display|Selector36~1_combout  ) # ( !\Display|Selector36~1_combout  & ( (\Display|stateMachine.IDLE_STATE~q  & (\pixelWrite~q  & \Display|LT24Interface|ready~combout )) ) )

	.dataa(!\Display|stateMachine.IDLE_STATE~q ),
	.datab(gnd),
	.datac(!\pixelWrite~q ),
	.datad(!\Display|LT24Interface|ready~combout ),
	.datae(gnd),
	.dataf(!\Display|Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector36~2 .extended_lut = "off";
defparam \Display|Selector36~2 .lut_mask = 64'h00050005FFFFFFFF;
defparam \Display|Selector36~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N43
dffeas \Display|displayWrite~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector36~2_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayWrite~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayWrite~DUPLICATE .is_wysiwyg = "true";
defparam \Display|displayWrite~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N57
cyclonev_lcell_comb \Display|LT24Interface|ready~0 (
// Equation(s):
// \Display|LT24Interface|ready~0_combout  = ( \Display|displayWrite~DUPLICATE_q  & ( !\Display|LT24Interface|writeDly~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Display|LT24Interface|writeDly~q ),
	.datae(gnd),
	.dataf(!\Display|displayWrite~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|LT24Interface|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|ready~0 .extended_lut = "off";
defparam \Display|LT24Interface|ready~0 .lut_mask = 64'h00000000FF00FF00;
defparam \Display|LT24Interface|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y11_N54
cyclonev_lcell_comb \Display|LT24Interface|ready (
// Equation(s):
// \Display|LT24Interface|ready~combout  = ( !\Display|LT24Interface|LessThan0~3_combout  & ( !\Display|LT24Interface|ready~0_combout  ) )

	.dataa(gnd),
	.datab(!\Display|LT24Interface|ready~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Display|LT24Interface|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|LT24Interface|ready~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|LT24Interface|ready .extended_lut = "off";
defparam \Display|LT24Interface|ready .lut_mask = 64'hCCCCCCCC00000000;
defparam \Display|LT24Interface|ready .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N37
dffeas \Display|stateMachine.IDLE_STATE~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.IDLE_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.IDLE_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \Display|stateMachine.IDLE_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N3
cyclonev_lcell_comb \Display|Selector17~0 (
// Equation(s):
// \Display|Selector17~0_combout  = ( \Display|stateMachine.IDLE_STATE~DUPLICATE_q  & ( (!\Display|LT24Interface|ready~combout  & ((\Display|stateMachine.CASET_STATE~q ))) # (\Display|LT24Interface|ready~combout  & (\pixelWrite~q )) ) ) # ( 
// !\Display|stateMachine.IDLE_STATE~DUPLICATE_q  & ( (!\Display|LT24Interface|ready~combout  & \Display|stateMachine.CASET_STATE~q ) ) )

	.dataa(gnd),
	.datab(!\Display|LT24Interface|ready~combout ),
	.datac(!\pixelWrite~q ),
	.datad(!\Display|stateMachine.CASET_STATE~q ),
	.datae(gnd),
	.dataf(!\Display|stateMachine.IDLE_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector17~0 .extended_lut = "off";
defparam \Display|Selector17~0 .lut_mask = 64'h00CC00CC03CF03CF;
defparam \Display|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N4
dffeas \Display|stateMachine.CASET_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.CASET_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.CASET_STATE .is_wysiwyg = "true";
defparam \Display|stateMachine.CASET_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N20
dffeas \Display|stateMachine.XHADDR_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|stateMachine.CASET_STATE~q ),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|LT24Interface|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.XHADDR_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.XHADDR_STATE .is_wysiwyg = "true";
defparam \Display|stateMachine.XHADDR_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N38
dffeas \Display|stateMachine.XLADDR_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|stateMachine.XHADDR_STATE~q ),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|LT24Interface|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.XLADDR_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.XLADDR_STATE .is_wysiwyg = "true";
defparam \Display|stateMachine.XLADDR_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N17
dffeas \Display|stateMachine.PASET_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|stateMachine.XLADDR_STATE~q ),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|LT24Interface|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.PASET_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.PASET_STATE .is_wysiwyg = "true";
defparam \Display|stateMachine.PASET_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N40
dffeas \Display|stateMachine.YHADDR_STATE~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|stateMachine.PASET_STATE~q ),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|LT24Interface|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.YHADDR_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \Display|stateMachine.YHADDR_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N32
dffeas \Display|stateMachine.YLADDR_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|LT24Interface|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.YLADDR_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.YLADDR_STATE .is_wysiwyg = "true";
defparam \Display|stateMachine.YLADDR_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y11_N41
dffeas \Display|stateMachine.WRITE_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|stateMachine.YLADDR_STATE~q ),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|LT24Interface|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.WRITE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.WRITE_STATE .is_wysiwyg = "true";
defparam \Display|stateMachine.WRITE_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N36
cyclonev_lcell_comb \Display|Selector18~0 (
// Equation(s):
// \Display|Selector18~0_combout  = ( \Display|stateMachine.IDLE_STATE~q  & ( \Display|stateMachine.LOAD_STATE~q  & ( (((!\pixelWrite~q ) # (!\Display|LT24Interface|ready~combout )) # (\Display|LessThan0~0_combout )) # (\Display|stateMachine.WRITE_STATE~q ) 
// ) ) ) # ( !\Display|stateMachine.IDLE_STATE~q  & ( \Display|stateMachine.LOAD_STATE~q  & ( (\Display|LT24Interface|ready~combout  & ((\Display|LessThan0~0_combout ) # (\Display|stateMachine.WRITE_STATE~q ))) ) ) ) # ( \Display|stateMachine.IDLE_STATE~q  & 
// ( !\Display|stateMachine.LOAD_STATE~q  & ( ((!\pixelWrite~q ) # (!\Display|LT24Interface|ready~combout )) # (\Display|stateMachine.WRITE_STATE~q ) ) ) ) # ( !\Display|stateMachine.IDLE_STATE~q  & ( !\Display|stateMachine.LOAD_STATE~q  & ( 
// (\Display|stateMachine.WRITE_STATE~q  & \Display|LT24Interface|ready~combout ) ) ) )

	.dataa(!\Display|stateMachine.WRITE_STATE~q ),
	.datab(!\Display|LessThan0~0_combout ),
	.datac(!\pixelWrite~q ),
	.datad(!\Display|LT24Interface|ready~combout ),
	.datae(!\Display|stateMachine.IDLE_STATE~q ),
	.dataf(!\Display|stateMachine.LOAD_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector18~0 .extended_lut = "off";
defparam \Display|Selector18~0 .lut_mask = 64'h0055FFF50077FFF7;
defparam \Display|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N38
dffeas \Display|stateMachine.IDLE_STATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.IDLE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.IDLE_STATE .is_wysiwyg = "true";
defparam \Display|stateMachine.IDLE_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N45
cyclonev_lcell_comb \Display|Selector0~0 (
// Equation(s):
// \Display|Selector0~0_combout  = ( \Display|stateMachine.INIT_STATE~q  & ( (\Display|displayInitialised~q ) # (\Display|stateMachine.IDLE_STATE~q ) ) ) # ( !\Display|stateMachine.INIT_STATE~q  & ( \Display|stateMachine.IDLE_STATE~q  ) )

	.dataa(!\Display|stateMachine.IDLE_STATE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Display|displayInitialised~q ),
	.datae(gnd),
	.dataf(!\Display|stateMachine.INIT_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector0~0 .extended_lut = "off";
defparam \Display|Selector0~0 .lut_mask = 64'h5555555555FF55FF;
defparam \Display|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N47
dffeas \Display|displayInitialised (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayInitialised~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayInitialised .is_wysiwyg = "true";
defparam \Display|displayInitialised .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N57
cyclonev_lcell_comb \Display|resetApp (
// Equation(s):
// \Display|resetApp~combout  = ( !\Display|resetGen|resetSync [3] & ( \Display|displayInitialised~q  ) ) # ( \Display|resetGen|resetSync [3] & ( !\Display|displayInitialised~q  ) ) # ( !\Display|resetGen|resetSync [3] & ( !\Display|displayInitialised~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Display|resetGen|resetSync [3]),
	.dataf(!\Display|displayInitialised~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|resetApp~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|resetApp .extended_lut = "off";
defparam \Display|resetApp .lut_mask = 64'hFFFFFFFFFFFF0000;
defparam \Display|resetApp .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N33
cyclonev_lcell_comb \Display|Selector35~1 (
// Equation(s):
// \Display|Selector35~1_combout  = ( \Display|stateMachine.IDLE_STATE~DUPLICATE_q  & ( (\Display|LT24Interface|ready~combout  & (\Display|stateMachine.INIT_STATE~q  & \pixelWrite~q )) ) ) # ( !\Display|stateMachine.IDLE_STATE~DUPLICATE_q  & ( 
// \Display|stateMachine.INIT_STATE~q  ) )

	.dataa(gnd),
	.datab(!\Display|LT24Interface|ready~combout ),
	.datac(!\Display|stateMachine.INIT_STATE~q ),
	.datad(!\pixelWrite~q ),
	.datae(gnd),
	.dataf(!\Display|stateMachine.IDLE_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector35~1 .extended_lut = "off";
defparam \Display|Selector35~1 .lut_mask = 64'h0F0F0F0F00030003;
defparam \Display|Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N15
cyclonev_lcell_comb \Display|Selector35~2 (
// Equation(s):
// \Display|Selector35~2_combout  = ( \Display|stateMachine.XLADDR_STATE~q  & ( (\Display|LT24Interface|ready~combout  & \Display|Selector35~1_combout ) ) ) # ( !\Display|stateMachine.XLADDR_STATE~q  & ( (\Display|Selector35~1_combout  & 
// (((!\Display|stateMachine.LOAD_STATE~q  & !\Display|stateMachine.YLADDR_STATE~q )) # (\Display|LT24Interface|ready~combout ))) ) )

	.dataa(!\Display|LT24Interface|ready~combout ),
	.datab(!\Display|stateMachine.LOAD_STATE~q ),
	.datac(!\Display|Selector35~1_combout ),
	.datad(!\Display|stateMachine.YLADDR_STATE~q ),
	.datae(gnd),
	.dataf(!\Display|stateMachine.XLADDR_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector35~2 .extended_lut = "off";
defparam \Display|Selector35~2 .lut_mask = 64'h0D050D0505050505;
defparam \Display|Selector35~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N19
dffeas \Display|initDataRomAddr[6]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.LOAD_STATE~q ),
	.sload(gnd),
	.ena(\Display|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRomAddr[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRomAddr[6]~DUPLICATE .is_wysiwyg = "true";
defparam \Display|initDataRomAddr[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y10_N11
dffeas \Display|initDataRomAddr[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.LOAD_STATE~q ),
	.sload(gnd),
	.ena(\Display|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRomAddr[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRomAddr[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Display|initDataRomAddr[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N18
cyclonev_lcell_comb \Display|initDataRom|ROM~25 (
// Equation(s):
// \Display|initDataRom|ROM~25_combout  = ( \Display|initDataRomAddr [2] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr[3]~DUPLICATE_q  & !\Display|initDataRomAddr[4]~DUPLICATE_q )) ) ) ) # ( 
// !\Display|initDataRomAddr [2] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr[3]~DUPLICATE_q  & (!\Display|initDataRomAddr[4]~DUPLICATE_q  & ((!\Display|initDataRomAddr [0]) # (\Display|initDataRomAddr [1])))) ) ) ) # ( 
// \Display|initDataRomAddr [2] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & (((\Display|initDataRomAddr[3]~DUPLICATE_q  & !\Display|initDataRomAddr[4]~DUPLICATE_q )) # (\Display|initDataRomAddr [0]))) # (\Display|initDataRomAddr 
// [1] & ((!\Display|initDataRomAddr [0]) # ((!\Display|initDataRomAddr[4]~DUPLICATE_q ) # (\Display|initDataRomAddr[3]~DUPLICATE_q )))) ) ) ) # ( !\Display|initDataRomAddr [2] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1]) # 
// ((!\Display|initDataRomAddr [0]) # ((!\Display|initDataRomAddr[3]~DUPLICATE_q ) # (!\Display|initDataRomAddr[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\Display|initDataRomAddr [1]),
	.datab(!\Display|initDataRomAddr [0]),
	.datac(!\Display|initDataRomAddr[3]~DUPLICATE_q ),
	.datad(!\Display|initDataRomAddr[4]~DUPLICATE_q ),
	.datae(!\Display|initDataRomAddr [2]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~25 .extended_lut = "off";
defparam \Display|initDataRom|ROM~25 .lut_mask = 64'hFFFE7F67D000A000;
defparam \Display|initDataRom|ROM~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N30
cyclonev_lcell_comb \Display|initDataRom|ROM~24 (
// Equation(s):
// \Display|initDataRom|ROM~24_combout  = ( \Display|initDataRomAddr [2] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [0] & (!\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr[3]~DUPLICATE_q  $ 
// (!\Display|initDataRomAddr[4]~DUPLICATE_q )))) # (\Display|initDataRomAddr [0] & (((!\Display|initDataRomAddr[3]~DUPLICATE_q  & !\Display|initDataRomAddr[4]~DUPLICATE_q )))) ) ) ) # ( !\Display|initDataRomAddr [2] & ( \Display|initDataRomAddr [5] & ( 
// (!\Display|initDataRomAddr [0] & (!\Display|initDataRomAddr[3]~DUPLICATE_q  & ((!\Display|initDataRomAddr [1]) # (\Display|initDataRomAddr[4]~DUPLICATE_q )))) # (\Display|initDataRomAddr [0] & (!\Display|initDataRomAddr[4]~DUPLICATE_q  & 
// (!\Display|initDataRomAddr [1] $ (!\Display|initDataRomAddr[3]~DUPLICATE_q )))) ) ) ) # ( \Display|initDataRomAddr [2] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr[4]~DUPLICATE_q  & (!\Display|initDataRomAddr [1] & 
// (!\Display|initDataRomAddr [0] $ (\Display|initDataRomAddr[3]~DUPLICATE_q )))) # (\Display|initDataRomAddr[4]~DUPLICATE_q  & ((!\Display|initDataRomAddr [0] & ((\Display|initDataRomAddr[3]~DUPLICATE_q ))) # (\Display|initDataRomAddr [0] & 
// (\Display|initDataRomAddr [1] & !\Display|initDataRomAddr[3]~DUPLICATE_q )))) ) ) ) # ( !\Display|initDataRomAddr [2] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr [0] $ 
// (\Display|initDataRomAddr[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\Display|initDataRomAddr [1]),
	.datab(!\Display|initDataRomAddr [0]),
	.datac(!\Display|initDataRomAddr[3]~DUPLICATE_q ),
	.datad(!\Display|initDataRomAddr[4]~DUPLICATE_q ),
	.datae(!\Display|initDataRomAddr [2]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~24 .extended_lut = "off";
defparam \Display|initDataRom|ROM~24 .lut_mask = 64'h8822821C92C03880;
defparam \Display|initDataRom|ROM~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N6
cyclonev_lcell_comb \Display|initDataRom|ROM~26 (
// Equation(s):
// \Display|initDataRom|ROM~26_combout  = ( \Display|initDataRom|ROM~24_combout  & ( (\Display|initDataRomAddr[6]~DUPLICATE_q  & \Display|initDataRom|ROM~25_combout ) ) ) # ( !\Display|initDataRom|ROM~24_combout  & ( (!\Display|initDataRomAddr[6]~DUPLICATE_q 
// ) # (\Display|initDataRom|ROM~25_combout ) ) )

	.dataa(gnd),
	.datab(!\Display|initDataRomAddr[6]~DUPLICATE_q ),
	.datac(!\Display|initDataRom|ROM~25_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Display|initDataRom|ROM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~26 .extended_lut = "off";
defparam \Display|initDataRom|ROM~26 .lut_mask = 64'hCFCFCFCF03030303;
defparam \Display|initDataRom|ROM~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N7
dffeas \Display|initDataRom|initData[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|initDataRom|ROM~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRom|initData [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRom|initData[8] .is_wysiwyg = "true";
defparam \Display|initDataRom|initData[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N48
cyclonev_lcell_comb \Display|Selector35~3 (
// Equation(s):
// \Display|Selector35~3_combout  = ( \Display|displayRegSelect~q  & ( \Display|initDataRom|initData [8] & ( (!\Display|LT24Interface|ready~combout ) # ((\Display|Selector35~0_combout  & !\Display|stateMachine.LOAD_STATE~q )) ) ) ) # ( 
// !\Display|displayRegSelect~q  & ( \Display|initDataRom|initData [8] & ( (\Display|Selector35~0_combout  & (\Display|Selector35~2_combout  & ((!\Display|LT24Interface|ready~combout ) # (!\Display|stateMachine.LOAD_STATE~q )))) ) ) ) # ( 
// \Display|displayRegSelect~q  & ( !\Display|initDataRom|initData [8] & ( (!\Display|LT24Interface|ready~combout ) # (\Display|Selector35~0_combout ) ) ) ) # ( !\Display|displayRegSelect~q  & ( !\Display|initDataRom|initData [8] & ( 
// (\Display|Selector35~0_combout  & \Display|Selector35~2_combout ) ) ) )

	.dataa(!\Display|LT24Interface|ready~combout ),
	.datab(!\Display|Selector35~0_combout ),
	.datac(!\Display|stateMachine.LOAD_STATE~q ),
	.datad(!\Display|Selector35~2_combout ),
	.datae(!\Display|displayRegSelect~q ),
	.dataf(!\Display|initDataRom|initData [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector35~3 .extended_lut = "off";
defparam \Display|Selector35~3 .lut_mask = 64'h0033BBBB0032BABA;
defparam \Display|Selector35~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N49
dffeas \Display|displayRegSelect (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector35~3_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayRegSelect~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayRegSelect .is_wysiwyg = "true";
defparam \Display|displayRegSelect .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N30
cyclonev_lcell_comb \Display|Selector34~3 (
// Equation(s):
// \Display|Selector34~3_combout  = (!\Display|LT24Interface|ready~combout  & (((!\Display|Selector35~0_combout ) # (\Display|stateMachine.YLADDR_STATE~q )) # (\Display|stateMachine.LOAD_STATE~q )))

	.dataa(!\Display|stateMachine.LOAD_STATE~q ),
	.datab(!\Display|LT24Interface|ready~combout ),
	.datac(!\Display|Selector35~0_combout ),
	.datad(!\Display|stateMachine.YLADDR_STATE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector34~3 .extended_lut = "off";
defparam \Display|Selector34~3 .lut_mask = 64'hC4CCC4CCC4CCC4CC;
defparam \Display|Selector34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N19
dffeas \Display|stateMachine.XHADDR_STATE~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|stateMachine.CASET_STATE~q ),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|LT24Interface|ready~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|stateMachine.XHADDR_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \Display|stateMachine.XHADDR_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N30
cyclonev_lcell_comb \yCounter|Add0~33 (
// Equation(s):
// \yCounter|Add0~33_sumout  = SUM(( \yCounter|countValue [0] ) + ( VCC ) + ( !VCC ))
// \yCounter|Add0~34  = CARRY(( \yCounter|countValue [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yCounter|countValue [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\yCounter|Add0~33_sumout ),
	.cout(\yCounter|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \yCounter|Add0~33 .extended_lut = "off";
defparam \yCounter|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \yCounter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N48
cyclonev_lcell_comb \yCounter|countValue[7]~0 (
// Equation(s):
// \yCounter|countValue[7]~0_combout  = ( \yCounter|countValue [1] & ( \yCounter|countValue [2] & ( (\yCounter|countValue [5] & (\yCounter|countValue [4] & (\yCounter|countValue [0] & \yCounter|countValue [3]))) ) ) )

	.dataa(!\yCounter|countValue [5]),
	.datab(!\yCounter|countValue [4]),
	.datac(!\yCounter|countValue [0]),
	.datad(!\yCounter|countValue [3]),
	.datae(!\yCounter|countValue [1]),
	.dataf(!\yCounter|countValue [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yCounter|countValue[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yCounter|countValue[7]~0 .extended_lut = "off";
defparam \yCounter|countValue[7]~0 .lut_mask = 64'h0000000000000001;
defparam \yCounter|countValue[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N3
cyclonev_lcell_comb \yCounter|countValue[7]~1 (
// Equation(s):
// \yCounter|countValue[7]~1_combout  = ( \yCounter|countValue [7] & ( \yCounter|countValue [6] & ( (\Display|resetApp~combout ) # (\yCounter|countValue [8]) ) ) ) # ( !\yCounter|countValue [7] & ( \yCounter|countValue [6] & ( (\Display|resetApp~combout ) # 
// (\yCounter|countValue [8]) ) ) ) # ( \yCounter|countValue [7] & ( !\yCounter|countValue [6] & ( (\Display|resetApp~combout ) # (\yCounter|countValue [8]) ) ) ) # ( !\yCounter|countValue [7] & ( !\yCounter|countValue [6] & ( ((\yCounter|countValue [8] & 
// \yCounter|countValue[7]~0_combout )) # (\Display|resetApp~combout ) ) ) )

	.dataa(!\yCounter|countValue [8]),
	.datab(!\Display|resetApp~combout ),
	.datac(!\yCounter|countValue[7]~0_combout ),
	.datad(gnd),
	.datae(!\yCounter|countValue [7]),
	.dataf(!\yCounter|countValue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yCounter|countValue[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yCounter|countValue[7]~1 .extended_lut = "off";
defparam \yCounter|countValue[7]~1 .lut_mask = 64'h3737777777777777;
defparam \yCounter|countValue[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N30
cyclonev_lcell_comb \xCounter|Add0~9 (
// Equation(s):
// \xCounter|Add0~9_sumout  = SUM(( \xCounter|countValue [0] ) + ( VCC ) + ( !VCC ))
// \xCounter|Add0~10  = CARRY(( \xCounter|countValue [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\xCounter|countValue [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\xCounter|Add0~9_sumout ),
	.cout(\xCounter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \xCounter|Add0~9 .extended_lut = "off";
defparam \xCounter|Add0~9 .lut_mask = 64'h0000000000003333;
defparam \xCounter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N42
cyclonev_lcell_comb \xCounter|Add0~21 (
// Equation(s):
// \xCounter|Add0~21_sumout  = SUM(( \xCounter|countValue [4] ) + ( GND ) + ( \xCounter|Add0~26  ))
// \xCounter|Add0~22  = CARRY(( \xCounter|countValue [4] ) + ( GND ) + ( \xCounter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xCounter|countValue [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xCounter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xCounter|Add0~21_sumout ),
	.cout(\xCounter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \xCounter|Add0~21 .extended_lut = "off";
defparam \xCounter|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xCounter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N45
cyclonev_lcell_comb \xCounter|Add0~17 (
// Equation(s):
// \xCounter|Add0~17_sumout  = SUM(( \xCounter|countValue [5] ) + ( GND ) + ( \xCounter|Add0~22  ))
// \xCounter|Add0~18  = CARRY(( \xCounter|countValue [5] ) + ( GND ) + ( \xCounter|Add0~22  ))

	.dataa(!\xCounter|countValue [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xCounter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xCounter|Add0~17_sumout ),
	.cout(\xCounter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \xCounter|Add0~17 .extended_lut = "off";
defparam \xCounter|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \xCounter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N51
cyclonev_lcell_comb \Display|Selector38~0 (
// Equation(s):
// \Display|Selector38~0_combout  = ( \Display|stateMachine.CASET_STATE~q  & ( (\Display|stateMachine.IDLE_STATE~q  & (\Display|LT24Interface|ready~combout  & \pixelWrite~q )) ) ) # ( !\Display|stateMachine.CASET_STATE~q  & ( 
// (!\Display|stateMachine.IDLE_STATE~q  & (((\Display|pixelReady~q )))) # (\Display|stateMachine.IDLE_STATE~q  & (\Display|LT24Interface|ready~combout  & (\pixelWrite~q ))) ) )

	.dataa(!\Display|stateMachine.IDLE_STATE~q ),
	.datab(!\Display|LT24Interface|ready~combout ),
	.datac(!\pixelWrite~q ),
	.datad(!\Display|pixelReady~q ),
	.datae(gnd),
	.dataf(!\Display|stateMachine.CASET_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector38~0 .extended_lut = "off";
defparam \Display|Selector38~0 .lut_mask = 64'h01AB01AB01010101;
defparam \Display|Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N53
dffeas \Display|pixelReady (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelReady~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelReady .is_wysiwyg = "true";
defparam \Display|pixelReady .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N18
cyclonev_lcell_comb \xCounter|countValue[6]~1 (
// Equation(s):
// \xCounter|countValue[6]~1_combout  = ( \Display|resetApp~combout  ) # ( !\Display|resetApp~combout  & ( \Display|pixelReady~q  ) )

	.dataa(gnd),
	.datab(!\Display|pixelReady~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Display|resetApp~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xCounter|countValue[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xCounter|countValue[6]~1 .extended_lut = "off";
defparam \xCounter|countValue[6]~1 .lut_mask = 64'h3333FFFF3333FFFF;
defparam \xCounter|countValue[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N23
dffeas \xCounter|countValue[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xCounter|countValue[6]~0_combout ),
	.sload(vcc),
	.ena(\xCounter|countValue[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xCounter|countValue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xCounter|countValue[5] .is_wysiwyg = "true";
defparam \xCounter|countValue[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N48
cyclonev_lcell_comb \xCounter|Add0~13 (
// Equation(s):
// \xCounter|Add0~13_sumout  = SUM(( \xCounter|countValue [6] ) + ( GND ) + ( \xCounter|Add0~18  ))
// \xCounter|Add0~14  = CARRY(( \xCounter|countValue [6] ) + ( GND ) + ( \xCounter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xCounter|countValue [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xCounter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xCounter|Add0~13_sumout ),
	.cout(\xCounter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \xCounter|Add0~13 .extended_lut = "off";
defparam \xCounter|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xCounter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N26
dffeas \xCounter|countValue[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xCounter|countValue[6]~0_combout ),
	.sload(vcc),
	.ena(\xCounter|countValue[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xCounter|countValue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xCounter|countValue[6] .is_wysiwyg = "true";
defparam \xCounter|countValue[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N51
cyclonev_lcell_comb \xCounter|Add0~1 (
// Equation(s):
// \xCounter|Add0~1_sumout  = SUM(( \xCounter|countValue [7] ) + ( GND ) + ( \xCounter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xCounter|countValue [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xCounter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xCounter|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xCounter|Add0~1 .extended_lut = "off";
defparam \xCounter|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xCounter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N20
dffeas \xCounter|countValue[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xCounter|countValue[6]~0_combout ),
	.sload(vcc),
	.ena(\xCounter|countValue[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xCounter|countValue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \xCounter|countValue[7] .is_wysiwyg = "true";
defparam \xCounter|countValue[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N21
cyclonev_lcell_comb \xCounter|LessThan0~1 (
// Equation(s):
// \xCounter|LessThan0~1_combout  = ( \xCounter|countValue [6] & ( (\xCounter|countValue [5] & \xCounter|countValue [7]) ) )

	.dataa(!\xCounter|countValue [5]),
	.datab(gnd),
	.datac(!\xCounter|countValue [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xCounter|countValue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xCounter|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xCounter|LessThan0~1 .extended_lut = "off";
defparam \xCounter|LessThan0~1 .lut_mask = 64'h0000000005050505;
defparam \xCounter|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N18
cyclonev_lcell_comb \xCounter|LessThan0~0 (
// Equation(s):
// \xCounter|LessThan0~0_combout  = ( \xCounter|countValue [1] & ( (\xCounter|countValue [0] & (\xCounter|countValue [3] & \xCounter|countValue [2])) ) )

	.dataa(gnd),
	.datab(!\xCounter|countValue [0]),
	.datac(!\xCounter|countValue [3]),
	.datad(!\xCounter|countValue [2]),
	.datae(gnd),
	.dataf(!\xCounter|countValue [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xCounter|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xCounter|LessThan0~0 .extended_lut = "off";
defparam \xCounter|LessThan0~0 .lut_mask = 64'h0000000000030003;
defparam \xCounter|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N0
cyclonev_lcell_comb \xCounter|LessThan0~2 (
// Equation(s):
// \xCounter|LessThan0~2_combout  = ( \xCounter|LessThan0~0_combout  & ( \xCounter|LessThan0~1_combout  ) ) # ( !\xCounter|LessThan0~0_combout  & ( (\xCounter|countValue [4] & \xCounter|LessThan0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xCounter|countValue [4]),
	.datad(!\xCounter|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\xCounter|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xCounter|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xCounter|LessThan0~2 .extended_lut = "off";
defparam \xCounter|LessThan0~2 .lut_mask = 64'h000F000F00FF00FF;
defparam \xCounter|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N9
cyclonev_lcell_comb \xCounter|countValue[6]~0 (
// Equation(s):
// \xCounter|countValue[6]~0_combout  = (\xCounter|LessThan0~2_combout ) # (\Display|resetApp~combout )

	.dataa(gnd),
	.datab(!\Display|resetApp~combout ),
	.datac(gnd),
	.datad(!\xCounter|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xCounter|countValue[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xCounter|countValue[6]~0 .extended_lut = "off";
defparam \xCounter|countValue[6]~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \xCounter|countValue[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N41
dffeas \xCounter|countValue[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xCounter|countValue[6]~0_combout ),
	.sload(vcc),
	.ena(\xCounter|countValue[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xCounter|countValue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xCounter|countValue[0] .is_wysiwyg = "true";
defparam \xCounter|countValue[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N33
cyclonev_lcell_comb \xCounter|Add0~5 (
// Equation(s):
// \xCounter|Add0~5_sumout  = SUM(( \xCounter|countValue [1] ) + ( GND ) + ( \xCounter|Add0~10  ))
// \xCounter|Add0~6  = CARRY(( \xCounter|countValue [1] ) + ( GND ) + ( \xCounter|Add0~10  ))

	.dataa(!\xCounter|countValue [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xCounter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xCounter|Add0~5_sumout ),
	.cout(\xCounter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \xCounter|Add0~5 .extended_lut = "off";
defparam \xCounter|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \xCounter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N35
dffeas \xCounter|countValue[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xCounter|countValue[6]~0_combout ),
	.sload(vcc),
	.ena(\xCounter|countValue[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xCounter|countValue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xCounter|countValue[1] .is_wysiwyg = "true";
defparam \xCounter|countValue[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N36
cyclonev_lcell_comb \xCounter|Add0~29 (
// Equation(s):
// \xCounter|Add0~29_sumout  = SUM(( \xCounter|countValue [2] ) + ( GND ) + ( \xCounter|Add0~6  ))
// \xCounter|Add0~30  = CARRY(( \xCounter|countValue [2] ) + ( GND ) + ( \xCounter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xCounter|countValue [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xCounter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xCounter|Add0~29_sumout ),
	.cout(\xCounter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \xCounter|Add0~29 .extended_lut = "off";
defparam \xCounter|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xCounter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N53
dffeas \xCounter|countValue[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xCounter|countValue[6]~0_combout ),
	.sload(vcc),
	.ena(\xCounter|countValue[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xCounter|countValue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xCounter|countValue[2] .is_wysiwyg = "true";
defparam \xCounter|countValue[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N39
cyclonev_lcell_comb \xCounter|Add0~25 (
// Equation(s):
// \xCounter|Add0~25_sumout  = SUM(( \xCounter|countValue [3] ) + ( GND ) + ( \xCounter|Add0~30  ))
// \xCounter|Add0~26  = CARRY(( \xCounter|countValue [3] ) + ( GND ) + ( \xCounter|Add0~30  ))

	.dataa(!\xCounter|countValue [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xCounter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xCounter|Add0~25_sumout ),
	.cout(\xCounter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \xCounter|Add0~25 .extended_lut = "off";
defparam \xCounter|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \xCounter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N47
dffeas \xCounter|countValue[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xCounter|countValue[6]~0_combout ),
	.sload(vcc),
	.ena(\xCounter|countValue[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xCounter|countValue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xCounter|countValue[3] .is_wysiwyg = "true";
defparam \xCounter|countValue[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y12_N29
dffeas \xCounter|countValue[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xCounter|countValue[6]~0_combout ),
	.sload(vcc),
	.ena(\xCounter|countValue[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xCounter|countValue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xCounter|countValue[4] .is_wysiwyg = "true";
defparam \xCounter|countValue[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N6
cyclonev_lcell_comb \yCounter|countValue[7]~2 (
// Equation(s):
// \yCounter|countValue[7]~2_combout  = ( \xCounter|LessThan0~0_combout  & ( ((!\xCounter|countValue [4] & (\Display|pixelReady~q  & \xCounter|LessThan0~1_combout ))) # (\Display|resetApp~combout ) ) ) # ( !\xCounter|LessThan0~0_combout  & ( 
// \Display|resetApp~combout  ) )

	.dataa(!\xCounter|countValue [4]),
	.datab(!\Display|resetApp~combout ),
	.datac(!\Display|pixelReady~q ),
	.datad(!\xCounter|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\xCounter|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yCounter|countValue[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yCounter|countValue[7]~2 .extended_lut = "off";
defparam \yCounter|countValue[7]~2 .lut_mask = 64'h33333333333B333B;
defparam \yCounter|countValue[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N32
dffeas \yCounter|countValue[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yCounter|countValue[7]~1_combout ),
	.sload(vcc),
	.ena(\yCounter|countValue[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yCounter|countValue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \yCounter|countValue[0] .is_wysiwyg = "true";
defparam \yCounter|countValue[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N33
cyclonev_lcell_comb \yCounter|Add0~29 (
// Equation(s):
// \yCounter|Add0~29_sumout  = SUM(( \yCounter|countValue [1] ) + ( GND ) + ( \yCounter|Add0~34  ))
// \yCounter|Add0~30  = CARRY(( \yCounter|countValue [1] ) + ( GND ) + ( \yCounter|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yCounter|countValue [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yCounter|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yCounter|Add0~29_sumout ),
	.cout(\yCounter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \yCounter|Add0~29 .extended_lut = "off";
defparam \yCounter|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yCounter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N35
dffeas \yCounter|countValue[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yCounter|countValue[7]~1_combout ),
	.sload(vcc),
	.ena(\yCounter|countValue[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yCounter|countValue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \yCounter|countValue[1] .is_wysiwyg = "true";
defparam \yCounter|countValue[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N36
cyclonev_lcell_comb \yCounter|Add0~25 (
// Equation(s):
// \yCounter|Add0~25_sumout  = SUM(( \yCounter|countValue [2] ) + ( GND ) + ( \yCounter|Add0~30  ))
// \yCounter|Add0~26  = CARRY(( \yCounter|countValue [2] ) + ( GND ) + ( \yCounter|Add0~30  ))

	.dataa(gnd),
	.datab(!\yCounter|countValue [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yCounter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yCounter|Add0~25_sumout ),
	.cout(\yCounter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \yCounter|Add0~25 .extended_lut = "off";
defparam \yCounter|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \yCounter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N38
dffeas \yCounter|countValue[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yCounter|countValue[7]~1_combout ),
	.sload(vcc),
	.ena(\yCounter|countValue[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yCounter|countValue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \yCounter|countValue[2] .is_wysiwyg = "true";
defparam \yCounter|countValue[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N39
cyclonev_lcell_comb \yCounter|Add0~21 (
// Equation(s):
// \yCounter|Add0~21_sumout  = SUM(( \yCounter|countValue [3] ) + ( GND ) + ( \yCounter|Add0~26  ))
// \yCounter|Add0~22  = CARRY(( \yCounter|countValue [3] ) + ( GND ) + ( \yCounter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yCounter|countValue [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yCounter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yCounter|Add0~21_sumout ),
	.cout(\yCounter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \yCounter|Add0~21 .extended_lut = "off";
defparam \yCounter|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yCounter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N41
dffeas \yCounter|countValue[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yCounter|countValue[7]~1_combout ),
	.sload(vcc),
	.ena(\yCounter|countValue[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yCounter|countValue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \yCounter|countValue[3] .is_wysiwyg = "true";
defparam \yCounter|countValue[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N42
cyclonev_lcell_comb \yCounter|Add0~17 (
// Equation(s):
// \yCounter|Add0~17_sumout  = SUM(( \yCounter|countValue [4] ) + ( GND ) + ( \yCounter|Add0~22  ))
// \yCounter|Add0~18  = CARRY(( \yCounter|countValue [4] ) + ( GND ) + ( \yCounter|Add0~22  ))

	.dataa(gnd),
	.datab(!\yCounter|countValue [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yCounter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yCounter|Add0~17_sumout ),
	.cout(\yCounter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \yCounter|Add0~17 .extended_lut = "off";
defparam \yCounter|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \yCounter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N44
dffeas \yCounter|countValue[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yCounter|countValue[7]~1_combout ),
	.sload(vcc),
	.ena(\yCounter|countValue[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yCounter|countValue [4]),
	.prn(vcc));
// synopsys translate_off
defparam \yCounter|countValue[4] .is_wysiwyg = "true";
defparam \yCounter|countValue[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N45
cyclonev_lcell_comb \yCounter|Add0~13 (
// Equation(s):
// \yCounter|Add0~13_sumout  = SUM(( \yCounter|countValue [5] ) + ( GND ) + ( \yCounter|Add0~18  ))
// \yCounter|Add0~14  = CARRY(( \yCounter|countValue [5] ) + ( GND ) + ( \yCounter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yCounter|countValue [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yCounter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yCounter|Add0~13_sumout ),
	.cout(\yCounter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \yCounter|Add0~13 .extended_lut = "off";
defparam \yCounter|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yCounter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N47
dffeas \yCounter|countValue[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yCounter|countValue[7]~1_combout ),
	.sload(vcc),
	.ena(\yCounter|countValue[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yCounter|countValue [5]),
	.prn(vcc));
// synopsys translate_off
defparam \yCounter|countValue[5] .is_wysiwyg = "true";
defparam \yCounter|countValue[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N48
cyclonev_lcell_comb \yCounter|Add0~9 (
// Equation(s):
// \yCounter|Add0~9_sumout  = SUM(( \yCounter|countValue [6] ) + ( GND ) + ( \yCounter|Add0~14  ))
// \yCounter|Add0~10  = CARRY(( \yCounter|countValue [6] ) + ( GND ) + ( \yCounter|Add0~14  ))

	.dataa(gnd),
	.datab(!\yCounter|countValue [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yCounter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yCounter|Add0~9_sumout ),
	.cout(\yCounter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \yCounter|Add0~9 .extended_lut = "off";
defparam \yCounter|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \yCounter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N53
dffeas \yCounter|countValue[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yCounter|countValue[7]~1_combout ),
	.sload(vcc),
	.ena(\yCounter|countValue[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yCounter|countValue [6]),
	.prn(vcc));
// synopsys translate_off
defparam \yCounter|countValue[6] .is_wysiwyg = "true";
defparam \yCounter|countValue[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N51
cyclonev_lcell_comb \yCounter|Add0~5 (
// Equation(s):
// \yCounter|Add0~5_sumout  = SUM(( \yCounter|countValue [7] ) + ( GND ) + ( \yCounter|Add0~10  ))
// \yCounter|Add0~6  = CARRY(( \yCounter|countValue [7] ) + ( GND ) + ( \yCounter|Add0~10  ))

	.dataa(!\yCounter|countValue [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yCounter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yCounter|Add0~5_sumout ),
	.cout(\yCounter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \yCounter|Add0~5 .extended_lut = "off";
defparam \yCounter|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \yCounter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N29
dffeas \yCounter|countValue[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yCounter|countValue[7]~1_combout ),
	.sload(vcc),
	.ena(\yCounter|countValue[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yCounter|countValue [7]),
	.prn(vcc));
// synopsys translate_off
defparam \yCounter|countValue[7] .is_wysiwyg = "true";
defparam \yCounter|countValue[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N54
cyclonev_lcell_comb \yCounter|Add0~1 (
// Equation(s):
// \yCounter|Add0~1_sumout  = SUM(( \yCounter|countValue [8] ) + ( GND ) + ( \yCounter|Add0~6  ))

	.dataa(gnd),
	.datab(!\yCounter|countValue [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yCounter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yCounter|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yCounter|Add0~1 .extended_lut = "off";
defparam \yCounter|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \yCounter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y7_N26
dffeas \yCounter|countValue[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yCounter|countValue[7]~1_combout ),
	.sload(vcc),
	.ena(\yCounter|countValue[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yCounter|countValue [8]),
	.prn(vcc));
// synopsys translate_off
defparam \yCounter|countValue[8] .is_wysiwyg = "true";
defparam \yCounter|countValue[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N46
dffeas \yAddr[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|countValue [8]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yAddr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \yAddr[8] .is_wysiwyg = "true";
defparam \yAddr[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N6
cyclonev_lcell_comb \Display|xAddrTemp[0]~0 (
// Equation(s):
// \Display|xAddrTemp[0]~0_combout  = ( !\Display|LT24Interface|LessThan0~3_combout  & ( (\pixelWrite~q  & (\Display|resetGen|resetSync [3] & (\Display|stateMachine.IDLE_STATE~DUPLICATE_q  & !\Display|LT24Interface|ready~0_combout ))) ) )

	.dataa(!\pixelWrite~q ),
	.datab(!\Display|resetGen|resetSync [3]),
	.datac(!\Display|stateMachine.IDLE_STATE~DUPLICATE_q ),
	.datad(!\Display|LT24Interface|ready~0_combout ),
	.datae(gnd),
	.dataf(!\Display|LT24Interface|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|xAddrTemp[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|xAddrTemp[0]~0 .extended_lut = "off";
defparam \Display|xAddrTemp[0]~0 .lut_mask = 64'h0100010000000000;
defparam \Display|xAddrTemp[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y8_N26
dffeas \Display|yAddrTemp[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(yAddr[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|yAddrTemp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|yAddrTemp[8] .is_wysiwyg = "true";
defparam \Display|yAddrTemp[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N58
dffeas \xAddr[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|countValue [0]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xAddr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \xAddr[0] .is_wysiwyg = "true";
defparam \xAddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y8_N29
dffeas \Display|xAddrTemp[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(xAddr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|xAddrTemp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|xAddrTemp[0] .is_wysiwyg = "true";
defparam \Display|xAddrTemp[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N27
cyclonev_lcell_comb \Display|Selector34~1 (
// Equation(s):
// \Display|Selector34~1_combout  = ( \Display|xAddrTemp [0] & ( ((\Display|stateMachine.PASET_STATE~q  & \Display|yAddrTemp [8])) # (\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ) ) ) # ( !\Display|xAddrTemp [0] & ( (\Display|stateMachine.PASET_STATE~q  & 
// \Display|yAddrTemp [8]) ) )

	.dataa(!\Display|stateMachine.PASET_STATE~q ),
	.datab(!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Display|yAddrTemp [8]),
	.datae(!\Display|xAddrTemp [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector34~1 .extended_lut = "off";
defparam \Display|Selector34~1 .lut_mask = 64'h0055337700553377;
defparam \Display|Selector34~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N52
dffeas \yAddr[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|countValue [0]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yAddr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \yAddr[0] .is_wysiwyg = "true";
defparam \yAddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N59
dffeas \Display|yAddrTemp[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(yAddr[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|yAddrTemp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|yAddrTemp[0] .is_wysiwyg = "true";
defparam \Display|yAddrTemp[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N0
cyclonev_lcell_comb \Add11~29 (
// Equation(s):
// \Add11~29_sumout  = SUM(( \yCounter|countValue [0] ) + ( !VCC ) + ( !VCC ))
// \Add11~30  = CARRY(( \yCounter|countValue [0] ) + ( !VCC ) + ( !VCC ))
// \Add11~31  = SHARE(!\yCounter|countValue [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yCounter|countValue [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add11~29_sumout ),
	.cout(\Add11~30 ),
	.shareout(\Add11~31 ));
// synopsys translate_off
defparam \Add11~29 .extended_lut = "off";
defparam \Add11~29 .lut_mask = 64'h0000F0F000000F0F;
defparam \Add11~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N3
cyclonev_lcell_comb \Add11~33 (
// Equation(s):
// \Add11~33_sumout  = SUM(( !\yCounter|countValue [1] ) + ( \Add11~31  ) + ( \Add11~30  ))
// \Add11~34  = CARRY(( !\yCounter|countValue [1] ) + ( \Add11~31  ) + ( \Add11~30  ))
// \Add11~35  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yCounter|countValue [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~30 ),
	.sharein(\Add11~31 ),
	.combout(),
	.sumout(\Add11~33_sumout ),
	.cout(\Add11~34 ),
	.shareout(\Add11~35 ));
// synopsys translate_off
defparam \Add11~33 .extended_lut = "off";
defparam \Add11~33 .lut_mask = 64'h000000000000F0F0;
defparam \Add11~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N6
cyclonev_lcell_comb \Add11~37 (
// Equation(s):
// \Add11~37_sumout  = SUM(( !\yCounter|countValue [2] ) + ( \Add11~35  ) + ( \Add11~34  ))
// \Add11~38  = CARRY(( !\yCounter|countValue [2] ) + ( \Add11~35  ) + ( \Add11~34  ))
// \Add11~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yCounter|countValue [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~34 ),
	.sharein(\Add11~35 ),
	.combout(),
	.sumout(\Add11~37_sumout ),
	.cout(\Add11~38 ),
	.shareout(\Add11~39 ));
// synopsys translate_off
defparam \Add11~37 .extended_lut = "off";
defparam \Add11~37 .lut_mask = 64'h000000000000F0F0;
defparam \Add11~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N9
cyclonev_lcell_comb \Add11~41 (
// Equation(s):
// \Add11~41_sumout  = SUM(( !\yCounter|countValue [3] ) + ( \Add11~39  ) + ( \Add11~38  ))
// \Add11~42  = CARRY(( !\yCounter|countValue [3] ) + ( \Add11~39  ) + ( \Add11~38  ))
// \Add11~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yCounter|countValue [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~38 ),
	.sharein(\Add11~39 ),
	.combout(),
	.sumout(\Add11~41_sumout ),
	.cout(\Add11~42 ),
	.shareout(\Add11~43 ));
// synopsys translate_off
defparam \Add11~41 .extended_lut = "off";
defparam \Add11~41 .lut_mask = 64'h000000000000F0F0;
defparam \Add11~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N12
cyclonev_lcell_comb \Add11~45 (
// Equation(s):
// \Add11~45_sumout  = SUM(( !\yCounter|countValue [4] $ (\yCounter|countValue [0]) ) + ( \Add11~43  ) + ( \Add11~42  ))
// \Add11~46  = CARRY(( !\yCounter|countValue [4] $ (\yCounter|countValue [0]) ) + ( \Add11~43  ) + ( \Add11~42  ))
// \Add11~47  = SHARE((!\yCounter|countValue [4] & \yCounter|countValue [0]))

	.dataa(gnd),
	.datab(!\yCounter|countValue [4]),
	.datac(!\yCounter|countValue [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~42 ),
	.sharein(\Add11~43 ),
	.combout(),
	.sumout(\Add11~45_sumout ),
	.cout(\Add11~46 ),
	.shareout(\Add11~47 ));
// synopsys translate_off
defparam \Add11~45 .extended_lut = "off";
defparam \Add11~45 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add11~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N15
cyclonev_lcell_comb \Add11~49 (
// Equation(s):
// \Add11~49_sumout  = SUM(( !\yCounter|countValue [5] $ (\yCounter|countValue [1]) ) + ( \Add11~47  ) + ( \Add11~46  ))
// \Add11~50  = CARRY(( !\yCounter|countValue [5] $ (\yCounter|countValue [1]) ) + ( \Add11~47  ) + ( \Add11~46  ))
// \Add11~51  = SHARE((!\yCounter|countValue [5] & \yCounter|countValue [1]))

	.dataa(!\yCounter|countValue [5]),
	.datab(gnd),
	.datac(!\yCounter|countValue [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~46 ),
	.sharein(\Add11~47 ),
	.combout(),
	.sumout(\Add11~49_sumout ),
	.cout(\Add11~50 ),
	.shareout(\Add11~51 ));
// synopsys translate_off
defparam \Add11~49 .extended_lut = "off";
defparam \Add11~49 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add11~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N18
cyclonev_lcell_comb \Add11~21 (
// Equation(s):
// \Add11~21_sumout  = SUM(( !\yCounter|countValue [2] $ (\yCounter|countValue [6]) ) + ( \Add11~51  ) + ( \Add11~50  ))
// \Add11~22  = CARRY(( !\yCounter|countValue [2] $ (\yCounter|countValue [6]) ) + ( \Add11~51  ) + ( \Add11~50  ))
// \Add11~23  = SHARE((\yCounter|countValue [2] & !\yCounter|countValue [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yCounter|countValue [2]),
	.datad(!\yCounter|countValue [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~50 ),
	.sharein(\Add11~51 ),
	.combout(),
	.sumout(\Add11~21_sumout ),
	.cout(\Add11~22 ),
	.shareout(\Add11~23 ));
// synopsys translate_off
defparam \Add11~21 .extended_lut = "off";
defparam \Add11~21 .lut_mask = 64'h00000F000000F00F;
defparam \Add11~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N21
cyclonev_lcell_comb \Add11~25 (
// Equation(s):
// \Add11~25_sumout  = SUM(( !\yCounter|countValue [7] $ (\yCounter|countValue [3]) ) + ( \Add11~23  ) + ( \Add11~22  ))
// \Add11~26  = CARRY(( !\yCounter|countValue [7] $ (\yCounter|countValue [3]) ) + ( \Add11~23  ) + ( \Add11~22  ))
// \Add11~27  = SHARE((!\yCounter|countValue [7] & \yCounter|countValue [3]))

	.dataa(!\yCounter|countValue [7]),
	.datab(gnd),
	.datac(!\yCounter|countValue [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~22 ),
	.sharein(\Add11~23 ),
	.combout(),
	.sumout(\Add11~25_sumout ),
	.cout(\Add11~26 ),
	.shareout(\Add11~27 ));
// synopsys translate_off
defparam \Add11~25 .extended_lut = "off";
defparam \Add11~25 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add11~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N24
cyclonev_lcell_comb \Add11~17 (
// Equation(s):
// \Add11~17_sumout  = SUM(( !\yCounter|countValue [4] $ (\yCounter|countValue [8]) ) + ( \Add11~27  ) + ( \Add11~26  ))
// \Add11~18  = CARRY(( !\yCounter|countValue [4] $ (\yCounter|countValue [8]) ) + ( \Add11~27  ) + ( \Add11~26  ))
// \Add11~19  = SHARE((\yCounter|countValue [4] & !\yCounter|countValue [8]))

	.dataa(gnd),
	.datab(!\yCounter|countValue [4]),
	.datac(gnd),
	.datad(!\yCounter|countValue [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~26 ),
	.sharein(\Add11~27 ),
	.combout(),
	.sumout(\Add11~17_sumout ),
	.cout(\Add11~18 ),
	.shareout(\Add11~19 ));
// synopsys translate_off
defparam \Add11~17 .extended_lut = "off";
defparam \Add11~17 .lut_mask = 64'h000033000000CC33;
defparam \Add11~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N27
cyclonev_lcell_comb \Add11~13 (
// Equation(s):
// \Add11~13_sumout  = SUM(( !\yCounter|countValue [5] ) + ( \Add11~19  ) + ( \Add11~18  ))
// \Add11~14  = CARRY(( !\yCounter|countValue [5] ) + ( \Add11~19  ) + ( \Add11~18  ))
// \Add11~15  = SHARE(\yCounter|countValue [5])

	.dataa(!\yCounter|countValue [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~18 ),
	.sharein(\Add11~19 ),
	.combout(),
	.sumout(\Add11~13_sumout ),
	.cout(\Add11~14 ),
	.shareout(\Add11~15 ));
// synopsys translate_off
defparam \Add11~13 .extended_lut = "off";
defparam \Add11~13 .lut_mask = 64'h000055550000AAAA;
defparam \Add11~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N30
cyclonev_lcell_comb \Add11~5 (
// Equation(s):
// \Add11~5_sumout  = SUM(( !\yCounter|countValue [6] ) + ( \Add11~15  ) + ( \Add11~14  ))
// \Add11~6  = CARRY(( !\yCounter|countValue [6] ) + ( \Add11~15  ) + ( \Add11~14  ))
// \Add11~7  = SHARE(\yCounter|countValue [6])

	.dataa(gnd),
	.datab(!\yCounter|countValue [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~14 ),
	.sharein(\Add11~15 ),
	.combout(),
	.sumout(\Add11~5_sumout ),
	.cout(\Add11~6 ),
	.shareout(\Add11~7 ));
// synopsys translate_off
defparam \Add11~5 .extended_lut = "off";
defparam \Add11~5 .lut_mask = 64'h000033330000CCCC;
defparam \Add11~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N33
cyclonev_lcell_comb \Add11~9 (
// Equation(s):
// \Add11~9_sumout  = SUM(( !\yCounter|countValue [7] ) + ( \Add11~7  ) + ( \Add11~6  ))
// \Add11~10  = CARRY(( !\yCounter|countValue [7] ) + ( \Add11~7  ) + ( \Add11~6  ))
// \Add11~11  = SHARE(\yCounter|countValue [7])

	.dataa(!\yCounter|countValue [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~6 ),
	.sharein(\Add11~7 ),
	.combout(),
	.sumout(\Add11~9_sumout ),
	.cout(\Add11~10 ),
	.shareout(\Add11~11 ));
// synopsys translate_off
defparam \Add11~9 .extended_lut = "off";
defparam \Add11~9 .lut_mask = 64'h000055550000AAAA;
defparam \Add11~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N36
cyclonev_lcell_comb \Add11~1 (
// Equation(s):
// \Add11~1_sumout  = SUM(( !\yCounter|countValue [8] ) + ( \Add11~11  ) + ( \Add11~10  ))

	.dataa(gnd),
	.datab(!\yCounter|countValue [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~10 ),
	.sharein(\Add11~11 ),
	.combout(),
	.sumout(\Add11~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add11~1 .extended_lut = "off";
defparam \Add11~1 .lut_mask = 64'h000000000000CCCC;
defparam \Add11~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N0
cyclonev_lcell_comb \Add13~29 (
// Equation(s):
// \Add13~29_sumout  = SUM(( \xCounter|countValue [4] ) + ( \Add11~29_sumout  ) + ( !VCC ))
// \Add13~30  = CARRY(( \xCounter|countValue [4] ) + ( \Add11~29_sumout  ) + ( !VCC ))

	.dataa(!\Add11~29_sumout ),
	.datab(gnd),
	.datac(!\xCounter|countValue [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~29_sumout ),
	.cout(\Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \Add13~29 .extended_lut = "off";
defparam \Add13~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N3
cyclonev_lcell_comb \Add13~33 (
// Equation(s):
// \Add13~33_sumout  = SUM(( \xCounter|countValue [5] ) + ( \Add11~33_sumout  ) + ( \Add13~30  ))
// \Add13~34  = CARRY(( \xCounter|countValue [5] ) + ( \Add11~33_sumout  ) + ( \Add13~30  ))

	.dataa(gnd),
	.datab(!\Add11~33_sumout ),
	.datac(!\xCounter|countValue [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~33_sumout ),
	.cout(\Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \Add13~33 .extended_lut = "off";
defparam \Add13~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N6
cyclonev_lcell_comb \Add13~37 (
// Equation(s):
// \Add13~37_sumout  = SUM(( \xCounter|countValue [6] ) + ( \Add11~37_sumout  ) + ( \Add13~34  ))
// \Add13~38  = CARRY(( \xCounter|countValue [6] ) + ( \Add11~37_sumout  ) + ( \Add13~34  ))

	.dataa(!\Add11~37_sumout ),
	.datab(gnd),
	.datac(!\xCounter|countValue [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~37_sumout ),
	.cout(\Add13~38 ),
	.shareout());
// synopsys translate_off
defparam \Add13~37 .extended_lut = "off";
defparam \Add13~37 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add13~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N9
cyclonev_lcell_comb \Add13~41 (
// Equation(s):
// \Add13~41_sumout  = SUM(( \xCounter|countValue [7] ) + ( \Add11~41_sumout  ) + ( \Add13~38  ))
// \Add13~42  = CARRY(( \xCounter|countValue [7] ) + ( \Add11~41_sumout  ) + ( \Add13~38  ))

	.dataa(gnd),
	.datab(!\xCounter|countValue [7]),
	.datac(!\Add11~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~41_sumout ),
	.cout(\Add13~42 ),
	.shareout());
// synopsys translate_off
defparam \Add13~41 .extended_lut = "off";
defparam \Add13~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add13~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N12
cyclonev_lcell_comb \Add13~45 (
// Equation(s):
// \Add13~45_sumout  = SUM(( \Add11~45_sumout  ) + ( GND ) + ( \Add13~42  ))
// \Add13~46  = CARRY(( \Add11~45_sumout  ) + ( GND ) + ( \Add13~42  ))

	.dataa(gnd),
	.datab(!\Add11~45_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~45_sumout ),
	.cout(\Add13~46 ),
	.shareout());
// synopsys translate_off
defparam \Add13~45 .extended_lut = "off";
defparam \Add13~45 .lut_mask = 64'h0000FFFF00003333;
defparam \Add13~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N15
cyclonev_lcell_comb \Add13~49 (
// Equation(s):
// \Add13~49_sumout  = SUM(( \Add11~49_sumout  ) + ( GND ) + ( \Add13~46  ))
// \Add13~50  = CARRY(( \Add11~49_sumout  ) + ( GND ) + ( \Add13~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add11~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~49_sumout ),
	.cout(\Add13~50 ),
	.shareout());
// synopsys translate_off
defparam \Add13~49 .extended_lut = "off";
defparam \Add13~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N18
cyclonev_lcell_comb \Add13~21 (
// Equation(s):
// \Add13~21_sumout  = SUM(( \Add11~21_sumout  ) + ( GND ) + ( \Add13~50  ))
// \Add13~22  = CARRY(( \Add11~21_sumout  ) + ( GND ) + ( \Add13~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add11~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~21_sumout ),
	.cout(\Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \Add13~21 .extended_lut = "off";
defparam \Add13~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N21
cyclonev_lcell_comb \Add13~25 (
// Equation(s):
// \Add13~25_sumout  = SUM(( \Add11~25_sumout  ) + ( GND ) + ( \Add13~22  ))
// \Add13~26  = CARRY(( \Add11~25_sumout  ) + ( GND ) + ( \Add13~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add11~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~25_sumout ),
	.cout(\Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \Add13~25 .extended_lut = "off";
defparam \Add13~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N24
cyclonev_lcell_comb \Add13~17 (
// Equation(s):
// \Add13~17_sumout  = SUM(( \Add11~17_sumout  ) + ( GND ) + ( \Add13~26  ))
// \Add13~18  = CARRY(( \Add11~17_sumout  ) + ( GND ) + ( \Add13~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add11~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~17_sumout ),
	.cout(\Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \Add13~17 .extended_lut = "off";
defparam \Add13~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N27
cyclonev_lcell_comb \Add13~13 (
// Equation(s):
// \Add13~13_sumout  = SUM(( \Add11~13_sumout  ) + ( GND ) + ( \Add13~18  ))
// \Add13~14  = CARRY(( \Add11~13_sumout  ) + ( GND ) + ( \Add13~18  ))

	.dataa(!\Add11~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~13_sumout ),
	.cout(\Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \Add13~13 .extended_lut = "off";
defparam \Add13~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N30
cyclonev_lcell_comb \Add13~5 (
// Equation(s):
// \Add13~5_sumout  = SUM(( \Add11~5_sumout  ) + ( GND ) + ( \Add13~14  ))
// \Add13~6  = CARRY(( \Add11~5_sumout  ) + ( GND ) + ( \Add13~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add11~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~5_sumout ),
	.cout(\Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \Add13~5 .extended_lut = "off";
defparam \Add13~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N33
cyclonev_lcell_comb \Add13~9 (
// Equation(s):
// \Add13~9_sumout  = SUM(( \Add11~9_sumout  ) + ( GND ) + ( \Add13~6  ))
// \Add13~10  = CARRY(( \Add11~9_sumout  ) + ( GND ) + ( \Add13~6  ))

	.dataa(!\Add11~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~9_sumout ),
	.cout(\Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \Add13~9 .extended_lut = "off";
defparam \Add13~9 .lut_mask = 64'h0000FFFF00005555;
defparam \Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N36
cyclonev_lcell_comb \Add13~1 (
// Equation(s):
// \Add13~1_sumout  = SUM(( \Add11~1_sumout  ) + ( GND ) + ( \Add13~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add11~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add13~1 .extended_lut = "off";
defparam \Add13~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N51
cyclonev_lcell_comb \LessThan16~0 (
// Equation(s):
// \LessThan16~0_combout  = ( \Add13~21_sumout  & ( \Add13~25_sumout  & ( \Add13~13_sumout  ) ) ) # ( !\Add13~21_sumout  & ( \Add13~25_sumout  & ( (\Add13~17_sumout  & \Add13~13_sumout ) ) ) ) # ( \Add13~21_sumout  & ( !\Add13~25_sumout  & ( 
// (\Add13~17_sumout  & \Add13~13_sumout ) ) ) ) # ( !\Add13~21_sumout  & ( !\Add13~25_sumout  & ( (\Add13~17_sumout  & \Add13~13_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\Add13~17_sumout ),
	.datac(!\Add13~13_sumout ),
	.datad(gnd),
	.datae(!\Add13~21_sumout ),
	.dataf(!\Add13~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan16~0 .extended_lut = "off";
defparam \LessThan16~0 .lut_mask = 64'h0303030303030F0F;
defparam \LessThan16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N42
cyclonev_lcell_comb \LessThan16~1 (
// Equation(s):
// \LessThan16~1_combout  = ( \Add13~1_sumout  & ( \LessThan16~0_combout  ) ) # ( \Add13~1_sumout  & ( !\LessThan16~0_combout  & ( (\Add13~9_sumout ) # (\Add13~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\Add13~5_sumout ),
	.datac(!\Add13~9_sumout ),
	.datad(gnd),
	.datae(!\Add13~1_sumout ),
	.dataf(!\LessThan16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan16~1 .extended_lut = "off";
defparam \LessThan16~1 .lut_mask = 64'h00003F3F0000FFFF;
defparam \LessThan16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N37
dffeas \ram_addr[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~1_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[16]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[16] .is_wysiwyg = "true";
defparam \ram_addr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y9_N53
dffeas \imageRAM_rtl_0|auto_generated|address_reg_a[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(ram_addr[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imageRAM_rtl_0|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \imageRAM_rtl_0|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N29
dffeas \ram_addr[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~13_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[13] .is_wysiwyg = "true";
defparam \ram_addr[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N40
dffeas \imageRAM_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(ram_addr[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \imageRAM_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N31
dffeas \ram_addr[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~5_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[14]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[14] .is_wysiwyg = "true";
defparam \ram_addr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y10_N10
dffeas \imageRAM_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(ram_addr[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \imageRAM_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N46
dffeas \ram_addr[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|countValue [0]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[0] .is_wysiwyg = "true";
defparam \ram_addr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N35
dffeas \ram_addr[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|countValue [1]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[1] .is_wysiwyg = "true";
defparam \ram_addr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N16
dffeas \ram_addr[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|countValue [2]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[2] .is_wysiwyg = "true";
defparam \ram_addr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N40
dffeas \ram_addr[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|countValue [3]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[3] .is_wysiwyg = "true";
defparam \ram_addr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N1
dffeas \ram_addr[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~29_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[4] .is_wysiwyg = "true";
defparam \ram_addr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N5
dffeas \ram_addr[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~33_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[5] .is_wysiwyg = "true";
defparam \ram_addr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N7
dffeas \ram_addr[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~37_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[6] .is_wysiwyg = "true";
defparam \ram_addr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N11
dffeas \ram_addr[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~41_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[7] .is_wysiwyg = "true";
defparam \ram_addr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N14
dffeas \ram_addr[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~45_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[8] .is_wysiwyg = "true";
defparam \ram_addr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N16
dffeas \ram_addr[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~49_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[9] .is_wysiwyg = "true";
defparam \ram_addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N20
dffeas \ram_addr[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~21_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[10] .is_wysiwyg = "true";
defparam \ram_addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N23
dffeas \ram_addr[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~25_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[11] .is_wysiwyg = "true";
defparam \ram_addr[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N26
dffeas \ram_addr[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~17_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[12] .is_wysiwyg = "true";
defparam \ram_addr[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .mem_init3 = "000098B809800004000000007800000000000000000000000000000000000000004E01000002000000007800000000000000000000000000000000000000001E00000000000000007800000000000000000000000000000000000000001E0000080003E30F00783FE000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .mem_init2 = "00000000001C00000000000000000000000000000000000000000000000000000000000080000000000000000000000300060020000000000000000000000000007E400000000000000000000070FFC0000003E3FFFF0003FF400FFFFF9FC0014000000000000000000000AFFFFFFF7AAF7FFFFFFFFFFFFFFFFFFFFFFF3F70000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC000000000000000000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFE00000000000000000004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF200000000000000000003FC0000000000EFE0000000000FF00000000007FA000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .mem_init1 = "0FE20000000000F6C00000000001E00000000021FE80000000000000000087AFFE0000000145E30301E7FFC5ED00007C3E037C0000000000000000009BCF7C0000000045800000003FC598000000000D3F00000000002000000191C000000000017900000000000DF00000000000BE80000000002000000389A0001C0200005800000000000DF00000000000DF0000000000000000001B8001020000007800004C48001DF00000000000DF0000000000000000001B4000000000007A0000D0600015F800000000003F4000000000000000001BC00000F800007A0000D6000005F800000000001F4000000000000000001B8000000000007A000300E00005F800";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a96 .mem_init0 = "000000004F4000000000000000001B8000000000007A000980700005F800000000004F4000000000000000001B8000000000007A000C0A880005F800000000000F4000000000000000001980007E1900007A000760200005F800000000004DC00000000000000000198001499F00007A000B4F3C0005F800000000000DC80000000000000000198000725100007A00089DA80005F800000000000DD800000000000000001980038EA180007A0001FEC400057C000000000049D8000000000000000018800007E180007A000EACDA0005F800000000005DD80000000000000000384005D8C0D0807A000537F08005F80000000000F9D800000000000000003840";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .mem_init3 = "4AE0FD2F1C7C3301FAE5C90E3DDC07B3F8407000000359B03A1A6354D664C6D6EF9F3CE5A7F9E104A10F31E8E88393207800000168FFA577F990CB710513FFFC3DC623FFFD8223FE1670F77FF1FC780000045FF9AE6ADFE2D7B2C787BAE2B806FFFF39276FE5563103F612447800001D9F084894A913D625C87C45F9C07BF4004C62EE00F00303D04478F800001BFDDED5A2B1142C308DEE8B69BFAF380163C87A7F8EA0F38FF710F8000008747FBF6E3E1B9DFDE3DDF8E058DED7FDFC4CEAAAEA639EBB98669200002FF9FFFF28FB039DE5E3D1E8E0751F7BFFF66CF7E7BC7DFA1FF6EE58000035F411FC3A475B5DE5C713F08A767883FDF555FFF3B0BD987F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .mem_init2 = "1FF25403002DE871874F35125D65FA7BA1DE3C7ECF78F757B7E7FFCDEBFFBCA1360F002FFDFFFFD263E41465BE7E3BDF4C7A4B2FF6673F65FE0CFF1F8E913E1F0001B1FCC5A4C7ECE465977DC6DAE4E77DF4B6BA1245F790EE34F5131C7F0007F38CF6202373176045FE992C105A64E0B6DB2623B516C675D28E43FF0015FF62ECB23962C5EC35FC4348CD5A5FC3B623EC007847DBA8EDCEB3FF001F9EFB910203E3076057D9C31913DFB5DF262C7683F23BF76EAA0F2F7F00078F6305602CCAC76C775F83E7A6E86FD7276FEBEA4B139923BD9FBFFF001F7E9065FDCEF4C7645FFBE92FA09EEA73363EE4B87745D9CBFEDFEDFF001EF8905DE2CD29E7E418FA";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .mem_init1 = "E8D3D087707B363EF2B4B7E1DF3EFC15B1FF001F7EF049FEEA9B0FE41BF4C0ED98C7237B363CF93413D49F7EFEE437FF00177FB84DD6F7DA85E51FF680E79EC7A37B363CFF149BC6DF6FFE187FFF00077AB048DE9A478DE51FFC80E7D9C67373363CE1979BE4DF17FEC5C7FF000768204EDE895F95641FFF80E7DBCE73F2BE7CA7979BF0DFF7F9B5F7FF002768004AFF804BDE641FFD80A5DBCE73F2BE7C25BF9BF2FFABF9FF3FFF00A668004AFFC07344E41FFD00A5DBCFB3F2F67C35BF9BF43F01FC78F7FF00A678004ADFC05F82E41FDD00A5DBCFA7F2F67C35BF9BF5AFE8FF303FFF00E678204ADF4807AEE41FDD00A5DBEF87F2F67D35BE9BFF1E24FFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a64 .mem_init0 = "FDFF00E671004AFFCCED84F11FD808A5D9CFB7F3F67D3FFE9BF913EC3247FDFF00F6FDC84AEFCCDA8BD11FF8D8A5D8DBBBF3D67D3BFF9BDBD3F2CFC7FFFF00D6FD984AFFCDED9BD11FF8D8A5D8DBBBF3F67D3BFF9BC92E52DEFFFFFF00D6FD984AFF8D7AFFD11FF8FCA5D8DBBBF3F67D3BFF9BD8EB943CCFFFFF00D6FD984ADD880A7BD11FF8FCA5D8DBBBF3F67D3BFF9BCF999CFBFFFFFF00E6FD984ADB8312FFD11FF8F8A5D8DBBBF3F67D3BBF9BFDB3673967FFFF0026FD980AD983363FD11FF8F8E5D8DBBBF3F67D37BF9BEE4D67C827FFFF0026FD980AD9A37B3FD11FF8F8A5D8DFBBF3F67D37BF9BFEC0EFF25BFFFF0022FDB80AD1A065BFD11FF8FCA5";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .mem_init3 = "0540F0E1007A000DC97D8005F80000000000F9D800000000000000003840023617C1007A000F02598005F80000000000D9D8000000000000000038C001065B830078000300824005F80000000000D9D800000000000000003F8000493A5B00780002E7744005F80000000000D9D800000000000000003F8000F1BE3B007D00103B57C005F0000020000059C000000000000000003F8000CD86D9007D001CC763400DF0000000000059C000000000000000003F8003358470007D0001AAA8C41DF0000000000019C000000000000000002F80014B2DB0007D000D78AC841DF0000000000019C000000000000000002F800018AAC0007D00025C57041DF0000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .mem_init2 = "00001CC000000000000000003E000E4B3A6000780014FA95401DF000000000004CC000000000000000003E0007E8BA00007C001397F3401DF800000000004CC000000000000000003E0000895F00007C00164A9BD81DE800000000004CC000000000000000003E00019A4188007C000C20F4981DCA00000000004CC000000000000000003E000247E68D007C0003FAB7981D4E00000000004CC000000000000000003E000074286C007C0001ECFE98154E000000000048C000000000000000003E00008E343D007C00189CBE9015EA000000000078C000000000000000003F0001F01A51007C00183838C015E80000000000F8C000000000000000003F0003CA";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .mem_init1 = "2AD2827C0030018B6405F80000000000F0C000000000000000003F000F0E7812827C00681C492605F00000000000F0C000000000000000003E0002200CE000780005FFDC4405F80000000000F0D800000000000000003E00017A086200780019E8800005F80000000000F39000000000000000003E000032116200780019E4F80005F80000000000F3C000000000000000003E0001703CC2007C001C6D200005F80000000000FFC000000000000000003E000038B902007C000E2FC00005EE0000000000FFC000000000000000002E000178AE80007D000398D00005EF0000000000FFC000000000000000002E0000717600007D000398C00015EFF000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a80 .mem_init0 = "FFC000000000000000002F0001F3B800007D000155180005EFF00000000057C000000000000000002F0001DBBA06007D0002043003FDFFF000000000538000000000000000002F800006AE06007D00020D6003FDFBF000000000519800000000000000000F8008CA028620750000730C0FFDF6F80007F07E73D8F9C20000000400000DD0180B00C6387D120231860FFFF3F8400F1C7E61582182000000040083ECA80300020F9C79FF10000001F43FF03C7C771072C7863C00000000DB81FFC80358005840BA19808000F005EBE01CB013398CF18E3800000001C4FE7FF8C418081800CA11C3041ECFFC09E3097B318337DC54E00000000190034FBCE1440FE0";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N24
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a64~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a80~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a96~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a112~portadataout ))) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a64~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a80~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a96~portadataout )))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # ((\imageRAM_rtl_0|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a64~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a80~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a96~portadataout )))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a112~portadataout ))) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a64~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a80~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a96~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a112~portadataout )))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N34
dffeas \ram_addr[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add13~9_sumout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(\LessThan16~1_combout ),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_addr[15]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_addr[15] .is_wysiwyg = "true";
defparam \ram_addr[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y10_N16
dffeas \imageRAM_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(ram_addr[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \imageRAM_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N42
cyclonev_lcell_comb \imageRAM~1 (
// Equation(s):
// \imageRAM~1_combout  = ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [2] & \imageRAM_rtl_0|auto_generated|address_reg_a [3]) ) )

	.dataa(gnd),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~1 .extended_lut = "off";
defparam \imageRAM~1 .lut_mask = 64'h0C0C0C0C00000000;
defparam \imageRAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 4095;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .mem_init2 = "5555555555555554000005400001555500000000040000005400000550155555555500000000001540000004000003C143000000000001450000000055555555555555500000154400000000FFFFFFFFFFFFFFFFC3FFFFF00FC000000003FFFFFFFFFFFFFFFFFFFFFFFFFCFC0000000000000144000000005555555555555540100055553FC3FF03FFFFFFFFFFFFFFFFFF003FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEBC40001000000014000000000555555555555500055405400EBFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFF003FFFC03F0FFF0003FF0000154000000500000000005555555555554001555540FFF1555455";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .mem_init1 = "0000000015500000015554014015554000000000000155000015400000015400500001000000100000000000555555555555000155554FF86E91100400550000555000000001000000555540000000140000400000004000001156A5500000000000140000000000555555555555000155553FF5090000015555555555555015540000000055554005500555555554000155500001555518A3000000000011000000000055555555555500015555FC690A9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFFFFAAAAAAAFAAAAAAAAAA4F98000000000000000000000055555555555000004154FC84AEAAEBABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a144 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9C7000000000000000000000055555555555000000000F2BB910AAFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1440040000000000000000055555555554000040040F8E28DF88AAFFFFFFFFFFFFFFFFFFFFCFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9200D40000000000000000055555555400000140150D0B27FBFEE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDD14C4540000000000000005555555540000014014001F7FFAAFDFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFEAFFFFFFFFFFFFFFFFFFFFFFFFFFFFE";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .mem_init3 = "0FA800000000FFFF800600B3247CFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFF27A000000000FFFC00000053357BFFFFFFFFFFF3780073FFFFFFFFFFFFFFDE8000000000FFF0000003E4904EBFFFFFFFFFF01AFEF3BFFFFFFFFFFFFFF40000000000FFE000000682C7CEFFFFFFFFFFC99A86E4FFFFFFFFFFFFFFFF0000000000FFE0000006589C243FFFFFFFFFFFEA16AEBFFFFFFFFFFFFFFA8000000000FFC000000118C2EE7FFFFFFFFF6074A3E8FFFFFFFFFFFFFFF86000000000FBE000000138C0FC7FFFFFFFFF61E26FA8FFFFFFFFFFFFFFF9E800000000F3C0000002FBD28FFFFFFFFFFF61FFED5CFFFFFFFFFFFFFFED6200000000FB01FC07E0CAA7EFCFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .mem_init2 = "FFFFFE80E8EDD4FFFFFFFFFFFFFFCD47C0000038FB01FC07E18C9B86FFFFFFFFFF1DE0EFCCFFFFFFFFFFFFFFCEB7C0000038FB01FE0F82B950D6DFFFFFFFFF4609EE98FFFFFFFFFFFFFF8AC7C000003CFB01FF1F873807175FFFFFFFFE2161ED10FFFFFFFFFFFFFFE84780000000FA01FFFF821EF14CFFFFFFFFFFEAF9EF10FFFFFFFFFFFFFFE5C980000000F001FFFF804856CFFFFFFFFFFF49A3EF3CFFFFFFFFFFFFFFE68F00000180F001FFFFA45C61FCFFFFFFFFFE19C3EA5E7FFFFFFFFFFFFFF28800000180F001FFFF6FFD2C5CFFFFFFFFFF3C53F9BCFFFFFFFFFFFFFFE48800000180F001FFFF61AA3D53FFFFFFFFFFFFFFB7FFFFFFFFFFFFFFEFF148";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .mem_init1 = "00000180F001FFFF6B65B88CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE94000000180FBFFFFFF0366FFF7FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF0040000000000FFFFFFFF00433F2DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B00000000000FFFFFFFF018B431FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECE66000000000FFFFFFFF83861A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF816000000000FFFFFFFF836479FBFFFFFFF41FFFFFA0E83F47E2FC1F05F5006000000000FFFFFFFF846B6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF704000000000FFFFFE0F811BDFFFFFFF87FFFC7FFFFFFFFFFFFFFFFFFFF9B18000000000FFFFFE0F80706C0FFFFFFFC0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a128 .mem_init0 = "1FF4FFFFFFFFFFFFFFFFFFEA230000000000FFFFFC0701C0F3C000000000018000000000000000000002200000000000FFFFFC070544000000007A20078000000400000000000000C00000000000FCFF0E0011800003FFFF0000000600000000000000000000000000000000FCFF0F8018000007FFFFFC03400FFFFFFFFFFFFFFFFFFE00000000000000FFFF0EC018000001FF003C00000FF0000000000000000000000000000000F7BE1EF07800000000000800000000000000000000000000000000000000F39C1FF00000000000003800000000000000000000000000000000000000F91C1FA0007C00000000780000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N15
cyclonev_lcell_comb \imageRAM~2 (
// Equation(s):
// \imageRAM~2_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a144~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a128~portadataout  & ( \imageRAM~1_combout  ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a144~portadataout  & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a128~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & \imageRAM~1_combout ) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a144~portadataout  & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a128~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & \imageRAM~1_combout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\imageRAM~1_combout ),
	.datad(gnd),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a144~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a128~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~2 .extended_lut = "off";
defparam \imageRAM~2 .lut_mask = 64'h000005050A0A0F0F;
defparam \imageRAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFF000000000003FFFFFFFFFF806FFFF807FFF9F000FFF7E01FFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "3FE7FFFFFFFFFEBFFFFFFFFF000000000FFDFFFFFFFFFFCB29DEEC195FBE61A9000000000EBFFFFFFFFF000000002FFDFFFFFFFEE3C60CB4FB3D5956EE058003C0818EBFFFFFFFFF000000002FFFFFFFFFFC69ED6B79C1AD2586C3C8000000000EBFFFFFFFFF000000002FFFFFFE1FFE63F2201E11FCA2BC216A87FFFFEE3EBFFFFFFFFF000000002FFFFFFF1FFE7ECD8764FCE300BD91758003C0003EBFFFFFFFFF000000002E00300000004297B7FEC143E22495A08000000D0EBFFFFFFFFF00000000277F000FFFFFC55BA277E56F8AAD85737FFFFFFFFEBFFFFFFFFF00000000277F000FFF005A46CBA7643777ACFDB9FFFFFFFFDEBFFFFFFFFF00000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "277F0007FF814556AF770E6F4538EB5E7FFFFFFFD6BFFFFFFFFF000000006F7C3C770008E14533C2DB0E21D19ABFFCFFFFFFD6BFFFFFFFFF000000006F7FFFE7F801081B75E86460DED1D9FFFCFFFFFFD6BFFFFFFFFF000000006F7FFFE7FF2A0E799F47ECA1C95B9CFFFDFFFFFFD6BFFFFFFFFF00000000EF7FFF87FF2286DC23AB8639938D98FFFDFFFFFFD6BFFFFFFFFF0000000FEF7FFF1F677AAEB77306CCBC9211CDFFF73FFFFFD6BFFFFFFFFF0000000FEF7FFE7407AF4F899F368040A2587BFFFFFFFFFFD6BFFFFFFFFF0000008FAF7FF01B002037D442659DEE72B9C0FFFFFFFFFFD6BFFFFFFFFF000001FFAF7FF82700EAF61FE1ADE97A986E44FF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "E37FFFFFF6BFFFFFFFFF000001FFEF7FF48DFFB6395A80998F1963966AFFFE7FFFFFF6BFFFFFFFFF000001FFEF7FF6B83E707E5B4FBA4582B248F8FF12DFFFFFF6BFFFFFFFFF000000FFEF7FFF9200939CD9EEFB33CC5C8E5FFFF45F307FD63FFFFFFFFF000000FFAF7FFC3FB866FEFDFFFFFF8114875AFFF699337FD43FFFFFFFFF000003FFAF7FFFCF2927FEFDFFFFFF8762BFC5FFD4BFC3FFD43FFFFFFFFF000003FFAF7FFF4FCF3FFEFDFFFFFFC692ED9CFFF2AEF0FFD43FFFFFFFFF0000FFFFAF7FFA3AAEFFFEFDFFFFFFFDC38B9BFFFA9FCF7FD03FFFFFFFFF0000FFFFAF7FF87EE279FEFDFFFFFFF209C0F1FEA89FDD7FD0BFFFFFFFFF0001FFFFAF7F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "F84103F8FEFDFFFFFFFA5A9C09FFB6231B5FD4FFFFFFFFFF0003FFFFAF7FFC8C31187EFDFFFFFFFDDDFBF3FFF608115FD4DFFFFFFFFF0003FFFFAF7FFFD041397EFDFFFFFFF9A940E2FFE158671FD4DFFFFFFFFF0003FFFFAF7FFEDB27B5FEFDFFFFFFF81F7FCAFD44E7833FD0DFFFFFFFFF0007FFFFEF7FFED0EFB7FEFDFFFFFFFCFD5913FFF743673FD0DFFFFFFFFF000FFFFFEF7FFF02AF9FFEFDFFFFFFFA68C04FFF2EB96D1FF5FFFFFFFFFF000FFFFFEF7FFFC9FFFFFEFDFFFFFFFAEF96CFFFC37045BFF5FFFFFFFFFF0007FFFFEF7FFEF79CFFFEFDFFFFFFF745E6CFFF31C0A4FFF5FFFFFFFFFF0003FFFFEF7FFCA5C9FFFEFDFFFFFFF2EDFCCFFF18E7";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "D8FFBBF3F67D37959BE8CB4E697FFFFF0022FF980AD1A003EBD11FF8F8A5D8FFBBF3F67D37159BEC484FDF83FFFF0022FFB80AD1A1831BC11FF8FDE5D8FFB3E3F67D25149BEE49B3B16DFBFF0026F82A0AD9C2F7DF651FCDFD659BD7B3FFF67D89349BEB0BE4F0DA33FF0026F8220AD9A272BF641FEDDD651BD7B1FFF67D89349BEB3FC1DCF21BF70026F8224AF9A05ADF645FEDCD651BD7B17BD67D8D349BEB17A49C2215F70026F8224AD9ACC57F644FE5CFA51F97B173D67C8D149BEB13AB664195F70026F8224AD98F5E7F644FECCFB59FBFB9F3F67CCD349BEB33C5C717D5FF0026F8224AD9DEBEDD640FECCF379EB7BC7BD67CCD349BE33CE0158D5FF7";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "0026F8224AF9CCBCFE641FEE4CF518FFB573D67CCD349BE32400AA0D7FF70026F8224AFFC3EAF6641FFA4AF51AFBB773D67CCD309BC3223DE0741FF70026F8224AEFCF7FFE643FFB4B371C7B7073D67CCC309BC324D9C2B9CFF70026F8224AEECAD5ED640FF3453D1E8BA07BD67CCC309BC32F0C713BFFFF00627D820AEC48C29FE521EFF16F02C83CEF777CCD30BBCFCC00E3EE1FFF0062FD9A0AE681A2ECE51AE957EB3C0F975BF77CCD3C9B9FDB0E25EFEFFF0066BD9A0AE609DECC643966614734E7E813F77CCD3C9B9FDDC181EFCBFF0022BD9A0AE4216EF564077C5F4EFD97CCCBF77CCD3CBB1FDE12FF3F73FF0062BD9A0AE6BFAE856420FA4F8EA85E";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "75FEF77CCC3CBB5FDAFE0EBFB3FF0062BD920AEFEEAE14642A5C7FE69BC238DAF63CCCBE9B8FD2F5FA1DD3FF0022BD9A0AE6953E05E4227F9304C423919AF63DDDBF9B8FC0A652FFF3FF0022BD9A0AEFFC3EE5E42D7F8224765FFB92F61DD9BFBBDFC1580DFD1FFF0002FD9A0AEEB899ADE4137FCFFC70CB7EFFF61DF93FBBDFC3F80FF07C3F80027D9A0AE53F92EDE0147FF23C4F995FFFF61DF33F9BDFCB3F9FF1FC1F001345B09FB9FE9C34C3334FC6076C08FFFFBE87117FB215C9DFFF94F83F001FFFB1AEB33285A5CB3EE7C8C3A454BFFFBA24307CB655C73FFF8538FF003738C9B3B42FD351F69FD133FD764C5BFFC6D7C1F92F02F8FFFCE16DFF003B";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "034DEEC85EF819E1040D1C5672A757F3D64E23F8200A673607FCFFFF001B333CE3C7D1F86D15858C7D139392BEBE2771DBBC825A74E187FFFFFF003F22FCF648A1C0FFF2C3FA5897034E231A0AA0787FCFFA75918D0FFFFF00156DF86F031196768CE04CBF1F818723F63F1B19E3E01F7F57014FCFFF0007C800244E1FF0CF38617A983FE575F3B47102E1E1EBE91DE41F8FDFFF0033DE000F001E3307FE4549DEF7FA3FF8C2E79FF0104DFF9F3FFDFBFFFF0010E6039B40000030024D240700360FEC0B183880880B378C581EFFFFFF000022339E803C6186381121E801CAE633676EC7A00008C03EFE3C7FFFFF000000000FFFFFFFFFFF9F255BFE72E3EBB6";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "EEFFF7FFFFFFFFFF0003FFFFEF7FFDA1CFFFFEFDFFFFFF8039F2CFFFF30317FFD7FFFFFFFFFF0001FFFFEF7FFF64BEFFFEF5FFFFFF877FF2CFFF3B3F253FF7FFFFFFFFFF0001FFFFEF7FFE7F7CC3FFC5FFFFFFC7E5FCCFFF3B7EF4BFDFFFFFFFFFFF0000FFFFEF7FFF417F07FF85FFFFFFFE33FECFFFB408F5FFDFFFFFFFFFFF0000FFFFEF7FFF17F00FFFC5FFFFFFFEEFDECFFFFF323FFFDFFFFFFFFFFF0000FFFFEF7FFC97F50FFFE5FFFFFFFFFD84CFFFE9D7F39FFFFFFFFFFFFF07E3FFFFAF1FFC1E5A67FFC5FFFFFFFFFFF4CFFFD10377FFD4BFFFFFFFFF07FC1FF8231FFDA56C97FFC5FFFFFFFFFFFCCFFFDEAAFFFFF4BFFFFFFFFF03FE0000231FFE6D";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "8585FFE5FFFFFFFFFFFCCFFFD597FFFFF4BFFFFFFFFF03FE0000231FFF91C5EF7FF5FFFFFFFFFFFCCFFF92FDFFFFF4BFFFFFFFFF03FE00002B1FFEDF144FFFFDFFFFFFFFFFFCCFFFD5A0BFFFF4BFFFFFFFFF03FE00002B1FFE56AF8EFFFDFFFFFFFFFFFCCFFF5595BFFFF6BFFFFFFFFF01F800002B1FFF26D64AFFFDFFFFFFFFFFFCCFFF55D3BFFFF6BFFFFFFFFF000000002F9FFF0CF2C87EFDFFFFFFFFFFFCCFFF5927FFFFF0BFFFFFFFFF380000002F9FF9B98E9C7EFDFFFFFFFFFFFCCFFF505A7FFFF0FFFFFFFFFF380000002F9FE090154D7EF5FFFFFFFFFFFCCFFF40EA7FFFF0BFFFFFFFFF000000002F8FD03C7F7FFEF5FFFFFFFFFFFC4FFFE77E7FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "D4FFFFFFFFFF000000002F0FD83FF1FFFEF5FFFFFFFFFFFC4FFFFFFFFFFFD4FFFFFFFFFF000000002F0BFC3FFBFFFEF5FFFFFFFFFFFC4FFFFFFFFFFFC4FFFFFFFFFF000000002F0FFDFFFFFFFEF5FFFFFFFFFFFECFFFFFFFFFFFD0BFFFFFFFFF000000003F47FFFFFFFFFFF5FFFFFFFFFFFECFFFFFFFFFFFD0BFFFFFFFFF000000003FA6BFFFFFFFFFF5FFFFFFFFFFFCCFFFFFFFFFFFE4BFFFFFFFFF000000000FB3FF9FFFFFFFF5FFFFFFFFFFFCCFFFFFFFFFFFF67FFFFFFFFF0000000017D3FF81FFFFFFF5FFFFFFFFFFFCCFFFFFFFFFFFEAF9FFFFFFFF0000000007D27FDFFFF87FFDFFFFFFFFFFFCCFFFFFFFFFFEC17FFFFFFFFF0000000007FFFFFE7E78";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "7FFDFFFFFFFFFFFCEFFFFFFFFFF9A1FFFFFFFFFF000000000FFBFFFF7EFFFFFDFFFFFFFFFFFEEFFFFFBFFFFC02FFFFFFFFFF0000000005FE01FFFE001DFC00000000000A30000000000009FFFFFFFFFF0000000003FC01FFFF8FFFFE00000000001A08000000000101FFFFFFFFFF00000000037DFFFFFFFFFFFFBFE007F8005C0FFFF001FFFD09FFFFFFFFFF0000000001FF83FF00FF827F9FE007F000040F0100007E0007FFFFFFFFFF0000000000DFCFFFFFFFF03DBFFFFFF83F61FFF1007DFF004FFFFFFFFFFF00000000005D018000000000000000000000000000000000FFFFFFFFFFFF0000000000141EFF80FFBFCFFFFFFFFFFFFFFFFFFFFFFFF17FFF";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N48
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a48~portadataout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a32~portadataout ))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & \imageRAM_rtl_0|auto_generated|ram_block1a48~portadataout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a16~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a0~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a32~portadataout ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h5353000F5353F0FF;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N36
cyclonev_lcell_comb \imageRAM~0feeder (
// Equation(s):
// \imageRAM~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~0feeder .extended_lut = "off";
defparam \imageRAM~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \imageRAM~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N37
dffeas \imageRAM~0DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imageRAM~0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imageRAM~0DUPLICATE .is_wysiwyg = "true";
defparam \imageRAM~0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N12
cyclonev_lcell_comb \imageRAM~3 (
// Equation(s):
// \imageRAM~3_combout  = ( \imageRAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( \imageRAM~0DUPLICATE_q  & ( ((!\imageRAM_rtl_0|auto_generated|address_reg_a [3] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [2]) # 
// (\imageRAM_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout )))) # (\imageRAM~2_combout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & ( \imageRAM~0DUPLICATE_q  & ( 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [3] & (\imageRAM_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout  & \imageRAM_rtl_0|auto_generated|address_reg_a [2]))) # (\imageRAM~2_combout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [3]),
	.datab(!\imageRAM_rtl_0|auto_generated|mux2|l2_w0_n1_mux_dataout~0_combout ),
	.datac(!\imageRAM~2_combout ),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\imageRAM_rtl_0|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.dataf(!\imageRAM~0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~3 .extended_lut = "off";
defparam \imageRAM~3 .lut_mask = 64'h000000000F2FAF2F;
defparam \imageRAM~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N3
cyclonev_lcell_comb \cursor_row~0 (
// Equation(s):
// \cursor_row~0_combout  = (!\debug_key0_held~reg0_q  & !cursor_row[0])

	.dataa(!\debug_key0_held~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!cursor_row[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_row~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_row~0 .extended_lut = "off";
defparam \cursor_row~0 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \cursor_row~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y6_N32
dffeas \debounce_sw[0].db_sw_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N35
dffeas \debounce_sw[0].db_sw_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[0].db_sw_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y6_N50
dffeas \debounce_sw[0].db_sw_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|button_out .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~77 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~77_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_sw[0].db_sw_inst|Add0~78  = CARRY(( \debounce_sw[0].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[0].db_sw_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~77_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~77 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_sw[0].db_sw_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N33
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|count[4]~1 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|count[4]~1_combout  = ( \debounce_sw[0].db_sw_inst|button_sync_1~q  & ( \debounce_sw[0].db_sw_inst|count[4]~0_combout  & ( \debounce_sw[0].db_sw_inst|button_out~q  ) ) ) # ( !\debounce_sw[0].db_sw_inst|button_sync_1~q  & ( 
// \debounce_sw[0].db_sw_inst|count[4]~0_combout  & ( !\debounce_sw[0].db_sw_inst|button_out~q  ) ) ) # ( \debounce_sw[0].db_sw_inst|button_sync_1~q  & ( !\debounce_sw[0].db_sw_inst|count[4]~0_combout  ) ) # ( !\debounce_sw[0].db_sw_inst|button_sync_1~q  & ( 
// !\debounce_sw[0].db_sw_inst|count[4]~0_combout  ) )

	.dataa(!\debounce_sw[0].db_sw_inst|button_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debounce_sw[0].db_sw_inst|button_sync_1~q ),
	.dataf(!\debounce_sw[0].db_sw_inst|count[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[4]~1 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|count[4]~1 .lut_mask = 64'hFFFFFFFFAAAA5555;
defparam \debounce_sw[0].db_sw_inst|count[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N2
dffeas \debounce_sw[0].db_sw_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N3
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~73 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~73_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~78  ))
// \debounce_sw[0].db_sw_inst|Add0~74  = CARRY(( \debounce_sw[0].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~78  ))

	.dataa(!\debounce_sw[0].db_sw_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~73_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~73 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[0].db_sw_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N5
dffeas \debounce_sw[0].db_sw_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N6
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~69 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~69_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~74  ))
// \debounce_sw[0].db_sw_inst|Add0~70  = CARRY(( \debounce_sw[0].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_sw[0].db_sw_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~69_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~69 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[0].db_sw_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N8
dffeas \debounce_sw[0].db_sw_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N9
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~65 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~65_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~70  ))
// \debounce_sw[0].db_sw_inst|Add0~66  = CARRY(( \debounce_sw[0].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[0].db_sw_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~65_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~65 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[0].db_sw_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N11
dffeas \debounce_sw[0].db_sw_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N12
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~61 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~61_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~66  ))
// \debounce_sw[0].db_sw_inst|Add0~62  = CARRY(( \debounce_sw[0].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_sw[0].db_sw_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~61_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~61 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[0].db_sw_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N14
dffeas \debounce_sw[0].db_sw_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N15
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~33 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~33_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~62  ))
// \debounce_sw[0].db_sw_inst|Add0~34  = CARRY(( \debounce_sw[0].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[0].db_sw_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~33_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~33 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[0].db_sw_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N17
dffeas \debounce_sw[0].db_sw_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N18
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~37 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~37_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~34  ))
// \debounce_sw[0].db_sw_inst|Add0~38  = CARRY(( \debounce_sw[0].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[0].db_sw_inst|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~37_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~37 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[0].db_sw_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N20
dffeas \debounce_sw[0].db_sw_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N21
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~41 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~41_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~38  ))
// \debounce_sw[0].db_sw_inst|Add0~42  = CARRY(( \debounce_sw[0].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~38  ))

	.dataa(!\debounce_sw[0].db_sw_inst|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~41_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~41 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[0].db_sw_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N23
dffeas \debounce_sw[0].db_sw_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~29 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~29_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~42  ))
// \debounce_sw[0].db_sw_inst|Add0~30  = CARRY(( \debounce_sw[0].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~42  ))

	.dataa(gnd),
	.datab(!\debounce_sw[0].db_sw_inst|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~29_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~29 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[0].db_sw_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N25
dffeas \debounce_sw[0].db_sw_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N27
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~25 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~25_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~30  ))
// \debounce_sw[0].db_sw_inst|Add0~26  = CARRY(( \debounce_sw[0].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~30  ))

	.dataa(!\debounce_sw[0].db_sw_inst|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~25_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~25 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[0].db_sw_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N29
dffeas \debounce_sw[0].db_sw_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N30
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~13 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~13_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~26  ))
// \debounce_sw[0].db_sw_inst|Add0~14  = CARRY(( \debounce_sw[0].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~26  ))

	.dataa(gnd),
	.datab(!\debounce_sw[0].db_sw_inst|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~13_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~13 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[0].db_sw_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N32
dffeas \debounce_sw[0].db_sw_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N33
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~21 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~21_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~14  ))
// \debounce_sw[0].db_sw_inst|Add0~22  = CARRY(( \debounce_sw[0].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~14  ))

	.dataa(!\debounce_sw[0].db_sw_inst|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~21_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~21 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[0].db_sw_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N35
dffeas \debounce_sw[0].db_sw_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~17 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~17_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~22  ))
// \debounce_sw[0].db_sw_inst|Add0~18  = CARRY(( \debounce_sw[0].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[0].db_sw_inst|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~17_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~17 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[0].db_sw_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N38
dffeas \debounce_sw[0].db_sw_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N39
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~9 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~9_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~18  ))
// \debounce_sw[0].db_sw_inst|Add0~10  = CARRY(( \debounce_sw[0].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[0].db_sw_inst|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~9_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~9 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[0].db_sw_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N41
dffeas \debounce_sw[0].db_sw_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~5 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~5_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~10  ))
// \debounce_sw[0].db_sw_inst|Add0~6  = CARRY(( \debounce_sw[0].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_sw[0].db_sw_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~5_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~5 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[0].db_sw_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N43
dffeas \debounce_sw[0].db_sw_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N45
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~45 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~45_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~6  ))
// \debounce_sw[0].db_sw_inst|Add0~46  = CARRY(( \debounce_sw[0].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[0].db_sw_inst|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~45_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~45 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[0].db_sw_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N47
dffeas \debounce_sw[0].db_sw_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~49 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~49_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~46  ))
// \debounce_sw[0].db_sw_inst|Add0~50  = CARRY(( \debounce_sw[0].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~46  ))

	.dataa(gnd),
	.datab(!\debounce_sw[0].db_sw_inst|count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~49_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~49 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[0].db_sw_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N49
dffeas \debounce_sw[0].db_sw_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N51
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~53 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~53_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~50  ))
// \debounce_sw[0].db_sw_inst|Add0~54  = CARRY(( \debounce_sw[0].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~50  ))

	.dataa(!\debounce_sw[0].db_sw_inst|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~53_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~53 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[0].db_sw_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N53
dffeas \debounce_sw[0].db_sw_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N54
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~57 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~57_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~54  ))
// \debounce_sw[0].db_sw_inst|Add0~58  = CARRY(( \debounce_sw[0].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[0].db_sw_inst|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~57_sumout ),
	.cout(\debounce_sw[0].db_sw_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~57 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[0].db_sw_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N56
dffeas \debounce_sw[0].db_sw_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N57
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|Add0~1 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|Add0~1_sumout  = SUM(( \debounce_sw[0].db_sw_inst|count [19] ) + ( GND ) + ( \debounce_sw[0].db_sw_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[0].db_sw_inst|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[0].db_sw_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[0].db_sw_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|Add0~1 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[0].db_sw_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N59
dffeas \debounce_sw[0].db_sw_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[0].db_sw_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N36
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|LessThan0~2 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|LessThan0~2_combout  = ( \debounce_sw[0].db_sw_inst|count [15] & ( (\debounce_sw[0].db_sw_inst|count [18] & (\debounce_sw[0].db_sw_inst|count [16] & \debounce_sw[0].db_sw_inst|count [17])) ) )

	.dataa(gnd),
	.datab(!\debounce_sw[0].db_sw_inst|count [18]),
	.datac(!\debounce_sw[0].db_sw_inst|count [16]),
	.datad(!\debounce_sw[0].db_sw_inst|count [17]),
	.datae(gnd),
	.dataf(!\debounce_sw[0].db_sw_inst|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[0].db_sw_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|LessThan0~2 .lut_mask = 64'h0000000000030003;
defparam \debounce_sw[0].db_sw_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N39
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|LessThan0~0 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|LessThan0~0_combout  = ( \debounce_sw[0].db_sw_inst|count [6] & ( \debounce_sw[0].db_sw_inst|count [8] ) ) # ( !\debounce_sw[0].db_sw_inst|count [6] & ( (\debounce_sw[0].db_sw_inst|count [8] & ((\debounce_sw[0].db_sw_inst|count 
// [7]) # (\debounce_sw[0].db_sw_inst|count [5]))) ) )

	.dataa(!\debounce_sw[0].db_sw_inst|count [5]),
	.datab(gnd),
	.datac(!\debounce_sw[0].db_sw_inst|count [8]),
	.datad(!\debounce_sw[0].db_sw_inst|count [7]),
	.datae(gnd),
	.dataf(!\debounce_sw[0].db_sw_inst|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[0].db_sw_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|LessThan0~0 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \debounce_sw[0].db_sw_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N6
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|LessThan0~1 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|LessThan0~1_combout  = ( !\debounce_sw[0].db_sw_inst|count [12] & ( !\debounce_sw[0].db_sw_inst|count [11] & ( (!\debounce_sw[0].db_sw_inst|count [9] & (!\debounce_sw[0].db_sw_inst|LessThan0~0_combout  & 
// !\debounce_sw[0].db_sw_inst|count [10])) ) ) )

	.dataa(!\debounce_sw[0].db_sw_inst|count [9]),
	.datab(!\debounce_sw[0].db_sw_inst|LessThan0~0_combout ),
	.datac(!\debounce_sw[0].db_sw_inst|count [10]),
	.datad(gnd),
	.datae(!\debounce_sw[0].db_sw_inst|count [12]),
	.dataf(!\debounce_sw[0].db_sw_inst|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[0].db_sw_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \debounce_sw[0].db_sw_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N51
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|count[4]~0 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|count[4]~0_combout  = ( \debounce_sw[0].db_sw_inst|LessThan0~1_combout  & ( (!\debounce_sw[0].db_sw_inst|count [19] & ((!\debounce_sw[0].db_sw_inst|count [14]) # (!\debounce_sw[0].db_sw_inst|LessThan0~2_combout ))) ) ) # ( 
// !\debounce_sw[0].db_sw_inst|LessThan0~1_combout  & ( (!\debounce_sw[0].db_sw_inst|count [19] & ((!\debounce_sw[0].db_sw_inst|LessThan0~2_combout ) # ((!\debounce_sw[0].db_sw_inst|count [13] & !\debounce_sw[0].db_sw_inst|count [14])))) ) )

	.dataa(!\debounce_sw[0].db_sw_inst|count [13]),
	.datab(!\debounce_sw[0].db_sw_inst|count [19]),
	.datac(!\debounce_sw[0].db_sw_inst|count [14]),
	.datad(!\debounce_sw[0].db_sw_inst|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\debounce_sw[0].db_sw_inst|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[0].db_sw_inst|count[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|count[4]~0 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|count[4]~0 .lut_mask = 64'hCC80CC80CCC0CCC0;
defparam \debounce_sw[0].db_sw_inst|count[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y6_N48
cyclonev_lcell_comb \debounce_sw[0].db_sw_inst|button_out~0 (
// Equation(s):
// \debounce_sw[0].db_sw_inst|button_out~0_combout  = ( \debounce_sw[0].db_sw_inst|count[4]~0_combout  & ( \debounce_sw[0].db_sw_inst|button_out~q  ) ) # ( !\debounce_sw[0].db_sw_inst|count[4]~0_combout  & ( \debounce_sw[0].db_sw_inst|button_sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[0].db_sw_inst|button_sync_1~q ),
	.datad(!\debounce_sw[0].db_sw_inst|button_out~q ),
	.datae(gnd),
	.dataf(!\debounce_sw[0].db_sw_inst|count[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[0].db_sw_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|button_out~0 .extended_lut = "off";
defparam \debounce_sw[0].db_sw_inst|button_out~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \debounce_sw[0].db_sw_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y6_N49
dffeas \debounce_sw[0].db_sw_inst|button_out~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[0].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[0].db_sw_inst|button_out~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[0].db_sw_inst|button_out~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[0].db_sw_inst|button_out~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y8_N26
dffeas sw0_prev(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[0].db_sw_inst|button_out~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sw0_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam sw0_prev.is_wysiwyg = "true";
defparam sw0_prev.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N30
cyclonev_lcell_comb \state[1]~2 (
// Equation(s):
// \state[1]~2_combout  = ( state[1] & ( \state[1]~0_combout  & ( (state[0] & !\debug_key0_held~reg0_q ) ) ) ) # ( !state[1] & ( \state[1]~0_combout  & ( (state[0] & !\debug_key0_held~reg0_q ) ) ) ) # ( state[1] & ( !\state[1]~0_combout  & ( 
// !\debug_key0_held~reg0_q  ) ) ) # ( !state[1] & ( !\state[1]~0_combout  & ( (state[0] & !\debug_key0_held~reg0_q ) ) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!\debug_key0_held~reg0_q ),
	.datad(gnd),
	.datae(!state[1]),
	.dataf(!\state[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[1]~2 .extended_lut = "off";
defparam \state[1]~2 .lut_mask = 64'h3030F0F030303030;
defparam \state[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N31
dffeas \state[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N12
cyclonev_lcell_comb \sudokuBoard[8][8][2]~1 (
// Equation(s):
// \sudokuBoard[8][8][2]~1_combout  = ( !\debug_key0_held~reg0_q  & ( !state[0] $ (!state[1]) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!state[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug_key0_held~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][8][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][8][2]~1 .extended_lut = "off";
defparam \sudokuBoard[8][8][2]~1 .lut_mask = 64'h3C3C3C3C00000000;
defparam \sudokuBoard[8][8][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y3_N25
dffeas \debounce_sw[1].db_sw_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N53
dffeas \debounce_sw[1].db_sw_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[1].db_sw_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N0
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~77 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~77_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_sw[1].db_sw_inst|Add0~78  = CARRY(( \debounce_sw[1].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[1].db_sw_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~77_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~77 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_sw[1].db_sw_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N51
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|count[2]~1 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|count[2]~1_combout  = ( \debounce_sw[1].db_sw_inst|button_sync_1~q  & ( \debounce_sw[1].db_sw_inst|count[2]~0_combout  & ( \debounce_sw[1].db_sw_inst|button_out~q  ) ) ) # ( !\debounce_sw[1].db_sw_inst|button_sync_1~q  & ( 
// \debounce_sw[1].db_sw_inst|count[2]~0_combout  & ( !\debounce_sw[1].db_sw_inst|button_out~q  ) ) ) # ( \debounce_sw[1].db_sw_inst|button_sync_1~q  & ( !\debounce_sw[1].db_sw_inst|count[2]~0_combout  ) ) # ( !\debounce_sw[1].db_sw_inst|button_sync_1~q  & ( 
// !\debounce_sw[1].db_sw_inst|count[2]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[1].db_sw_inst|button_out~q ),
	.datad(gnd),
	.datae(!\debounce_sw[1].db_sw_inst|button_sync_1~q ),
	.dataf(!\debounce_sw[1].db_sw_inst|count[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[2]~1 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|count[2]~1 .lut_mask = 64'hFFFFFFFFF0F00F0F;
defparam \debounce_sw[1].db_sw_inst|count[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N2
dffeas \debounce_sw[1].db_sw_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N3
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~73 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~73_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~78  ))
// \debounce_sw[1].db_sw_inst|Add0~74  = CARRY(( \debounce_sw[1].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~78  ))

	.dataa(!\debounce_sw[1].db_sw_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~73_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~73 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[1].db_sw_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N5
dffeas \debounce_sw[1].db_sw_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N6
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~69 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~69_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~74  ))
// \debounce_sw[1].db_sw_inst|Add0~70  = CARRY(( \debounce_sw[1].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_sw[1].db_sw_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~69_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~69 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[1].db_sw_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N8
dffeas \debounce_sw[1].db_sw_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N9
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~65 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~65_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~70  ))
// \debounce_sw[1].db_sw_inst|Add0~66  = CARRY(( \debounce_sw[1].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[1].db_sw_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~65_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~65 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[1].db_sw_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N11
dffeas \debounce_sw[1].db_sw_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N12
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~61 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~61_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~66  ))
// \debounce_sw[1].db_sw_inst|Add0~62  = CARRY(( \debounce_sw[1].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_sw[1].db_sw_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~61_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~61 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[1].db_sw_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N14
dffeas \debounce_sw[1].db_sw_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N15
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~33 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~33_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~62  ))
// \debounce_sw[1].db_sw_inst|Add0~34  = CARRY(( \debounce_sw[1].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[1].db_sw_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~33_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~33 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[1].db_sw_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N16
dffeas \debounce_sw[1].db_sw_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N18
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~37 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~37_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~34  ))
// \debounce_sw[1].db_sw_inst|Add0~38  = CARRY(( \debounce_sw[1].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~34  ))

	.dataa(gnd),
	.datab(!\debounce_sw[1].db_sw_inst|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~37_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~37 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[1].db_sw_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N19
dffeas \debounce_sw[1].db_sw_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N21
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~41 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~41_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count[7]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~38  ))
// \debounce_sw[1].db_sw_inst|Add0~42  = CARRY(( \debounce_sw[1].db_sw_inst|count[7]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~38  ))

	.dataa(!\debounce_sw[1].db_sw_inst|count[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~41_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~41 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[1].db_sw_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N23
dffeas \debounce_sw[1].db_sw_inst|count[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N24
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~29 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~29_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~42  ))
// \debounce_sw[1].db_sw_inst|Add0~30  = CARRY(( \debounce_sw[1].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~42  ))

	.dataa(gnd),
	.datab(!\debounce_sw[1].db_sw_inst|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~29_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~29 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[1].db_sw_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N25
dffeas \debounce_sw[1].db_sw_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N27
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~13 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~13_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~30  ))
// \debounce_sw[1].db_sw_inst|Add0~14  = CARRY(( \debounce_sw[1].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[1].db_sw_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~13_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~13 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[1].db_sw_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N28
dffeas \debounce_sw[1].db_sw_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N30
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~17 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~17_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~14  ))
// \debounce_sw[1].db_sw_inst|Add0~18  = CARRY(( \debounce_sw[1].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[1].db_sw_inst|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~17_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~17 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[1].db_sw_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N31
dffeas \debounce_sw[1].db_sw_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N33
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~21 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~21_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count[11]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~18  ))
// \debounce_sw[1].db_sw_inst|Add0~22  = CARRY(( \debounce_sw[1].db_sw_inst|count[11]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~18  ))

	.dataa(!\debounce_sw[1].db_sw_inst|count[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~21_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~21 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[1].db_sw_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N35
dffeas \debounce_sw[1].db_sw_inst|count[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N36
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~25 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~25_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count[12]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~22  ))
// \debounce_sw[1].db_sw_inst|Add0~26  = CARRY(( \debounce_sw[1].db_sw_inst|count[12]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[1].db_sw_inst|count[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~25_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~25 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[1].db_sw_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N38
dffeas \debounce_sw[1].db_sw_inst|count[12]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N39
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~9 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~9_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~26  ))
// \debounce_sw[1].db_sw_inst|Add0~10  = CARRY(( \debounce_sw[1].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[1].db_sw_inst|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~9_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~9 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[1].db_sw_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N40
dffeas \debounce_sw[1].db_sw_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N42
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~5 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~5_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count[14]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~10  ))
// \debounce_sw[1].db_sw_inst|Add0~6  = CARRY(( \debounce_sw[1].db_sw_inst|count[14]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_sw[1].db_sw_inst|count[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~5_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~5 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[1].db_sw_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N44
dffeas \debounce_sw[1].db_sw_inst|count[14]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[14]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N45
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~45 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~45_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~6  ))
// \debounce_sw[1].db_sw_inst|Add0~46  = CARRY(( \debounce_sw[1].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[1].db_sw_inst|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~45_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~45 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[1].db_sw_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N46
dffeas \debounce_sw[1].db_sw_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N48
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~49 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~49_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~46  ))
// \debounce_sw[1].db_sw_inst|Add0~50  = CARRY(( \debounce_sw[1].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~46  ))

	.dataa(gnd),
	.datab(!\debounce_sw[1].db_sw_inst|count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~49_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~49 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[1].db_sw_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N49
dffeas \debounce_sw[1].db_sw_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N51
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~53 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~53_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~50  ))
// \debounce_sw[1].db_sw_inst|Add0~54  = CARRY(( \debounce_sw[1].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~50  ))

	.dataa(!\debounce_sw[1].db_sw_inst|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~53_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~53 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[1].db_sw_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N53
dffeas \debounce_sw[1].db_sw_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N54
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~57 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~57_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~54  ))
// \debounce_sw[1].db_sw_inst|Add0~58  = CARRY(( \debounce_sw[1].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~54  ))

	.dataa(gnd),
	.datab(!\debounce_sw[1].db_sw_inst|count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~57_sumout ),
	.cout(\debounce_sw[1].db_sw_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~57 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[1].db_sw_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N55
dffeas \debounce_sw[1].db_sw_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y3_N57
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|Add0~1 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|Add0~1_sumout  = SUM(( \debounce_sw[1].db_sw_inst|count [19] ) + ( GND ) + ( \debounce_sw[1].db_sw_inst|Add0~58  ))

	.dataa(!\debounce_sw[1].db_sw_inst|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[1].db_sw_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[1].db_sw_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|Add0~1 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[1].db_sw_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N58
dffeas \debounce_sw[1].db_sw_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y3_N43
dffeas \debounce_sw[1].db_sw_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y3_N52
dffeas \debounce_sw[1].db_sw_inst|count[17]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[17]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N54
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|LessThan0~2 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|LessThan0~2_combout  = ( \debounce_sw[1].db_sw_inst|count [15] & ( (\debounce_sw[1].db_sw_inst|count [18] & (\debounce_sw[1].db_sw_inst|count[17]~DUPLICATE_q  & \debounce_sw[1].db_sw_inst|count [16])) ) )

	.dataa(!\debounce_sw[1].db_sw_inst|count [18]),
	.datab(gnd),
	.datac(!\debounce_sw[1].db_sw_inst|count[17]~DUPLICATE_q ),
	.datad(!\debounce_sw[1].db_sw_inst|count [16]),
	.datae(gnd),
	.dataf(!\debounce_sw[1].db_sw_inst|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[1].db_sw_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|LessThan0~2 .lut_mask = 64'h0000000000050005;
defparam \debounce_sw[1].db_sw_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y3_N37
dffeas \debounce_sw[1].db_sw_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y3_N34
dffeas \debounce_sw[1].db_sw_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y3_N22
dffeas \debounce_sw[1].db_sw_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[1].db_sw_inst|count[2]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N57
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|LessThan0~0 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|LessThan0~0_combout  = ( \debounce_sw[1].db_sw_inst|count [6] & ( \debounce_sw[1].db_sw_inst|count [8] ) ) # ( !\debounce_sw[1].db_sw_inst|count [6] & ( (\debounce_sw[1].db_sw_inst|count [8] & ((\debounce_sw[1].db_sw_inst|count 
// [7]) # (\debounce_sw[1].db_sw_inst|count [5]))) ) )

	.dataa(gnd),
	.datab(!\debounce_sw[1].db_sw_inst|count [8]),
	.datac(!\debounce_sw[1].db_sw_inst|count [5]),
	.datad(!\debounce_sw[1].db_sw_inst|count [7]),
	.datae(gnd),
	.dataf(!\debounce_sw[1].db_sw_inst|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[1].db_sw_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|LessThan0~0 .lut_mask = 64'h0333033333333333;
defparam \debounce_sw[1].db_sw_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N24
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|LessThan0~1 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|LessThan0~1_combout  = ( !\debounce_sw[1].db_sw_inst|LessThan0~0_combout  & ( !\debounce_sw[1].db_sw_inst|count [10] & ( (!\debounce_sw[1].db_sw_inst|count [12] & (!\debounce_sw[1].db_sw_inst|count [11] & 
// !\debounce_sw[1].db_sw_inst|count [9])) ) ) )

	.dataa(!\debounce_sw[1].db_sw_inst|count [12]),
	.datab(!\debounce_sw[1].db_sw_inst|count [11]),
	.datac(!\debounce_sw[1].db_sw_inst|count [9]),
	.datad(gnd),
	.datae(!\debounce_sw[1].db_sw_inst|LessThan0~0_combout ),
	.dataf(!\debounce_sw[1].db_sw_inst|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[1].db_sw_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \debounce_sw[1].db_sw_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N15
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|count[2]~0 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|count[2]~0_combout  = ( \debounce_sw[1].db_sw_inst|LessThan0~1_combout  & ( (!\debounce_sw[1].db_sw_inst|count [19] & ((!\debounce_sw[1].db_sw_inst|count [14]) # (!\debounce_sw[1].db_sw_inst|LessThan0~2_combout ))) ) ) # ( 
// !\debounce_sw[1].db_sw_inst|LessThan0~1_combout  & ( (!\debounce_sw[1].db_sw_inst|count [19] & ((!\debounce_sw[1].db_sw_inst|LessThan0~2_combout ) # ((!\debounce_sw[1].db_sw_inst|count [13] & !\debounce_sw[1].db_sw_inst|count [14])))) ) )

	.dataa(!\debounce_sw[1].db_sw_inst|count [13]),
	.datab(!\debounce_sw[1].db_sw_inst|count [19]),
	.datac(!\debounce_sw[1].db_sw_inst|count [14]),
	.datad(!\debounce_sw[1].db_sw_inst|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\debounce_sw[1].db_sw_inst|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[1].db_sw_inst|count[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|count[2]~0 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|count[2]~0 .lut_mask = 64'hCC80CC80CCC0CCC0;
defparam \debounce_sw[1].db_sw_inst|count[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N12
cyclonev_lcell_comb \debounce_sw[1].db_sw_inst|button_out~0 (
// Equation(s):
// \debounce_sw[1].db_sw_inst|button_out~0_combout  = ( \debounce_sw[1].db_sw_inst|count[2]~0_combout  & ( \debounce_sw[1].db_sw_inst|button_out~q  ) ) # ( !\debounce_sw[1].db_sw_inst|count[2]~0_combout  & ( \debounce_sw[1].db_sw_inst|button_sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[1].db_sw_inst|button_sync_1~q ),
	.datad(!\debounce_sw[1].db_sw_inst|button_out~q ),
	.datae(gnd),
	.dataf(!\debounce_sw[1].db_sw_inst|count[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[1].db_sw_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|button_out~0 .extended_lut = "off";
defparam \debounce_sw[1].db_sw_inst|button_out~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \debounce_sw[1].db_sw_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y3_N14
dffeas \debounce_sw[1].db_sw_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[1].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[1].db_sw_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[1].db_sw_inst|button_out .is_wysiwyg = "true";
defparam \debounce_sw[1].db_sw_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N40
dffeas \sw_prev[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[1].db_sw_inst|button_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_prev[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_prev[1] .is_wysiwyg = "true";
defparam \sw_prev[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N39
cyclonev_lcell_comb \sw_press[1] (
// Equation(s):
// sw_press[1] = ( \debounce_sw[1].db_sw_inst|button_out~q  & ( !sw_prev[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sw_prev[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debounce_sw[1].db_sw_inst|button_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(sw_press[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_press[1] .extended_lut = "off";
defparam \sw_press[1] .lut_mask = 64'h00000000F0F0F0F0;
defparam \sw_press[1] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y5_N50
dffeas \debounce_sw[2].db_sw_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N53
dffeas \debounce_sw[2].db_sw_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[2].db_sw_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~77 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~77_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_sw[2].db_sw_inst|Add0~78  = CARRY(( \debounce_sw[2].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~77_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~77 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_sw[2].db_sw_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N51
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|count[3]~1 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|count[3]~1_combout  = ( \debounce_sw[2].db_sw_inst|button_sync_1~q  & ( (!\debounce_sw[2].db_sw_inst|count[3]~0_combout ) # (\debounce_sw[2].db_sw_inst|button_out~q ) ) ) # ( !\debounce_sw[2].db_sw_inst|button_sync_1~q  & ( 
// (!\debounce_sw[2].db_sw_inst|count[3]~0_combout ) # (!\debounce_sw[2].db_sw_inst|button_out~q ) ) )

	.dataa(!\debounce_sw[2].db_sw_inst|count[3]~0_combout ),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|button_out~q ),
	.datad(gnd),
	.datae(!\debounce_sw[2].db_sw_inst|button_sync_1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[3]~1 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|count[3]~1 .lut_mask = 64'hFAFAAFAFFAFAAFAF;
defparam \debounce_sw[2].db_sw_inst|count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N2
dffeas \debounce_sw[2].db_sw_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N3
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~73 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~73_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~78  ))
// \debounce_sw[2].db_sw_inst|Add0~74  = CARRY(( \debounce_sw[2].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~78  ))

	.dataa(!\debounce_sw[2].db_sw_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~73_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~73 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[2].db_sw_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N5
dffeas \debounce_sw[2].db_sw_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~69 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~69_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~74  ))
// \debounce_sw[2].db_sw_inst|Add0~70  = CARRY(( \debounce_sw[2].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_sw[2].db_sw_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~69_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~69 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[2].db_sw_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N8
dffeas \debounce_sw[2].db_sw_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N9
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~65 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~65_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~70  ))
// \debounce_sw[2].db_sw_inst|Add0~66  = CARRY(( \debounce_sw[2].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~65_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~65 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[2].db_sw_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N11
dffeas \debounce_sw[2].db_sw_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~61 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~61_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~66  ))
// \debounce_sw[2].db_sw_inst|Add0~62  = CARRY(( \debounce_sw[2].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_sw[2].db_sw_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~61_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~61 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[2].db_sw_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N14
dffeas \debounce_sw[2].db_sw_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N15
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~33 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~33_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~62  ))
// \debounce_sw[2].db_sw_inst|Add0~34  = CARRY(( \debounce_sw[2].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~33_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~33 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[2].db_sw_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N17
dffeas \debounce_sw[2].db_sw_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~41 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~41_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~34  ))
// \debounce_sw[2].db_sw_inst|Add0~42  = CARRY(( \debounce_sw[2].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~41_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~41 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[2].db_sw_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N20
dffeas \debounce_sw[2].db_sw_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~37 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~37_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~42  ))
// \debounce_sw[2].db_sw_inst|Add0~38  = CARRY(( \debounce_sw[2].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~42  ))

	.dataa(!\debounce_sw[2].db_sw_inst|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~37_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~37 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[2].db_sw_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N23
dffeas \debounce_sw[2].db_sw_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~29 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~29_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~38  ))
// \debounce_sw[2].db_sw_inst|Add0~30  = CARRY(( \debounce_sw[2].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\debounce_sw[2].db_sw_inst|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~29_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~29 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[2].db_sw_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N25
dffeas \debounce_sw[2].db_sw_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N27
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~25 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~25_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~30  ))
// \debounce_sw[2].db_sw_inst|Add0~26  = CARRY(( \debounce_sw[2].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~30  ))

	.dataa(!\debounce_sw[2].db_sw_inst|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~25_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~25 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[2].db_sw_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N29
dffeas \debounce_sw[2].db_sw_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~21 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~21_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~26  ))
// \debounce_sw[2].db_sw_inst|Add0~22  = CARRY(( \debounce_sw[2].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~26  ))

	.dataa(gnd),
	.datab(!\debounce_sw[2].db_sw_inst|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~21_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~21 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[2].db_sw_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N32
dffeas \debounce_sw[2].db_sw_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N33
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~17 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~17_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~22  ))
// \debounce_sw[2].db_sw_inst|Add0~18  = CARRY(( \debounce_sw[2].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~22  ))

	.dataa(!\debounce_sw[2].db_sw_inst|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~17_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~17 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[2].db_sw_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N35
dffeas \debounce_sw[2].db_sw_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~13 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~13_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~18  ))
// \debounce_sw[2].db_sw_inst|Add0~14  = CARRY(( \debounce_sw[2].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~13_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~13 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[2].db_sw_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N38
dffeas \debounce_sw[2].db_sw_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N39
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~9 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~9_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~14  ))
// \debounce_sw[2].db_sw_inst|Add0~10  = CARRY(( \debounce_sw[2].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~9_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~9 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[2].db_sw_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N41
dffeas \debounce_sw[2].db_sw_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~5 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~5_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~10  ))
// \debounce_sw[2].db_sw_inst|Add0~6  = CARRY(( \debounce_sw[2].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_sw[2].db_sw_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~5_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~5 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[2].db_sw_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N44
dffeas \debounce_sw[2].db_sw_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~53 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~53_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~6  ))
// \debounce_sw[2].db_sw_inst|Add0~54  = CARRY(( \debounce_sw[2].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~53_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~53 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[2].db_sw_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N47
dffeas \debounce_sw[2].db_sw_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~57 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~57_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~54  ))
// \debounce_sw[2].db_sw_inst|Add0~58  = CARRY(( \debounce_sw[2].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~57_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~57 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[2].db_sw_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N50
dffeas \debounce_sw[2].db_sw_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N51
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~49 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~49_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~58  ))
// \debounce_sw[2].db_sw_inst|Add0~50  = CARRY(( \debounce_sw[2].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~58  ))

	.dataa(!\debounce_sw[2].db_sw_inst|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~49_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~49 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[2].db_sw_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N53
dffeas \debounce_sw[2].db_sw_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~45 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~45_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~50  ))
// \debounce_sw[2].db_sw_inst|Add0~46  = CARRY(( \debounce_sw[2].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~45_sumout ),
	.cout(\debounce_sw[2].db_sw_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~45 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[2].db_sw_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N56
dffeas \debounce_sw[2].db_sw_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|Add0~1 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|Add0~1_sumout  = SUM(( \debounce_sw[2].db_sw_inst|count [19] ) + ( GND ) + ( \debounce_sw[2].db_sw_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[2].db_sw_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[2].db_sw_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|Add0~1 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[2].db_sw_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N59
dffeas \debounce_sw[2].db_sw_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[2].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N54
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|LessThan0~2 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|LessThan0~2_combout  = ( \debounce_sw[2].db_sw_inst|count [17] & ( (\debounce_sw[2].db_sw_inst|count [16] & (\debounce_sw[2].db_sw_inst|count [15] & \debounce_sw[2].db_sw_inst|count [18])) ) )

	.dataa(gnd),
	.datab(!\debounce_sw[2].db_sw_inst|count [16]),
	.datac(!\debounce_sw[2].db_sw_inst|count [15]),
	.datad(!\debounce_sw[2].db_sw_inst|count [18]),
	.datae(gnd),
	.dataf(!\debounce_sw[2].db_sw_inst|count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[2].db_sw_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|LessThan0~2 .lut_mask = 64'h0000000000030003;
defparam \debounce_sw[2].db_sw_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N57
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|LessThan0~0 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|LessThan0~0_combout  = ( \debounce_sw[2].db_sw_inst|count [8] & ( ((\debounce_sw[2].db_sw_inst|count [5]) # (\debounce_sw[2].db_sw_inst|count [6])) # (\debounce_sw[2].db_sw_inst|count [7]) ) )

	.dataa(!\debounce_sw[2].db_sw_inst|count [7]),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|count [6]),
	.datad(!\debounce_sw[2].db_sw_inst|count [5]),
	.datae(gnd),
	.dataf(!\debounce_sw[2].db_sw_inst|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[2].db_sw_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|LessThan0~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \debounce_sw[2].db_sw_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N24
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|LessThan0~1 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|LessThan0~1_combout  = ( !\debounce_sw[2].db_sw_inst|count [12] & ( !\debounce_sw[2].db_sw_inst|count [11] & ( (!\debounce_sw[2].db_sw_inst|count [10] & (!\debounce_sw[2].db_sw_inst|LessThan0~0_combout  & 
// !\debounce_sw[2].db_sw_inst|count [9])) ) ) )

	.dataa(!\debounce_sw[2].db_sw_inst|count [10]),
	.datab(!\debounce_sw[2].db_sw_inst|LessThan0~0_combout ),
	.datac(!\debounce_sw[2].db_sw_inst|count [9]),
	.datad(gnd),
	.datae(!\debounce_sw[2].db_sw_inst|count [12]),
	.dataf(!\debounce_sw[2].db_sw_inst|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[2].db_sw_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \debounce_sw[2].db_sw_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N33
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|count[3]~0 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|count[3]~0_combout  = ( \debounce_sw[2].db_sw_inst|LessThan0~1_combout  & ( (!\debounce_sw[2].db_sw_inst|count [19] & ((!\debounce_sw[2].db_sw_inst|count [14]) # (!\debounce_sw[2].db_sw_inst|LessThan0~2_combout ))) ) ) # ( 
// !\debounce_sw[2].db_sw_inst|LessThan0~1_combout  & ( (!\debounce_sw[2].db_sw_inst|count [19] & ((!\debounce_sw[2].db_sw_inst|LessThan0~2_combout ) # ((!\debounce_sw[2].db_sw_inst|count [13] & !\debounce_sw[2].db_sw_inst|count [14])))) ) )

	.dataa(!\debounce_sw[2].db_sw_inst|count [13]),
	.datab(!\debounce_sw[2].db_sw_inst|count [14]),
	.datac(!\debounce_sw[2].db_sw_inst|count [19]),
	.datad(!\debounce_sw[2].db_sw_inst|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\debounce_sw[2].db_sw_inst|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[2].db_sw_inst|count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|count[3]~0 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|count[3]~0 .lut_mask = 64'hF080F080F0C0F0C0;
defparam \debounce_sw[2].db_sw_inst|count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N30
cyclonev_lcell_comb \debounce_sw[2].db_sw_inst|button_out~0 (
// Equation(s):
// \debounce_sw[2].db_sw_inst|button_out~0_combout  = ( \debounce_sw[2].db_sw_inst|count[3]~0_combout  & ( \debounce_sw[2].db_sw_inst|button_out~q  ) ) # ( !\debounce_sw[2].db_sw_inst|count[3]~0_combout  & ( \debounce_sw[2].db_sw_inst|button_sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|button_sync_1~q ),
	.datad(!\debounce_sw[2].db_sw_inst|button_out~q ),
	.datae(gnd),
	.dataf(!\debounce_sw[2].db_sw_inst|count[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[2].db_sw_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|button_out~0 .extended_lut = "off";
defparam \debounce_sw[2].db_sw_inst|button_out~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \debounce_sw[2].db_sw_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N32
dffeas \debounce_sw[2].db_sw_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[2].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[2].db_sw_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[2].db_sw_inst|button_out .is_wysiwyg = "true";
defparam \debounce_sw[2].db_sw_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N41
dffeas \sw_prev[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[2].db_sw_inst|button_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_prev[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_prev[2] .is_wysiwyg = "true";
defparam \sw_prev[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N39
cyclonev_lcell_comb \sw_press[2] (
// Equation(s):
// sw_press[2] = ( !sw_prev[2] & ( \debounce_sw[2].db_sw_inst|button_out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[2].db_sw_inst|button_out~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sw_prev[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(sw_press[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_press[2] .extended_lut = "off";
defparam \sw_press[2] .lut_mask = 64'h0F0F0F0F00000000;
defparam \sw_press[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y4_N44
dffeas \debounce_sw[3].db_sw_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N46
dffeas \debounce_sw[3].db_sw_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[3].db_sw_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~77 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~77_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_sw[3].db_sw_inst|Add0~78  = CARRY(( \debounce_sw[3].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~77_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~77 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_sw[3].db_sw_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N45
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|count[6]~1 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|count[6]~1_combout  = ( \debounce_sw[3].db_sw_inst|button_sync_1~q  & ( \debounce_sw[3].db_sw_inst|count[6]~0_combout  & ( \debounce_sw[3].db_sw_inst|button_out~q  ) ) ) # ( !\debounce_sw[3].db_sw_inst|button_sync_1~q  & ( 
// \debounce_sw[3].db_sw_inst|count[6]~0_combout  & ( !\debounce_sw[3].db_sw_inst|button_out~q  ) ) ) # ( \debounce_sw[3].db_sw_inst|button_sync_1~q  & ( !\debounce_sw[3].db_sw_inst|count[6]~0_combout  ) ) # ( !\debounce_sw[3].db_sw_inst|button_sync_1~q  & ( 
// !\debounce_sw[3].db_sw_inst|count[6]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|button_out~q ),
	.datad(gnd),
	.datae(!\debounce_sw[3].db_sw_inst|button_sync_1~q ),
	.dataf(!\debounce_sw[3].db_sw_inst|count[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[6]~1 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|count[6]~1 .lut_mask = 64'hFFFFFFFFF0F00F0F;
defparam \debounce_sw[3].db_sw_inst|count[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N2
dffeas \debounce_sw[3].db_sw_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N3
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~73 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~73_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~78  ))
// \debounce_sw[3].db_sw_inst|Add0~74  = CARRY(( \debounce_sw[3].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~78  ))

	.dataa(!\debounce_sw[3].db_sw_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~73_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~73 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[3].db_sw_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N5
dffeas \debounce_sw[3].db_sw_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N6
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~69 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~69_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~74  ))
// \debounce_sw[3].db_sw_inst|Add0~70  = CARRY(( \debounce_sw[3].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_sw[3].db_sw_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~69_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~69 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[3].db_sw_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N8
dffeas \debounce_sw[3].db_sw_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N9
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~65 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~65_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~70  ))
// \debounce_sw[3].db_sw_inst|Add0~66  = CARRY(( \debounce_sw[3].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~65_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~65 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[3].db_sw_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N11
dffeas \debounce_sw[3].db_sw_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~61 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~61_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~66  ))
// \debounce_sw[3].db_sw_inst|Add0~62  = CARRY(( \debounce_sw[3].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_sw[3].db_sw_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~61_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~61 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[3].db_sw_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N14
dffeas \debounce_sw[3].db_sw_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N15
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~41 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~41_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~62  ))
// \debounce_sw[3].db_sw_inst|Add0~42  = CARRY(( \debounce_sw[3].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~41_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~41 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[3].db_sw_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N16
dffeas \debounce_sw[3].db_sw_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N18
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~33 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~33_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~42  ))
// \debounce_sw[3].db_sw_inst|Add0~34  = CARRY(( \debounce_sw[3].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~33_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~33 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[3].db_sw_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N20
dffeas \debounce_sw[3].db_sw_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N21
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~37 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~37_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~34  ))
// \debounce_sw[3].db_sw_inst|Add0~38  = CARRY(( \debounce_sw[3].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~37_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~37 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[3].db_sw_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N22
dffeas \debounce_sw[3].db_sw_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N24
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~29 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~29_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~38  ))
// \debounce_sw[3].db_sw_inst|Add0~30  = CARRY(( \debounce_sw[3].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\debounce_sw[3].db_sw_inst|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~29_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~29 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[3].db_sw_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N25
dffeas \debounce_sw[3].db_sw_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N27
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~13 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~13_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~30  ))
// \debounce_sw[3].db_sw_inst|Add0~14  = CARRY(( \debounce_sw[3].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~13_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~13 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[3].db_sw_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N28
dffeas \debounce_sw[3].db_sw_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~17 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~17_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~14  ))
// \debounce_sw[3].db_sw_inst|Add0~18  = CARRY(( \debounce_sw[3].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~17_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~17 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[3].db_sw_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N31
dffeas \debounce_sw[3].db_sw_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N35
dffeas \debounce_sw[3].db_sw_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~21 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~21_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~18  ))
// \debounce_sw[3].db_sw_inst|Add0~22  = CARRY(( \debounce_sw[3].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~18  ))

	.dataa(!\debounce_sw[3].db_sw_inst|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~21_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~21 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[3].db_sw_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N34
dffeas \debounce_sw[3].db_sw_inst|count[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N38
dffeas \debounce_sw[3].db_sw_inst|count[12]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N36
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~25 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~25_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count[12]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~22  ))
// \debounce_sw[3].db_sw_inst|Add0~26  = CARRY(( \debounce_sw[3].db_sw_inst|count[12]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|count[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~25_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~25 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[3].db_sw_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N37
dffeas \debounce_sw[3].db_sw_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N15
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|LessThan0~0 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|LessThan0~0_combout  = ( \debounce_sw[3].db_sw_inst|count [6] & ( \debounce_sw[3].db_sw_inst|count [8] ) ) # ( !\debounce_sw[3].db_sw_inst|count [6] & ( (\debounce_sw[3].db_sw_inst|count [8] & ((\debounce_sw[3].db_sw_inst|count 
// [7]) # (\debounce_sw[3].db_sw_inst|count [5]))) ) )

	.dataa(gnd),
	.datab(!\debounce_sw[3].db_sw_inst|count [8]),
	.datac(!\debounce_sw[3].db_sw_inst|count [5]),
	.datad(!\debounce_sw[3].db_sw_inst|count [7]),
	.datae(gnd),
	.dataf(!\debounce_sw[3].db_sw_inst|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[3].db_sw_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|LessThan0~0 .lut_mask = 64'h0333033333333333;
defparam \debounce_sw[3].db_sw_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N18
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|LessThan0~1 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|LessThan0~1_combout  = ( !\debounce_sw[3].db_sw_inst|count [9] & ( !\debounce_sw[3].db_sw_inst|LessThan0~0_combout  & ( (!\debounce_sw[3].db_sw_inst|count [10] & (!\debounce_sw[3].db_sw_inst|count[11]~DUPLICATE_q  & 
// !\debounce_sw[3].db_sw_inst|count [12])) ) ) )

	.dataa(!\debounce_sw[3].db_sw_inst|count [10]),
	.datab(!\debounce_sw[3].db_sw_inst|count[11]~DUPLICATE_q ),
	.datac(!\debounce_sw[3].db_sw_inst|count [12]),
	.datad(gnd),
	.datae(!\debounce_sw[3].db_sw_inst|count [9]),
	.dataf(!\debounce_sw[3].db_sw_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[3].db_sw_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \debounce_sw[3].db_sw_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N39
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~9 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~9_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~26  ))
// \debounce_sw[3].db_sw_inst|Add0~10  = CARRY(( \debounce_sw[3].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~9_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~9 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[3].db_sw_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N40
dffeas \debounce_sw[3].db_sw_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N42
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~5 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~5_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~10  ))
// \debounce_sw[3].db_sw_inst|Add0~6  = CARRY(( \debounce_sw[3].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_sw[3].db_sw_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~5_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~5 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[3].db_sw_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N43
dffeas \debounce_sw[3].db_sw_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N45
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~45 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~45_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count[15]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~6  ))
// \debounce_sw[3].db_sw_inst|Add0~46  = CARRY(( \debounce_sw[3].db_sw_inst|count[15]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|count[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~45_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~45 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[3].db_sw_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N47
dffeas \debounce_sw[3].db_sw_inst|count[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~49 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~49_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~46  ))
// \debounce_sw[3].db_sw_inst|Add0~50  = CARRY(( \debounce_sw[3].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~46  ))

	.dataa(gnd),
	.datab(!\debounce_sw[3].db_sw_inst|count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~49_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~49 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[3].db_sw_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N49
dffeas \debounce_sw[3].db_sw_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N51
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~53 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~53_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count[17]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~50  ))
// \debounce_sw[3].db_sw_inst|Add0~54  = CARRY(( \debounce_sw[3].db_sw_inst|count[17]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~50  ))

	.dataa(!\debounce_sw[3].db_sw_inst|count[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~53_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~53 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[3].db_sw_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N53
dffeas \debounce_sw[3].db_sw_inst|count[17]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[17]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~57 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~57_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~54  ))
// \debounce_sw[3].db_sw_inst|Add0~58  = CARRY(( \debounce_sw[3].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~54  ))

	.dataa(gnd),
	.datab(!\debounce_sw[3].db_sw_inst|count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~57_sumout ),
	.cout(\debounce_sw[3].db_sw_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~57 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[3].db_sw_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N55
dffeas \debounce_sw[3].db_sw_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N57
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|Add0~1 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|Add0~1_sumout  = SUM(( \debounce_sw[3].db_sw_inst|count [19] ) + ( GND ) + ( \debounce_sw[3].db_sw_inst|Add0~58  ))

	.dataa(!\debounce_sw[3].db_sw_inst|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[3].db_sw_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[3].db_sw_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|Add0~1 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[3].db_sw_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N58
dffeas \debounce_sw[3].db_sw_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N46
dffeas \debounce_sw[3].db_sw_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N52
dffeas \debounce_sw[3].db_sw_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[3].db_sw_inst|count[6]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N12
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|LessThan0~2 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|LessThan0~2_combout  = ( \debounce_sw[3].db_sw_inst|count [16] & ( (\debounce_sw[3].db_sw_inst|count [18] & (\debounce_sw[3].db_sw_inst|count [15] & \debounce_sw[3].db_sw_inst|count [17])) ) )

	.dataa(!\debounce_sw[3].db_sw_inst|count [18]),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|count [15]),
	.datad(!\debounce_sw[3].db_sw_inst|count [17]),
	.datae(gnd),
	.dataf(!\debounce_sw[3].db_sw_inst|count [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[3].db_sw_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|LessThan0~2 .lut_mask = 64'h0000000000050005;
defparam \debounce_sw[3].db_sw_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N51
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|count[6]~0 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|count[6]~0_combout  = ( \debounce_sw[3].db_sw_inst|count [13] & ( (!\debounce_sw[3].db_sw_inst|count [19] & ((!\debounce_sw[3].db_sw_inst|LessThan0~2_combout ) # ((\debounce_sw[3].db_sw_inst|LessThan0~1_combout  & 
// !\debounce_sw[3].db_sw_inst|count [14])))) ) ) # ( !\debounce_sw[3].db_sw_inst|count [13] & ( (!\debounce_sw[3].db_sw_inst|count [19] & ((!\debounce_sw[3].db_sw_inst|LessThan0~2_combout ) # (!\debounce_sw[3].db_sw_inst|count [14]))) ) )

	.dataa(!\debounce_sw[3].db_sw_inst|LessThan0~1_combout ),
	.datab(!\debounce_sw[3].db_sw_inst|count [19]),
	.datac(!\debounce_sw[3].db_sw_inst|LessThan0~2_combout ),
	.datad(!\debounce_sw[3].db_sw_inst|count [14]),
	.datae(gnd),
	.dataf(!\debounce_sw[3].db_sw_inst|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[3].db_sw_inst|count[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|count[6]~0 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|count[6]~0 .lut_mask = 64'hCCC0CCC0C4C0C4C0;
defparam \debounce_sw[3].db_sw_inst|count[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N48
cyclonev_lcell_comb \debounce_sw[3].db_sw_inst|button_out~0 (
// Equation(s):
// \debounce_sw[3].db_sw_inst|button_out~0_combout  = ( \debounce_sw[3].db_sw_inst|count[6]~0_combout  & ( \debounce_sw[3].db_sw_inst|button_out~q  ) ) # ( !\debounce_sw[3].db_sw_inst|count[6]~0_combout  & ( \debounce_sw[3].db_sw_inst|button_sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[3].db_sw_inst|button_sync_1~q ),
	.datad(!\debounce_sw[3].db_sw_inst|button_out~q ),
	.datae(gnd),
	.dataf(!\debounce_sw[3].db_sw_inst|count[6]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[3].db_sw_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|button_out~0 .extended_lut = "off";
defparam \debounce_sw[3].db_sw_inst|button_out~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \debounce_sw[3].db_sw_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N49
dffeas \debounce_sw[3].db_sw_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[3].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[3].db_sw_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[3].db_sw_inst|button_out .is_wysiwyg = "true";
defparam \debounce_sw[3].db_sw_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N59
dffeas \sw_prev[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[3].db_sw_inst|button_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_prev[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_prev[3] .is_wysiwyg = "true";
defparam \sw_prev[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N57
cyclonev_lcell_comb \sw_press[3] (
// Equation(s):
// sw_press[3] = ( \debounce_sw[3].db_sw_inst|button_out~q  & ( !sw_prev[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sw_prev[3]),
	.datad(gnd),
	.datae(!\debounce_sw[3].db_sw_inst|button_out~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(sw_press[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_press[3] .extended_lut = "off";
defparam \sw_press[3] .lut_mask = 64'h0000F0F00000F0F0;
defparam \sw_press[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N0
cyclonev_lcell_comb \sudokuBoard~2 (
// Equation(s):
// \sudokuBoard~2_combout  = ( !sw_press[3] & ( !sw_press[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sw_press[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sw_press[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~2 .extended_lut = "off";
defparam \sudokuBoard~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \sudokuBoard~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N0
cyclonev_lcell_comb \sudokuBoard~3 (
// Equation(s):
// \sudokuBoard~3_combout  = (!sw_press[1] & \sudokuBoard~2_combout )

	.dataa(gnd),
	.datab(!sw_press[1]),
	.datac(!\sudokuBoard~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~3 .extended_lut = "off";
defparam \sudokuBoard~3 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \sudokuBoard~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N0
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~77 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~77_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_sw[4].db_sw_inst|Add0~78  = CARRY(( \debounce_sw[4].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~77_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~77 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_sw[4].db_sw_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y2_N38
dffeas \debounce_sw[4].db_sw_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N41
dffeas \debounce_sw[4].db_sw_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[4].db_sw_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N39
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|count[13]~1 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|count[13]~1_combout  = ( \debounce_sw[4].db_sw_inst|button_sync_1~q  & ( (!\debounce_sw[4].db_sw_inst|count[13]~0_combout ) # (\debounce_sw[4].db_sw_inst|button_out~q ) ) ) # ( !\debounce_sw[4].db_sw_inst|button_sync_1~q  & ( 
// (!\debounce_sw[4].db_sw_inst|button_out~q ) # (!\debounce_sw[4].db_sw_inst|count[13]~0_combout ) ) )

	.dataa(!\debounce_sw[4].db_sw_inst|button_out~q ),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count[13]~0_combout ),
	.datad(gnd),
	.datae(!\debounce_sw[4].db_sw_inst|button_sync_1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[13]~1 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|count[13]~1 .lut_mask = 64'hFAFAF5F5FAFAF5F5;
defparam \debounce_sw[4].db_sw_inst|count[13]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N2
dffeas \debounce_sw[4].db_sw_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N3
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~73 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~73_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~78  ))
// \debounce_sw[4].db_sw_inst|Add0~74  = CARRY(( \debounce_sw[4].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~78  ))

	.dataa(!\debounce_sw[4].db_sw_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~73_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~73 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[4].db_sw_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N5
dffeas \debounce_sw[4].db_sw_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N6
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~69 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~69_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~74  ))
// \debounce_sw[4].db_sw_inst|Add0~70  = CARRY(( \debounce_sw[4].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_sw[4].db_sw_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~69_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~69 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[4].db_sw_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N8
dffeas \debounce_sw[4].db_sw_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N9
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~65 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~65_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~70  ))
// \debounce_sw[4].db_sw_inst|Add0~66  = CARRY(( \debounce_sw[4].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~65_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~65 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[4].db_sw_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N11
dffeas \debounce_sw[4].db_sw_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N12
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~61 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~61_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~66  ))
// \debounce_sw[4].db_sw_inst|Add0~62  = CARRY(( \debounce_sw[4].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_sw[4].db_sw_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~61_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~61 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[4].db_sw_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N14
dffeas \debounce_sw[4].db_sw_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N15
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~41 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~41_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~62  ))
// \debounce_sw[4].db_sw_inst|Add0~42  = CARRY(( \debounce_sw[4].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~41_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~41 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[4].db_sw_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N16
dffeas \debounce_sw[4].db_sw_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N18
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~37 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~37_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~42  ))
// \debounce_sw[4].db_sw_inst|Add0~38  = CARRY(( \debounce_sw[4].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~42  ))

	.dataa(gnd),
	.datab(!\debounce_sw[4].db_sw_inst|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~37_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~37 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[4].db_sw_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N19
dffeas \debounce_sw[4].db_sw_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N21
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~33 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~33_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~38  ))
// \debounce_sw[4].db_sw_inst|Add0~34  = CARRY(( \debounce_sw[4].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~38  ))

	.dataa(!\debounce_sw[4].db_sw_inst|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~33_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~33 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[4].db_sw_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N23
dffeas \debounce_sw[4].db_sw_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N24
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~29 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~29_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~34  ))
// \debounce_sw[4].db_sw_inst|Add0~30  = CARRY(( \debounce_sw[4].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~29_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~29 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[4].db_sw_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N26
dffeas \debounce_sw[4].db_sw_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N27
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~25 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~25_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~30  ))
// \debounce_sw[4].db_sw_inst|Add0~26  = CARRY(( \debounce_sw[4].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~25_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~25 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[4].db_sw_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N28
dffeas \debounce_sw[4].db_sw_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N30
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~21 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~21_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~26  ))
// \debounce_sw[4].db_sw_inst|Add0~22  = CARRY(( \debounce_sw[4].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~21_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~21 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[4].db_sw_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N31
dffeas \debounce_sw[4].db_sw_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N33
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~17 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~17_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~22  ))
// \debounce_sw[4].db_sw_inst|Add0~18  = CARRY(( \debounce_sw[4].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~22  ))

	.dataa(!\debounce_sw[4].db_sw_inst|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~17_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~17 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[4].db_sw_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N35
dffeas \debounce_sw[4].db_sw_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N36
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~13 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~13_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~18  ))
// \debounce_sw[4].db_sw_inst|Add0~14  = CARRY(( \debounce_sw[4].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~18  ))

	.dataa(gnd),
	.datab(!\debounce_sw[4].db_sw_inst|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~13_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~13 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[4].db_sw_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N37
dffeas \debounce_sw[4].db_sw_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N39
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~9 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~9_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~14  ))
// \debounce_sw[4].db_sw_inst|Add0~10  = CARRY(( \debounce_sw[4].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~9_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~9 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[4].db_sw_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N40
dffeas \debounce_sw[4].db_sw_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N42
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~5 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~5_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~10  ))
// \debounce_sw[4].db_sw_inst|Add0~6  = CARRY(( \debounce_sw[4].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_sw[4].db_sw_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~5_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~5 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[4].db_sw_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N43
dffeas \debounce_sw[4].db_sw_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N45
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~45 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~45_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~6  ))
// \debounce_sw[4].db_sw_inst|Add0~46  = CARRY(( \debounce_sw[4].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~45_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~45 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[4].db_sw_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N47
dffeas \debounce_sw[4].db_sw_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N48
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~57 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~57_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~46  ))
// \debounce_sw[4].db_sw_inst|Add0~58  = CARRY(( \debounce_sw[4].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~57_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~57 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[4].db_sw_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N50
dffeas \debounce_sw[4].db_sw_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N51
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~53 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~53_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~58  ))
// \debounce_sw[4].db_sw_inst|Add0~54  = CARRY(( \debounce_sw[4].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~53_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~53 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[4].db_sw_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N52
dffeas \debounce_sw[4].db_sw_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N54
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~49 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~49_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~54  ))
// \debounce_sw[4].db_sw_inst|Add0~50  = CARRY(( \debounce_sw[4].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~54  ))

	.dataa(gnd),
	.datab(!\debounce_sw[4].db_sw_inst|count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~49_sumout ),
	.cout(\debounce_sw[4].db_sw_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~49 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[4].db_sw_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N55
dffeas \debounce_sw[4].db_sw_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|LessThan0~2 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|LessThan0~2_combout  = ( \debounce_sw[4].db_sw_inst|count [15] & ( \debounce_sw[4].db_sw_inst|count [17] & ( (\debounce_sw[4].db_sw_inst|count [18] & \debounce_sw[4].db_sw_inst|count [16]) ) ) )

	.dataa(!\debounce_sw[4].db_sw_inst|count [18]),
	.datab(!\debounce_sw[4].db_sw_inst|count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debounce_sw[4].db_sw_inst|count [15]),
	.dataf(!\debounce_sw[4].db_sw_inst|count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[4].db_sw_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|LessThan0~2 .lut_mask = 64'h0000000000001111;
defparam \debounce_sw[4].db_sw_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N57
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|Add0~1 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|Add0~1_sumout  = SUM(( \debounce_sw[4].db_sw_inst|count [19] ) + ( GND ) + ( \debounce_sw[4].db_sw_inst|Add0~50  ))

	.dataa(!\debounce_sw[4].db_sw_inst|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[4].db_sw_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[4].db_sw_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|Add0~1 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[4].db_sw_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N58
dffeas \debounce_sw[4].db_sw_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[4].db_sw_inst|count[13]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N51
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|LessThan0~0 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|LessThan0~0_combout  = ( \debounce_sw[4].db_sw_inst|count [5] & ( \debounce_sw[4].db_sw_inst|count [8] ) ) # ( !\debounce_sw[4].db_sw_inst|count [5] & ( \debounce_sw[4].db_sw_inst|count [8] & ( (\debounce_sw[4].db_sw_inst|count 
// [7]) # (\debounce_sw[4].db_sw_inst|count [6]) ) ) )

	.dataa(!\debounce_sw[4].db_sw_inst|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_sw[4].db_sw_inst|count [7]),
	.datae(!\debounce_sw[4].db_sw_inst|count [5]),
	.dataf(!\debounce_sw[4].db_sw_inst|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[4].db_sw_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|LessThan0~0 .lut_mask = 64'h0000000055FFFFFF;
defparam \debounce_sw[4].db_sw_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|LessThan0~1 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|LessThan0~1_combout  = ( !\debounce_sw[4].db_sw_inst|count [12] & ( !\debounce_sw[4].db_sw_inst|count [10] & ( (!\debounce_sw[4].db_sw_inst|count [9] & (!\debounce_sw[4].db_sw_inst|count [11] & 
// !\debounce_sw[4].db_sw_inst|LessThan0~0_combout )) ) ) )

	.dataa(!\debounce_sw[4].db_sw_inst|count [9]),
	.datab(!\debounce_sw[4].db_sw_inst|count [11]),
	.datac(!\debounce_sw[4].db_sw_inst|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\debounce_sw[4].db_sw_inst|count [12]),
	.dataf(!\debounce_sw[4].db_sw_inst|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[4].db_sw_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \debounce_sw[4].db_sw_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|count[13]~0 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|count[13]~0_combout  = ( \debounce_sw[4].db_sw_inst|count [13] & ( \debounce_sw[4].db_sw_inst|count [14] & ( (!\debounce_sw[4].db_sw_inst|LessThan0~2_combout  & !\debounce_sw[4].db_sw_inst|count [19]) ) ) ) # ( 
// !\debounce_sw[4].db_sw_inst|count [13] & ( \debounce_sw[4].db_sw_inst|count [14] & ( (!\debounce_sw[4].db_sw_inst|LessThan0~2_combout  & !\debounce_sw[4].db_sw_inst|count [19]) ) ) ) # ( \debounce_sw[4].db_sw_inst|count [13] & ( 
// !\debounce_sw[4].db_sw_inst|count [14] & ( (!\debounce_sw[4].db_sw_inst|count [19] & ((!\debounce_sw[4].db_sw_inst|LessThan0~2_combout ) # (\debounce_sw[4].db_sw_inst|LessThan0~1_combout ))) ) ) ) # ( !\debounce_sw[4].db_sw_inst|count [13] & ( 
// !\debounce_sw[4].db_sw_inst|count [14] & ( !\debounce_sw[4].db_sw_inst|count [19] ) ) )

	.dataa(!\debounce_sw[4].db_sw_inst|LessThan0~2_combout ),
	.datab(gnd),
	.datac(!\debounce_sw[4].db_sw_inst|count [19]),
	.datad(!\debounce_sw[4].db_sw_inst|LessThan0~1_combout ),
	.datae(!\debounce_sw[4].db_sw_inst|count [13]),
	.dataf(!\debounce_sw[4].db_sw_inst|count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[4].db_sw_inst|count[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|count[13]~0 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|count[13]~0 .lut_mask = 64'hF0F0A0F0A0A0A0A0;
defparam \debounce_sw[4].db_sw_inst|count[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \debounce_sw[4].db_sw_inst|button_out~0 (
// Equation(s):
// \debounce_sw[4].db_sw_inst|button_out~0_combout  = ( \debounce_sw[4].db_sw_inst|button_out~q  & ( \debounce_sw[4].db_sw_inst|button_sync_1~q  ) ) # ( !\debounce_sw[4].db_sw_inst|button_out~q  & ( \debounce_sw[4].db_sw_inst|button_sync_1~q  & ( 
// !\debounce_sw[4].db_sw_inst|count[13]~0_combout  ) ) ) # ( \debounce_sw[4].db_sw_inst|button_out~q  & ( !\debounce_sw[4].db_sw_inst|button_sync_1~q  & ( \debounce_sw[4].db_sw_inst|count[13]~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\debounce_sw[4].db_sw_inst|count[13]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debounce_sw[4].db_sw_inst|button_out~q ),
	.dataf(!\debounce_sw[4].db_sw_inst|button_sync_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[4].db_sw_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|button_out~0 .extended_lut = "off";
defparam \debounce_sw[4].db_sw_inst|button_out~0 .lut_mask = 64'h00003333CCCCFFFF;
defparam \debounce_sw[4].db_sw_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N56
dffeas \debounce_sw[4].db_sw_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[4].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[4].db_sw_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[4].db_sw_inst|button_out .is_wysiwyg = "true";
defparam \debounce_sw[4].db_sw_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N26
dffeas \sw_prev[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[4].db_sw_inst|button_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_prev[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_prev[4] .is_wysiwyg = "true";
defparam \sw_prev[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N24
cyclonev_lcell_comb \sw_press[4] (
// Equation(s):
// sw_press[4] = ( \debounce_sw[4].db_sw_inst|button_out~q  & ( !sw_prev[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debounce_sw[4].db_sw_inst|button_out~q ),
	.dataf(!sw_prev[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(sw_press[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_press[4] .extended_lut = "off";
defparam \sw_press[4] .lut_mask = 64'h0000FFFF00000000;
defparam \sw_press[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N0
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~77 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~77_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_sw[5].db_sw_inst|Add0~78  = CARRY(( \debounce_sw[5].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~77_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~77 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_sw[5].db_sw_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y2_N38
dffeas \debounce_sw[5].db_sw_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N25
dffeas \debounce_sw[5].db_sw_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[5].db_sw_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N24
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|count[8]~1 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|count[8]~1_combout  = ( \debounce_sw[5].db_sw_inst|button_out~q  & ( (!\debounce_sw[5].db_sw_inst|count[8]~0_combout ) # (\debounce_sw[5].db_sw_inst|button_sync_1~q ) ) ) # ( !\debounce_sw[5].db_sw_inst|button_out~q  & ( 
// (!\debounce_sw[5].db_sw_inst|count[8]~0_combout ) # (!\debounce_sw[5].db_sw_inst|button_sync_1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count[8]~0_combout ),
	.datad(!\debounce_sw[5].db_sw_inst|button_sync_1~q ),
	.datae(gnd),
	.dataf(!\debounce_sw[5].db_sw_inst|button_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[8]~1 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|count[8]~1 .lut_mask = 64'hFFF0FFF0F0FFF0FF;
defparam \debounce_sw[5].db_sw_inst|count[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N2
dffeas \debounce_sw[5].db_sw_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N3
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~73 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~73_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~78  ))
// \debounce_sw[5].db_sw_inst|Add0~74  = CARRY(( \debounce_sw[5].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~78  ))

	.dataa(!\debounce_sw[5].db_sw_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~73_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~73 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[5].db_sw_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N5
dffeas \debounce_sw[5].db_sw_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N6
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~69 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~69_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~74  ))
// \debounce_sw[5].db_sw_inst|Add0~70  = CARRY(( \debounce_sw[5].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_sw[5].db_sw_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~69_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~69 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[5].db_sw_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N8
dffeas \debounce_sw[5].db_sw_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N9
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~65 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~65_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~70  ))
// \debounce_sw[5].db_sw_inst|Add0~66  = CARRY(( \debounce_sw[5].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~65_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~65 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[5].db_sw_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N11
dffeas \debounce_sw[5].db_sw_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N12
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~61 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~61_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~66  ))
// \debounce_sw[5].db_sw_inst|Add0~62  = CARRY(( \debounce_sw[5].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_sw[5].db_sw_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~61_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~61 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[5].db_sw_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N14
dffeas \debounce_sw[5].db_sw_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N15
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~33 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~33_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~62  ))
// \debounce_sw[5].db_sw_inst|Add0~34  = CARRY(( \debounce_sw[5].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~33_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~33 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[5].db_sw_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N17
dffeas \debounce_sw[5].db_sw_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N18
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~37 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~37_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~34  ))
// \debounce_sw[5].db_sw_inst|Add0~38  = CARRY(( \debounce_sw[5].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~37_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~37 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[5].db_sw_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N20
dffeas \debounce_sw[5].db_sw_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N21
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~41 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~41_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~38  ))
// \debounce_sw[5].db_sw_inst|Add0~42  = CARRY(( \debounce_sw[5].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~38  ))

	.dataa(!\debounce_sw[5].db_sw_inst|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~41_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~41 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[5].db_sw_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N23
dffeas \debounce_sw[5].db_sw_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N24
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~29 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~29_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~42  ))
// \debounce_sw[5].db_sw_inst|Add0~30  = CARRY(( \debounce_sw[5].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~29_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~29 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[5].db_sw_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N26
dffeas \debounce_sw[5].db_sw_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N27
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~13 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~13_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~30  ))
// \debounce_sw[5].db_sw_inst|Add0~14  = CARRY(( \debounce_sw[5].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~13_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~13 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[5].db_sw_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N28
dffeas \debounce_sw[5].db_sw_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N30
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~17 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~17_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~14  ))
// \debounce_sw[5].db_sw_inst|Add0~18  = CARRY(( \debounce_sw[5].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~17_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~17 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[5].db_sw_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N31
dffeas \debounce_sw[5].db_sw_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N33
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~21 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~21_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~18  ))
// \debounce_sw[5].db_sw_inst|Add0~22  = CARRY(( \debounce_sw[5].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~18  ))

	.dataa(!\debounce_sw[5].db_sw_inst|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~21_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~21 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[5].db_sw_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N35
dffeas \debounce_sw[5].db_sw_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N36
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~25 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~25_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~22  ))
// \debounce_sw[5].db_sw_inst|Add0~26  = CARRY(( \debounce_sw[5].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~22  ))

	.dataa(gnd),
	.datab(!\debounce_sw[5].db_sw_inst|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~25_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~25 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[5].db_sw_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N37
dffeas \debounce_sw[5].db_sw_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N39
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~9 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~9_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~26  ))
// \debounce_sw[5].db_sw_inst|Add0~10  = CARRY(( \debounce_sw[5].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~9_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~9 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[5].db_sw_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N41
dffeas \debounce_sw[5].db_sw_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N45
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|LessThan0~0 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|LessThan0~0_combout  = ( \debounce_sw[5].db_sw_inst|count [6] & ( \debounce_sw[5].db_sw_inst|count [8] ) ) # ( !\debounce_sw[5].db_sw_inst|count [6] & ( (\debounce_sw[5].db_sw_inst|count [8] & ((\debounce_sw[5].db_sw_inst|count 
// [5]) # (\debounce_sw[5].db_sw_inst|count [7]))) ) )

	.dataa(!\debounce_sw[5].db_sw_inst|count [7]),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [8]),
	.datad(!\debounce_sw[5].db_sw_inst|count [5]),
	.datae(gnd),
	.dataf(!\debounce_sw[5].db_sw_inst|count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[5].db_sw_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|LessThan0~0 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \debounce_sw[5].db_sw_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N39
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|LessThan0~1 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|LessThan0~1_combout  = ( !\debounce_sw[5].db_sw_inst|LessThan0~0_combout  & ( !\debounce_sw[5].db_sw_inst|count [11] & ( (!\debounce_sw[5].db_sw_inst|count [9] & (!\debounce_sw[5].db_sw_inst|count [10] & 
// !\debounce_sw[5].db_sw_inst|count [12])) ) ) )

	.dataa(!\debounce_sw[5].db_sw_inst|count [9]),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [10]),
	.datad(!\debounce_sw[5].db_sw_inst|count [12]),
	.datae(!\debounce_sw[5].db_sw_inst|LessThan0~0_combout ),
	.dataf(!\debounce_sw[5].db_sw_inst|count [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[5].db_sw_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|LessThan0~1 .lut_mask = 64'hA000000000000000;
defparam \debounce_sw[5].db_sw_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N42
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~5 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~5_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~10  ))
// \debounce_sw[5].db_sw_inst|Add0~6  = CARRY(( \debounce_sw[5].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_sw[5].db_sw_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~5_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~5 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[5].db_sw_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N44
dffeas \debounce_sw[5].db_sw_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N45
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~57 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~57_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~6  ))
// \debounce_sw[5].db_sw_inst|Add0~58  = CARRY(( \debounce_sw[5].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~57_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~57 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[5].db_sw_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N47
dffeas \debounce_sw[5].db_sw_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N48
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~53 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~53_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~58  ))
// \debounce_sw[5].db_sw_inst|Add0~54  = CARRY(( \debounce_sw[5].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~53_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~53 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[5].db_sw_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N50
dffeas \debounce_sw[5].db_sw_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N51
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~49 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~49_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count[17]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~54  ))
// \debounce_sw[5].db_sw_inst|Add0~50  = CARRY(( \debounce_sw[5].db_sw_inst|count[17]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~54  ))

	.dataa(!\debounce_sw[5].db_sw_inst|count[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~49_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~49 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[5].db_sw_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N53
dffeas \debounce_sw[5].db_sw_inst|count[17]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[17]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N54
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~45 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~45_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~50  ))
// \debounce_sw[5].db_sw_inst|Add0~46  = CARRY(( \debounce_sw[5].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[5].db_sw_inst|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~45_sumout ),
	.cout(\debounce_sw[5].db_sw_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~45 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[5].db_sw_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N56
dffeas \debounce_sw[5].db_sw_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N57
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|Add0~1 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|Add0~1_sumout  = SUM(( \debounce_sw[5].db_sw_inst|count [19] ) + ( GND ) + ( \debounce_sw[5].db_sw_inst|Add0~46  ))

	.dataa(!\debounce_sw[5].db_sw_inst|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[5].db_sw_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[5].db_sw_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|Add0~1 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[5].db_sw_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N58
dffeas \debounce_sw[5].db_sw_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N52
dffeas \debounce_sw[5].db_sw_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[5].db_sw_inst|count[8]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N42
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|LessThan0~2 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|LessThan0~2_combout  = ( \debounce_sw[5].db_sw_inst|count [15] & ( (\debounce_sw[5].db_sw_inst|count [18] & (\debounce_sw[5].db_sw_inst|count [17] & \debounce_sw[5].db_sw_inst|count [16])) ) )

	.dataa(gnd),
	.datab(!\debounce_sw[5].db_sw_inst|count [18]),
	.datac(!\debounce_sw[5].db_sw_inst|count [17]),
	.datad(!\debounce_sw[5].db_sw_inst|count [16]),
	.datae(gnd),
	.dataf(!\debounce_sw[5].db_sw_inst|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[5].db_sw_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|LessThan0~2 .lut_mask = 64'h0000000000030003;
defparam \debounce_sw[5].db_sw_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N27
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|count[8]~0 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|count[8]~0_combout  = ( \debounce_sw[5].db_sw_inst|LessThan0~2_combout  & ( (!\debounce_sw[5].db_sw_inst|count [19] & (!\debounce_sw[5].db_sw_inst|count [14] & ((!\debounce_sw[5].db_sw_inst|count [13]) # 
// (\debounce_sw[5].db_sw_inst|LessThan0~1_combout )))) ) ) # ( !\debounce_sw[5].db_sw_inst|LessThan0~2_combout  & ( !\debounce_sw[5].db_sw_inst|count [19] ) )

	.dataa(!\debounce_sw[5].db_sw_inst|count [13]),
	.datab(!\debounce_sw[5].db_sw_inst|LessThan0~1_combout ),
	.datac(!\debounce_sw[5].db_sw_inst|count [19]),
	.datad(!\debounce_sw[5].db_sw_inst|count [14]),
	.datae(gnd),
	.dataf(!\debounce_sw[5].db_sw_inst|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[5].db_sw_inst|count[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|count[8]~0 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|count[8]~0 .lut_mask = 64'hF0F0F0F0B000B000;
defparam \debounce_sw[5].db_sw_inst|count[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N3
cyclonev_lcell_comb \debounce_sw[5].db_sw_inst|button_out~0 (
// Equation(s):
// \debounce_sw[5].db_sw_inst|button_out~0_combout  = ( \debounce_sw[5].db_sw_inst|button_out~q  & ( \debounce_sw[5].db_sw_inst|button_sync_1~q  ) ) # ( !\debounce_sw[5].db_sw_inst|button_out~q  & ( \debounce_sw[5].db_sw_inst|button_sync_1~q  & ( 
// !\debounce_sw[5].db_sw_inst|count[8]~0_combout  ) ) ) # ( \debounce_sw[5].db_sw_inst|button_out~q  & ( !\debounce_sw[5].db_sw_inst|button_sync_1~q  & ( \debounce_sw[5].db_sw_inst|count[8]~0_combout  ) ) )

	.dataa(!\debounce_sw[5].db_sw_inst|count[8]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debounce_sw[5].db_sw_inst|button_out~q ),
	.dataf(!\debounce_sw[5].db_sw_inst|button_sync_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[5].db_sw_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|button_out~0 .extended_lut = "off";
defparam \debounce_sw[5].db_sw_inst|button_out~0 .lut_mask = 64'h00005555AAAAFFFF;
defparam \debounce_sw[5].db_sw_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N4
dffeas \debounce_sw[5].db_sw_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[5].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[5].db_sw_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[5].db_sw_inst|button_out .is_wysiwyg = "true";
defparam \debounce_sw[5].db_sw_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N41
dffeas \sw_prev[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[5].db_sw_inst|button_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_prev[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_prev[5] .is_wysiwyg = "true";
defparam \sw_prev[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N39
cyclonev_lcell_comb \sw_press[5] (
// Equation(s):
// sw_press[5] = ( \debounce_sw[5].db_sw_inst|button_out~q  & ( !sw_prev[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sw_prev[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debounce_sw[5].db_sw_inst|button_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(sw_press[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_press[5] .extended_lut = "off";
defparam \sw_press[5] .lut_mask = 64'h00000000F0F0F0F0;
defparam \sw_press[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N0
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~77 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~77_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_sw[7].db_sw_inst|Add0~78  = CARRY(( \debounce_sw[7].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~77_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~77 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y3_N8
dffeas \debounce_sw[7].db_sw_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N10
dffeas \debounce_sw[7].db_sw_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[7].db_sw_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N9
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|count[7]~1 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|count[7]~1_combout  = ( \debounce_sw[7].db_sw_inst|button_sync_1~q  & ( (!\debounce_sw[7].db_sw_inst|count[7]~0_combout ) # (\debounce_sw[7].db_sw_inst|button_out~q ) ) ) # ( !\debounce_sw[7].db_sw_inst|button_sync_1~q  & ( 
// (!\debounce_sw[7].db_sw_inst|count[7]~0_combout ) # (!\debounce_sw[7].db_sw_inst|button_out~q ) ) )

	.dataa(!\debounce_sw[7].db_sw_inst|count[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_sw[7].db_sw_inst|button_out~q ),
	.datae(!\debounce_sw[7].db_sw_inst|button_sync_1~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[7]~1 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|count[7]~1 .lut_mask = 64'hFFAAAAFFFFAAAAFF;
defparam \debounce_sw[7].db_sw_inst|count[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N2
dffeas \debounce_sw[7].db_sw_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N3
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~73 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~73_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~78  ))
// \debounce_sw[7].db_sw_inst|Add0~74  = CARRY(( \debounce_sw[7].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~78  ))

	.dataa(!\debounce_sw[7].db_sw_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~73_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~73 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[7].db_sw_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N5
dffeas \debounce_sw[7].db_sw_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N6
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~69 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~69_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~74  ))
// \debounce_sw[7].db_sw_inst|Add0~70  = CARRY(( \debounce_sw[7].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_sw[7].db_sw_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~69_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~69 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[7].db_sw_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N8
dffeas \debounce_sw[7].db_sw_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N9
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~65 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~65_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~70  ))
// \debounce_sw[7].db_sw_inst|Add0~66  = CARRY(( \debounce_sw[7].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~65_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~65 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N11
dffeas \debounce_sw[7].db_sw_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N12
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~61 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~61_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~66  ))
// \debounce_sw[7].db_sw_inst|Add0~62  = CARRY(( \debounce_sw[7].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_sw[7].db_sw_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~61_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~61 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[7].db_sw_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N14
dffeas \debounce_sw[7].db_sw_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N15
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~41 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~41_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~62  ))
// \debounce_sw[7].db_sw_inst|Add0~42  = CARRY(( \debounce_sw[7].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~41_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~41 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N16
dffeas \debounce_sw[7].db_sw_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N18
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~37 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~37_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count[6]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~42  ))
// \debounce_sw[7].db_sw_inst|Add0~38  = CARRY(( \debounce_sw[7].db_sw_inst|count[6]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~37_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~37 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N20
dffeas \debounce_sw[7].db_sw_inst|count[6]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N21
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~33 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~33_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~38  ))
// \debounce_sw[7].db_sw_inst|Add0~34  = CARRY(( \debounce_sw[7].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~38  ))

	.dataa(!\debounce_sw[7].db_sw_inst|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~33_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~33 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[7].db_sw_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N23
dffeas \debounce_sw[7].db_sw_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N24
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~29 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~29_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~34  ))
// \debounce_sw[7].db_sw_inst|Add0~30  = CARRY(( \debounce_sw[7].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~29_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~29 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N26
dffeas \debounce_sw[7].db_sw_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N27
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~13 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~13_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~30  ))
// \debounce_sw[7].db_sw_inst|Add0~14  = CARRY(( \debounce_sw[7].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~13_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~13 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N28
dffeas \debounce_sw[7].db_sw_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N30
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~17 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~17_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~14  ))
// \debounce_sw[7].db_sw_inst|Add0~18  = CARRY(( \debounce_sw[7].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~14  ))

	.dataa(gnd),
	.datab(!\debounce_sw[7].db_sw_inst|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~17_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~17 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[7].db_sw_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N32
dffeas \debounce_sw[7].db_sw_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N33
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~25 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~25_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~18  ))
// \debounce_sw[7].db_sw_inst|Add0~26  = CARRY(( \debounce_sw[7].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~18  ))

	.dataa(!\debounce_sw[7].db_sw_inst|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~25_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~25 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[7].db_sw_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N35
dffeas \debounce_sw[7].db_sw_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N36
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~21 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~21_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~26  ))
// \debounce_sw[7].db_sw_inst|Add0~22  = CARRY(( \debounce_sw[7].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~21_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~21 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N38
dffeas \debounce_sw[7].db_sw_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N39
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~9 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~9_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~22  ))
// \debounce_sw[7].db_sw_inst|Add0~10  = CARRY(( \debounce_sw[7].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~9_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~9 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N40
dffeas \debounce_sw[7].db_sw_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N42
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~5 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~5_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~10  ))
// \debounce_sw[7].db_sw_inst|Add0~6  = CARRY(( \debounce_sw[7].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_sw[7].db_sw_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~5_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~5 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[7].db_sw_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N43
dffeas \debounce_sw[7].db_sw_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y1_N19
dffeas \debounce_sw[7].db_sw_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N39
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|LessThan0~0 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|LessThan0~0_combout  = ( \debounce_sw[7].db_sw_inst|count [8] & ( ((\debounce_sw[7].db_sw_inst|count [6]) # (\debounce_sw[7].db_sw_inst|count [5])) # (\debounce_sw[7].db_sw_inst|count [7]) ) )

	.dataa(!\debounce_sw[7].db_sw_inst|count [7]),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [5]),
	.datad(!\debounce_sw[7].db_sw_inst|count [6]),
	.datae(gnd),
	.dataf(!\debounce_sw[7].db_sw_inst|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[7].db_sw_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|LessThan0~0 .lut_mask = 64'h000000005FFF5FFF;
defparam \debounce_sw[7].db_sw_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N45
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|LessThan0~1 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|LessThan0~1_combout  = ( !\debounce_sw[7].db_sw_inst|count [12] & ( !\debounce_sw[7].db_sw_inst|count [10] & ( (!\debounce_sw[7].db_sw_inst|count [11] & (!\debounce_sw[7].db_sw_inst|count [9] & 
// !\debounce_sw[7].db_sw_inst|LessThan0~0_combout )) ) ) )

	.dataa(!\debounce_sw[7].db_sw_inst|count [11]),
	.datab(!\debounce_sw[7].db_sw_inst|count [9]),
	.datac(!\debounce_sw[7].db_sw_inst|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\debounce_sw[7].db_sw_inst|count [12]),
	.dataf(!\debounce_sw[7].db_sw_inst|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[7].db_sw_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \debounce_sw[7].db_sw_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N45
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~53 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~53_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~6  ))
// \debounce_sw[7].db_sw_inst|Add0~54  = CARRY(( \debounce_sw[7].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~53_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~53 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N47
dffeas \debounce_sw[7].db_sw_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N48
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~49 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~49_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~54  ))
// \debounce_sw[7].db_sw_inst|Add0~50  = CARRY(( \debounce_sw[7].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~49_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~49 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N50
dffeas \debounce_sw[7].db_sw_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N51
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~57 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~57_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~50  ))
// \debounce_sw[7].db_sw_inst|Add0~58  = CARRY(( \debounce_sw[7].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~50  ))

	.dataa(!\debounce_sw[7].db_sw_inst|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~57_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~57 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[7].db_sw_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N53
dffeas \debounce_sw[7].db_sw_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N54
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~45 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~45_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~58  ))
// \debounce_sw[7].db_sw_inst|Add0~46  = CARRY(( \debounce_sw[7].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~45_sumout ),
	.cout(\debounce_sw[7].db_sw_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~45 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N56
dffeas \debounce_sw[7].db_sw_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N36
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|LessThan0~2 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|LessThan0~2_combout  = ( \debounce_sw[7].db_sw_inst|count [17] & ( (\debounce_sw[7].db_sw_inst|count [18] & (\debounce_sw[7].db_sw_inst|count [15] & \debounce_sw[7].db_sw_inst|count [16])) ) )

	.dataa(gnd),
	.datab(!\debounce_sw[7].db_sw_inst|count [18]),
	.datac(!\debounce_sw[7].db_sw_inst|count [15]),
	.datad(!\debounce_sw[7].db_sw_inst|count [16]),
	.datae(gnd),
	.dataf(!\debounce_sw[7].db_sw_inst|count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[7].db_sw_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|LessThan0~2 .lut_mask = 64'h0000000000030003;
defparam \debounce_sw[7].db_sw_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N59
dffeas \debounce_sw[7].db_sw_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y1_N57
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|Add0~1 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|Add0~1_sumout  = SUM(( \debounce_sw[7].db_sw_inst|count [19] ) + ( GND ) + ( \debounce_sw[7].db_sw_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[7].db_sw_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[7].db_sw_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|Add0~1 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[7].db_sw_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y1_N58
dffeas \debounce_sw[7].db_sw_inst|count[19]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[7].db_sw_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|count[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[19]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|count[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N15
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|count[7]~0 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|count[7]~0_combout  = ( \debounce_sw[7].db_sw_inst|LessThan0~2_combout  & ( !\debounce_sw[7].db_sw_inst|count[19]~DUPLICATE_q  & ( (!\debounce_sw[7].db_sw_inst|count [14] & ((!\debounce_sw[7].db_sw_inst|count [13]) # 
// (\debounce_sw[7].db_sw_inst|LessThan0~1_combout ))) ) ) ) # ( !\debounce_sw[7].db_sw_inst|LessThan0~2_combout  & ( !\debounce_sw[7].db_sw_inst|count[19]~DUPLICATE_q  ) )

	.dataa(!\debounce_sw[7].db_sw_inst|count [14]),
	.datab(!\debounce_sw[7].db_sw_inst|count [13]),
	.datac(!\debounce_sw[7].db_sw_inst|LessThan0~1_combout ),
	.datad(gnd),
	.datae(!\debounce_sw[7].db_sw_inst|LessThan0~2_combout ),
	.dataf(!\debounce_sw[7].db_sw_inst|count[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[7].db_sw_inst|count[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|count[7]~0 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|count[7]~0 .lut_mask = 64'hFFFF8A8A00000000;
defparam \debounce_sw[7].db_sw_inst|count[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N36
cyclonev_lcell_comb \debounce_sw[7].db_sw_inst|button_out~0 (
// Equation(s):
// \debounce_sw[7].db_sw_inst|button_out~0_combout  = ( \debounce_sw[7].db_sw_inst|button_out~q  & ( \debounce_sw[7].db_sw_inst|button_sync_1~q  ) ) # ( !\debounce_sw[7].db_sw_inst|button_out~q  & ( \debounce_sw[7].db_sw_inst|button_sync_1~q  & ( 
// !\debounce_sw[7].db_sw_inst|count[7]~0_combout  ) ) ) # ( \debounce_sw[7].db_sw_inst|button_out~q  & ( !\debounce_sw[7].db_sw_inst|button_sync_1~q  & ( \debounce_sw[7].db_sw_inst|count[7]~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[7].db_sw_inst|count[7]~0_combout ),
	.datad(gnd),
	.datae(!\debounce_sw[7].db_sw_inst|button_out~q ),
	.dataf(!\debounce_sw[7].db_sw_inst|button_sync_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[7].db_sw_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|button_out~0 .extended_lut = "off";
defparam \debounce_sw[7].db_sw_inst|button_out~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \debounce_sw[7].db_sw_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y3_N38
dffeas \debounce_sw[7].db_sw_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[7].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[7].db_sw_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[7].db_sw_inst|button_out .is_wysiwyg = "true";
defparam \debounce_sw[7].db_sw_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N58
dffeas \sw_prev[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[7].db_sw_inst|button_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_prev[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_prev[7] .is_wysiwyg = "true";
defparam \sw_prev[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N57
cyclonev_lcell_comb \sw_press[7] (
// Equation(s):
// sw_press[7] = ( \debounce_sw[7].db_sw_inst|button_out~q  & ( !sw_prev[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debounce_sw[7].db_sw_inst|button_out~q ),
	.dataf(!sw_prev[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(sw_press[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_press[7] .extended_lut = "off";
defparam \sw_press[7] .lut_mask = 64'h0000FFFF00000000;
defparam \sw_press[7] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y2_N56
dffeas \debounce_sw[6].db_sw_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N58
dffeas \debounce_sw[6].db_sw_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[6].db_sw_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N0
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~77 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~77_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_sw[6].db_sw_inst|Add0~78  = CARRY(( \debounce_sw[6].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[6].db_sw_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~77_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~77 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_sw[6].db_sw_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N57
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|count[10]~1 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|count[10]~1_combout  = ( \debounce_sw[6].db_sw_inst|button_sync_1~q  & ( \debounce_sw[6].db_sw_inst|button_out~q  ) ) # ( !\debounce_sw[6].db_sw_inst|button_sync_1~q  & ( \debounce_sw[6].db_sw_inst|button_out~q  & ( 
// !\debounce_sw[6].db_sw_inst|count[10]~0_combout  ) ) ) # ( \debounce_sw[6].db_sw_inst|button_sync_1~q  & ( !\debounce_sw[6].db_sw_inst|button_out~q  & ( !\debounce_sw[6].db_sw_inst|count[10]~0_combout  ) ) ) # ( !\debounce_sw[6].db_sw_inst|button_sync_1~q 
//  & ( !\debounce_sw[6].db_sw_inst|button_out~q  ) )

	.dataa(!\debounce_sw[6].db_sw_inst|count[10]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debounce_sw[6].db_sw_inst|button_sync_1~q ),
	.dataf(!\debounce_sw[6].db_sw_inst|button_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[10]~1 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|count[10]~1 .lut_mask = 64'hFFFFAAAAAAAAFFFF;
defparam \debounce_sw[6].db_sw_inst|count[10]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N2
dffeas \debounce_sw[6].db_sw_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N3
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~73 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~73_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~78  ))
// \debounce_sw[6].db_sw_inst|Add0~74  = CARRY(( \debounce_sw[6].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~78  ))

	.dataa(!\debounce_sw[6].db_sw_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~73_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~73 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[6].db_sw_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N5
dffeas \debounce_sw[6].db_sw_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N6
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~69 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~69_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~74  ))
// \debounce_sw[6].db_sw_inst|Add0~70  = CARRY(( \debounce_sw[6].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_sw[6].db_sw_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~69_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~69 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[6].db_sw_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N8
dffeas \debounce_sw[6].db_sw_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N9
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~65 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~65_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~70  ))
// \debounce_sw[6].db_sw_inst|Add0~66  = CARRY(( \debounce_sw[6].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[6].db_sw_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~65_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~65 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[6].db_sw_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N11
dffeas \debounce_sw[6].db_sw_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N12
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~61 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~61_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~66  ))
// \debounce_sw[6].db_sw_inst|Add0~62  = CARRY(( \debounce_sw[6].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_sw[6].db_sw_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~61_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~61 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[6].db_sw_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N14
dffeas \debounce_sw[6].db_sw_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N15
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~37 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~37_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~62  ))
// \debounce_sw[6].db_sw_inst|Add0~38  = CARRY(( \debounce_sw[6].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[6].db_sw_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~37_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~37 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[6].db_sw_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N16
dffeas \debounce_sw[6].db_sw_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N18
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~33 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~33_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~38  ))
// \debounce_sw[6].db_sw_inst|Add0~34  = CARRY(( \debounce_sw[6].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\debounce_sw[6].db_sw_inst|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~33_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~33 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[6].db_sw_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N19
dffeas \debounce_sw[6].db_sw_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N21
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~41 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~41_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~34  ))
// \debounce_sw[6].db_sw_inst|Add0~42  = CARRY(( \debounce_sw[6].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~34  ))

	.dataa(!\debounce_sw[6].db_sw_inst|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~41_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~41 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[6].db_sw_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N23
dffeas \debounce_sw[6].db_sw_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N24
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~29 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~29_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~42  ))
// \debounce_sw[6].db_sw_inst|Add0~30  = CARRY(( \debounce_sw[6].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~42  ))

	.dataa(gnd),
	.datab(!\debounce_sw[6].db_sw_inst|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~29_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~29 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[6].db_sw_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N25
dffeas \debounce_sw[6].db_sw_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N27
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~17 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~17_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~30  ))
// \debounce_sw[6].db_sw_inst|Add0~18  = CARRY(( \debounce_sw[6].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[6].db_sw_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~17_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~17 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[6].db_sw_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N28
dffeas \debounce_sw[6].db_sw_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N30
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~13 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~13_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~18  ))
// \debounce_sw[6].db_sw_inst|Add0~14  = CARRY(( \debounce_sw[6].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[6].db_sw_inst|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~13_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~13 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[6].db_sw_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N31
dffeas \debounce_sw[6].db_sw_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N35
dffeas \debounce_sw[6].db_sw_inst|count[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N33
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~25 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~25_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count[11]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~14  ))
// \debounce_sw[6].db_sw_inst|Add0~26  = CARRY(( \debounce_sw[6].db_sw_inst|count[11]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~14  ))

	.dataa(!\debounce_sw[6].db_sw_inst|count[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~25_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~25 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[6].db_sw_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N34
dffeas \debounce_sw[6].db_sw_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N36
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~21 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~21_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~26  ))
// \debounce_sw[6].db_sw_inst|Add0~22  = CARRY(( \debounce_sw[6].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~26  ))

	.dataa(gnd),
	.datab(!\debounce_sw[6].db_sw_inst|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~21_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~21 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[6].db_sw_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N37
dffeas \debounce_sw[6].db_sw_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N15
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|LessThan0~0 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|LessThan0~0_combout  = ( \debounce_sw[6].db_sw_inst|count [5] & ( \debounce_sw[6].db_sw_inst|count [8] ) ) # ( !\debounce_sw[6].db_sw_inst|count [5] & ( (\debounce_sw[6].db_sw_inst|count [8] & ((\debounce_sw[6].db_sw_inst|count 
// [7]) # (\debounce_sw[6].db_sw_inst|count [6]))) ) )

	.dataa(!\debounce_sw[6].db_sw_inst|count [6]),
	.datab(gnd),
	.datac(!\debounce_sw[6].db_sw_inst|count [8]),
	.datad(!\debounce_sw[6].db_sw_inst|count [7]),
	.datae(gnd),
	.dataf(!\debounce_sw[6].db_sw_inst|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[6].db_sw_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|LessThan0~0 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \debounce_sw[6].db_sw_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N18
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|LessThan0~1 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|LessThan0~1_combout  = ( !\debounce_sw[6].db_sw_inst|count [9] & ( !\debounce_sw[6].db_sw_inst|LessThan0~0_combout  & ( (!\debounce_sw[6].db_sw_inst|count [10] & (!\debounce_sw[6].db_sw_inst|count [11] & 
// !\debounce_sw[6].db_sw_inst|count [12])) ) ) )

	.dataa(!\debounce_sw[6].db_sw_inst|count [10]),
	.datab(!\debounce_sw[6].db_sw_inst|count [11]),
	.datac(!\debounce_sw[6].db_sw_inst|count [12]),
	.datad(gnd),
	.datae(!\debounce_sw[6].db_sw_inst|count [9]),
	.dataf(!\debounce_sw[6].db_sw_inst|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[6].db_sw_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \debounce_sw[6].db_sw_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N39
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~9 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~9_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~22  ))
// \debounce_sw[6].db_sw_inst|Add0~10  = CARRY(( \debounce_sw[6].db_sw_inst|count [13] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[6].db_sw_inst|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~9_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~9 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[6].db_sw_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N41
dffeas \debounce_sw[6].db_sw_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N42
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~5 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~5_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~10  ))
// \debounce_sw[6].db_sw_inst|Add0~6  = CARRY(( \debounce_sw[6].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_sw[6].db_sw_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~5_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~5 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[6].db_sw_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N43
dffeas \debounce_sw[6].db_sw_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N45
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~45 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~45_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count[15]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~6  ))
// \debounce_sw[6].db_sw_inst|Add0~46  = CARRY(( \debounce_sw[6].db_sw_inst|count[15]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[6].db_sw_inst|count[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~45_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~45 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[6].db_sw_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N47
dffeas \debounce_sw[6].db_sw_inst|count[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N48
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~49 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~49_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count[16]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~46  ))
// \debounce_sw[6].db_sw_inst|Add0~50  = CARRY(( \debounce_sw[6].db_sw_inst|count[16]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[6].db_sw_inst|count[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~49_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~49 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[6].db_sw_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N50
dffeas \debounce_sw[6].db_sw_inst|count[16]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[16]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N51
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~53 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~53_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~50  ))
// \debounce_sw[6].db_sw_inst|Add0~54  = CARRY(( \debounce_sw[6].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[6].db_sw_inst|count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~53_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~53 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[6].db_sw_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N52
dffeas \debounce_sw[6].db_sw_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N54
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~57 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~57_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~54  ))
// \debounce_sw[6].db_sw_inst|Add0~58  = CARRY(( \debounce_sw[6].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~54  ))

	.dataa(gnd),
	.datab(!\debounce_sw[6].db_sw_inst|count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~57_sumout ),
	.cout(\debounce_sw[6].db_sw_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~57 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[6].db_sw_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N55
dffeas \debounce_sw[6].db_sw_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N57
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|Add0~1 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|Add0~1_sumout  = SUM(( \debounce_sw[6].db_sw_inst|count [19] ) + ( GND ) + ( \debounce_sw[6].db_sw_inst|Add0~58  ))

	.dataa(!\debounce_sw[6].db_sw_inst|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[6].db_sw_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[6].db_sw_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|Add0~1 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[6].db_sw_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N58
dffeas \debounce_sw[6].db_sw_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N49
dffeas \debounce_sw[6].db_sw_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N46
dffeas \debounce_sw[6].db_sw_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[6].db_sw_inst|count[10]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N12
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|LessThan0~2 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|LessThan0~2_combout  = ( \debounce_sw[6].db_sw_inst|count [15] & ( (\debounce_sw[6].db_sw_inst|count [18] & (\debounce_sw[6].db_sw_inst|count [17] & \debounce_sw[6].db_sw_inst|count [16])) ) )

	.dataa(gnd),
	.datab(!\debounce_sw[6].db_sw_inst|count [18]),
	.datac(!\debounce_sw[6].db_sw_inst|count [17]),
	.datad(!\debounce_sw[6].db_sw_inst|count [16]),
	.datae(gnd),
	.dataf(!\debounce_sw[6].db_sw_inst|count [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[6].db_sw_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|LessThan0~2 .lut_mask = 64'h0000000000030003;
defparam \debounce_sw[6].db_sw_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N33
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|count[10]~0 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|count[10]~0_combout  = ( \debounce_sw[6].db_sw_inst|count [13] & ( (!\debounce_sw[6].db_sw_inst|count [19] & ((!\debounce_sw[6].db_sw_inst|LessThan0~2_combout ) # ((\debounce_sw[6].db_sw_inst|LessThan0~1_combout  & 
// !\debounce_sw[6].db_sw_inst|count [14])))) ) ) # ( !\debounce_sw[6].db_sw_inst|count [13] & ( (!\debounce_sw[6].db_sw_inst|count [19] & ((!\debounce_sw[6].db_sw_inst|LessThan0~2_combout ) # (!\debounce_sw[6].db_sw_inst|count [14]))) ) )

	.dataa(!\debounce_sw[6].db_sw_inst|LessThan0~1_combout ),
	.datab(!\debounce_sw[6].db_sw_inst|count [19]),
	.datac(!\debounce_sw[6].db_sw_inst|LessThan0~2_combout ),
	.datad(!\debounce_sw[6].db_sw_inst|count [14]),
	.datae(gnd),
	.dataf(!\debounce_sw[6].db_sw_inst|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[6].db_sw_inst|count[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|count[10]~0 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|count[10]~0 .lut_mask = 64'hCCC0CCC0C4C0C4C0;
defparam \debounce_sw[6].db_sw_inst|count[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N30
cyclonev_lcell_comb \debounce_sw[6].db_sw_inst|button_out~0 (
// Equation(s):
// \debounce_sw[6].db_sw_inst|button_out~0_combout  = ( \debounce_sw[6].db_sw_inst|count[10]~0_combout  & ( \debounce_sw[6].db_sw_inst|button_out~q  ) ) # ( !\debounce_sw[6].db_sw_inst|count[10]~0_combout  & ( \debounce_sw[6].db_sw_inst|button_sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[6].db_sw_inst|button_sync_1~q ),
	.datad(!\debounce_sw[6].db_sw_inst|button_out~q ),
	.datae(gnd),
	.dataf(!\debounce_sw[6].db_sw_inst|count[10]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[6].db_sw_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|button_out~0 .extended_lut = "off";
defparam \debounce_sw[6].db_sw_inst|button_out~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \debounce_sw[6].db_sw_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N31
dffeas \debounce_sw[6].db_sw_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[6].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[6].db_sw_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[6].db_sw_inst|button_out .is_wysiwyg = "true";
defparam \debounce_sw[6].db_sw_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y3_N4
dffeas \sw_prev[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[6].db_sw_inst|button_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_prev[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_prev[6] .is_wysiwyg = "true";
defparam \sw_prev[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N3
cyclonev_lcell_comb \sw_press[6] (
// Equation(s):
// sw_press[6] = ( !sw_prev[6] & ( \debounce_sw[6].db_sw_inst|button_out~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_sw[6].db_sw_inst|button_out~q ),
	.datae(gnd),
	.dataf(!sw_prev[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(sw_press[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_press[6] .extended_lut = "off";
defparam \sw_press[6] .lut_mask = 64'h00FF00FF00000000;
defparam \sw_press[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N33
cyclonev_lcell_comb \sudokuBoard~0 (
// Equation(s):
// \sudokuBoard~0_combout  = ( !sw_press[6] & ( !sw_press[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sw_press[7]),
	.datad(gnd),
	.datae(!sw_press[6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~0 .extended_lut = "off";
defparam \sudokuBoard~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \sudokuBoard~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N57
cyclonev_lcell_comb \sudokuBoard~1 (
// Equation(s):
// \sudokuBoard~1_combout  = ( \sudokuBoard~0_combout  & ( (!sw_press[4] & !sw_press[5]) ) )

	.dataa(!sw_press[4]),
	.datab(gnd),
	.datac(!sw_press[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~1 .extended_lut = "off";
defparam \sudokuBoard~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \sudokuBoard~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y1_N56
dffeas \debounce_sw[8].db_sw_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N53
dffeas \debounce_sw[8].db_sw_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[8].db_sw_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y1_N50
dffeas \debounce_sw[8].db_sw_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|button_out .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N51
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|count[19]~1 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|count[19]~1_combout  = ( \debounce_sw[8].db_sw_inst|button_out~q  & ( (!\debounce_sw[8].db_sw_inst|count[19]~0_combout ) # (\debounce_sw[8].db_sw_inst|button_sync_1~q ) ) ) # ( !\debounce_sw[8].db_sw_inst|button_out~q  & ( 
// (!\debounce_sw[8].db_sw_inst|count[19]~0_combout ) # (!\debounce_sw[8].db_sw_inst|button_sync_1~q ) ) )

	.dataa(!\debounce_sw[8].db_sw_inst|count[19]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_sw[8].db_sw_inst|button_sync_1~q ),
	.datae(gnd),
	.dataf(!\debounce_sw[8].db_sw_inst|button_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[19]~1 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|count[19]~1 .lut_mask = 64'hFFAAFFAAAAFFAAFF;
defparam \debounce_sw[8].db_sw_inst|count[19]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N47
dffeas \debounce_sw[8].db_sw_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N0
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~77 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~77_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_sw[8].db_sw_inst|Add0~78  = CARRY(( \debounce_sw[8].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~77_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~77 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_sw[8].db_sw_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N2
dffeas \debounce_sw[8].db_sw_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N3
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~73 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~73_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~78  ))
// \debounce_sw[8].db_sw_inst|Add0~74  = CARRY(( \debounce_sw[8].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~78  ))

	.dataa(!\debounce_sw[8].db_sw_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~73_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~73 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[8].db_sw_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N5
dffeas \debounce_sw[8].db_sw_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N6
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~69 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~69_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~74  ))
// \debounce_sw[8].db_sw_inst|Add0~70  = CARRY(( \debounce_sw[8].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_sw[8].db_sw_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~69_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~69 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[8].db_sw_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N8
dffeas \debounce_sw[8].db_sw_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N9
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~65 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~65_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~70  ))
// \debounce_sw[8].db_sw_inst|Add0~66  = CARRY(( \debounce_sw[8].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~65_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~65 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[8].db_sw_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N11
dffeas \debounce_sw[8].db_sw_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N12
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~61 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~61_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~66  ))
// \debounce_sw[8].db_sw_inst|Add0~62  = CARRY(( \debounce_sw[8].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_sw[8].db_sw_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~61_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~61 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[8].db_sw_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N14
dffeas \debounce_sw[8].db_sw_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N15
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~37 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~37_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~62  ))
// \debounce_sw[8].db_sw_inst|Add0~38  = CARRY(( \debounce_sw[8].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~37_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~37 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[8].db_sw_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N16
dffeas \debounce_sw[8].db_sw_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N18
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~33 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~33_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count[6]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~38  ))
// \debounce_sw[8].db_sw_inst|Add0~34  = CARRY(( \debounce_sw[8].db_sw_inst|count[6]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~33_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~33 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[8].db_sw_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N20
dffeas \debounce_sw[8].db_sw_inst|count[6]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N21
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~41 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~41_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~34  ))
// \debounce_sw[8].db_sw_inst|Add0~42  = CARRY(( \debounce_sw[8].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~41_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~41 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[8].db_sw_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N22
dffeas \debounce_sw[8].db_sw_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N24
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~29 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~29_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~42  ))
// \debounce_sw[8].db_sw_inst|Add0~30  = CARRY(( \debounce_sw[8].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~42  ))

	.dataa(gnd),
	.datab(!\debounce_sw[8].db_sw_inst|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~29_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~29 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[8].db_sw_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N25
dffeas \debounce_sw[8].db_sw_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N27
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~25 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~25_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~30  ))
// \debounce_sw[8].db_sw_inst|Add0~26  = CARRY(( \debounce_sw[8].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~25_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~25 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[8].db_sw_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N28
dffeas \debounce_sw[8].db_sw_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N30
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~21 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~21_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~26  ))
// \debounce_sw[8].db_sw_inst|Add0~22  = CARRY(( \debounce_sw[8].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~21_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~21 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[8].db_sw_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N31
dffeas \debounce_sw[8].db_sw_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N33
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~17 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~17_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~22  ))
// \debounce_sw[8].db_sw_inst|Add0~18  = CARRY(( \debounce_sw[8].db_sw_inst|count [11] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~22  ))

	.dataa(!\debounce_sw[8].db_sw_inst|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~17_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~17 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[8].db_sw_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N35
dffeas \debounce_sw[8].db_sw_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N36
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~13 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~13_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~18  ))
// \debounce_sw[8].db_sw_inst|Add0~14  = CARRY(( \debounce_sw[8].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~18  ))

	.dataa(gnd),
	.datab(!\debounce_sw[8].db_sw_inst|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~13_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~13 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[8].db_sw_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N37
dffeas \debounce_sw[8].db_sw_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N39
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~9 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~9_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count[13]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~14  ))
// \debounce_sw[8].db_sw_inst|Add0~10  = CARRY(( \debounce_sw[8].db_sw_inst|count[13]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~9_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~9 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[8].db_sw_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N41
dffeas \debounce_sw[8].db_sw_inst|count[13]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[13]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N42
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~5 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~5_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~10  ))
// \debounce_sw[8].db_sw_inst|Add0~6  = CARRY(( \debounce_sw[8].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_sw[8].db_sw_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~5_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~5 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[8].db_sw_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N43
dffeas \debounce_sw[8].db_sw_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N45
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~57 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~57_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~6  ))
// \debounce_sw[8].db_sw_inst|Add0~58  = CARRY(( \debounce_sw[8].db_sw_inst|count [15] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~57_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~57 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[8].db_sw_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N46
dffeas \debounce_sw[8].db_sw_inst|count[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N48
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~53 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~53_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~58  ))
// \debounce_sw[8].db_sw_inst|Add0~54  = CARRY(( \debounce_sw[8].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~53_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~53 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[8].db_sw_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N50
dffeas \debounce_sw[8].db_sw_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N51
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~49 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~49_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~54  ))
// \debounce_sw[8].db_sw_inst|Add0~50  = CARRY(( \debounce_sw[8].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~49_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~49 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[8].db_sw_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N52
dffeas \debounce_sw[8].db_sw_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y1_N49
dffeas \debounce_sw[8].db_sw_inst|count[16]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[16]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N54
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~45 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~45_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~50  ))
// \debounce_sw[8].db_sw_inst|Add0~46  = CARRY(( \debounce_sw[8].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~50  ))

	.dataa(gnd),
	.datab(!\debounce_sw[8].db_sw_inst|count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~45_sumout ),
	.cout(\debounce_sw[8].db_sw_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~45 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[8].db_sw_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N55
dffeas \debounce_sw[8].db_sw_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N33
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|LessThan0~2 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|LessThan0~2_combout  = ( \debounce_sw[8].db_sw_inst|count[16]~DUPLICATE_q  & ( \debounce_sw[8].db_sw_inst|count [18] & ( (\debounce_sw[8].db_sw_inst|count[15]~DUPLICATE_q  & \debounce_sw[8].db_sw_inst|count [17]) ) ) )

	.dataa(!\debounce_sw[8].db_sw_inst|count[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_sw[8].db_sw_inst|count [17]),
	.datae(!\debounce_sw[8].db_sw_inst|count[16]~DUPLICATE_q ),
	.dataf(!\debounce_sw[8].db_sw_inst|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[8].db_sw_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|LessThan0~2 .lut_mask = 64'h0000000000000055;
defparam \debounce_sw[8].db_sw_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y1_N57
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|Add0~1 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|Add0~1_sumout  = SUM(( \debounce_sw[8].db_sw_inst|count [19] ) + ( GND ) + ( \debounce_sw[8].db_sw_inst|Add0~46  ))

	.dataa(!\debounce_sw[8].db_sw_inst|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[8].db_sw_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[8].db_sw_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|Add0~1 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[8].db_sw_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y1_N58
dffeas \debounce_sw[8].db_sw_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y1_N40
dffeas \debounce_sw[8].db_sw_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y1_N34
dffeas \debounce_sw[8].db_sw_inst|count[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y1_N19
dffeas \debounce_sw[8].db_sw_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[8].db_sw_inst|count[19]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N54
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|LessThan0~0 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|LessThan0~0_combout  = ( \debounce_sw[8].db_sw_inst|count [7] & ( \debounce_sw[8].db_sw_inst|count [8] ) ) # ( !\debounce_sw[8].db_sw_inst|count [7] & ( \debounce_sw[8].db_sw_inst|count [8] & ( (\debounce_sw[8].db_sw_inst|count 
// [6]) # (\debounce_sw[8].db_sw_inst|count [5]) ) ) )

	.dataa(gnd),
	.datab(!\debounce_sw[8].db_sw_inst|count [5]),
	.datac(gnd),
	.datad(!\debounce_sw[8].db_sw_inst|count [6]),
	.datae(!\debounce_sw[8].db_sw_inst|count [7]),
	.dataf(!\debounce_sw[8].db_sw_inst|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[8].db_sw_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|LessThan0~0 .lut_mask = 64'h0000000033FFFFFF;
defparam \debounce_sw[8].db_sw_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N24
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|LessThan0~1 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|LessThan0~1_combout  = ( !\debounce_sw[8].db_sw_inst|LessThan0~0_combout  & ( (!\debounce_sw[8].db_sw_inst|count [10] & (!\debounce_sw[8].db_sw_inst|count[11]~DUPLICATE_q  & (!\debounce_sw[8].db_sw_inst|count [12] & 
// !\debounce_sw[8].db_sw_inst|count [9]))) ) )

	.dataa(!\debounce_sw[8].db_sw_inst|count [10]),
	.datab(!\debounce_sw[8].db_sw_inst|count[11]~DUPLICATE_q ),
	.datac(!\debounce_sw[8].db_sw_inst|count [12]),
	.datad(!\debounce_sw[8].db_sw_inst|count [9]),
	.datae(!\debounce_sw[8].db_sw_inst|LessThan0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[8].db_sw_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|LessThan0~1 .lut_mask = 64'h8000000080000000;
defparam \debounce_sw[8].db_sw_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y1_N51
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|count[19]~0 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|count[19]~0_combout  = ( \debounce_sw[8].db_sw_inst|count [14] & ( \debounce_sw[8].db_sw_inst|LessThan0~1_combout  & ( (!\debounce_sw[8].db_sw_inst|LessThan0~2_combout  & !\debounce_sw[8].db_sw_inst|count [19]) ) ) ) # ( 
// !\debounce_sw[8].db_sw_inst|count [14] & ( \debounce_sw[8].db_sw_inst|LessThan0~1_combout  & ( !\debounce_sw[8].db_sw_inst|count [19] ) ) ) # ( \debounce_sw[8].db_sw_inst|count [14] & ( !\debounce_sw[8].db_sw_inst|LessThan0~1_combout  & ( 
// (!\debounce_sw[8].db_sw_inst|LessThan0~2_combout  & !\debounce_sw[8].db_sw_inst|count [19]) ) ) ) # ( !\debounce_sw[8].db_sw_inst|count [14] & ( !\debounce_sw[8].db_sw_inst|LessThan0~1_combout  & ( (!\debounce_sw[8].db_sw_inst|count [19] & 
// ((!\debounce_sw[8].db_sw_inst|LessThan0~2_combout ) # (!\debounce_sw[8].db_sw_inst|count [13]))) ) ) )

	.dataa(!\debounce_sw[8].db_sw_inst|LessThan0~2_combout ),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|count [19]),
	.datad(!\debounce_sw[8].db_sw_inst|count [13]),
	.datae(!\debounce_sw[8].db_sw_inst|count [14]),
	.dataf(!\debounce_sw[8].db_sw_inst|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[8].db_sw_inst|count[19]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|count[19]~0 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|count[19]~0 .lut_mask = 64'hF0A0A0A0F0F0A0A0;
defparam \debounce_sw[8].db_sw_inst|count[19]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y1_N48
cyclonev_lcell_comb \debounce_sw[8].db_sw_inst|button_out~0 (
// Equation(s):
// \debounce_sw[8].db_sw_inst|button_out~0_combout  = (!\debounce_sw[8].db_sw_inst|count[19]~0_combout  & (\debounce_sw[8].db_sw_inst|button_sync_1~q )) # (\debounce_sw[8].db_sw_inst|count[19]~0_combout  & ((\debounce_sw[8].db_sw_inst|button_out~q )))

	.dataa(!\debounce_sw[8].db_sw_inst|count[19]~0_combout ),
	.datab(gnd),
	.datac(!\debounce_sw[8].db_sw_inst|button_sync_1~q ),
	.datad(!\debounce_sw[8].db_sw_inst|button_out~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[8].db_sw_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|button_out~0 .extended_lut = "off";
defparam \debounce_sw[8].db_sw_inst|button_out~0 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \debounce_sw[8].db_sw_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y1_N49
dffeas \debounce_sw[8].db_sw_inst|button_out~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[8].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[8].db_sw_inst|button_out~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[8].db_sw_inst|button_out~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[8].db_sw_inst|button_out~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y3_N19
dffeas \sw_prev[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[8].db_sw_inst|button_out~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_prev[8]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_prev[8] .is_wysiwyg = "true";
defparam \sw_prev[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N18
cyclonev_lcell_comb \sw_press[8] (
// Equation(s):
// sw_press[8] = ( \debounce_sw[8].db_sw_inst|button_out~DUPLICATE_q  & ( !sw_prev[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debounce_sw[8].db_sw_inst|button_out~DUPLICATE_q ),
	.dataf(!sw_prev[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(sw_press[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_press[8] .extended_lut = "off";
defparam \sw_press[8] .lut_mask = 64'h0000FFFF00000000;
defparam \sw_press[8] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X47_Y3_N38
dffeas \debounce_sw[9].db_sw_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N40
dffeas \debounce_sw[9].db_sw_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[9].db_sw_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N39
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|count[3]~1 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|count[3]~1_combout  = ( \debounce_sw[9].db_sw_inst|button_sync_1~q  & ( \debounce_sw[9].db_sw_inst|count[3]~0_combout  & ( \debounce_sw[9].db_sw_inst|button_out~q  ) ) ) # ( !\debounce_sw[9].db_sw_inst|button_sync_1~q  & ( 
// \debounce_sw[9].db_sw_inst|count[3]~0_combout  & ( !\debounce_sw[9].db_sw_inst|button_out~q  ) ) ) # ( \debounce_sw[9].db_sw_inst|button_sync_1~q  & ( !\debounce_sw[9].db_sw_inst|count[3]~0_combout  ) ) # ( !\debounce_sw[9].db_sw_inst|button_sync_1~q  & ( 
// !\debounce_sw[9].db_sw_inst|count[3]~0_combout  ) )

	.dataa(!\debounce_sw[9].db_sw_inst|button_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debounce_sw[9].db_sw_inst|button_sync_1~q ),
	.dataf(!\debounce_sw[9].db_sw_inst|count[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[3]~1 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|count[3]~1 .lut_mask = 64'hFFFFFFFFAAAA5555;
defparam \debounce_sw[9].db_sw_inst|count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N41
dffeas \debounce_sw[9].db_sw_inst|count[13]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[13]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N0
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~77 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~77_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_sw[9].db_sw_inst|Add0~78  = CARRY(( \debounce_sw[9].db_sw_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~77_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~77 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_sw[9].db_sw_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N2
dffeas \debounce_sw[9].db_sw_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N3
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~73 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~73_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~78  ))
// \debounce_sw[9].db_sw_inst|Add0~74  = CARRY(( \debounce_sw[9].db_sw_inst|count [1] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~78  ))

	.dataa(!\debounce_sw[9].db_sw_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~73_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~73 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[9].db_sw_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N5
dffeas \debounce_sw[9].db_sw_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N6
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~69 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~69_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~74  ))
// \debounce_sw[9].db_sw_inst|Add0~70  = CARRY(( \debounce_sw[9].db_sw_inst|count [2] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_sw[9].db_sw_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~69_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~69 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[9].db_sw_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N8
dffeas \debounce_sw[9].db_sw_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N9
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~65 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~65_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~70  ))
// \debounce_sw[9].db_sw_inst|Add0~66  = CARRY(( \debounce_sw[9].db_sw_inst|count [3] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~65_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~65 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[9].db_sw_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N11
dffeas \debounce_sw[9].db_sw_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N12
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~61 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~61_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~66  ))
// \debounce_sw[9].db_sw_inst|Add0~62  = CARRY(( \debounce_sw[9].db_sw_inst|count [4] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_sw[9].db_sw_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~61_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~61 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[9].db_sw_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N14
dffeas \debounce_sw[9].db_sw_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N15
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~41 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~41_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~62  ))
// \debounce_sw[9].db_sw_inst|Add0~42  = CARRY(( \debounce_sw[9].db_sw_inst|count [5] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~41_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~41 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[9].db_sw_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N16
dffeas \debounce_sw[9].db_sw_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N18
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~37 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~37_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~42  ))
// \debounce_sw[9].db_sw_inst|Add0~38  = CARRY(( \debounce_sw[9].db_sw_inst|count [6] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~37_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~37 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[9].db_sw_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N20
dffeas \debounce_sw[9].db_sw_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N21
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~33 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~33_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~38  ))
// \debounce_sw[9].db_sw_inst|Add0~34  = CARRY(( \debounce_sw[9].db_sw_inst|count [7] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~33_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~33 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[9].db_sw_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N22
dffeas \debounce_sw[9].db_sw_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N24
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~29 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~29_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~34  ))
// \debounce_sw[9].db_sw_inst|Add0~30  = CARRY(( \debounce_sw[9].db_sw_inst|count [8] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~34  ))

	.dataa(gnd),
	.datab(!\debounce_sw[9].db_sw_inst|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~29_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~29 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[9].db_sw_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N25
dffeas \debounce_sw[9].db_sw_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N27
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~25 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~25_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~30  ))
// \debounce_sw[9].db_sw_inst|Add0~26  = CARRY(( \debounce_sw[9].db_sw_inst|count [9] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~25_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~25 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[9].db_sw_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N28
dffeas \debounce_sw[9].db_sw_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N30
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~21 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~21_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~26  ))
// \debounce_sw[9].db_sw_inst|Add0~22  = CARRY(( \debounce_sw[9].db_sw_inst|count [10] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~21_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~21 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[9].db_sw_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N31
dffeas \debounce_sw[9].db_sw_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N33
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~17 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~17_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count[11]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~22  ))
// \debounce_sw[9].db_sw_inst|Add0~18  = CARRY(( \debounce_sw[9].db_sw_inst|count[11]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~22  ))

	.dataa(!\debounce_sw[9].db_sw_inst|count[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~17_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~17 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[9].db_sw_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N35
dffeas \debounce_sw[9].db_sw_inst|count[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N36
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~13 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~13_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~18  ))
// \debounce_sw[9].db_sw_inst|Add0~14  = CARRY(( \debounce_sw[9].db_sw_inst|count [12] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~18  ))

	.dataa(gnd),
	.datab(!\debounce_sw[9].db_sw_inst|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~13_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~13 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[9].db_sw_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N37
dffeas \debounce_sw[9].db_sw_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N39
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~9 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~9_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count[13]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~14  ))
// \debounce_sw[9].db_sw_inst|Add0~10  = CARRY(( \debounce_sw[9].db_sw_inst|count[13]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~9_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~9 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[9].db_sw_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N40
dffeas \debounce_sw[9].db_sw_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N42
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~5 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~5_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~10  ))
// \debounce_sw[9].db_sw_inst|Add0~6  = CARRY(( \debounce_sw[9].db_sw_inst|count [14] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_sw[9].db_sw_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~5_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~5 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[9].db_sw_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N43
dffeas \debounce_sw[9].db_sw_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N45
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~57 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~57_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count[15]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~6  ))
// \debounce_sw[9].db_sw_inst|Add0~58  = CARRY(( \debounce_sw[9].db_sw_inst|count[15]~DUPLICATE_q  ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~57_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~57 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[9].db_sw_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N47
dffeas \debounce_sw[9].db_sw_inst|count[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N48
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~53 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~53_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~58  ))
// \debounce_sw[9].db_sw_inst|Add0~54  = CARRY(( \debounce_sw[9].db_sw_inst|count [16] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~53_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~53 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[9].db_sw_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N50
dffeas \debounce_sw[9].db_sw_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N51
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~49 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~49_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~54  ))
// \debounce_sw[9].db_sw_inst|Add0~50  = CARRY(( \debounce_sw[9].db_sw_inst|count [17] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~49_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~49 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_sw[9].db_sw_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N52
dffeas \debounce_sw[9].db_sw_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N54
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~45 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~45_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~50  ))
// \debounce_sw[9].db_sw_inst|Add0~46  = CARRY(( \debounce_sw[9].db_sw_inst|count [18] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~50  ))

	.dataa(gnd),
	.datab(!\debounce_sw[9].db_sw_inst|count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~45_sumout ),
	.cout(\debounce_sw[9].db_sw_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~45 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_sw[9].db_sw_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N55
dffeas \debounce_sw[9].db_sw_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N57
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|Add0~1 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|Add0~1_sumout  = SUM(( \debounce_sw[9].db_sw_inst|count [19] ) + ( GND ) + ( \debounce_sw[9].db_sw_inst|Add0~46  ))

	.dataa(!\debounce_sw[9].db_sw_inst|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_sw[9].db_sw_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_sw[9].db_sw_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|Add0~1 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_sw[9].db_sw_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N58
dffeas \debounce_sw[9].db_sw_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N34
dffeas \debounce_sw[9].db_sw_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N45
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|LessThan0~0 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|LessThan0~0_combout  = ( \debounce_sw[9].db_sw_inst|count [8] & ( ((\debounce_sw[9].db_sw_inst|count [7]) # (\debounce_sw[9].db_sw_inst|count [6])) # (\debounce_sw[9].db_sw_inst|count [5]) ) )

	.dataa(gnd),
	.datab(!\debounce_sw[9].db_sw_inst|count [5]),
	.datac(!\debounce_sw[9].db_sw_inst|count [6]),
	.datad(!\debounce_sw[9].db_sw_inst|count [7]),
	.datae(gnd),
	.dataf(!\debounce_sw[9].db_sw_inst|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[9].db_sw_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|LessThan0~0 .lut_mask = 64'h000000003FFF3FFF;
defparam \debounce_sw[9].db_sw_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N0
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|LessThan0~1 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|LessThan0~1_combout  = ( !\debounce_sw[9].db_sw_inst|LessThan0~0_combout  & ( !\debounce_sw[9].db_sw_inst|count [12] & ( (!\debounce_sw[9].db_sw_inst|count [10] & (!\debounce_sw[9].db_sw_inst|count [11] & 
// !\debounce_sw[9].db_sw_inst|count [9])) ) ) )

	.dataa(!\debounce_sw[9].db_sw_inst|count [10]),
	.datab(!\debounce_sw[9].db_sw_inst|count [11]),
	.datac(!\debounce_sw[9].db_sw_inst|count [9]),
	.datad(gnd),
	.datae(!\debounce_sw[9].db_sw_inst|LessThan0~0_combout ),
	.dataf(!\debounce_sw[9].db_sw_inst|count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[9].db_sw_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \debounce_sw[9].db_sw_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N46
dffeas \debounce_sw[9].db_sw_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N49
dffeas \debounce_sw[9].db_sw_inst|count[16]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_sw[9].db_sw_inst|count[3]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|count[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[16]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|count[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N42
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|LessThan0~2 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|LessThan0~2_combout  = ( \debounce_sw[9].db_sw_inst|count [17] & ( (\debounce_sw[9].db_sw_inst|count [15] & (\debounce_sw[9].db_sw_inst|count [18] & \debounce_sw[9].db_sw_inst|count[16]~DUPLICATE_q )) ) )

	.dataa(!\debounce_sw[9].db_sw_inst|count [15]),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|count [18]),
	.datad(!\debounce_sw[9].db_sw_inst|count[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\debounce_sw[9].db_sw_inst|count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[9].db_sw_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|LessThan0~2 .lut_mask = 64'h0000000000050005;
defparam \debounce_sw[9].db_sw_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N9
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|count[3]~0 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|count[3]~0_combout  = ( \debounce_sw[9].db_sw_inst|LessThan0~2_combout  & ( (!\debounce_sw[9].db_sw_inst|count [14] & (!\debounce_sw[9].db_sw_inst|count [19] & ((!\debounce_sw[9].db_sw_inst|count [13]) # 
// (\debounce_sw[9].db_sw_inst|LessThan0~1_combout )))) ) ) # ( !\debounce_sw[9].db_sw_inst|LessThan0~2_combout  & ( !\debounce_sw[9].db_sw_inst|count [19] ) )

	.dataa(!\debounce_sw[9].db_sw_inst|count [13]),
	.datab(!\debounce_sw[9].db_sw_inst|count [14]),
	.datac(!\debounce_sw[9].db_sw_inst|count [19]),
	.datad(!\debounce_sw[9].db_sw_inst|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\debounce_sw[9].db_sw_inst|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[9].db_sw_inst|count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|count[3]~0 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|count[3]~0 .lut_mask = 64'hF0F0F0F080C080C0;
defparam \debounce_sw[9].db_sw_inst|count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N6
cyclonev_lcell_comb \debounce_sw[9].db_sw_inst|button_out~0 (
// Equation(s):
// \debounce_sw[9].db_sw_inst|button_out~0_combout  = ( \debounce_sw[9].db_sw_inst|count[3]~0_combout  & ( \debounce_sw[9].db_sw_inst|button_out~q  ) ) # ( !\debounce_sw[9].db_sw_inst|count[3]~0_combout  & ( \debounce_sw[9].db_sw_inst|button_sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_sw[9].db_sw_inst|button_sync_1~q ),
	.datad(!\debounce_sw[9].db_sw_inst|button_out~q ),
	.datae(gnd),
	.dataf(!\debounce_sw[9].db_sw_inst|count[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_sw[9].db_sw_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|button_out~0 .extended_lut = "off";
defparam \debounce_sw[9].db_sw_inst|button_out~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \debounce_sw[9].db_sw_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y3_N7
dffeas \debounce_sw[9].db_sw_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_sw[9].db_sw_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_sw[9].db_sw_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_sw[9].db_sw_inst|button_out .is_wysiwyg = "true";
defparam \debounce_sw[9].db_sw_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y3_N50
dffeas \sw_prev[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_sw[9].db_sw_inst|button_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sw_prev[9]),
	.prn(vcc));
// synopsys translate_off
defparam \sw_prev[9] .is_wysiwyg = "true";
defparam \sw_prev[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y3_N48
cyclonev_lcell_comb \sw_press[9] (
// Equation(s):
// sw_press[9] = ( \debounce_sw[9].db_sw_inst|button_out~q  & ( !sw_prev[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debounce_sw[9].db_sw_inst|button_out~q ),
	.dataf(!sw_prev[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(sw_press[9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sw_press[9] .extended_lut = "off";
defparam \sw_press[9] .lut_mask = 64'h0000FFFF00000000;
defparam \sw_press[9] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N15
cyclonev_lcell_comb \sudokuBoard~4 (
// Equation(s):
// \sudokuBoard~4_combout  = ( !sw_press[9] & ( !sw_press[8] ) )

	.dataa(!sw_press[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sw_press[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~4 .extended_lut = "off";
defparam \sudokuBoard~4 .lut_mask = 64'hAAAAAAAA00000000;
defparam \sudokuBoard~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N27
cyclonev_lcell_comb \sudokuBoard[8][8][2]~0 (
// Equation(s):
// \sudokuBoard[8][8][2]~0_combout  = ( \sudokuBoard~4_combout  & ( \sudokuBoard~3_combout  ) ) # ( !\sudokuBoard~4_combout  & ( (\sudokuBoard~3_combout  & !\sudokuBoard~1_combout ) ) )

	.dataa(!\sudokuBoard~3_combout ),
	.datab(!\sudokuBoard~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][8][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][8][2]~0 .extended_lut = "off";
defparam \sudokuBoard[8][8][2]~0 .lut_mask = 64'h4444444455555555;
defparam \sudokuBoard[8][8][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_combout  = ( cursor_row[0] & ( !\Add2~0_combout  $ (cursor_row[1]) ) ) # ( !cursor_row[0] & ( !\Add2~0_combout  $ (!cursor_row[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~0_combout ),
	.datad(!cursor_row[1]),
	.datae(gnd),
	.dataf(!cursor_row[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N1
dffeas \cursor_row[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(gnd),
	.ena(\cursor_row[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cursor_row[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_row[1] .is_wysiwyg = "true";
defparam \cursor_row[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N33
cyclonev_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = ( cursor_row[0] & ( !cursor_row[3] $ (((!\cursor_row[2]~DUPLICATE_q ) # ((!cursor_row[1]) # (\Add2~0_combout )))) ) ) # ( !cursor_row[0] & ( !cursor_row[3] $ ((((!\Add2~0_combout ) # (cursor_row[1])) # (\cursor_row[2]~DUPLICATE_q ))) ) 
// )

	.dataa(!cursor_row[3]),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(!\Add2~0_combout ),
	.datad(!cursor_row[1]),
	.datae(gnd),
	.dataf(!cursor_row[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~2 .extended_lut = "off";
defparam \Add2~2 .lut_mask = 64'h5955595555655565;
defparam \Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N30
cyclonev_lcell_comb \cursor_row[3]~4 (
// Equation(s):
// \cursor_row[3]~4_combout  = ( \cursor_row[3]~1_combout  & ( (\Add2~2_combout  & !\debug_key0_held~reg0_q ) ) ) # ( !\cursor_row[3]~1_combout  & ( (cursor_row[3] & !\debug_key0_held~reg0_q ) ) )

	.dataa(!cursor_row[3]),
	.datab(gnd),
	.datac(!\Add2~2_combout ),
	.datad(!\debug_key0_held~reg0_q ),
	.datae(gnd),
	.dataf(!\cursor_row[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_row[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_row[3]~4 .extended_lut = "off";
defparam \cursor_row[3]~4 .lut_mask = 64'h550055000F000F00;
defparam \cursor_row[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N31
dffeas \cursor_row[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\cursor_row[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cursor_row[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_row[3] .is_wysiwyg = "true";
defparam \cursor_row[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N24
cyclonev_lcell_comb \Decoder1~8 (
// Equation(s):
// \Decoder1~8_combout  = ( !cursor_row[1] & ( (!\cursor_row[2]~DUPLICATE_q  & (!cursor_row[0] & !cursor_row[3])) ) )

	.dataa(gnd),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(!cursor_row[0]),
	.datad(!cursor_row[3]),
	.datae(gnd),
	.dataf(!cursor_row[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~8 .extended_lut = "off";
defparam \Decoder1~8 .lut_mask = 64'hC000C00000000000;
defparam \Decoder1~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N54
cyclonev_lcell_comb \debounce_keys[3].db_inst|button_sync_0~0 (
// Equation(s):
// \debounce_keys[3].db_inst|button_sync_0~0_combout  = ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[3].db_inst|button_sync_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|button_sync_0~0 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|button_sync_0~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \debounce_keys[3].db_inst|button_sync_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N56
dffeas \debounce_keys[3].db_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|button_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N59
dffeas \debounce_keys[3].db_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_keys[3].db_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y4_N29
dffeas \debounce_keys[3].db_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|button_out .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N57
cyclonev_lcell_comb \debounce_keys[3].db_inst|count[7]~1 (
// Equation(s):
// \debounce_keys[3].db_inst|count[7]~1_combout  = ( \debounce_keys[3].db_inst|count[7]~0_combout  & ( !\debounce_keys[3].db_inst|button_out~q  $ (\debounce_keys[3].db_inst|button_sync_1~q ) ) ) # ( !\debounce_keys[3].db_inst|count[7]~0_combout  )

	.dataa(!\debounce_keys[3].db_inst|button_out~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_keys[3].db_inst|button_sync_1~q ),
	.datae(gnd),
	.dataf(!\debounce_keys[3].db_inst|count[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[7]~1 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|count[7]~1 .lut_mask = 64'hFFFFFFFFAA55AA55;
defparam \debounce_keys[3].db_inst|count[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N47
dffeas \debounce_keys[3].db_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N0
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~77 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~77_sumout  = SUM(( \debounce_keys[3].db_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_keys[3].db_inst|Add0~78  = CARRY(( \debounce_keys[3].db_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~77_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~77 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_keys[3].db_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N2
dffeas \debounce_keys[3].db_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N3
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~73 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~73_sumout  = SUM(( \debounce_keys[3].db_inst|count [1] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~78  ))
// \debounce_keys[3].db_inst|Add0~74  = CARRY(( \debounce_keys[3].db_inst|count [1] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~78  ))

	.dataa(!\debounce_keys[3].db_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~73_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~73 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[3].db_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N5
dffeas \debounce_keys[3].db_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N6
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~69 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~69_sumout  = SUM(( \debounce_keys[3].db_inst|count [2] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~74  ))
// \debounce_keys[3].db_inst|Add0~70  = CARRY(( \debounce_keys[3].db_inst|count [2] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_keys[3].db_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~69_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~69 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[3].db_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N8
dffeas \debounce_keys[3].db_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N9
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~65 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~65_sumout  = SUM(( \debounce_keys[3].db_inst|count [3] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~70  ))
// \debounce_keys[3].db_inst|Add0~66  = CARRY(( \debounce_keys[3].db_inst|count [3] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~65_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~65 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[3].db_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N11
dffeas \debounce_keys[3].db_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N12
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~61 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~61_sumout  = SUM(( \debounce_keys[3].db_inst|count [4] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~66  ))
// \debounce_keys[3].db_inst|Add0~62  = CARRY(( \debounce_keys[3].db_inst|count [4] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_keys[3].db_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~61_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~61 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[3].db_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N14
dffeas \debounce_keys[3].db_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N15
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~37 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~37_sumout  = SUM(( \debounce_keys[3].db_inst|count [5] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~62  ))
// \debounce_keys[3].db_inst|Add0~38  = CARRY(( \debounce_keys[3].db_inst|count [5] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~37_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~37 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[3].db_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N17
dffeas \debounce_keys[3].db_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N18
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~41 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~41_sumout  = SUM(( \debounce_keys[3].db_inst|count [6] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~38  ))
// \debounce_keys[3].db_inst|Add0~42  = CARRY(( \debounce_keys[3].db_inst|count [6] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\debounce_keys[3].db_inst|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~41_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~41 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[3].db_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N19
dffeas \debounce_keys[3].db_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N21
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~33 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~33_sumout  = SUM(( \debounce_keys[3].db_inst|count [7] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~42  ))
// \debounce_keys[3].db_inst|Add0~34  = CARRY(( \debounce_keys[3].db_inst|count [7] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~42  ))

	.dataa(!\debounce_keys[3].db_inst|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~33_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~33 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[3].db_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N23
dffeas \debounce_keys[3].db_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~29 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~29_sumout  = SUM(( \debounce_keys[3].db_inst|count [8] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~34  ))
// \debounce_keys[3].db_inst|Add0~30  = CARRY(( \debounce_keys[3].db_inst|count [8] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~34  ))

	.dataa(gnd),
	.datab(!\debounce_keys[3].db_inst|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~29_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~29 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[3].db_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N25
dffeas \debounce_keys[3].db_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N27
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~25 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~25_sumout  = SUM(( \debounce_keys[3].db_inst|count [9] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~30  ))
// \debounce_keys[3].db_inst|Add0~26  = CARRY(( \debounce_keys[3].db_inst|count [9] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~25_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~25 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[3].db_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N28
dffeas \debounce_keys[3].db_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~21 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~21_sumout  = SUM(( \debounce_keys[3].db_inst|count [10] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~26  ))
// \debounce_keys[3].db_inst|Add0~22  = CARRY(( \debounce_keys[3].db_inst|count [10] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~21_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~21 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[3].db_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N31
dffeas \debounce_keys[3].db_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N33
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~17 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~17_sumout  = SUM(( \debounce_keys[3].db_inst|count [11] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~22  ))
// \debounce_keys[3].db_inst|Add0~18  = CARRY(( \debounce_keys[3].db_inst|count [11] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~22  ))

	.dataa(!\debounce_keys[3].db_inst|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~17_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~17 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[3].db_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N35
dffeas \debounce_keys[3].db_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N36
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~13 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~13_sumout  = SUM(( \debounce_keys[3].db_inst|count [12] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~18  ))
// \debounce_keys[3].db_inst|Add0~14  = CARRY(( \debounce_keys[3].db_inst|count [12] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~13_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~13 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[3].db_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N38
dffeas \debounce_keys[3].db_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N39
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~9 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~9_sumout  = SUM(( \debounce_keys[3].db_inst|count [13] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~14  ))
// \debounce_keys[3].db_inst|Add0~10  = CARRY(( \debounce_keys[3].db_inst|count [13] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~9_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~9 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[3].db_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N40
dffeas \debounce_keys[3].db_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N42
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~5 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~5_sumout  = SUM(( \debounce_keys[3].db_inst|count [14] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~10  ))
// \debounce_keys[3].db_inst|Add0~6  = CARRY(( \debounce_keys[3].db_inst|count [14] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_keys[3].db_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~5_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~5 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[3].db_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N43
dffeas \debounce_keys[3].db_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N45
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~45 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~45_sumout  = SUM(( \debounce_keys[3].db_inst|count [15] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~6  ))
// \debounce_keys[3].db_inst|Add0~46  = CARRY(( \debounce_keys[3].db_inst|count [15] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~45_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~45 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[3].db_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N46
dffeas \debounce_keys[3].db_inst|count[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N48
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~57 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~57_sumout  = SUM(( \debounce_keys[3].db_inst|count [16] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~46  ))
// \debounce_keys[3].db_inst|Add0~58  = CARRY(( \debounce_keys[3].db_inst|count [16] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~57_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~57 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[3].db_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N50
dffeas \debounce_keys[3].db_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N51
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~53 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~53_sumout  = SUM(( \debounce_keys[3].db_inst|count [17] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~58  ))
// \debounce_keys[3].db_inst|Add0~54  = CARRY(( \debounce_keys[3].db_inst|count [17] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~53_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~53 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[3].db_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N52
dffeas \debounce_keys[3].db_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N54
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~49 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~49_sumout  = SUM(( \debounce_keys[3].db_inst|count [18] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~54  ))
// \debounce_keys[3].db_inst|Add0~50  = CARRY(( \debounce_keys[3].db_inst|count [18] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~54  ))

	.dataa(gnd),
	.datab(!\debounce_keys[3].db_inst|count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~49_sumout ),
	.cout(\debounce_keys[3].db_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~49 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[3].db_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N55
dffeas \debounce_keys[3].db_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N33
cyclonev_lcell_comb \debounce_keys[3].db_inst|LessThan0~2 (
// Equation(s):
// \debounce_keys[3].db_inst|LessThan0~2_combout  = ( \debounce_keys[3].db_inst|count [17] & ( (\debounce_keys[3].db_inst|count[15]~DUPLICATE_q  & (\debounce_keys[3].db_inst|count [16] & \debounce_keys[3].db_inst|count [18])) ) )

	.dataa(!\debounce_keys[3].db_inst|count[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [16]),
	.datad(!\debounce_keys[3].db_inst|count [18]),
	.datae(gnd),
	.dataf(!\debounce_keys[3].db_inst|count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[3].db_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|LessThan0~2 .lut_mask = 64'h0000000000050005;
defparam \debounce_keys[3].db_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N59
dffeas \debounce_keys[3].db_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N57
cyclonev_lcell_comb \debounce_keys[3].db_inst|Add0~1 (
// Equation(s):
// \debounce_keys[3].db_inst|Add0~1_sumout  = SUM(( \debounce_keys[3].db_inst|count [19] ) + ( GND ) + ( \debounce_keys[3].db_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|count [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[3].db_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[3].db_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|Add0~1 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[3].db_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N58
dffeas \debounce_keys[3].db_inst|count[19]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[19]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N37
dffeas \debounce_keys[3].db_inst|count[12]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y4_N22
dffeas \debounce_keys[3].db_inst|count[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N48
cyclonev_lcell_comb \debounce_keys[3].db_inst|LessThan0~0 (
// Equation(s):
// \debounce_keys[3].db_inst|LessThan0~0_combout  = ( \debounce_keys[3].db_inst|count[7]~DUPLICATE_q  & ( \debounce_keys[3].db_inst|count [5] & ( \debounce_keys[3].db_inst|count [8] ) ) ) # ( !\debounce_keys[3].db_inst|count[7]~DUPLICATE_q  & ( 
// \debounce_keys[3].db_inst|count [5] & ( \debounce_keys[3].db_inst|count [8] ) ) ) # ( \debounce_keys[3].db_inst|count[7]~DUPLICATE_q  & ( !\debounce_keys[3].db_inst|count [5] & ( \debounce_keys[3].db_inst|count [8] ) ) ) # ( 
// !\debounce_keys[3].db_inst|count[7]~DUPLICATE_q  & ( !\debounce_keys[3].db_inst|count [5] & ( (\debounce_keys[3].db_inst|count [6] & \debounce_keys[3].db_inst|count [8]) ) ) )

	.dataa(gnd),
	.datab(!\debounce_keys[3].db_inst|count [6]),
	.datac(!\debounce_keys[3].db_inst|count [8]),
	.datad(gnd),
	.datae(!\debounce_keys[3].db_inst|count[7]~DUPLICATE_q ),
	.dataf(!\debounce_keys[3].db_inst|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[3].db_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|LessThan0~0 .lut_mask = 64'h03030F0F0F0F0F0F;
defparam \debounce_keys[3].db_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y4_N34
dffeas \debounce_keys[3].db_inst|count[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[3].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N15
cyclonev_lcell_comb \debounce_keys[3].db_inst|LessThan0~1 (
// Equation(s):
// \debounce_keys[3].db_inst|LessThan0~1_combout  = ( !\debounce_keys[3].db_inst|count [9] & ( !\debounce_keys[3].db_inst|count [10] & ( (!\debounce_keys[3].db_inst|count[12]~DUPLICATE_q  & (!\debounce_keys[3].db_inst|LessThan0~0_combout  & 
// !\debounce_keys[3].db_inst|count[11]~DUPLICATE_q )) ) ) )

	.dataa(!\debounce_keys[3].db_inst|count[12]~DUPLICATE_q ),
	.datab(!\debounce_keys[3].db_inst|LessThan0~0_combout ),
	.datac(!\debounce_keys[3].db_inst|count[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\debounce_keys[3].db_inst|count [9]),
	.dataf(!\debounce_keys[3].db_inst|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[3].db_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|LessThan0~1 .lut_mask = 64'h8080000000000000;
defparam \debounce_keys[3].db_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N24
cyclonev_lcell_comb \debounce_keys[3].db_inst|count[7]~0 (
// Equation(s):
// \debounce_keys[3].db_inst|count[7]~0_combout  = ( \debounce_keys[3].db_inst|LessThan0~1_combout  & ( (!\debounce_keys[3].db_inst|count[19]~DUPLICATE_q  & ((!\debounce_keys[3].db_inst|LessThan0~2_combout ) # (!\debounce_keys[3].db_inst|count [14]))) ) ) # 
// ( !\debounce_keys[3].db_inst|LessThan0~1_combout  & ( (!\debounce_keys[3].db_inst|count[19]~DUPLICATE_q  & ((!\debounce_keys[3].db_inst|LessThan0~2_combout ) # ((!\debounce_keys[3].db_inst|count [14] & !\debounce_keys[3].db_inst|count [13])))) ) )

	.dataa(!\debounce_keys[3].db_inst|LessThan0~2_combout ),
	.datab(!\debounce_keys[3].db_inst|count [14]),
	.datac(!\debounce_keys[3].db_inst|count [13]),
	.datad(!\debounce_keys[3].db_inst|count[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\debounce_keys[3].db_inst|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[3].db_inst|count[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|count[7]~0 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|count[7]~0 .lut_mask = 64'hEA00EA00EE00EE00;
defparam \debounce_keys[3].db_inst|count[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N27
cyclonev_lcell_comb \debounce_keys[3].db_inst|button_out~0 (
// Equation(s):
// \debounce_keys[3].db_inst|button_out~0_combout  = ( \debounce_keys[3].db_inst|count[7]~0_combout  & ( \debounce_keys[3].db_inst|button_out~q  ) ) # ( !\debounce_keys[3].db_inst|count[7]~0_combout  & ( \debounce_keys[3].db_inst|button_sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[3].db_inst|button_sync_1~q ),
	.datad(!\debounce_keys[3].db_inst|button_out~q ),
	.datae(gnd),
	.dataf(!\debounce_keys[3].db_inst|count[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[3].db_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[3].db_inst|button_out~0 .extended_lut = "off";
defparam \debounce_keys[3].db_inst|button_out~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \debounce_keys[3].db_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N28
dffeas \debounce_keys[3].db_inst|button_out~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[3].db_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[3].db_inst|button_out~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[3].db_inst|button_out~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[3].db_inst|button_out~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N22
dffeas \key_prev[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_keys[3].db_inst|button_out~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_prev[3]),
	.prn(vcc));
// synopsys translate_off
defparam \key_prev[3] .is_wysiwyg = "true";
defparam \key_prev[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N21
cyclonev_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = ( \debounce_keys[3].db_inst|button_out~DUPLICATE_q  & ( !key_prev[3] & ( !\Decoder1~8_combout  ) ) )

	.dataa(!\Decoder1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debounce_keys[3].db_inst|button_out~DUPLICATE_q ),
	.dataf(!key_prev[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~0 .extended_lut = "off";
defparam \Add2~0 .lut_mask = 64'h0000AAAA00000000;
defparam \Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N2
dffeas \cursor_row[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\cursor_row~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug_key0_held~reg0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cursor_row[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_row[2] .is_wysiwyg = "true";
defparam \cursor_row[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y4_N4
dffeas \cursor_row[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\cursor_row~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cursor_row[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cursor_row[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_row[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cursor_row[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N0
cyclonev_lcell_comb \cursor_row~3 (
// Equation(s):
// \cursor_row~3_combout  = ( \cursor_row[0]~DUPLICATE_q  & ( !cursor_row[2] $ ((((!\cursor_row[3]~1_combout ) # (!cursor_row[1])) # (\Add2~0_combout ))) ) ) # ( !\cursor_row[0]~DUPLICATE_q  & ( !cursor_row[2] $ (((!\Add2~0_combout ) # 
// ((!\cursor_row[3]~1_combout ) # (cursor_row[1])))) ) )

	.dataa(!\Add2~0_combout ),
	.datab(!\cursor_row[3]~1_combout ),
	.datac(!cursor_row[1]),
	.datad(!cursor_row[2]),
	.datae(gnd),
	.dataf(!\cursor_row[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_row~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_row~3 .extended_lut = "off";
defparam \cursor_row~3 .lut_mask = 64'h10EF10EF02FD02FD;
defparam \cursor_row~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N1
dffeas \cursor_row[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\cursor_row~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug_key0_held~reg0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cursor_row[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_row[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cursor_row[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N36
cyclonev_lcell_comb \cursor_col~0 (
// Equation(s):
// \cursor_col~0_combout  = ( !\debug_key0_held~reg0_q  & ( !cursor_col[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!cursor_col[0]),
	.datae(gnd),
	.dataf(!\debug_key0_held~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_col~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_col~0 .extended_lut = "off";
defparam \cursor_col~0 .lut_mask = 64'hFF00FF0000000000;
defparam \cursor_col~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N37
dffeas \cursor_col[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\cursor_col~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cursor_col[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cursor_col[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_col[0]~DUPLICATE .is_wysiwyg = "true";
defparam \cursor_col[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y4_N44
dffeas \cursor_col[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\cursor_col~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug_key0_held~reg0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cursor_col[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_col[2] .is_wysiwyg = "true";
defparam \cursor_col[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N42
cyclonev_lcell_comb \cursor_col~3 (
// Equation(s):
// \cursor_col~3_combout  = ( \Add3~0_combout  & ( !cursor_col[2] $ ((((!\cursor_col[1]~1_combout ) # (\cursor_col[0]~DUPLICATE_q )) # (\cursor_col[1]~DUPLICATE_q ))) ) ) # ( !\Add3~0_combout  & ( !cursor_col[2] $ (((!\cursor_col[1]~DUPLICATE_q ) # 
// ((!\cursor_col[0]~DUPLICATE_q ) # (!\cursor_col[1]~1_combout )))) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\cursor_col[1]~1_combout ),
	.datad(!cursor_col[2]),
	.datae(gnd),
	.dataf(!\Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_col~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_col~3 .extended_lut = "off";
defparam \cursor_col~3 .lut_mask = 64'h01FE01FE08F708F7;
defparam \cursor_col~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N43
dffeas \cursor_col[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\cursor_col~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debug_key0_held~reg0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cursor_col[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_col[2]~DUPLICATE .is_wysiwyg = "true";
defparam \cursor_col[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N5
dffeas \cursor_col[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\cursor_col[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cursor_col[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_col[3] .is_wysiwyg = "true";
defparam \cursor_col[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N41
dffeas \cursor_col[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(gnd),
	.ena(\cursor_col[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cursor_col[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_col[1] .is_wysiwyg = "true";
defparam \cursor_col[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N0
cyclonev_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = ( \Add3~0_combout  & ( !cursor_col[3] $ ((((cursor_col[0]) # (\cursor_col[2]~DUPLICATE_q )) # (cursor_col[1]))) ) ) # ( !\Add3~0_combout  & ( !cursor_col[3] $ (((!cursor_col[1]) # ((!\cursor_col[2]~DUPLICATE_q ) # (!cursor_col[0])))) ) 
// )

	.dataa(!cursor_col[3]),
	.datab(!cursor_col[1]),
	.datac(!\cursor_col[2]~DUPLICATE_q ),
	.datad(!cursor_col[0]),
	.datae(gnd),
	.dataf(!\Add3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~2 .extended_lut = "off";
defparam \Add3~2 .lut_mask = 64'h5556555695559555;
defparam \Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N3
cyclonev_lcell_comb \cursor_col[3]~4 (
// Equation(s):
// \cursor_col[3]~4_combout  = ( \cursor_col[1]~1_combout  & ( (!\debug_key0_held~reg0_q  & \Add3~2_combout ) ) ) # ( !\cursor_col[1]~1_combout  & ( (cursor_col[3] & !\debug_key0_held~reg0_q ) ) )

	.dataa(!cursor_col[3]),
	.datab(gnd),
	.datac(!\debug_key0_held~reg0_q ),
	.datad(!\Add3~2_combout ),
	.datae(gnd),
	.dataf(!\cursor_col[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_col[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_col[3]~4 .extended_lut = "off";
defparam \cursor_col[3]~4 .lut_mask = 64'h5050505000F000F0;
defparam \cursor_col[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N4
dffeas \cursor_col[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\cursor_col[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cursor_col[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_col[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cursor_col[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N45
cyclonev_lcell_comb \Decoder2~4 (
// Equation(s):
// \Decoder2~4_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & !\cursor_col[0]~DUPLICATE_q )) ) )

	.dataa(!\cursor_col[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cursor_col[3]~DUPLICATE_q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~4 .extended_lut = "off";
defparam \Decoder2~4 .lut_mask = 64'hA000A00000000000;
defparam \Decoder2~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N48
cyclonev_lcell_comb \debounce_keys[2].db_inst|button_sync_0~0 (
// Equation(s):
// \debounce_keys[2].db_inst|button_sync_0~0_combout  = !\KEY[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[2].db_inst|button_sync_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|button_sync_0~0 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|button_sync_0~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \debounce_keys[2].db_inst|button_sync_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N50
dffeas \debounce_keys[2].db_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|button_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N53
dffeas \debounce_keys[2].db_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_keys[2].db_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N32
dffeas \debounce_keys[2].db_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|button_out .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N0
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~77 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~77_sumout  = SUM(( \debounce_keys[2].db_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_keys[2].db_inst|Add0~78  = CARRY(( \debounce_keys[2].db_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[2].db_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~77_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~77 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_keys[2].db_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N51
cyclonev_lcell_comb \debounce_keys[2].db_inst|count[4]~1 (
// Equation(s):
// \debounce_keys[2].db_inst|count[4]~1_combout  = ( \debounce_keys[2].db_inst|count[4]~0_combout  & ( !\debounce_keys[2].db_inst|button_out~q  $ (\debounce_keys[2].db_inst|button_sync_1~q ) ) ) # ( !\debounce_keys[2].db_inst|count[4]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[2].db_inst|button_out~q ),
	.datad(!\debounce_keys[2].db_inst|button_sync_1~q ),
	.datae(gnd),
	.dataf(!\debounce_keys[2].db_inst|count[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[4]~1 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|count[4]~1 .lut_mask = 64'hFFFFFFFFF00FF00F;
defparam \debounce_keys[2].db_inst|count[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N2
dffeas \debounce_keys[2].db_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N3
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~73 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~73_sumout  = SUM(( \debounce_keys[2].db_inst|count [1] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~78  ))
// \debounce_keys[2].db_inst|Add0~74  = CARRY(( \debounce_keys[2].db_inst|count [1] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~78  ))

	.dataa(!\debounce_keys[2].db_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~73_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~73 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[2].db_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N5
dffeas \debounce_keys[2].db_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N6
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~69 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~69_sumout  = SUM(( \debounce_keys[2].db_inst|count [2] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~74  ))
// \debounce_keys[2].db_inst|Add0~70  = CARRY(( \debounce_keys[2].db_inst|count [2] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_keys[2].db_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~69_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~69 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[2].db_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N8
dffeas \debounce_keys[2].db_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N9
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~65 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~65_sumout  = SUM(( \debounce_keys[2].db_inst|count [3] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~70  ))
// \debounce_keys[2].db_inst|Add0~66  = CARRY(( \debounce_keys[2].db_inst|count [3] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[2].db_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~65_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~65 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[2].db_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N11
dffeas \debounce_keys[2].db_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N12
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~61 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~61_sumout  = SUM(( \debounce_keys[2].db_inst|count [4] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~66  ))
// \debounce_keys[2].db_inst|Add0~62  = CARRY(( \debounce_keys[2].db_inst|count [4] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_keys[2].db_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~61_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~61 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[2].db_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N14
dffeas \debounce_keys[2].db_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N15
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~33 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~33_sumout  = SUM(( \debounce_keys[2].db_inst|count [5] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~62  ))
// \debounce_keys[2].db_inst|Add0~34  = CARRY(( \debounce_keys[2].db_inst|count [5] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[2].db_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~33_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~33 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[2].db_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N16
dffeas \debounce_keys[2].db_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N18
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~37 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~37_sumout  = SUM(( \debounce_keys[2].db_inst|count [6] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~34  ))
// \debounce_keys[2].db_inst|Add0~38  = CARRY(( \debounce_keys[2].db_inst|count [6] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~34  ))

	.dataa(gnd),
	.datab(!\debounce_keys[2].db_inst|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~37_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~37 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[2].db_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N19
dffeas \debounce_keys[2].db_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N21
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~41 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~41_sumout  = SUM(( \debounce_keys[2].db_inst|count [7] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~38  ))
// \debounce_keys[2].db_inst|Add0~42  = CARRY(( \debounce_keys[2].db_inst|count [7] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~38  ))

	.dataa(!\debounce_keys[2].db_inst|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~41_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~41 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[2].db_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N23
dffeas \debounce_keys[2].db_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N24
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~29 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~29_sumout  = SUM(( \debounce_keys[2].db_inst|count [8] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~42  ))
// \debounce_keys[2].db_inst|Add0~30  = CARRY(( \debounce_keys[2].db_inst|count [8] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~42  ))

	.dataa(gnd),
	.datab(!\debounce_keys[2].db_inst|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~29_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~29 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[2].db_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N25
dffeas \debounce_keys[2].db_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N27
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~25 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~25_sumout  = SUM(( \debounce_keys[2].db_inst|count [9] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~30  ))
// \debounce_keys[2].db_inst|Add0~26  = CARRY(( \debounce_keys[2].db_inst|count [9] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[2].db_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~25_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~25 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[2].db_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N28
dffeas \debounce_keys[2].db_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N30
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~21 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~21_sumout  = SUM(( \debounce_keys[2].db_inst|count [10] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~26  ))
// \debounce_keys[2].db_inst|Add0~22  = CARRY(( \debounce_keys[2].db_inst|count [10] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~26  ))

	.dataa(gnd),
	.datab(!\debounce_keys[2].db_inst|count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~21_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~21 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[2].db_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N32
dffeas \debounce_keys[2].db_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N33
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~17 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~17_sumout  = SUM(( \debounce_keys[2].db_inst|count[11]~DUPLICATE_q  ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~22  ))
// \debounce_keys[2].db_inst|Add0~18  = CARRY(( \debounce_keys[2].db_inst|count[11]~DUPLICATE_q  ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~22  ))

	.dataa(!\debounce_keys[2].db_inst|count[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~17_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~17 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[2].db_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N35
dffeas \debounce_keys[2].db_inst|count[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N36
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~13 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~13_sumout  = SUM(( \debounce_keys[2].db_inst|count [12] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~18  ))
// \debounce_keys[2].db_inst|Add0~14  = CARRY(( \debounce_keys[2].db_inst|count [12] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~18  ))

	.dataa(gnd),
	.datab(!\debounce_keys[2].db_inst|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~13_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~13 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[2].db_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N37
dffeas \debounce_keys[2].db_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N39
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~9 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~9_sumout  = SUM(( \debounce_keys[2].db_inst|count [13] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~14  ))
// \debounce_keys[2].db_inst|Add0~10  = CARRY(( \debounce_keys[2].db_inst|count [13] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[2].db_inst|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~9_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~9 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[2].db_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N41
dffeas \debounce_keys[2].db_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N42
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~5 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~5_sumout  = SUM(( \debounce_keys[2].db_inst|count [14] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~10  ))
// \debounce_keys[2].db_inst|Add0~6  = CARRY(( \debounce_keys[2].db_inst|count [14] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_keys[2].db_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~5_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~5 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[2].db_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N43
dffeas \debounce_keys[2].db_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N45
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~57 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~57_sumout  = SUM(( \debounce_keys[2].db_inst|count [15] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~6  ))
// \debounce_keys[2].db_inst|Add0~58  = CARRY(( \debounce_keys[2].db_inst|count [15] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[2].db_inst|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~57_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~57 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[2].db_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N47
dffeas \debounce_keys[2].db_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N48
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~53 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~53_sumout  = SUM(( \debounce_keys[2].db_inst|count [16] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~58  ))
// \debounce_keys[2].db_inst|Add0~54  = CARRY(( \debounce_keys[2].db_inst|count [16] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[2].db_inst|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~53_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~53 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[2].db_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N50
dffeas \debounce_keys[2].db_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N51
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~49 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~49_sumout  = SUM(( \debounce_keys[2].db_inst|count [17] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~54  ))
// \debounce_keys[2].db_inst|Add0~50  = CARRY(( \debounce_keys[2].db_inst|count [17] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~54  ))

	.dataa(!\debounce_keys[2].db_inst|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~49_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~49 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[2].db_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N53
dffeas \debounce_keys[2].db_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N54
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~45 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~45_sumout  = SUM(( \debounce_keys[2].db_inst|count [18] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~50  ))
// \debounce_keys[2].db_inst|Add0~46  = CARRY(( \debounce_keys[2].db_inst|count [18] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[2].db_inst|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~45_sumout ),
	.cout(\debounce_keys[2].db_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~45 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[2].db_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N56
dffeas \debounce_keys[2].db_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y4_N57
cyclonev_lcell_comb \debounce_keys[2].db_inst|Add0~1 (
// Equation(s):
// \debounce_keys[2].db_inst|Add0~1_sumout  = SUM(( \debounce_keys[2].db_inst|count [19] ) + ( GND ) + ( \debounce_keys[2].db_inst|Add0~46  ))

	.dataa(!\debounce_keys[2].db_inst|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[2].db_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[2].db_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|Add0~1 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[2].db_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N58
dffeas \debounce_keys[2].db_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N48
cyclonev_lcell_comb \debounce_keys[2].db_inst|LessThan0~2 (
// Equation(s):
// \debounce_keys[2].db_inst|LessThan0~2_combout  = ( \debounce_keys[2].db_inst|count [16] & ( (\debounce_keys[2].db_inst|count [15] & (\debounce_keys[2].db_inst|count [18] & \debounce_keys[2].db_inst|count [17])) ) )

	.dataa(!\debounce_keys[2].db_inst|count [15]),
	.datab(!\debounce_keys[2].db_inst|count [18]),
	.datac(!\debounce_keys[2].db_inst|count [17]),
	.datad(gnd),
	.datae(!\debounce_keys[2].db_inst|count [16]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[2].db_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|LessThan0~2 .lut_mask = 64'h0000010100000101;
defparam \debounce_keys[2].db_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y4_N31
dffeas \debounce_keys[2].db_inst|count[10]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N34
dffeas \debounce_keys[2].db_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y4_N22
dffeas \debounce_keys[2].db_inst|count[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[2].db_inst|count[4]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N27
cyclonev_lcell_comb \debounce_keys[2].db_inst|LessThan0~0 (
// Equation(s):
// \debounce_keys[2].db_inst|LessThan0~0_combout  = (\debounce_keys[2].db_inst|count [8] & (((\debounce_keys[2].db_inst|count [5]) # (\debounce_keys[2].db_inst|count [6])) # (\debounce_keys[2].db_inst|count[7]~DUPLICATE_q )))

	.dataa(!\debounce_keys[2].db_inst|count[7]~DUPLICATE_q ),
	.datab(!\debounce_keys[2].db_inst|count [6]),
	.datac(!\debounce_keys[2].db_inst|count [5]),
	.datad(!\debounce_keys[2].db_inst|count [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[2].db_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|LessThan0~0 .lut_mask = 64'h007F007F007F007F;
defparam \debounce_keys[2].db_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N12
cyclonev_lcell_comb \debounce_keys[2].db_inst|LessThan0~1 (
// Equation(s):
// \debounce_keys[2].db_inst|LessThan0~1_combout  = ( !\debounce_keys[2].db_inst|count [12] & ( (!\debounce_keys[2].db_inst|count[10]~DUPLICATE_q  & (!\debounce_keys[2].db_inst|count [11] & (!\debounce_keys[2].db_inst|LessThan0~0_combout  & 
// !\debounce_keys[2].db_inst|count [9]))) ) )

	.dataa(!\debounce_keys[2].db_inst|count[10]~DUPLICATE_q ),
	.datab(!\debounce_keys[2].db_inst|count [11]),
	.datac(!\debounce_keys[2].db_inst|LessThan0~0_combout ),
	.datad(!\debounce_keys[2].db_inst|count [9]),
	.datae(gnd),
	.dataf(!\debounce_keys[2].db_inst|count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[2].db_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|LessThan0~1 .lut_mask = 64'h8000800000000000;
defparam \debounce_keys[2].db_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N33
cyclonev_lcell_comb \debounce_keys[2].db_inst|count[4]~0 (
// Equation(s):
// \debounce_keys[2].db_inst|count[4]~0_combout  = ( \debounce_keys[2].db_inst|LessThan0~1_combout  & ( (!\debounce_keys[2].db_inst|count [19] & ((!\debounce_keys[2].db_inst|count [14]) # (!\debounce_keys[2].db_inst|LessThan0~2_combout ))) ) ) # ( 
// !\debounce_keys[2].db_inst|LessThan0~1_combout  & ( (!\debounce_keys[2].db_inst|count [19] & ((!\debounce_keys[2].db_inst|LessThan0~2_combout ) # ((!\debounce_keys[2].db_inst|count [14] & !\debounce_keys[2].db_inst|count [13])))) ) )

	.dataa(!\debounce_keys[2].db_inst|count [14]),
	.datab(!\debounce_keys[2].db_inst|count [13]),
	.datac(!\debounce_keys[2].db_inst|count [19]),
	.datad(!\debounce_keys[2].db_inst|LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\debounce_keys[2].db_inst|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[2].db_inst|count[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|count[4]~0 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|count[4]~0 .lut_mask = 64'hF080F080F0A0F0A0;
defparam \debounce_keys[2].db_inst|count[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N30
cyclonev_lcell_comb \debounce_keys[2].db_inst|button_out~0 (
// Equation(s):
// \debounce_keys[2].db_inst|button_out~0_combout  = ( \debounce_keys[2].db_inst|count[4]~0_combout  & ( \debounce_keys[2].db_inst|button_out~q  ) ) # ( !\debounce_keys[2].db_inst|count[4]~0_combout  & ( \debounce_keys[2].db_inst|button_sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[2].db_inst|button_sync_1~q ),
	.datad(!\debounce_keys[2].db_inst|button_out~q ),
	.datae(gnd),
	.dataf(!\debounce_keys[2].db_inst|count[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[2].db_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[2].db_inst|button_out~0 .extended_lut = "off";
defparam \debounce_keys[2].db_inst|button_out~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \debounce_keys[2].db_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N31
dffeas \debounce_keys[2].db_inst|button_out~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[2].db_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[2].db_inst|button_out~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[2].db_inst|button_out~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[2].db_inst|button_out~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N16
dffeas \key_prev[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_keys[2].db_inst|button_out~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_prev[2]),
	.prn(vcc));
// synopsys translate_off
defparam \key_prev[2] .is_wysiwyg = "true";
defparam \key_prev[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N15
cyclonev_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = ( !key_prev[2] & ( (!\Decoder2~4_combout  & \debounce_keys[2].db_inst|button_out~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder2~4_combout ),
	.datad(!\debounce_keys[2].db_inst|button_out~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!key_prev[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~0 .extended_lut = "off";
defparam \Add3~0 .lut_mask = 64'h00F000F000000000;
defparam \Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y4_N21
cyclonev_lcell_comb \debounce_keys[1].db_inst|button_sync_0~0 (
// Equation(s):
// \debounce_keys[1].db_inst|button_sync_0~0_combout  = ( !\KEY[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[1].db_inst|button_sync_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|button_sync_0~0 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|button_sync_0~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \debounce_keys[1].db_inst|button_sync_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y4_N22
dffeas \debounce_keys[1].db_inst|button_sync_0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|button_sync_0~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|button_sync_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|button_sync_0 .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|button_sync_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y4_N58
dffeas \debounce_keys[1].db_inst|button_sync_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_keys[1].db_inst|button_sync_0~q ),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|button_sync_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|button_sync_1 .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|button_sync_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N57
cyclonev_lcell_comb \debounce_keys[1].db_inst|count[7]~1 (
// Equation(s):
// \debounce_keys[1].db_inst|count[7]~1_combout  = ( \debounce_keys[1].db_inst|button_out~q  & ( (!\debounce_keys[1].db_inst|count[7]~0_combout ) # (\debounce_keys[1].db_inst|button_sync_1~q ) ) ) # ( !\debounce_keys[1].db_inst|button_out~q  & ( 
// (!\debounce_keys[1].db_inst|count[7]~0_combout ) # (!\debounce_keys[1].db_inst|button_sync_1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|count[7]~0_combout ),
	.datad(!\debounce_keys[1].db_inst|button_sync_1~q ),
	.datae(gnd),
	.dataf(!\debounce_keys[1].db_inst|button_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[7]~1 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|count[7]~1 .lut_mask = 64'hFFF0FFF0F0FFF0FF;
defparam \debounce_keys[1].db_inst|count[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N47
dffeas \debounce_keys[1].db_inst|count[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N0
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~77 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~77_sumout  = SUM(( \debounce_keys[1].db_inst|count [0] ) + ( VCC ) + ( !VCC ))
// \debounce_keys[1].db_inst|Add0~78  = CARRY(( \debounce_keys[1].db_inst|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~77_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~77 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \debounce_keys[1].db_inst|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N2
dffeas \debounce_keys[1].db_inst|count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[0] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N3
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~73 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~73_sumout  = SUM(( \debounce_keys[1].db_inst|count [1] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~78  ))
// \debounce_keys[1].db_inst|Add0~74  = CARRY(( \debounce_keys[1].db_inst|count [1] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~78  ))

	.dataa(!\debounce_keys[1].db_inst|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~73_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~73 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[1].db_inst|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N5
dffeas \debounce_keys[1].db_inst|count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[1] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N6
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~69 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~69_sumout  = SUM(( \debounce_keys[1].db_inst|count [2] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~74  ))
// \debounce_keys[1].db_inst|Add0~70  = CARRY(( \debounce_keys[1].db_inst|count [2] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~74  ))

	.dataa(gnd),
	.datab(!\debounce_keys[1].db_inst|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~69_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~69 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[1].db_inst|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N8
dffeas \debounce_keys[1].db_inst|count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[2] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N9
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~65 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~65_sumout  = SUM(( \debounce_keys[1].db_inst|count [3] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~70  ))
// \debounce_keys[1].db_inst|Add0~66  = CARRY(( \debounce_keys[1].db_inst|count [3] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~65_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~65 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[1].db_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N11
dffeas \debounce_keys[1].db_inst|count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[3] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N12
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~61 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~61_sumout  = SUM(( \debounce_keys[1].db_inst|count [4] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~66  ))
// \debounce_keys[1].db_inst|Add0~62  = CARRY(( \debounce_keys[1].db_inst|count [4] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~66  ))

	.dataa(gnd),
	.datab(!\debounce_keys[1].db_inst|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~61_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~61 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[1].db_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N14
dffeas \debounce_keys[1].db_inst|count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[4] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N15
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~37 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~37_sumout  = SUM(( \debounce_keys[1].db_inst|count [5] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~62  ))
// \debounce_keys[1].db_inst|Add0~38  = CARRY(( \debounce_keys[1].db_inst|count [5] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~37_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~37 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[1].db_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N16
dffeas \debounce_keys[1].db_inst|count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[5] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N18
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~41 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~41_sumout  = SUM(( \debounce_keys[1].db_inst|count [6] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~38  ))
// \debounce_keys[1].db_inst|Add0~42  = CARRY(( \debounce_keys[1].db_inst|count [6] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~38  ))

	.dataa(gnd),
	.datab(!\debounce_keys[1].db_inst|count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~41_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~41 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[1].db_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N19
dffeas \debounce_keys[1].db_inst|count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[6] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N21
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~33 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~33_sumout  = SUM(( \debounce_keys[1].db_inst|count [7] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~42  ))
// \debounce_keys[1].db_inst|Add0~34  = CARRY(( \debounce_keys[1].db_inst|count [7] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~42  ))

	.dataa(!\debounce_keys[1].db_inst|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~33_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~33 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[1].db_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N22
dffeas \debounce_keys[1].db_inst|count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[7] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N24
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~29 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~29_sumout  = SUM(( \debounce_keys[1].db_inst|count [8] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~34  ))
// \debounce_keys[1].db_inst|Add0~30  = CARRY(( \debounce_keys[1].db_inst|count [8] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~34  ))

	.dataa(gnd),
	.datab(!\debounce_keys[1].db_inst|count [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~29_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~29 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[1].db_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N25
dffeas \debounce_keys[1].db_inst|count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[8] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N27
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~25 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~25_sumout  = SUM(( \debounce_keys[1].db_inst|count [9] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~30  ))
// \debounce_keys[1].db_inst|Add0~26  = CARRY(( \debounce_keys[1].db_inst|count [9] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~25_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~25 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[1].db_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N28
dffeas \debounce_keys[1].db_inst|count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[9] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N30
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~21 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~21_sumout  = SUM(( \debounce_keys[1].db_inst|count [10] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~26  ))
// \debounce_keys[1].db_inst|Add0~22  = CARRY(( \debounce_keys[1].db_inst|count [10] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~21_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~21 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[1].db_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N31
dffeas \debounce_keys[1].db_inst|count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[10] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N33
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~17 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~17_sumout  = SUM(( \debounce_keys[1].db_inst|count[11]~DUPLICATE_q  ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~22  ))
// \debounce_keys[1].db_inst|Add0~18  = CARRY(( \debounce_keys[1].db_inst|count[11]~DUPLICATE_q  ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~22  ))

	.dataa(!\debounce_keys[1].db_inst|count[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~17_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~17 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[1].db_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N35
dffeas \debounce_keys[1].db_inst|count[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N36
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~13 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~13_sumout  = SUM(( \debounce_keys[1].db_inst|count [12] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~18  ))
// \debounce_keys[1].db_inst|Add0~14  = CARRY(( \debounce_keys[1].db_inst|count [12] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~18  ))

	.dataa(gnd),
	.datab(!\debounce_keys[1].db_inst|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~13_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~13 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[1].db_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N37
dffeas \debounce_keys[1].db_inst|count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[12] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N39
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~9 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~9_sumout  = SUM(( \debounce_keys[1].db_inst|count[13]~DUPLICATE_q  ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~14  ))
// \debounce_keys[1].db_inst|Add0~10  = CARRY(( \debounce_keys[1].db_inst|count[13]~DUPLICATE_q  ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|count[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~9_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~9 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[1].db_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N41
dffeas \debounce_keys[1].db_inst|count[13]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[13]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N42
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~5 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~5_sumout  = SUM(( \debounce_keys[1].db_inst|count [14] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~10  ))
// \debounce_keys[1].db_inst|Add0~6  = CARRY(( \debounce_keys[1].db_inst|count [14] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\debounce_keys[1].db_inst|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~5_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~5 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[1].db_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N43
dffeas \debounce_keys[1].db_inst|count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[14] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N45
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~57 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~57_sumout  = SUM(( \debounce_keys[1].db_inst|count[15]~DUPLICATE_q  ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~6  ))
// \debounce_keys[1].db_inst|Add0~58  = CARRY(( \debounce_keys[1].db_inst|count[15]~DUPLICATE_q  ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|count[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~57_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~57 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[1].db_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N46
dffeas \debounce_keys[1].db_inst|count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[15] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N48
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~53 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~53_sumout  = SUM(( \debounce_keys[1].db_inst|count[16]~DUPLICATE_q  ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~58  ))
// \debounce_keys[1].db_inst|Add0~54  = CARRY(( \debounce_keys[1].db_inst|count[16]~DUPLICATE_q  ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|count[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~53_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~53 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[1].db_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N50
dffeas \debounce_keys[1].db_inst|count[16]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[16]~DUPLICATE .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N51
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~49 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~49_sumout  = SUM(( \debounce_keys[1].db_inst|count [17] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~54  ))
// \debounce_keys[1].db_inst|Add0~50  = CARRY(( \debounce_keys[1].db_inst|count [17] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~49_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~49 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \debounce_keys[1].db_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N52
dffeas \debounce_keys[1].db_inst|count[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[17] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y4_N49
dffeas \debounce_keys[1].db_inst|count[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[16] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N54
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~45 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~45_sumout  = SUM(( \debounce_keys[1].db_inst|count [18] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~50  ))
// \debounce_keys[1].db_inst|Add0~46  = CARRY(( \debounce_keys[1].db_inst|count [18] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~50  ))

	.dataa(gnd),
	.datab(!\debounce_keys[1].db_inst|count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~45_sumout ),
	.cout(\debounce_keys[1].db_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~45 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \debounce_keys[1].db_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N55
dffeas \debounce_keys[1].db_inst|count[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[18] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N48
cyclonev_lcell_comb \debounce_keys[1].db_inst|LessThan0~2 (
// Equation(s):
// \debounce_keys[1].db_inst|LessThan0~2_combout  = ( \debounce_keys[1].db_inst|count [18] & ( (\debounce_keys[1].db_inst|count [15] & (\debounce_keys[1].db_inst|count [17] & \debounce_keys[1].db_inst|count [16])) ) )

	.dataa(!\debounce_keys[1].db_inst|count [15]),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|count [17]),
	.datad(!\debounce_keys[1].db_inst|count [16]),
	.datae(gnd),
	.dataf(!\debounce_keys[1].db_inst|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[1].db_inst|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|LessThan0~2 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|LessThan0~2 .lut_mask = 64'h0000000000050005;
defparam \debounce_keys[1].db_inst|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y4_N57
cyclonev_lcell_comb \debounce_keys[1].db_inst|Add0~1 (
// Equation(s):
// \debounce_keys[1].db_inst|Add0~1_sumout  = SUM(( \debounce_keys[1].db_inst|count [19] ) + ( GND ) + ( \debounce_keys[1].db_inst|Add0~46  ))

	.dataa(!\debounce_keys[1].db_inst|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_keys[1].db_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_keys[1].db_inst|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|Add0~1 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \debounce_keys[1].db_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N58
dffeas \debounce_keys[1].db_inst|count[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[19] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N45
cyclonev_lcell_comb \debounce_keys[1].db_inst|LessThan0~0 (
// Equation(s):
// \debounce_keys[1].db_inst|LessThan0~0_combout  = ( \debounce_keys[1].db_inst|count [6] & ( \debounce_keys[1].db_inst|count [8] ) ) # ( !\debounce_keys[1].db_inst|count [6] & ( (\debounce_keys[1].db_inst|count [8] & ((\debounce_keys[1].db_inst|count [5]) # 
// (\debounce_keys[1].db_inst|count [7]))) ) )

	.dataa(!\debounce_keys[1].db_inst|count [8]),
	.datab(!\debounce_keys[1].db_inst|count [7]),
	.datac(!\debounce_keys[1].db_inst|count [5]),
	.datad(gnd),
	.datae(!\debounce_keys[1].db_inst|count [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[1].db_inst|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|LessThan0~0 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|LessThan0~0 .lut_mask = 64'h1515555515155555;
defparam \debounce_keys[1].db_inst|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N34
dffeas \debounce_keys[1].db_inst|count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[11] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N54
cyclonev_lcell_comb \debounce_keys[1].db_inst|LessThan0~1 (
// Equation(s):
// \debounce_keys[1].db_inst|LessThan0~1_combout  = ( !\debounce_keys[1].db_inst|count [12] & ( (!\debounce_keys[1].db_inst|LessThan0~0_combout  & (!\debounce_keys[1].db_inst|count [11] & (!\debounce_keys[1].db_inst|count [10] & 
// !\debounce_keys[1].db_inst|count [9]))) ) )

	.dataa(!\debounce_keys[1].db_inst|LessThan0~0_combout ),
	.datab(!\debounce_keys[1].db_inst|count [11]),
	.datac(!\debounce_keys[1].db_inst|count [10]),
	.datad(!\debounce_keys[1].db_inst|count [9]),
	.datae(gnd),
	.dataf(!\debounce_keys[1].db_inst|count [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[1].db_inst|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|LessThan0~1 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|LessThan0~1 .lut_mask = 64'h8000800000000000;
defparam \debounce_keys[1].db_inst|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y4_N40
dffeas \debounce_keys[1].db_inst|count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\debounce_keys[1].db_inst|count[7]~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[13] .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N15
cyclonev_lcell_comb \debounce_keys[1].db_inst|count[7]~0 (
// Equation(s):
// \debounce_keys[1].db_inst|count[7]~0_combout  = ( \debounce_keys[1].db_inst|count [13] & ( (!\debounce_keys[1].db_inst|count [19] & ((!\debounce_keys[1].db_inst|LessThan0~2_combout ) # ((!\debounce_keys[1].db_inst|count [14] & 
// \debounce_keys[1].db_inst|LessThan0~1_combout )))) ) ) # ( !\debounce_keys[1].db_inst|count [13] & ( (!\debounce_keys[1].db_inst|count [19] & ((!\debounce_keys[1].db_inst|LessThan0~2_combout ) # (!\debounce_keys[1].db_inst|count [14]))) ) )

	.dataa(!\debounce_keys[1].db_inst|LessThan0~2_combout ),
	.datab(!\debounce_keys[1].db_inst|count [19]),
	.datac(!\debounce_keys[1].db_inst|count [14]),
	.datad(!\debounce_keys[1].db_inst|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\debounce_keys[1].db_inst|count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[1].db_inst|count[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|count[7]~0 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|count[7]~0 .lut_mask = 64'hC8C8C8C888C888C8;
defparam \debounce_keys[1].db_inst|count[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N12
cyclonev_lcell_comb \debounce_keys[1].db_inst|button_out~0 (
// Equation(s):
// \debounce_keys[1].db_inst|button_out~0_combout  = ( \debounce_keys[1].db_inst|count[7]~0_combout  & ( \debounce_keys[1].db_inst|button_out~q  ) ) # ( !\debounce_keys[1].db_inst|count[7]~0_combout  & ( \debounce_keys[1].db_inst|button_sync_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_keys[1].db_inst|button_sync_1~q ),
	.datad(!\debounce_keys[1].db_inst|button_out~q ),
	.datae(gnd),
	.dataf(!\debounce_keys[1].db_inst|count[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_keys[1].db_inst|button_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_keys[1].db_inst|button_out~0 .extended_lut = "off";
defparam \debounce_keys[1].db_inst|button_out~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \debounce_keys[1].db_inst|button_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y4_N13
dffeas \debounce_keys[1].db_inst|button_out (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debounce_keys[1].db_inst|button_out~0_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_keys[1].db_inst|button_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_keys[1].db_inst|button_out .is_wysiwyg = "true";
defparam \debounce_keys[1].db_inst|button_out .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y4_N20
dffeas \key_prev[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\debounce_keys[1].db_inst|button_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key_prev[1]),
	.prn(vcc));
// synopsys translate_off
defparam \key_prev[1] .is_wysiwyg = "true";
defparam \key_prev[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N18
cyclonev_lcell_comb \cursor_col[1]~1 (
// Equation(s):
// \cursor_col[1]~1_combout  = ( cursor_col[3] & ( \debounce_keys[1].db_inst|button_out~q  & ( (state[1] & (\Add3~0_combout  & !state[0])) ) ) ) # ( !cursor_col[3] & ( \debounce_keys[1].db_inst|button_out~q  & ( (state[1] & (!state[0] & ((!key_prev[1]) # 
// (\Add3~0_combout )))) ) ) ) # ( cursor_col[3] & ( !\debounce_keys[1].db_inst|button_out~q  & ( (state[1] & (\Add3~0_combout  & !state[0])) ) ) ) # ( !cursor_col[3] & ( !\debounce_keys[1].db_inst|button_out~q  & ( (state[1] & (\Add3~0_combout  & 
// !state[0])) ) ) )

	.dataa(!state[1]),
	.datab(!\Add3~0_combout ),
	.datac(!key_prev[1]),
	.datad(!state[0]),
	.datae(!cursor_col[3]),
	.dataf(!\debounce_keys[1].db_inst|button_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_col[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_col[1]~1 .extended_lut = "off";
defparam \cursor_col[1]~1 .lut_mask = 64'h1100110051001100;
defparam \cursor_col[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N24
cyclonev_lcell_comb \cursor_col[1]~2 (
// Equation(s):
// \cursor_col[1]~2_combout  = ( \debug_key0_held~reg0_q  ) # ( !\debug_key0_held~reg0_q  & ( \cursor_col[1]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cursor_col[1]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug_key0_held~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_col[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_col[1]~2 .extended_lut = "off";
defparam \cursor_col[1]~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \cursor_col[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N38
dffeas \cursor_col[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\cursor_col~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cursor_col[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cursor_col[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_col[0] .is_wysiwyg = "true";
defparam \cursor_col[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N39
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_combout  = !cursor_col[0] $ (!\Add3~0_combout  $ (cursor_col[1]))

	.dataa(!cursor_col[0]),
	.datab(gnd),
	.datac(!\Add3~0_combout ),
	.datad(!cursor_col[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h5AA55AA55AA55AA5;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y4_N40
dffeas \cursor_col[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(gnd),
	.ena(\cursor_col[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cursor_col[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_col[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cursor_col[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N45
cyclonev_lcell_comb \level[0]~1 (
// Equation(s):
// \level[0]~1_combout  = ( \state[1]~0_combout  & ( (!state[0]) # (\debug_key0_held~reg0_q ) ) ) # ( !\state[1]~0_combout  & ( \debug_key0_held~reg0_q  ) )

	.dataa(!\debug_key0_held~reg0_q ),
	.datab(gnd),
	.datac(!state[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\state[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\level[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \level[0]~1 .extended_lut = "off";
defparam \level[0]~1 .lut_mask = 64'h55555555F5F5F5F5;
defparam \level[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N20
dffeas \level[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\level~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\level[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(level[0]),
	.prn(vcc));
// synopsys translate_off
defparam \level[0] .is_wysiwyg = "true";
defparam \level[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N21
cyclonev_lcell_comb \level~2 (
// Equation(s):
// \level~2_combout  = ( \level[0]~DUPLICATE_q  & ( (state[1] & (!\debug_key0_held~reg0_q  & !level[1])) ) )

	.dataa(!state[1]),
	.datab(!\debug_key0_held~reg0_q ),
	.datac(gnd),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\level[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\level~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \level~2 .extended_lut = "off";
defparam \level~2 .lut_mask = 64'h0000000044004400;
defparam \level~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N22
dffeas \level[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\level~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\level[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(level[1]),
	.prn(vcc));
// synopsys translate_off
defparam \level[1] .is_wysiwyg = "true";
defparam \level[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N18
cyclonev_lcell_comb \level~0 (
// Equation(s):
// \level~0_combout  = ( !level[1] & ( (state[1] & (!\debug_key0_held~reg0_q  & !level[0])) ) )

	.dataa(!state[1]),
	.datab(!\debug_key0_held~reg0_q ),
	.datac(gnd),
	.datad(!level[0]),
	.datae(gnd),
	.dataf(!level[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\level~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \level~0 .extended_lut = "off";
defparam \level~0 .lut_mask = 64'h4400440000000000;
defparam \level~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N19
dffeas \level[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\level~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\level[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\level[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \level[0]~DUPLICATE .is_wysiwyg = "true";
defparam \level[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N33
cyclonev_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (\level[0]~DUPLICATE_q  & !level[1])

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(!level[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~0 .extended_lut = "off";
defparam \Decoder0~0 .lut_mask = 64'h4444444444444444;
defparam \Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N27
cyclonev_lcell_comb \solutionBoard[0][0][0]~0 (
// Equation(s):
// \solutionBoard[0][0][0]~0_combout  = ( !\debug_key0_held~reg0_q  & ( (state[0] & !state[1]) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!state[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debug_key0_held~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\solutionBoard[0][0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \solutionBoard[0][0][0]~0 .extended_lut = "off";
defparam \solutionBoard[0][0][0]~0 .lut_mask = 64'h3030303000000000;
defparam \solutionBoard[0][0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N59
dffeas \solutionBoard[0][4][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Decoder0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\solutionBoard[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\solutionBoard[0][4][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \solutionBoard[0][4][3]~DUPLICATE .is_wysiwyg = "true";
defparam \solutionBoard[0][4][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N24
cyclonev_lcell_comb \solutionBoard[0][4][0]~0 (
// Equation(s):
// \solutionBoard[0][4][0]~0_combout  = ( !\level[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\level[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\solutionBoard[0][4][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \solutionBoard[0][4][0]~0 .extended_lut = "off";
defparam \solutionBoard[0][4][0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \solutionBoard[0][4][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N25
dffeas \solutionBoard[0][4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\solutionBoard[0][4][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\solutionBoard[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\solutionBoard[0][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \solutionBoard[0][4][0] .is_wysiwyg = "true";
defparam \solutionBoard[0][4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N30
cyclonev_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = (!\level[0]~DUPLICATE_q ) # (!level[1])

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(!level[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~1 .extended_lut = "off";
defparam \Decoder0~1 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N40
dffeas \solutionBoard[0][0][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Decoder0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\solutionBoard[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\solutionBoard[0][0][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \solutionBoard[0][0][0]~DUPLICATE .is_wysiwyg = "true";
defparam \solutionBoard[0][0][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N51
cyclonev_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = ( \cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][0][0]~DUPLICATE_q ))) # (\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q )) ) ) # ( !\cursor_col[2]~DUPLICATE_q  & ( 
// (\cursor_col[0]~DUPLICATE_q  & \solutionBoard[0][4][0]~q ) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~q ),
	.datad(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~0 .extended_lut = "off";
defparam \Mux23~0 .lut_mask = 64'h0505050511BB11BB;
defparam \Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N9
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( !\cursor_col[0]~DUPLICATE_q  & ( (!\cursor_col[1]~DUPLICATE_q  & (\cursor_col[3]~DUPLICATE_q  & \solutionBoard[0][4][3]~DUPLICATE_q )) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[3]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cursor_col[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h0202020200000000;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N12
cyclonev_lcell_comb \Mux42~0 (
// Equation(s):
// \Mux42~0_combout  = ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (((!\cursor_col[2]~DUPLICATE_q ) # (\solutionBoard[0][4][0]~q )))) # (\cursor_col[0]~DUPLICATE_q  & ((!\cursor_col[2]~DUPLICATE_q  & ((\solutionBoard[0][4][0]~q 
// ))) # (\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q )))) ) ) # ( !\solutionBoard[0][4][3]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (((\cursor_col[2]~DUPLICATE_q  & \solutionBoard[0][4][0]~q )))) # (\cursor_col[0]~DUPLICATE_q  
// & ((!\cursor_col[2]~DUPLICATE_q  & ((\solutionBoard[0][4][0]~q ))) # (\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q )))) ) )

	.dataa(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\cursor_col[2]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][4][0]~q ),
	.datae(gnd),
	.dataf(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~0 .extended_lut = "off";
defparam \Mux42~0 .lut_mask = 64'h013D013DC1FDC1FD;
defparam \Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N54
cyclonev_lcell_comb \Mux42~1 (
// Equation(s):
// \Mux42~1_combout  = ( \Mux42~0_combout  & ( ((!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q ) # (\Mux23~0_combout )))) # (\Mux13~0_combout ) ) ) # ( !\Mux42~0_combout  & ( ((\cursor_col[1]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & 
// \Mux23~0_combout ))) # (\Mux13~0_combout ) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[3]~DUPLICATE_q ),
	.datac(!\Mux23~0_combout ),
	.datad(!\Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\Mux42~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux42~1 .extended_lut = "off";
defparam \Mux42~1 .lut_mask = 64'h04FF04FF8CFF8CFF;
defparam \Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N30
cyclonev_lcell_comb \Mux38~0 (
// Equation(s):
// \Mux38~0_combout  = ( \cursor_col[1]~DUPLICATE_q  & ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (((\solutionBoard[0][4][3]~DUPLICATE_q ) # (\cursor_col[0]~DUPLICATE_q )))) # (\cursor_col[2]~DUPLICATE_q  & 
// (\solutionBoard[0][4][0]~q  & (!\cursor_col[0]~DUPLICATE_q ))) ) ) ) # ( !\cursor_col[1]~DUPLICATE_q  & ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (((!\cursor_col[0]~DUPLICATE_q )) # (\solutionBoard[0][4][0]~q ))) # 
// (\cursor_col[2]~DUPLICATE_q  & (((\solutionBoard[0][4][3]~DUPLICATE_q )))) ) ) ) # ( \cursor_col[1]~DUPLICATE_q  & ( !\solutionBoard[0][0][0]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & ((!\cursor_col[2]~DUPLICATE_q  & 
// ((\solutionBoard[0][4][3]~DUPLICATE_q ))) # (\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q )))) ) ) ) # ( !\cursor_col[1]~DUPLICATE_q  & ( !\solutionBoard[0][0][0]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q  & 
// (\cursor_col[0]~DUPLICATE_q ))) # (\cursor_col[2]~DUPLICATE_q  & (((\solutionBoard[0][4][3]~DUPLICATE_q )))) ) ) )

	.dataa(!\solutionBoard[0][4][0]~q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\cursor_col[0]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~0 .extended_lut = "off";
defparam \Mux38~0 .lut_mask = 64'h043710D0C4F71CDC;
defparam \Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N57
cyclonev_lcell_comb \Mux38~1 (
// Equation(s):
// \Mux38~1_combout  = ( \Mux38~0_combout  & ( (!\cursor_col[3]~DUPLICATE_q ) # ((!\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q  & !\cursor_col[0]~DUPLICATE_q ))) ) ) # ( !\Mux38~0_combout  & ( (!\cursor_col[1]~DUPLICATE_q  & 
// (\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q  & !\cursor_col[0]~DUPLICATE_q ))) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[3]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Mux38~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux38~1 .extended_lut = "off";
defparam \Mux38~1 .lut_mask = 64'h02000200CECCCECC;
defparam \Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N58
dffeas \solutionBoard[0][4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Decoder0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\solutionBoard[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\solutionBoard[0][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \solutionBoard[0][4][3] .is_wysiwyg = "true";
defparam \solutionBoard[0][4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N18
cyclonev_lcell_comb \Mux34~0 (
// Equation(s):
// \Mux34~0_combout  = ( !\cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (((\solutionBoard[0][0][0]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  $ (!\cursor_col[1]~DUPLICATE_q )))))) # (\cursor_col[0]~DUPLICATE_q  & 
// (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & ((\solutionBoard[0][0][0]~DUPLICATE_q ))) # (\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q ))))) ) ) # ( \cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & 
// ((!\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][4][3]~q )) # (\cursor_col[3]~DUPLICATE_q  & (((\solutionBoard[0][0][0]~DUPLICATE_q  & !\cursor_col[1]~DUPLICATE_q )))))) # (\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & 
// (((\solutionBoard[0][0][0]~DUPLICATE_q  & !\cursor_col[1]~DUPLICATE_q ))))) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\cursor_col[3]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][3]~q ),
	.datad(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datae(!\cursor_col[2]~DUPLICATE_q ),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][4][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux34~0 .extended_lut = "on";
defparam \Mux34~0 .lut_mask = 64'h0066086E048C0808;
defparam \Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N0
cyclonev_lcell_comb \Mux46~0 (
// Equation(s):
// \Mux46~0_combout  = ( !\cursor_col[0]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[2]~DUPLICATE_q  & (!\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q ))) # (\cursor_col[2]~DUPLICATE_q  & (((\solutionBoard[0][4][0]~q 
// )))))) ) ) # ( \cursor_col[0]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & ((!\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q )) # (\cursor_col[2]~DUPLICATE_q  & ((\solutionBoard[0][4][3]~q ))))) # 
// (\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & ((\cursor_col[2]~DUPLICATE_q )))))) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][3]~q ),
	.datad(!\cursor_col[2]~DUPLICATE_q ),
	.datae(!\cursor_col[0]~DUPLICATE_q ),
	.dataf(!\cursor_col[3]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][4][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux46~0 .extended_lut = "on";
defparam \Mux46~0 .lut_mask = 64'h220F221B00000000;
defparam \Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N6
cyclonev_lcell_comb \Mux50~5 (
// Equation(s):
// \Mux50~5_combout  = ( !cursor_row[1] & ( (!\cursor_row[0]~DUPLICATE_q  & (((\Mux46~0_combout  & (!\cursor_row[2]~DUPLICATE_q ))))) # (\cursor_row[0]~DUPLICATE_q  & ((((\cursor_row[2]~DUPLICATE_q ))) # (\Mux42~1_combout ))) ) ) # ( cursor_row[1] & ( 
// ((!\cursor_row[0]~DUPLICATE_q  & (\Mux38~1_combout  & (!\cursor_row[2]~DUPLICATE_q ))) # (\cursor_row[0]~DUPLICATE_q  & (((\Mux34~0_combout ) # (\cursor_row[2]~DUPLICATE_q ))))) ) )

	.dataa(!\Mux42~1_combout ),
	.datab(!\cursor_row[0]~DUPLICATE_q ),
	.datac(!\Mux38~1_combout ),
	.datad(!\cursor_row[2]~DUPLICATE_q ),
	.datae(!cursor_row[1]),
	.dataf(!\Mux34~0_combout ),
	.datag(!\Mux46~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~5 .extended_lut = "on";
defparam \Mux50~5 .lut_mask = 64'h1D330C331D333F33;
defparam \Mux50~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N42
cyclonev_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( (\solutionBoard[0][0][0]~DUPLICATE_q ) # (\cursor_col[2]~DUPLICATE_q ) ) ) # ( !\solutionBoard[0][4][3]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & \solutionBoard[0][0][0]~DUPLICATE_q ) ) 
// )

	.dataa(!\cursor_col[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~0 .extended_lut = "off";
defparam \Mux22~0 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N15
cyclonev_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = ( \cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q )) # (\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][4][0]~q ))) ) ) # ( !\cursor_col[2]~DUPLICATE_q  & ( 
// (!\cursor_col[0]~DUPLICATE_q  & \solutionBoard[0][4][0]~q ) ) )

	.dataa(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~1 .extended_lut = "off";
defparam \Mux22~1 .lut_mask = 64'h0C0C0C0C47474747;
defparam \Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N33
cyclonev_lcell_comb \Mux22~2 (
// Equation(s):
// \Mux22~2_combout  = ( \Mux22~1_combout  & ( ((!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q ) # (\Mux22~0_combout )))) # (\Mux13~0_combout ) ) ) # ( !\Mux22~1_combout  & ( ((\cursor_col[1]~DUPLICATE_q  & (\Mux22~0_combout  & 
// !\cursor_col[3]~DUPLICATE_q ))) # (\Mux13~0_combout ) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\Mux22~0_combout ),
	.datac(!\cursor_col[3]~DUPLICATE_q ),
	.datad(!\Mux13~0_combout ),
	.datae(gnd),
	.dataf(!\Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux22~2 .extended_lut = "off";
defparam \Mux22~2 .lut_mask = 64'h10FF10FFB0FFB0FF;
defparam \Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N48
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \solutionBoard[0][4][0]~q  & ( ((!\cursor_col[2]~DUPLICATE_q ) # (\solutionBoard[0][4][3]~DUPLICATE_q )) # (\cursor_col[0]~DUPLICATE_q ) ) ) # ( !\solutionBoard[0][4][0]~q  & ( (!\cursor_col[0]~DUPLICATE_q  & 
// (\solutionBoard[0][4][3]~DUPLICATE_q  & \cursor_col[2]~DUPLICATE_q )) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datac(!\cursor_col[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\solutionBoard[0][4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h02020202F7F7F7F7;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N30
cyclonev_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = ( !\cursor_col[3]~DUPLICATE_q  & ( (!\cursor_col[1]~DUPLICATE_q  & (\Mux22~0_combout )) # (\cursor_col[1]~DUPLICATE_q  & ((\Mux11~0_combout ))) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\Mux22~0_combout ),
	.datac(!\Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cursor_col[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux26~0 .extended_lut = "off";
defparam \Mux26~0 .lut_mask = 64'h2727272700000000;
defparam \Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N26
dffeas \solutionBoard[0][4][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\solutionBoard[0][4][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\solutionBoard[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\solutionBoard[0][4][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \solutionBoard[0][4][0]~DUPLICATE .is_wysiwyg = "true";
defparam \solutionBoard[0][4][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N6
cyclonev_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = ( !\cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (((\solutionBoard[0][0][0]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  $ (!\cursor_col[1]~DUPLICATE_q )))))) # (\cursor_col[0]~DUPLICATE_q  & 
// (!\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q ))))) ) ) # ( \cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & ((((\solutionBoard[0][0][0]~DUPLICATE_q  & !\cursor_col[1]~DUPLICATE_q 
// ))))) # (\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][0]~DUPLICATE_q )) # (\cursor_col[1]~DUPLICATE_q  & ((\solutionBoard[0][0][0]~DUPLICATE_q )))))) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datae(!\cursor_col[2]~DUPLICATE_q ),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux18~0 .extended_lut = "on";
defparam \Mux18~0 .lut_mask = 64'h024602CE00880022;
defparam \Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N36
cyclonev_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = ( !\cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & ((!\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][4][3]~q  & ((\cursor_col[1]~DUPLICATE_q )))) # (\cursor_col[3]~DUPLICATE_q  & (((\solutionBoard[0][0][0]~DUPLICATE_q 
//  & !\cursor_col[1]~DUPLICATE_q )))))) ) ) # ( \cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & ((!\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q )) # (\cursor_col[3]~DUPLICATE_q  & (((\solutionBoard[0][0][0]~DUPLICATE_q  & 
// !\cursor_col[1]~DUPLICATE_q )))))) # (\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & (((\solutionBoard[0][0][0]~DUPLICATE_q ))))) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\cursor_col[3]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~q ),
	.datad(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datae(!\cursor_col[2]~DUPLICATE_q ),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][4][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux30~0 .extended_lut = "on";
defparam \Mux30~0 .lut_mask = 64'h0022086E0808084C;
defparam \Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y3_N24
cyclonev_lcell_comb \Mux50~0 (
// Equation(s):
// \Mux50~0_combout  = ( !cursor_row[1] & ( (!\cursor_row[2]~DUPLICATE_q  & (\Mux50~5_combout )) # (\cursor_row[2]~DUPLICATE_q  & ((!\Mux50~5_combout  & (\Mux30~0_combout )) # (\Mux50~5_combout  & (((\Mux26~0_combout )))))) ) ) # ( cursor_row[1] & ( 
// (!\cursor_row[2]~DUPLICATE_q  & (\Mux50~5_combout )) # (\cursor_row[2]~DUPLICATE_q  & ((!\Mux50~5_combout  & (\Mux22~2_combout )) # (\Mux50~5_combout  & (((\Mux18~0_combout )))))) ) )

	.dataa(!\cursor_row[2]~DUPLICATE_q ),
	.datab(!\Mux50~5_combout ),
	.datac(!\Mux22~2_combout ),
	.datad(!\Mux26~0_combout ),
	.datae(!cursor_row[1]),
	.dataf(!\Mux18~0_combout ),
	.datag(!\Mux30~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~0 .extended_lut = "on";
defparam \Mux50~0 .lut_mask = 64'h2637262626373737;
defparam \Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N12
cyclonev_lcell_comb \Mux50~9 (
// Equation(s):
// \Mux50~9_combout  = ( !\cursor_col[0]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & ((!\cursor_col[2]~DUPLICATE_q )))) # (\cursor_col[1]~DUPLICATE_q  & 
// (((\solutionBoard[0][4][0]~q )))))) # (\cursor_col[3]~DUPLICATE_q  & (!\cursor_col[1]~DUPLICATE_q  & (((\solutionBoard[0][4][0]~q ))))) ) ) # ( \cursor_col[0]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[2]~DUPLICATE_q  & 
// (((\solutionBoard[0][4][3]~q )))) # (\cursor_col[2]~DUPLICATE_q  & (\cursor_col[1]~DUPLICATE_q  & ((\solutionBoard[0][4][0]~q )))))) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(!\cursor_col[1]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][3]~q ),
	.datad(!\solutionBoard[0][4][0]~q ),
	.datae(!\cursor_col[0]~DUPLICATE_q ),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~9 .extended_lut = "on";
defparam \Mux50~9 .lut_mask = 64'h086E0A0A00660022;
defparam \Mux50~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N51
cyclonev_lcell_comb \Mux50~4 (
// Equation(s):
// \Mux50~4_combout  = ( \Mux50~9_combout  & ( (cursor_row[3]) # (\Mux50~0_combout ) ) ) # ( !\Mux50~9_combout  & ( (\Mux50~0_combout  & !cursor_row[3]) ) )

	.dataa(!\Mux50~0_combout ),
	.datab(gnd),
	.datac(!cursor_row[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux50~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux50~4 .extended_lut = "off";
defparam \Mux50~4 .lut_mask = 64'h505050505F5F5F5F;
defparam \Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N0
cyclonev_lcell_comb \Mux49~4 (
// Equation(s):
// \Mux49~4_combout  = ( \solutionBoard[0][4][0]~q  & ( \cursor_col[2]~DUPLICATE_q  & ( (\cursor_col[0]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q ) # (\solutionBoard[0][0][0]~DUPLICATE_q ))) ) ) ) # ( !\solutionBoard[0][4][0]~q  & ( 
// \cursor_col[2]~DUPLICATE_q  & ( (\cursor_col[0]~DUPLICATE_q  & (\cursor_col[1]~DUPLICATE_q  & \solutionBoard[0][0][0]~DUPLICATE_q )) ) ) ) # ( \solutionBoard[0][4][0]~q  & ( !\cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & 
// ((!\cursor_col[1]~DUPLICATE_q  & ((\solutionBoard[0][0][0]~DUPLICATE_q ))) # (\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q )))) # (\cursor_col[0]~DUPLICATE_q  & (((\cursor_col[1]~DUPLICATE_q )) # (\solutionBoard[0][4][3]~DUPLICATE_q 
// ))) ) ) ) # ( !\solutionBoard[0][4][0]~q  & ( !\cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & ((\solutionBoard[0][0][0]~DUPLICATE_q ))) # (\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q 
// )))) # (\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & (!\cursor_col[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\cursor_col[1]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datae(!\solutionBoard[0][4][0]~q ),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~4 .extended_lut = "off";
defparam \Mux49~4 .lut_mask = 64'h14D417D700033033;
defparam \Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N24
cyclonev_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = ( \cursor_col[3]~DUPLICATE_q  & ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[1]~DUPLICATE_q  & \solutionBoard[0][4][0]~q )) ) ) ) # ( !\cursor_col[3]~DUPLICATE_q  & ( 
// \solutionBoard[0][0][0]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & ((!\cursor_col[2]~DUPLICATE_q ) # (!\cursor_col[1]~DUPLICATE_q ))) ) ) ) # ( \cursor_col[3]~DUPLICATE_q  & ( !\solutionBoard[0][0][0]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & 
// (!\cursor_col[1]~DUPLICATE_q  & \solutionBoard[0][4][0]~q )) ) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\cursor_col[1]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][4][0]~q ),
	.datae(!\cursor_col[3]~DUPLICATE_q ),
	.dataf(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux25~0 .extended_lut = "off";
defparam \Mux25~0 .lut_mask = 64'h000000A0A8A800A0;
defparam \Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N30
cyclonev_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = ( !\cursor_col[2]~DUPLICATE_q  & ( (\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & ((\solutionBoard[0][4][0]~q ))) # (\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q 
// ))))) ) ) # ( \cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & (((\solutionBoard[0][4][0]~q )))) # (\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q ))))) ) 
// )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][4][0]~q ),
	.datae(!\cursor_col[2]~DUPLICATE_q ),
	.dataf(!\cursor_col[3]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux21~0 .extended_lut = "on";
defparam \Mux21~0 .lut_mask = 64'h012302CE00000000;
defparam \Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N18
cyclonev_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( \cursor_col[2]~DUPLICATE_q  & ( (\cursor_col[1]~DUPLICATE_q  & ((\solutionBoard[0][4][0]~DUPLICATE_q ) # (\cursor_col[0]~DUPLICATE_q ))) ) ) ) # ( !\solutionBoard[0][0][0]~DUPLICATE_q  & ( 
// \cursor_col[2]~DUPLICATE_q  & ( (\cursor_col[1]~DUPLICATE_q  & (!\cursor_col[0]~DUPLICATE_q  & \solutionBoard[0][4][0]~DUPLICATE_q )) ) ) ) # ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( !\cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[1]~DUPLICATE_q  & 
// (!\cursor_col[0]~DUPLICATE_q )) # (\cursor_col[1]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][0]~DUPLICATE_q )) # (\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][4][3]~DUPLICATE_q ))))) ) ) ) # ( 
// !\solutionBoard[0][0][0]~DUPLICATE_q  & ( !\cursor_col[2]~DUPLICATE_q  & ( (\cursor_col[1]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][0]~DUPLICATE_q )) # (\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][4][3]~DUPLICATE_q ))))) 
// ) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datae(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~0 .extended_lut = "off";
defparam \Mux17~0 .lut_mask = 64'h04158C9D04041515;
defparam \Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N9
cyclonev_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = ( \cursor_col[3]~DUPLICATE_q  & ( \Mux17~0_combout  & ( \Mux13~0_combout  ) ) ) # ( !\cursor_col[3]~DUPLICATE_q  & ( \Mux17~0_combout  ) ) # ( \cursor_col[3]~DUPLICATE_q  & ( !\Mux17~0_combout  & ( \Mux13~0_combout  ) ) ) # ( 
// !\cursor_col[3]~DUPLICATE_q  & ( !\Mux17~0_combout  & ( \Mux13~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux13~0_combout ),
	.datad(gnd),
	.datae(!\cursor_col[3]~DUPLICATE_q ),
	.dataf(!\Mux17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux17~1 .extended_lut = "off";
defparam \Mux17~1 .lut_mask = 64'h0F0F0F0FFFFF0F0F;
defparam \Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N18
cyclonev_lcell_comb \Mux33~0 (
// Equation(s):
// \Mux33~0_combout  = ( !\cursor_col[3]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (\cursor_col[2]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q )) # (\cursor_col[1]~DUPLICATE_q  & 
// ((\solutionBoard[0][4][3]~DUPLICATE_q )))))) # (\cursor_col[0]~DUPLICATE_q  & (((\solutionBoard[0][0][0]~DUPLICATE_q  & (\cursor_col[1]~DUPLICATE_q ))))) ) ) # ( \cursor_col[3]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (((\solutionBoard[0][4][0]~q  
// & (!\cursor_col[1]~DUPLICATE_q ))))) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~q ),
	.datad(!\cursor_col[1]~DUPLICATE_q ),
	.datae(!\cursor_col[3]~DUPLICATE_q ),
	.dataf(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux33~0 .extended_lut = "on";
defparam \Mux33~0 .lut_mask = 64'h02050A0002270A00;
defparam \Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N48
cyclonev_lcell_comb \Mux37~0 (
// Equation(s):
// \Mux37~0_combout  = ( !\cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & (((\solutionBoard[0][4][3]~q  & \cursor_col[0]~DUPLICATE_q )))) # (\cursor_col[1]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & 
// ((\solutionBoard[0][4][3]~q ))) # (\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q )))))) # (\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q  & (((!\cursor_col[1]~DUPLICATE_q  & !\cursor_col[0]~DUPLICATE_q ))))) ) ) # ( 
// \cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (\cursor_col[0]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & ((\solutionBoard[0][0][0]~DUPLICATE_q ))) # (\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q ))))) # 
// (\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q  & (((!\cursor_col[1]~DUPLICATE_q  & !\cursor_col[0]~DUPLICATE_q ))))) ) )

	.dataa(!\solutionBoard[0][4][0]~q ),
	.datab(!\cursor_col[3]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(!\cursor_col[1]~DUPLICATE_q ),
	.datae(!\cursor_col[2]~DUPLICATE_q ),
	.dataf(!\cursor_col[0]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][4][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux37~0 .extended_lut = "on";
defparam \Mux37~0 .lut_mask = 64'h110C11000C440C44;
defparam \Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N0
cyclonev_lcell_comb \Mux41~0 (
// Equation(s):
// \Mux41~0_combout  = ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][4][0]~DUPLICATE_q ) # (\cursor_col[2]~DUPLICATE_q ))) ) ) ) # ( !\solutionBoard[0][0][0]~DUPLICATE_q  & ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (!\cursor_col[0]~DUPLICATE_q  & \solutionBoard[0][4][0]~DUPLICATE_q )) ) ) ) # ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & 
// (((\solutionBoard[0][4][0]~DUPLICATE_q )) # (\cursor_col[0]~DUPLICATE_q ))) # (\cursor_col[2]~DUPLICATE_q  & (!\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][4][3]~DUPLICATE_q )))) ) ) ) # ( !\solutionBoard[0][0][0]~DUPLICATE_q  & ( 
// !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & ((!\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][4][0]~DUPLICATE_q )) # (\cursor_col[2]~DUPLICATE_q  & ((\solutionBoard[0][4][3]~DUPLICATE_q ))))) ) ) )

	.dataa(!\cursor_col[2]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datae(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~0 .extended_lut = "off";
defparam \Mux41~0 .lut_mask = 64'h084C2A6E08084C4C;
defparam \Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N3
cyclonev_lcell_comb \Mux41~1 (
// Equation(s):
// \Mux41~1_combout  = ( \Mux13~0_combout  ) # ( !\Mux13~0_combout  & ( (\Mux41~0_combout  & !\cursor_col[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux41~0_combout ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux41~1 .extended_lut = "off";
defparam \Mux41~1 .lut_mask = 64'h0F000F00FFFFFFFF;
defparam \Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N51
cyclonev_lcell_comb \Mux45~0 (
// Equation(s):
// \Mux45~0_combout  = ( \cursor_col[1]~DUPLICATE_q  & ( (\solutionBoard[0][4][3]~DUPLICATE_q  & !\cursor_col[0]~DUPLICATE_q ) ) ) # ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][4][0]~DUPLICATE_q ))) # 
// (\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~0 .extended_lut = "off";
defparam \Mux45~0 .lut_mask = 64'h0F330F3333003300;
defparam \Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N6
cyclonev_lcell_comb \Mux45~1 (
// Equation(s):
// \Mux45~1_combout  = ( cursor_col[0] & ( \cursor_col[2]~DUPLICATE_q  & ( (!cursor_col[3] & \Mux45~0_combout ) ) ) ) # ( !cursor_col[0] & ( \cursor_col[2]~DUPLICATE_q  & ( (!cursor_col[3] & (((\Mux45~0_combout )))) # (cursor_col[3] & 
// (\solutionBoard[0][0][0]~DUPLICATE_q  & ((!cursor_col[1])))) ) ) ) # ( cursor_col[0] & ( !\cursor_col[2]~DUPLICATE_q  & ( (!cursor_col[3] & \solutionBoard[0][0][0]~DUPLICATE_q ) ) ) ) # ( !cursor_col[0] & ( !\cursor_col[2]~DUPLICATE_q  & ( (cursor_col[3] 
// & (\solutionBoard[0][0][0]~DUPLICATE_q  & !cursor_col[1])) ) ) )

	.dataa(!cursor_col[3]),
	.datab(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datac(!\Mux45~0_combout ),
	.datad(!cursor_col[1]),
	.datae(!cursor_col[0]),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux45~1 .extended_lut = "off";
defparam \Mux45~1 .lut_mask = 64'h110022221B0A0A0A;
defparam \Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N42
cyclonev_lcell_comb \Mux49~6 (
// Equation(s):
// \Mux49~6_combout  = ( !cursor_row[1] & ( ((!\cursor_row[2]~DUPLICATE_q  & ((!\cursor_row[0]~DUPLICATE_q  & (\Mux45~1_combout )) # (\cursor_row[0]~DUPLICATE_q  & ((\Mux41~1_combout ))))) # (\cursor_row[2]~DUPLICATE_q  & (((\cursor_row[0]~DUPLICATE_q ))))) 
// ) ) # ( cursor_row[1] & ( (!\cursor_row[2]~DUPLICATE_q  & ((!\cursor_row[0]~DUPLICATE_q  & (((\Mux37~0_combout )))) # (\cursor_row[0]~DUPLICATE_q  & (\Mux33~0_combout )))) # (\cursor_row[2]~DUPLICATE_q  & ((((\cursor_row[0]~DUPLICATE_q ))))) ) )

	.dataa(!\Mux33~0_combout ),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(!\Mux37~0_combout ),
	.datad(!\cursor_row[0]~DUPLICATE_q ),
	.datae(!cursor_row[1]),
	.dataf(!\Mux41~1_combout ),
	.datag(!\Mux45~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~6 .extended_lut = "on";
defparam \Mux49~6 .lut_mask = 64'h0C330C770CFF0C77;
defparam \Mux49~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N0
cyclonev_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q )) # (\cursor_col[0]~DUPLICATE_q  & (((\solutionBoard[0][4][0]~q )))))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & (((\solutionBoard[0][0][0]~DUPLICATE_q )))) # (\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & (\cursor_col[2]~DUPLICATE_q ))))) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datac(!\cursor_col[2]~DUPLICATE_q ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][4][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux29~0 .extended_lut = "on";
defparam \Mux29~0 .lut_mask = 64'h270001002700AB00;
defparam \Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N12
cyclonev_lcell_comb \Mux49~0 (
// Equation(s):
// \Mux49~0_combout  = ( !cursor_row[1] & ( (!\cursor_row[2]~DUPLICATE_q  & ((((\Mux49~6_combout ))))) # (\cursor_row[2]~DUPLICATE_q  & (((!\Mux49~6_combout  & ((\Mux29~0_combout ))) # (\Mux49~6_combout  & (\Mux25~0_combout ))))) ) ) # ( cursor_row[1] & ( 
// ((!\cursor_row[2]~DUPLICATE_q  & (((\Mux49~6_combout )))) # (\cursor_row[2]~DUPLICATE_q  & ((!\Mux49~6_combout  & (\Mux21~0_combout )) # (\Mux49~6_combout  & ((\Mux17~1_combout )))))) ) )

	.dataa(!\Mux25~0_combout ),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(!\Mux21~0_combout ),
	.datad(!\Mux17~1_combout ),
	.datae(!cursor_row[1]),
	.dataf(!\Mux49~6_combout ),
	.datag(!\Mux29~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~0 .extended_lut = "on";
defparam \Mux49~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N39
cyclonev_lcell_comb \Mux49~5 (
// Equation(s):
// \Mux49~5_combout  = ( \Mux13~0_combout  & ( (!cursor_row[3] & !\Mux49~0_combout ) ) ) # ( !\Mux13~0_combout  & ( (!cursor_row[3] & (((!\Mux49~0_combout )))) # (cursor_row[3] & ((!\Mux49~4_combout ) # ((\cursor_col[3]~DUPLICATE_q )))) ) )

	.dataa(!\Mux49~4_combout ),
	.datab(!cursor_row[3]),
	.datac(!\Mux49~0_combout ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux49~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux49~5 .extended_lut = "off";
defparam \Mux49~5 .lut_mask = 64'hE2F3E2F3C0C0C0C0;
defparam \Mux49~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N42
cyclonev_lcell_comb \fixedBoard~81 (
// Equation(s):
// \fixedBoard~81_combout  = ( sw_press[7] & ( \Mux49~5_combout  & ( (!\Mux50~4_combout  & ((sw_press[4]))) # (\Mux50~4_combout  & (sw_press[5] & !sw_press[4])) ) ) ) # ( !sw_press[7] & ( \Mux49~5_combout  & ( (!\Mux50~4_combout  & ((sw_press[4]))) # 
// (\Mux50~4_combout  & (sw_press[5] & !sw_press[4])) ) ) ) # ( sw_press[7] & ( !\Mux49~5_combout  & ( (!sw_press[5] & (!sw_press[4] & (!sw_press[6] $ (!\Mux50~4_combout )))) ) ) ) # ( !sw_press[7] & ( !\Mux49~5_combout  & ( (sw_press[6] & (!sw_press[5] & 
// (!\Mux50~4_combout  & !sw_press[4]))) ) ) )

	.dataa(!sw_press[6]),
	.datab(!sw_press[5]),
	.datac(!\Mux50~4_combout ),
	.datad(!sw_press[4]),
	.datae(!sw_press[7]),
	.dataf(!\Mux49~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~81 .extended_lut = "off";
defparam \fixedBoard~81 .lut_mask = 64'h4000480003F003F0;
defparam \fixedBoard~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N36
cyclonev_lcell_comb \Mux48~4 (
// Equation(s):
// \Mux48~4_combout  = ( \cursor_col[2]~DUPLICATE_q  & ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][4][3]~q ))) # (\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q )) ) ) ) # ( 
// !\cursor_col[2]~DUPLICATE_q  & ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][0]~DUPLICATE_q )) # (\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][4][3]~q ))) ) ) ) # ( \cursor_col[2]~DUPLICATE_q  & ( 
// !\cursor_col[1]~DUPLICATE_q  & ( (\solutionBoard[0][4][0]~DUPLICATE_q  & \cursor_col[0]~DUPLICATE_q ) ) ) ) # ( !\cursor_col[2]~DUPLICATE_q  & ( !\cursor_col[1]~DUPLICATE_q  & ( (\solutionBoard[0][0][0]~DUPLICATE_q  & \cursor_col[0]~DUPLICATE_q ) ) ) )

	.dataa(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datab(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][3]~q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(!\cursor_col[2]~DUPLICATE_q ),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~4 .extended_lut = "off";
defparam \Mux48~4 .lut_mask = 64'h00330055550F0F33;
defparam \Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N24
cyclonev_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  $ ((\cursor_col[0]~DUPLICATE_q ))))) # (\cursor_col[3]~DUPLICATE_q  & 
// ((((!\cursor_col[0]~DUPLICATE_q  & \solutionBoard[0][4][0]~q ))))) ) ) # ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q )) # (\cursor_col[2]~DUPLICATE_q  & 
// (((\cursor_col[0]~DUPLICATE_q  & \solutionBoard[0][4][0]~q )))))) ) )

	.dataa(!\cursor_col[2]~DUPLICATE_q ),
	.datab(!\cursor_col[3]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\solutionBoard[0][4][0]~q ),
	.datag(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux24~0 .extended_lut = "on";
defparam \Mux24~0 .lut_mask = 64'h080408083B04084C;
defparam \Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N54
cyclonev_lcell_comb \Mux40~0 (
// Equation(s):
// \Mux40~0_combout  = ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & ((\cursor_col[0]~DUPLICATE_q ))) # (\cursor_col[2]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q ) # (\solutionBoard[0][0][0]~DUPLICATE_q ))) ) ) # ( 
// !\solutionBoard[0][4][3]~DUPLICATE_q  & ( (\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & \cursor_col[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~0 .extended_lut = "off";
defparam \Mux40~0 .lut_mask = 64'h000333CF000333CF;
defparam \Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N45
cyclonev_lcell_comb \Mux40~1 (
// Equation(s):
// \Mux40~1_combout  = ( \Mux11~0_combout  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q ) # (\Mux40~0_combout ))) ) ) # ( !\Mux11~0_combout  & ( (\cursor_col[1]~DUPLICATE_q  & (\Mux40~0_combout  & !\cursor_col[3]~DUPLICATE_q )) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Mux40~0_combout ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux40~1 .extended_lut = "off";
defparam \Mux40~1 .lut_mask = 64'h05000500AF00AF00;
defparam \Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y4_N41
dffeas \solutionBoard[0][0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Decoder0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\solutionBoard[0][0][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\solutionBoard[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \solutionBoard[0][0][0] .is_wysiwyg = "true";
defparam \solutionBoard[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N18
cyclonev_lcell_comb \Mux36~0 (
// Equation(s):
// \Mux36~0_combout  = ( !\cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & (!\cursor_col[0]~DUPLICATE_q  $ (((!\cursor_col[1]~DUPLICATE_q )))))) # (\cursor_col[3]~DUPLICATE_q  & 
// (!\cursor_col[0]~DUPLICATE_q  & (((\solutionBoard[0][0][0]~q  & !\cursor_col[1]~DUPLICATE_q ))))) ) ) # ( \cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[1]~DUPLICATE_q  & (((!\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][0][0]~q )))))) # 
// (\cursor_col[1]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q )) # (\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][0][0]~q )))))) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~q ),
	.datad(!\solutionBoard[0][0][0]~q ),
	.datae(!\cursor_col[2]~DUPLICATE_q ),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux36~0 .extended_lut = "on";
defparam \Mux36~0 .lut_mask = 64'h024600CC0808082A;
defparam \Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N30
cyclonev_lcell_comb \Mux32~0 (
// Equation(s):
// \Mux32~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][0][0]~q  & ((!\cursor_col[0]~DUPLICATE_q  $ (!cursor_col[2]))))) # (\cursor_col[3]~DUPLICATE_q  & (((\solutionBoard[0][4][3]~DUPLICATE_q  & 
// (!\cursor_col[0]~DUPLICATE_q ))))) ) ) # ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & (((\solutionBoard[0][4][0]~q  & cursor_col[2])))) # (\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][0][0]~q  & 
// ((!cursor_col[2])))))) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(!\solutionBoard[0][0][0]~q ),
	.datac(!\solutionBoard[0][4][0]~q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!cursor_col[2]),
	.datag(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux32~0 .extended_lut = "on";
defparam \Mux32~0 .lut_mask = 64'h0522002227000A00;
defparam \Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N36
cyclonev_lcell_comb \Mux44~0 (
// Equation(s):
// \Mux44~0_combout  = ( !\cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (((\solutionBoard[0][0][0]~q  & ((!\cursor_col[0]~DUPLICATE_q ) # (\cursor_col[1]~DUPLICATE_q )))))) # (\cursor_col[3]~DUPLICATE_q  & 
// (\solutionBoard[0][4][3]~DUPLICATE_q  & (((!\cursor_col[0]~DUPLICATE_q  & !\cursor_col[1]~DUPLICATE_q ))))) ) ) # ( \cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[1]~DUPLICATE_q  & ((!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & 
// ((\solutionBoard[0][4][0]~q ))) # (\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q )))) # (\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q )))))) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(!\cursor_col[2]~DUPLICATE_q ),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][0][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux44~0 .extended_lut = "on";
defparam \Mux44~0 .lut_mask = 64'h1B001B220A0A0000;
defparam \Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y4_N24
cyclonev_lcell_comb \Mux48~6 (
// Equation(s):
// \Mux48~6_combout  = ( !cursor_row[1] & ( (!cursor_row[2] & (((!\cursor_row[0]~DUPLICATE_q  & ((\Mux44~0_combout ))) # (\cursor_row[0]~DUPLICATE_q  & (\Mux40~1_combout ))))) # (cursor_row[2] & ((((\cursor_row[0]~DUPLICATE_q ))))) ) ) # ( cursor_row[1] & ( 
// (!cursor_row[2] & (((!\cursor_row[0]~DUPLICATE_q  & (\Mux36~0_combout )) # (\cursor_row[0]~DUPLICATE_q  & ((\Mux32~0_combout )))))) # (cursor_row[2] & ((((\cursor_row[0]~DUPLICATE_q ))))) ) )

	.dataa(!cursor_row[2]),
	.datab(!\Mux40~1_combout ),
	.datac(!\Mux36~0_combout ),
	.datad(!\Mux32~0_combout ),
	.datae(!cursor_row[1]),
	.dataf(!\cursor_row[0]~DUPLICATE_q ),
	.datag(!\Mux44~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~6 .extended_lut = "on";
defparam \Mux48~6 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \Mux48~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N48
cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( !\cursor_col[0]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (((!\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q ))))) # (\cursor_col[3]~DUPLICATE_q  & (!\cursor_col[1]~DUPLICATE_q  & 
// (((\solutionBoard[0][4][0]~q ))))) ) ) # ( \cursor_col[0]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & ((!\cursor_col[2]~DUPLICATE_q  & ((\solutionBoard[0][4][0]~q ))) # (\cursor_col[2]~DUPLICATE_q  & 
// (\solutionBoard[0][0][0]~DUPLICATE_q )))) # (\cursor_col[1]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q ))))) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][4][0]~q ),
	.datae(!\cursor_col[0]~DUPLICATE_q ),
	.dataf(!\cursor_col[3]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "on";
defparam \Mux20~0 .lut_mask = 64'h0C0C068E00AA0000;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N48
cyclonev_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = ( !\cursor_col[3]~DUPLICATE_q  & ( (!\cursor_col[1]~DUPLICATE_q  & (((\solutionBoard[0][4][3]~q  & (!\cursor_col[2]~DUPLICATE_q  $ (\cursor_col[0]~DUPLICATE_q )))))) # (\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][0]~DUPLICATE_q 
//  & ((!\cursor_col[2]~DUPLICATE_q ) # ((!\cursor_col[0]~DUPLICATE_q ))))) ) ) # ( \cursor_col[3]~DUPLICATE_q  & ( (!\cursor_col[1]~DUPLICATE_q  & (((\solutionBoard[0][0][0]~DUPLICATE_q  & (!\cursor_col[0]~DUPLICATE_q ))))) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(!\cursor_col[3]~DUPLICATE_q ),
	.dataf(!\solutionBoard[0][4][3]~q ),
	.datag(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux16~0 .extended_lut = "on";
defparam \Mux16~0 .lut_mask = 64'h05040A008D260A00;
defparam \Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N42
cyclonev_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = ( !\cursor_col[0]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q )) # (\cursor_col[1]~DUPLICATE_q  & ((!\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][4][0]~q )) # 
// (\cursor_col[2]~DUPLICATE_q  & ((\solutionBoard[0][0][0]~DUPLICATE_q ))))))) ) ) # ( \cursor_col[0]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & (!\cursor_col[1]~DUPLICATE_q  $ (((\cursor_col[2]~DUPLICATE_q 
// )))))) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[3]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datae(!\cursor_col[0]~DUPLICATE_q ),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][4][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux28~0 .extended_lut = "on";
defparam \Mux28~0 .lut_mask = 64'h0C0C0808084C0404;
defparam \Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N12
cyclonev_lcell_comb \Mux48~0 (
// Equation(s):
// \Mux48~0_combout  = ( !cursor_row[1] & ( (!\Mux48~6_combout  & (((\Mux28~0_combout  & ((\cursor_row[2]~DUPLICATE_q )))))) # (\Mux48~6_combout  & ((((!\cursor_row[2]~DUPLICATE_q ))) # (\Mux24~0_combout ))) ) ) # ( cursor_row[1] & ( ((!\Mux48~6_combout  & 
// (\Mux20~0_combout  & ((\cursor_row[2]~DUPLICATE_q )))) # (\Mux48~6_combout  & (((!\cursor_row[2]~DUPLICATE_q ) # (\Mux16~0_combout ))))) ) )

	.dataa(!\Mux24~0_combout ),
	.datab(!\Mux48~6_combout ),
	.datac(!\Mux20~0_combout ),
	.datad(!\Mux16~0_combout ),
	.datae(!cursor_row[1]),
	.dataf(!\cursor_row[2]~DUPLICATE_q ),
	.datag(!\Mux28~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~0 .extended_lut = "on";
defparam \Mux48~0 .lut_mask = 64'h333333331D1D0C3F;
defparam \Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N54
cyclonev_lcell_comb \Mux47~4 (
// Equation(s):
// \Mux47~4_combout  = ( \cursor_col[3]~DUPLICATE_q  & ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & \solutionBoard[0][4][0]~q ) ) ) ) # ( !\cursor_col[3]~DUPLICATE_q  & ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( 
// (\cursor_col[2]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q ) # (\solutionBoard[0][4][3]~DUPLICATE_q ))) ) ) ) # ( \cursor_col[3]~DUPLICATE_q  & ( !\solutionBoard[0][0][0]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & \solutionBoard[0][4][0]~q ) ) ) ) 
// # ( !\cursor_col[3]~DUPLICATE_q  & ( !\solutionBoard[0][0][0]~DUPLICATE_q  & ( (\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & \cursor_col[0]~DUPLICATE_q )) ) ) )

	.dataa(!\cursor_col[2]~DUPLICATE_q ),
	.datab(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datac(!\cursor_col[0]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][4][0]~q ),
	.datae(!\cursor_col[3]~DUPLICATE_q ),
	.dataf(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~4 .extended_lut = "off";
defparam \Mux47~4 .lut_mask = 64'h010100F0515100F0;
defparam \Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \Mux39~0 (
// Equation(s):
// \Mux39~0_combout  = ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( \cursor_col[3]~DUPLICATE_q  & ( (!\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][0]~DUPLICATE_q  & !\cursor_col[0]~DUPLICATE_q )) ) ) ) # ( !\solutionBoard[0][4][3]~DUPLICATE_q  & ( 
// \cursor_col[3]~DUPLICATE_q  & ( (!\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][0]~DUPLICATE_q  & !\cursor_col[0]~DUPLICATE_q )) ) ) ) # ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( !\cursor_col[3]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & 
// ((!\cursor_col[2]~DUPLICATE_q ) # ((!\cursor_col[1]~DUPLICATE_q  & \solutionBoard[0][4][0]~DUPLICATE_q )))) ) ) ) # ( !\solutionBoard[0][4][3]~DUPLICATE_q  & ( !\cursor_col[3]~DUPLICATE_q  & ( (!\cursor_col[1]~DUPLICATE_q  & (\cursor_col[2]~DUPLICATE_q  & 
// (\solutionBoard[0][4][0]~DUPLICATE_q  & !\cursor_col[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.dataf(!\cursor_col[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux39~0 .extended_lut = "off";
defparam \Mux39~0 .lut_mask = 64'h0200CE000A000A00;
defparam \Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y4_N42
cyclonev_lcell_comb \Mux35~0 (
// Equation(s):
// \Mux35~0_combout  = ( \cursor_col[2]~DUPLICATE_q  & ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (!\cursor_col[0]~DUPLICATE_q  & \solutionBoard[0][4][3]~DUPLICATE_q )) ) ) ) # ( !\cursor_col[2]~DUPLICATE_q  & ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][0]~DUPLICATE_q )) # (\cursor_col[0]~DUPLICATE_q  & ((\solutionBoard[0][4][3]~DUPLICATE_q ))))) ) ) ) # ( !\cursor_col[2]~DUPLICATE_q  & 
// ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (\cursor_col[0]~DUPLICATE_q  & \solutionBoard[0][4][0]~DUPLICATE_q )) ) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datad(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datae(!\cursor_col[2]~DUPLICATE_q ),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux35~0 .extended_lut = "off";
defparam \Mux35~0 .lut_mask = 64'h02020000082A0088;
defparam \Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y4_N54
cyclonev_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( !\cursor_col[2]~DUPLICATE_q  & ( (!cursor_col[3] & !cursor_col[0]) ) ) )

	.dataa(!cursor_col[3]),
	.datab(gnd),
	.datac(!cursor_col[0]),
	.datad(gnd),
	.datae(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux31~0 .extended_lut = "off";
defparam \Mux31~0 .lut_mask = 64'h0000A0A000000000;
defparam \Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N54
cyclonev_lcell_comb \Mux43~0 (
// Equation(s):
// \Mux43~0_combout  = ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( !\cursor_col[3]~DUPLICATE_q  & ( (\cursor_col[2]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  $ (\cursor_col[0]~DUPLICATE_q )) # (\solutionBoard[0][4][0]~DUPLICATE_q ))) ) ) ) # ( 
// !\solutionBoard[0][4][3]~DUPLICATE_q  & ( !\cursor_col[3]~DUPLICATE_q  & ( (\cursor_col[2]~DUPLICATE_q  & (\solutionBoard[0][4][0]~DUPLICATE_q  & (!\cursor_col[1]~DUPLICATE_q  $ (!\cursor_col[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.dataf(!\cursor_col[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux43~0 .extended_lut = "off";
defparam \Mux43~0 .lut_mask = 64'h0102231300000000;
defparam \Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \Mux47~6 (
// Equation(s):
// \Mux47~6_combout  = ( !cursor_row[1] & ( (!\cursor_row[2]~DUPLICATE_q  & ((!cursor_row[0] & (((\Mux43~0_combout )))) # (cursor_row[0] & (\Mux39~0_combout )))) # (\cursor_row[2]~DUPLICATE_q  & ((((cursor_row[0]))))) ) ) # ( cursor_row[1] & ( 
// (!\cursor_row[2]~DUPLICATE_q  & (((!cursor_row[0] & (\Mux35~0_combout )) # (cursor_row[0] & ((\Mux31~0_combout )))))) # (\cursor_row[2]~DUPLICATE_q  & ((((cursor_row[0]))))) ) )

	.dataa(!\cursor_row[2]~DUPLICATE_q ),
	.datab(!\Mux39~0_combout ),
	.datac(!\Mux35~0_combout ),
	.datad(!cursor_row[0]),
	.datae(!cursor_row[1]),
	.dataf(!\Mux31~0_combout ),
	.datag(!\Mux43~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~6 .extended_lut = "on";
defparam \Mux47~6 .lut_mask = 64'h0A770A550A770AFF;
defparam \Mux47~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N54
cyclonev_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( \cursor_col[3]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & !\cursor_col[1]~DUPLICATE_q ) ) ) ) # ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( !\cursor_col[3]~DUPLICATE_q  & ( 
// (!\solutionBoard[0][4][0]~q  & (!\cursor_col[1]~DUPLICATE_q  & (!\cursor_col[0]~DUPLICATE_q  $ (!\cursor_col[2]~DUPLICATE_q )))) # (\solutionBoard[0][4][0]~q  & (!\cursor_col[1]~DUPLICATE_q  $ (((\cursor_col[0]~DUPLICATE_q  & \cursor_col[2]~DUPLICATE_q 
// ))))) ) ) ) # ( !\solutionBoard[0][4][3]~DUPLICATE_q  & ( !\cursor_col[3]~DUPLICATE_q  & ( (\solutionBoard[0][4][0]~q  & ((!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[1]~DUPLICATE_q  & !\cursor_col[2]~DUPLICATE_q )) # (\cursor_col[0]~DUPLICATE_q  & 
// (\cursor_col[1]~DUPLICATE_q  & \cursor_col[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\solutionBoard[0][4][0]~q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\cursor_col[1]~DUPLICATE_q ),
	.datad(!\cursor_col[2]~DUPLICATE_q ),
	.datae(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.dataf(!\cursor_col[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux19~0 .extended_lut = "off";
defparam \Mux19~0 .lut_mask = 64'h400170C10000C0C0;
defparam \Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N6
cyclonev_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = ( \Mux13~0_combout  ) # ( !\Mux13~0_combout  & ( (\cursor_col[1]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & \Mux23~0_combout )) ) )

	.dataa(!\cursor_col[1]~DUPLICATE_q ),
	.datab(!\cursor_col[3]~DUPLICATE_q ),
	.datac(!\Mux23~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux23~1 .extended_lut = "off";
defparam \Mux23~1 .lut_mask = 64'h04040404FFFFFFFF;
defparam \Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N6
cyclonev_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = ( !\cursor_col[2]~DUPLICATE_q  & ( ((\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & !\cursor_col[1]~DUPLICATE_q )))) ) ) # ( \cursor_col[2]~DUPLICATE_q  & ( 
// (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & ((\cursor_col[1]~DUPLICATE_q )))) # (\cursor_col[0]~DUPLICATE_q  & (((\solutionBoard[0][4][0]~q  & !\cursor_col[1]~DUPLICATE_q )))))) ) )

	.dataa(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~q ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(!\cursor_col[2]~DUPLICATE_q ),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux15~0 .extended_lut = "on";
defparam \Mux15~0 .lut_mask = 64'h0300030000004400;
defparam \Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N36
cyclonev_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = ( !\cursor_col[2]~DUPLICATE_q  & ( ((\cursor_col[0]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & \cursor_col[1]~DUPLICATE_q )))) ) ) # ( \cursor_col[2]~DUPLICATE_q  & ( 
// (\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & ((!\cursor_col[1]~DUPLICATE_q  & (\solutionBoard[0][4][3]~DUPLICATE_q )) # (\cursor_col[1]~DUPLICATE_q  & ((\solutionBoard[0][4][0]~q )))))) ) )

	.dataa(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datab(!\cursor_col[0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][4][0]~q ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(!\cursor_col[2]~DUPLICATE_q ),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux27~0 .extended_lut = "on";
defparam \Mux27~0 .lut_mask = 64'h0000110003000300;
defparam \Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y3_N18
cyclonev_lcell_comb \Mux47~0 (
// Equation(s):
// \Mux47~0_combout  = ( !cursor_row[1] & ( (!\cursor_row[2]~DUPLICATE_q  & (\Mux47~6_combout )) # (\cursor_row[2]~DUPLICATE_q  & ((!\Mux47~6_combout  & (\Mux27~0_combout )) # (\Mux47~6_combout  & (((\Mux23~1_combout )))))) ) ) # ( cursor_row[1] & ( 
// (!\cursor_row[2]~DUPLICATE_q  & (\Mux47~6_combout )) # (\cursor_row[2]~DUPLICATE_q  & ((!\Mux47~6_combout  & (\Mux19~0_combout )) # (\Mux47~6_combout  & (((\Mux15~0_combout )))))) ) )

	.dataa(!\cursor_row[2]~DUPLICATE_q ),
	.datab(!\Mux47~6_combout ),
	.datac(!\Mux19~0_combout ),
	.datad(!\Mux23~1_combout ),
	.datae(!cursor_row[1]),
	.dataf(!\Mux15~0_combout ),
	.datag(!\Mux27~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~0 .extended_lut = "on";
defparam \Mux47~0 .lut_mask = 64'h2637262626373737;
defparam \Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y3_N36
cyclonev_lcell_comb \Mux47~5 (
// Equation(s):
// \Mux47~5_combout  = ( \Mux47~0_combout  & ( (!cursor_row[3]) # ((!\cursor_col[1]~DUPLICATE_q  & \Mux47~4_combout )) ) ) # ( !\Mux47~0_combout  & ( (cursor_row[3] & (!\cursor_col[1]~DUPLICATE_q  & \Mux47~4_combout )) ) )

	.dataa(gnd),
	.datab(!cursor_row[3]),
	.datac(!\cursor_col[1]~DUPLICATE_q ),
	.datad(!\Mux47~4_combout ),
	.datae(gnd),
	.dataf(!\Mux47~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux47~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux47~5 .extended_lut = "off";
defparam \Mux47~5 .lut_mask = 64'h00300030CCFCCCFC;
defparam \Mux47~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N54
cyclonev_lcell_comb \fixedBoard~85 (
// Equation(s):
// \fixedBoard~85_combout  = ( cursor_row[3] & ( (!\Mux47~5_combout  & ((!\Mux48~4_combout ) # (\cursor_col[3]~DUPLICATE_q ))) ) ) # ( !cursor_row[3] & ( (!\Mux48~0_combout  & !\Mux47~5_combout ) ) )

	.dataa(!\Mux48~4_combout ),
	.datab(!\cursor_col[3]~DUPLICATE_q ),
	.datac(!\Mux48~0_combout ),
	.datad(!\Mux47~5_combout ),
	.datae(gnd),
	.dataf(!cursor_row[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~85 .extended_lut = "off";
defparam \fixedBoard~85 .lut_mask = 64'hF000F000BB00BB00;
defparam \fixedBoard~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N0
cyclonev_lcell_comb \fixedBoard~86 (
// Equation(s):
// \fixedBoard~86_combout  = ( sw_press[3] & ( \Mux49~5_combout  & ( (\fixedBoard~85_combout  & (sw_press[1] & \Mux50~4_combout )) ) ) ) # ( !sw_press[3] & ( \Mux49~5_combout  & ( (\fixedBoard~85_combout  & (sw_press[1] & \Mux50~4_combout )) ) ) ) # ( 
// sw_press[3] & ( !\Mux49~5_combout  & ( (\fixedBoard~85_combout  & (!sw_press[1] & (!\Mux50~4_combout  $ (!sw_press[2])))) ) ) ) # ( !sw_press[3] & ( !\Mux49~5_combout  & ( (\fixedBoard~85_combout  & (!sw_press[1] & (!\Mux50~4_combout  & sw_press[2]))) ) ) 
// )

	.dataa(!\fixedBoard~85_combout ),
	.datab(!sw_press[1]),
	.datac(!\Mux50~4_combout ),
	.datad(!sw_press[2]),
	.datae(!sw_press[3]),
	.dataf(!\Mux49~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~86 .extended_lut = "off";
defparam \fixedBoard~86 .lut_mask = 64'h0040044001010101;
defparam \fixedBoard~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N57
cyclonev_lcell_comb \Mux48~5 (
// Equation(s):
// \Mux48~5_combout  = ( \cursor_col[3]~DUPLICATE_q  & ( (!cursor_row[3] & \Mux48~0_combout ) ) ) # ( !\cursor_col[3]~DUPLICATE_q  & ( (!cursor_row[3] & ((\Mux48~0_combout ))) # (cursor_row[3] & (\Mux48~4_combout )) ) )

	.dataa(!\Mux48~4_combout ),
	.datab(gnd),
	.datac(!cursor_row[3]),
	.datad(!\Mux48~0_combout ),
	.datae(gnd),
	.dataf(!\cursor_col[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux48~5 .extended_lut = "off";
defparam \Mux48~5 .lut_mask = 64'h05F505F500F000F0;
defparam \Mux48~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N48
cyclonev_lcell_comb \fixedBoard~82 (
// Equation(s):
// \fixedBoard~82_combout  = ( !sw_press[4] & ( \Mux47~5_combout  & ( (!sw_press[5] & \sudokuBoard~0_combout ) ) ) )

	.dataa(!sw_press[5]),
	.datab(gnd),
	.datac(!\sudokuBoard~0_combout ),
	.datad(gnd),
	.datae(!sw_press[4]),
	.dataf(!\Mux47~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~82 .extended_lut = "off";
defparam \fixedBoard~82 .lut_mask = 64'h000000000A0A0000;
defparam \fixedBoard~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N30
cyclonev_lcell_comb \fixedBoard~83 (
// Equation(s):
// \fixedBoard~83_combout  = ( sw_press[9] & ( \fixedBoard~82_combout  & ( (!\Mux48~5_combout  & (\Mux49~5_combout  & (!\Mux50~4_combout  $ (!sw_press[8])))) ) ) ) # ( !sw_press[9] & ( \fixedBoard~82_combout  & ( (!\Mux50~4_combout  & (!\Mux48~5_combout  & 
// (\Mux49~5_combout  & sw_press[8]))) ) ) )

	.dataa(!\Mux50~4_combout ),
	.datab(!\Mux48~5_combout ),
	.datac(!\Mux49~5_combout ),
	.datad(!sw_press[8]),
	.datae(!sw_press[9]),
	.dataf(!\fixedBoard~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~83 .extended_lut = "off";
defparam \fixedBoard~83 .lut_mask = 64'h0000000000080408;
defparam \fixedBoard~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y3_N3
cyclonev_lcell_comb \fixedBoard~84 (
// Equation(s):
// \fixedBoard~84_combout  = ( !\Mux47~5_combout  & ( \Mux48~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mux48~5_combout ),
	.datad(gnd),
	.datae(!\Mux47~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~84 .extended_lut = "off";
defparam \fixedBoard~84 .lut_mask = 64'h0F0F00000F0F0000;
defparam \fixedBoard~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N10
dffeas \fixedBoard[7][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[7][8]~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[7][8] .is_wysiwyg = "true";
defparam \fixedBoard[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N3
cyclonev_lcell_comb \Decoder2~3 (
// Equation(s):
// \Decoder2~3_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & \cursor_col[3]~DUPLICATE_q )) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cursor_col[2]~DUPLICATE_q ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~3 .extended_lut = "off";
defparam \Decoder2~3 .lut_mask = 64'h00A000A000000000;
defparam \Decoder2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N15
cyclonev_lcell_comb \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = ( cursor_row[1] & ( (cursor_row[0] & (\cursor_row[2]~DUPLICATE_q  & !cursor_row[3])) ) )

	.dataa(!cursor_row[0]),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!cursor_row[3]),
	.datae(gnd),
	.dataf(!cursor_row[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~2 .extended_lut = "off";
defparam \Decoder1~2 .lut_mask = 64'h0000000011001100;
defparam \Decoder1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N45
cyclonev_lcell_comb \fixedBoard~77 (
// Equation(s):
// \fixedBoard~77_combout  = ( \Decoder1~2_combout  & ( \Decoder2~3_combout  ) )

	.dataa(!\Decoder2~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~77 .extended_lut = "off";
defparam \fixedBoard~77 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N9
cyclonev_lcell_comb \fixedBoard[7][8]~158 (
// Equation(s):
// \fixedBoard[7][8]~158_combout  = ( \fixedBoard[7][8]~q  & ( \fixedBoard~77_combout  & ( (((!\sudokuBoard[8][8][2]~1_combout ) # (\Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout )) # (state[1]) ) ) ) # ( !\fixedBoard[7][8]~q  & ( 
// \fixedBoard~77_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & \Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[7][8]~q  & ( !\fixedBoard~77_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (\Decoder0~1_combout )) # (state[1]) ) ) ) # ( !\fixedBoard[7][8]~q  & ( !\fixedBoard~77_combout  & ( (!state[1] & (\sudokuBoard[8][8][2]~1_combout  & \Decoder0~1_combout )) ) ) )

	.dataa(!state[1]),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\Decoder0~1_combout ),
	.datae(!\fixedBoard[7][8]~q ),
	.dataf(!\fixedBoard~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[7][8]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[7][8]~158 .extended_lut = "off";
defparam \fixedBoard[7][8]~158 .lut_mask = 64'h000AF5FF030BF7FF;
defparam \fixedBoard[7][8]~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N11
dffeas \fixedBoard[7][8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[7][8]~158_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[7][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[7][8]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[7][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N57
cyclonev_lcell_comb \Mux73~0 (
// Equation(s):
// \Mux73~0_combout  = ( !\level[0]~DUPLICATE_q  & ( (!state[1] & !level[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[1]),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\level[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux73~0 .extended_lut = "off";
defparam \Mux73~0 .lut_mask = 64'hF000F00000000000;
defparam \Mux73~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N51
cyclonev_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (\cursor_col[2]~DUPLICATE_q  & \cursor_col[0]~DUPLICATE_q )) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~0 .extended_lut = "off";
defparam \Decoder2~0 .lut_mask = 64'h0000000000220022;
defparam \Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N15
cyclonev_lcell_comb \fixedBoard~14 (
// Equation(s):
// \fixedBoard~14_combout  = ( \Decoder2~0_combout  & ( \Decoder1~2_combout  ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~14 .extended_lut = "off";
defparam \fixedBoard~14 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N9
cyclonev_lcell_comb \fixedBoard[7][7]~162 (
// Equation(s):
// \fixedBoard[7][7]~162_combout  = ( \fixedBoard[7][7]~q  & ( \fixedBoard~14_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1]) # (\fixedBoard[8][2]~87_combout )) # (\Mux73~0_combout )) ) ) ) # ( !\fixedBoard[7][7]~q  & ( \fixedBoard~14_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[7][7]~q  & ( !\fixedBoard~14_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout )) ) ) ) # ( 
// !\fixedBoard[7][7]~q  & ( !\fixedBoard~14_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\Mux73~0_combout ),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!state[1]),
	.datae(!\fixedBoard[7][7]~q ),
	.dataf(!\fixedBoard~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[7][7]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[7][7]~162 .extended_lut = "off";
defparam \fixedBoard[7][7]~162 .lut_mask = 64'h1111BBFF1515BFFF;
defparam \fixedBoard[7][7]~162 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N11
dffeas \fixedBoard[7][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[7][7]~162_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[7][7] .is_wysiwyg = "true";
defparam \fixedBoard[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N33
cyclonev_lcell_comb \Decoder2~2 (
// Equation(s):
// \Decoder2~2_combout  = ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (!\cursor_col[0]~DUPLICATE_q  & \cursor_col[2]~DUPLICATE_q )) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cursor_col[0]~DUPLICATE_q ),
	.datad(!\cursor_col[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~2 .extended_lut = "off";
defparam \Decoder2~2 .lut_mask = 64'h0000000000A000A0;
defparam \Decoder2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N30
cyclonev_lcell_comb \fixedBoard~5 (
// Equation(s):
// \fixedBoard~5_combout  = ( \Decoder2~2_combout  & ( \Decoder1~2_combout  ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~5 .extended_lut = "off";
defparam \fixedBoard~5 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N45
cyclonev_lcell_comb \fixedBoard[7][6]~161 (
// Equation(s):
// \fixedBoard[7][6]~161_combout  = ( \fixedBoard[7][6]~q  & ( \fixedBoard[8][2]~87_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\fixedBoard~5_combout ))) # (\Decoder0~0_combout ) ) ) ) # ( !\fixedBoard[7][6]~q  & ( 
// \fixedBoard[8][2]~87_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~0_combout  & !state[1])) # (\fixedBoard~5_combout ))) ) ) ) # ( \fixedBoard[7][6]~q  & ( !\fixedBoard[8][2]~87_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~0_combout ) ) ) ) # ( !\fixedBoard[7][6]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (\Decoder0~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & !state[1])) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\fixedBoard~5_combout ),
	.datad(!state[1]),
	.datae(!\fixedBoard[7][6]~q ),
	.dataf(!\fixedBoard[8][2]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[7][6]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[7][6]~161 .extended_lut = "off";
defparam \fixedBoard[7][6]~161 .lut_mask = 64'h1100DDFF1303DFFF;
defparam \fixedBoard[7][6]~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N46
dffeas \fixedBoard[7][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[7][6]~161_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[7][6] .is_wysiwyg = "true";
defparam \fixedBoard[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N39
cyclonev_lcell_comb \Decoder2~5 (
// Equation(s):
// \Decoder2~5_combout  = ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[3]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & !\cursor_col[0]~DUPLICATE_q )) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~5 .extended_lut = "off";
defparam \Decoder2~5 .lut_mask = 64'h0000000088008800;
defparam \Decoder2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N33
cyclonev_lcell_comb \fixedBoard~18 (
// Equation(s):
// \fixedBoard~18_combout  = ( \Decoder2~5_combout  & ( \Decoder1~2_combout  ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~18 .extended_lut = "off";
defparam \fixedBoard~18 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N0
cyclonev_lcell_comb \fixedBoard[7][2]~165 (
// Equation(s):
// \fixedBoard[7][2]~165_combout  = ( \fixedBoard[7][2]~q  & ( \fixedBoard~18_combout  & ( (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (\Mux73~0_combout )) # (state[1]) ) ) ) # ( !\fixedBoard[7][2]~q  & ( \fixedBoard~18_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[7][2]~q  & ( !\fixedBoard~18_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (\Mux73~0_combout )) # (state[1]) ) ) ) # ( 
// !\fixedBoard[7][2]~q  & ( !\fixedBoard~18_combout  & ( (\Mux73~0_combout  & \sudokuBoard[8][8][2]~1_combout ) ) ) )

	.dataa(!state[1]),
	.datab(!\Mux73~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[7][2]~q ),
	.dataf(!\fixedBoard~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[7][2]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[7][2]~165 .extended_lut = "off";
defparam \fixedBoard[7][2]~165 .lut_mask = 64'h0303F7F7030FF7FF;
defparam \fixedBoard[7][2]~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N1
dffeas \fixedBoard[7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[7][2]~165_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[7][2] .is_wysiwyg = "true";
defparam \fixedBoard[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N27
cyclonev_lcell_comb \Decoder2~7 (
// Equation(s):
// \Decoder2~7_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (\cursor_col[0]~DUPLICATE_q  & !\cursor_col[3]~DUPLICATE_q )) ) )

	.dataa(!\cursor_col[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cursor_col[0]~DUPLICATE_q ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~7 .extended_lut = "off";
defparam \Decoder2~7 .lut_mask = 64'h0A000A0000000000;
defparam \Decoder2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N30
cyclonev_lcell_comb \fixedBoard~78 (
// Equation(s):
// \fixedBoard~78_combout  = (\Decoder1~2_combout  & \Decoder2~7_combout )

	.dataa(!\Decoder1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Decoder2~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~78 .extended_lut = "off";
defparam \fixedBoard~78 .lut_mask = 64'h0055005500550055;
defparam \fixedBoard~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N18
cyclonev_lcell_comb \fixedBoard[7][1]~164 (
// Equation(s):
// \fixedBoard[7][1]~164_combout  = ( \fixedBoard[7][1]~q  & ( \fixedBoard~78_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[7][1]~q  & ( \fixedBoard~78_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[7][1]~q  & ( !\fixedBoard~78_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[7][1]~q  & ( !\fixedBoard~78_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!level[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[7][1]~q ),
	.dataf(!\fixedBoard~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[7][1]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[7][1]~164 .extended_lut = "off";
defparam \fixedBoard[7][1]~164 .lut_mask = 64'h4040FBFB4055FBFF;
defparam \fixedBoard[7][1]~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N19
dffeas \fixedBoard[7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[7][1]~164_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[7][1] .is_wysiwyg = "true";
defparam \fixedBoard[7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N36
cyclonev_lcell_comb \Decoder2~8 (
// Equation(s):
// \Decoder2~8_combout  = ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (\cursor_col[0]~DUPLICATE_q  & !\cursor_col[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\cursor_col[0]~DUPLICATE_q ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~8 .extended_lut = "off";
defparam \Decoder2~8 .lut_mask = 64'h000000000C000C00;
defparam \Decoder2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N48
cyclonev_lcell_comb \fixedBoard~57 (
// Equation(s):
// \fixedBoard~57_combout  = ( \Decoder1~2_combout  & ( \Decoder2~8_combout  ) )

	.dataa(!\Decoder2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~57 .extended_lut = "off";
defparam \fixedBoard~57 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N27
cyclonev_lcell_comb \fixedBoard[7][3]~166 (
// Equation(s):
// \fixedBoard[7][3]~166_combout  = ( \fixedBoard[7][3]~q  & ( \fixedBoard~57_combout  & ( (!\level[0]~DUPLICATE_q ) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[7][3]~q  & ( 
// \fixedBoard~57_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!\level[0]~DUPLICATE_q  & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[7][3]~q  & ( !\fixedBoard~57_combout  & ( (!\level[0]~DUPLICATE_q ) # 
// ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[7][3]~q  & ( !\fixedBoard~57_combout  & ( (!\level[0]~DUPLICATE_q  & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[7][3]~q ),
	.dataf(!\fixedBoard~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[7][3]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[7][3]~166 .extended_lut = "off";
defparam \fixedBoard[7][3]~166 .lut_mask = 64'h0808FBFB080FFBFF;
defparam \fixedBoard[7][3]~166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N28
dffeas \fixedBoard[7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[7][3]~166_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[7][3] .is_wysiwyg = "true";
defparam \fixedBoard[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N33
cyclonev_lcell_comb \fixedBoard~4 (
// Equation(s):
// \fixedBoard~4_combout  = ( \Decoder2~4_combout  & ( \Decoder1~2_combout  ) )

	.dataa(!\Decoder1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~4 .extended_lut = "off";
defparam \fixedBoard~4 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N12
cyclonev_lcell_comb \fixedBoard[7][0]~163 (
// Equation(s):
// \fixedBoard[7][0]~163_combout  = ( \fixedBoard[7][0]~q  & ( \fixedBoard[8][2]~87_combout  & ( (((!\sudokuBoard[8][8][2]~1_combout ) # (!level[1])) # (state[1])) # (\fixedBoard~4_combout ) ) ) ) # ( !\fixedBoard[7][0]~q  & ( \fixedBoard[8][2]~87_combout  & 
// ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard~4_combout ))) ) ) ) # ( \fixedBoard[7][0]~q  & ( !\fixedBoard[8][2]~87_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (!level[1])) # (state[1]) ) ) ) # ( 
// !\fixedBoard[7][0]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (!state[1] & (\sudokuBoard[8][8][2]~1_combout  & !level[1])) ) ) )

	.dataa(!\fixedBoard~4_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!level[1]),
	.datae(!\fixedBoard[7][0]~q ),
	.dataf(!\fixedBoard[8][2]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[7][0]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[7][0]~163 .extended_lut = "off";
defparam \fixedBoard[7][0]~163 .lut_mask = 64'h0C00FFF30D05FFF7;
defparam \fixedBoard[7][0]~163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N13
dffeas \fixedBoard[7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[7][0]~163_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[7][0] .is_wysiwyg = "true";
defparam \fixedBoard[7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N30
cyclonev_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[7][0]~q ))) # (\cursor_col[0]~DUPLICATE_q  & ((((\fixedBoard[7][1]~q ))) # (\cursor_col[2]~DUPLICATE_q ))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[7][2]~q ))) # (\cursor_col[0]~DUPLICATE_q  & ((((\fixedBoard[7][3]~q ))) # (\cursor_col[2]~DUPLICATE_q ))) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\fixedBoard[7][2]~q ),
	.datad(!\fixedBoard[7][1]~q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\fixedBoard[7][3]~q ),
	.datag(!\fixedBoard[7][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~5 .extended_lut = "on";
defparam \Mux2~5 .lut_mask = 64'h195D1919195D5D5D;
defparam \Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N21
cyclonev_lcell_comb \Decoder2~6 (
// Equation(s):
// \Decoder2~6_combout  = ( \cursor_col[2]~DUPLICATE_q  & ( (!\cursor_col[1]~DUPLICATE_q  & (\cursor_col[0]~DUPLICATE_q  & !\cursor_col[3]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cursor_col[1]~DUPLICATE_q ),
	.datac(!\cursor_col[0]~DUPLICATE_q ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~6 .extended_lut = "off";
defparam \Decoder2~6 .lut_mask = 64'h000000000C000C00;
defparam \Decoder2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N51
cyclonev_lcell_comb \fixedBoard~58 (
// Equation(s):
// \fixedBoard~58_combout  = ( \Decoder1~2_combout  & ( \Decoder2~6_combout  ) )

	.dataa(!\Decoder2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~58 .extended_lut = "off";
defparam \fixedBoard~58 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N57
cyclonev_lcell_comb \fixedBoard[7][5]~160 (
// Equation(s):
// \fixedBoard[7][5]~160_combout  = ( \fixedBoard[7][5]~q  & ( \fixedBoard[8][2]~87_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!\level[0]~DUPLICATE_q ) # (\fixedBoard~58_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[7][5]~q  & ( 
// \fixedBoard[8][2]~87_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !\level[0]~DUPLICATE_q )) # (\fixedBoard~58_combout ))) ) ) ) # ( \fixedBoard[7][5]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((!\level[0]~DUPLICATE_q ) # (state[1])) ) ) ) # ( !\fixedBoard[7][5]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !\level[0]~DUPLICATE_q )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard~58_combout ),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(!\fixedBoard[7][5]~q ),
	.dataf(!\fixedBoard[8][2]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[7][5]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[7][5]~160 .extended_lut = "off";
defparam \fixedBoard[7][5]~160 .lut_mask = 64'h4400FFBB4505FFBF;
defparam \fixedBoard[7][5]~160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N58
dffeas \fixedBoard[7][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[7][5]~160_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[7][5] .is_wysiwyg = "true";
defparam \fixedBoard[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N54
cyclonev_lcell_comb \Decoder2~1 (
// Equation(s):
// \Decoder2~1_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (\cursor_col[2]~DUPLICATE_q  & (!\cursor_col[3]~DUPLICATE_q  & !\cursor_col[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\cursor_col[3]~DUPLICATE_q ),
	.datad(!\cursor_col[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cursor_col[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~1 .extended_lut = "off";
defparam \Decoder2~1 .lut_mask = 64'h3000300000000000;
defparam \Decoder2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N0
cyclonev_lcell_comb \fixedBoard~19 (
// Equation(s):
// \fixedBoard~19_combout  = ( \Decoder1~2_combout  & ( \Decoder2~1_combout  ) )

	.dataa(!\Decoder2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~19 .extended_lut = "off";
defparam \fixedBoard~19 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N21
cyclonev_lcell_comb \fixedBoard[7][4]~159 (
// Equation(s):
// \fixedBoard[7][4]~159_combout  = ( \fixedBoard[7][4]~q  & ( \fixedBoard~19_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~1_combout ) # (state[1])) # (\fixedBoard[8][2]~87_combout )) ) ) ) # ( !\fixedBoard[7][4]~q  & ( 
// \fixedBoard~19_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & \Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[7][4]~q  & ( !\fixedBoard~19_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((\Decoder0~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[7][4]~q  & ( !\fixedBoard~19_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & \Decoder0~1_combout )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!state[1]),
	.datad(!\Decoder0~1_combout ),
	.datae(!\fixedBoard[7][4]~q ),
	.dataf(!\fixedBoard~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[7][4]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[7][4]~159 .extended_lut = "off";
defparam \fixedBoard[7][4]~159 .lut_mask = 64'h0050AFFF1151BFFF;
defparam \fixedBoard[7][4]~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y6_N22
dffeas \fixedBoard[7][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[7][4]~159_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[7][4] .is_wysiwyg = "true";
defparam \fixedBoard[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N48
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & ((((\Mux2~5_combout ))))) # (\cursor_col[2]~DUPLICATE_q  & (((!\Mux2~5_combout  & (\fixedBoard[7][4]~q )) # (\Mux2~5_combout  & ((\fixedBoard[7][5]~q )))))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & ((((\Mux2~5_combout ))))) # (\cursor_col[2]~DUPLICATE_q  & ((!\Mux2~5_combout  & (((\fixedBoard[7][6]~q )))) # (\Mux2~5_combout  & (\fixedBoard[7][7]~q )))) ) )

	.dataa(!\cursor_col[2]~DUPLICATE_q ),
	.datab(!\fixedBoard[7][7]~q ),
	.datac(!\fixedBoard[7][6]~q ),
	.datad(!\Mux2~5_combout ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\fixedBoard[7][5]~q ),
	.datag(!\fixedBoard[7][4]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "on";
defparam \Mux2~0 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N27
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \Mux2~0_combout  & ( (!\cursor_col[3]~DUPLICATE_q ) # (\fixedBoard[7][8]~DUPLICATE_q ) ) ) # ( !\Mux2~0_combout  & ( (\cursor_col[3]~DUPLICATE_q  & \fixedBoard[7][8]~DUPLICATE_q ) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fixedBoard[7][8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N12
cyclonev_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = (!cursor_row[0] & (\cursor_row[2]~DUPLICATE_q  & (cursor_row[1] & !cursor_row[3])))

	.dataa(!cursor_row[0]),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(!cursor_row[1]),
	.datad(!cursor_row[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~1 .extended_lut = "off";
defparam \Decoder1~1 .lut_mask = 64'h0200020002000200;
defparam \Decoder1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N24
cyclonev_lcell_comb \fixedBoard~3 (
// Equation(s):
// \fixedBoard~3_combout  = (\Decoder1~1_combout  & \Decoder2~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~1_combout ),
	.datad(!\Decoder2~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~3 .extended_lut = "off";
defparam \fixedBoard~3 .lut_mask = 64'h000F000F000F000F;
defparam \fixedBoard~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N9
cyclonev_lcell_comb \fixedBoard[6][8]~167 (
// Equation(s):
// \fixedBoard[6][8]~167_combout  = ( \fixedBoard[6][8]~q  & ( \fixedBoard[8][2]~87_combout  & ( (!level[1]) # (((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) # (\fixedBoard~3_combout )) ) ) ) # ( !\fixedBoard[6][8]~q  & ( \fixedBoard[8][2]~87_combout  & 
// ( (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard~3_combout ))) ) ) ) # ( \fixedBoard[6][8]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (!level[1]) # ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( 
// !\fixedBoard[6][8]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (!level[1] & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!level[1]),
	.datab(!\fixedBoard~3_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[6][8]~q ),
	.dataf(!\fixedBoard[8][2]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[6][8]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[6][8]~167 .extended_lut = "off";
defparam \fixedBoard[6][8]~167 .lut_mask = 64'h00A0FFAF00B3FFBF;
defparam \fixedBoard[6][8]~167 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N10
dffeas \fixedBoard[6][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[6][8]~167_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[6][8] .is_wysiwyg = "true";
defparam \fixedBoard[6][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N39
cyclonev_lcell_comb \fixedBoard~73 (
// Equation(s):
// \fixedBoard~73_combout  = ( \Decoder2~5_combout  & ( \Decoder1~1_combout  ) )

	.dataa(!\Decoder1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~73 .extended_lut = "off";
defparam \fixedBoard~73 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N39
cyclonev_lcell_comb \fixedBoard[6][2]~152 (
// Equation(s):
// \fixedBoard[6][2]~152_combout  = ( \fixedBoard[6][2]~q  & ( \fixedBoard~73_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1]) # (\fixedBoard[8][2]~87_combout )) # (\Mux73~0_combout )) ) ) ) # ( !\fixedBoard[6][2]~q  & ( \fixedBoard~73_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[6][2]~q  & ( !\fixedBoard~73_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout )) ) ) ) # ( 
// !\fixedBoard[6][2]~q  & ( !\fixedBoard~73_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\Mux73~0_combout ),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!state[1]),
	.datae(!\fixedBoard[6][2]~q ),
	.dataf(!\fixedBoard~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[6][2]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[6][2]~152 .extended_lut = "off";
defparam \fixedBoard[6][2]~152 .lut_mask = 64'h1111BBFF1515BFFF;
defparam \fixedBoard[6][2]~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N40
dffeas \fixedBoard[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[6][2]~152_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[6][2] .is_wysiwyg = "true";
defparam \fixedBoard[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N30
cyclonev_lcell_comb \fixedBoard~12 (
// Equation(s):
// \fixedBoard~12_combout  = (\Decoder2~7_combout  & \Decoder1~1_combout )

	.dataa(gnd),
	.datab(!\Decoder2~7_combout ),
	.datac(!\Decoder1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~12 .extended_lut = "off";
defparam \fixedBoard~12 .lut_mask = 64'h0303030303030303;
defparam \fixedBoard~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N18
cyclonev_lcell_comb \fixedBoard[6][1]~151 (
// Equation(s):
// \fixedBoard[6][1]~151_combout  = ( \fixedBoard[6][1]~q  & ( \fixedBoard~12_combout  & ( (!level[1]) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[6][1]~q  & ( \fixedBoard~12_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[6][1]~q  & ( !\fixedBoard~12_combout  & ( (!level[1]) # ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( 
// !\fixedBoard[6][1]~q  & ( !\fixedBoard~12_combout  & ( (!level[1] & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!level[1]),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[6][1]~q ),
	.dataf(!\fixedBoard~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[6][1]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[6][1]~151 .extended_lut = "off";
defparam \fixedBoard[6][1]~151 .lut_mask = 64'h0808FBFB080FFBFF;
defparam \fixedBoard[6][1]~151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N19
dffeas \fixedBoard[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[6][1]~151_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[6][1] .is_wysiwyg = "true";
defparam \fixedBoard[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N36
cyclonev_lcell_comb \fixedBoard~13 (
// Equation(s):
// \fixedBoard~13_combout  = (\Decoder1~1_combout  & \Decoder2~8_combout )

	.dataa(gnd),
	.datab(!\Decoder1~1_combout ),
	.datac(!\Decoder2~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~13 .extended_lut = "off";
defparam \fixedBoard~13 .lut_mask = 64'h0303030303030303;
defparam \fixedBoard~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N45
cyclonev_lcell_comb \fixedBoard[6][3]~153 (
// Equation(s):
// \fixedBoard[6][3]~153_combout  = ( \fixedBoard[6][3]~q  & ( \sudokuBoard[8][8][2]~1_combout  & ( (!level[1]) # (((\fixedBoard[8][2]~87_combout  & \fixedBoard~13_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[6][3]~q  & ( \sudokuBoard[8][8][2]~1_combout  
// & ( (!level[1] & ((!state[1]) # ((\fixedBoard[8][2]~87_combout  & \fixedBoard~13_combout )))) # (level[1] & (((\fixedBoard[8][2]~87_combout  & \fixedBoard~13_combout )))) ) ) ) # ( \fixedBoard[6][3]~q  & ( !\sudokuBoard[8][8][2]~1_combout  ) )

	.dataa(!level[1]),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\fixedBoard~13_combout ),
	.datae(!\fixedBoard[6][3]~q ),
	.dataf(!\sudokuBoard[8][8][2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[6][3]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[6][3]~153 .extended_lut = "off";
defparam \fixedBoard[6][3]~153 .lut_mask = 64'h0000FFFF888FBBBF;
defparam \fixedBoard[6][3]~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N46
dffeas \fixedBoard[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[6][3]~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[6][3] .is_wysiwyg = "true";
defparam \fixedBoard[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N48
cyclonev_lcell_comb \fixedBoard~11 (
// Equation(s):
// \fixedBoard~11_combout  = ( \Decoder1~1_combout  & ( \Decoder2~4_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~11 .extended_lut = "off";
defparam \fixedBoard~11 .lut_mask = 64'h0000000033333333;
defparam \fixedBoard~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N12
cyclonev_lcell_comb \fixedBoard[6][0]~150 (
// Equation(s):
// \fixedBoard[6][0]~150_combout  = ( \fixedBoard[6][0]~q  & ( \fixedBoard~11_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[6][0]~q  & ( \fixedBoard~11_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[6][0]~q  & ( !\fixedBoard~11_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[6][0]~q  & ( !\fixedBoard~11_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!level[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[6][0]~q ),
	.dataf(!\fixedBoard~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[6][0]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[6][0]~150 .extended_lut = "off";
defparam \fixedBoard[6][0]~150 .lut_mask = 64'h4040FBFB4055FBFF;
defparam \fixedBoard[6][0]~150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N13
dffeas \fixedBoard[6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[6][0]~150_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[6][0] .is_wysiwyg = "true";
defparam \fixedBoard[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N24
cyclonev_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[6][0]~q ))) # (\cursor_col[0]~DUPLICATE_q  & ((((\fixedBoard[6][1]~q ))) # (\cursor_col[2]~DUPLICATE_q ))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[6][2]~q ))) # (\cursor_col[0]~DUPLICATE_q  & ((((\fixedBoard[6][3]~q ))) # (\cursor_col[2]~DUPLICATE_q ))) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\fixedBoard[6][2]~q ),
	.datad(!\fixedBoard[6][1]~q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\fixedBoard[6][3]~q ),
	.datag(!\fixedBoard[6][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~5 .extended_lut = "on";
defparam \Mux3~5 .lut_mask = 64'h195D1919195D5D5D;
defparam \Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N15
cyclonev_lcell_comb \fixedBoard~76 (
// Equation(s):
// \fixedBoard~76_combout  = ( \Decoder1~1_combout  & ( \Decoder2~0_combout  ) )

	.dataa(!\Decoder2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~76 .extended_lut = "off";
defparam \fixedBoard~76 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N21
cyclonev_lcell_comb \fixedBoard[6][7]~157 (
// Equation(s):
// \fixedBoard[6][7]~157_combout  = ( \fixedBoard[6][7]~q  & ( \fixedBoard~76_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~1_combout ) # (state[1])) # (\fixedBoard[8][2]~87_combout )) ) ) ) # ( !\fixedBoard[6][7]~q  & ( 
// \fixedBoard~76_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & \Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[6][7]~q  & ( !\fixedBoard~76_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((\Decoder0~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[6][7]~q  & ( !\fixedBoard~76_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & \Decoder0~1_combout )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!state[1]),
	.datad(!\Decoder0~1_combout ),
	.datae(!\fixedBoard[6][7]~q ),
	.dataf(!\fixedBoard~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[6][7]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[6][7]~157 .extended_lut = "off";
defparam \fixedBoard[6][7]~157 .lut_mask = 64'h0050AFFF1151BFFF;
defparam \fixedBoard[6][7]~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N22
dffeas \fixedBoard[6][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[6][7]~157_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[6][7] .is_wysiwyg = "true";
defparam \fixedBoard[6][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N12
cyclonev_lcell_comb \fixedBoard~2 (
// Equation(s):
// \fixedBoard~2_combout  = ( \Decoder2~2_combout  & ( \Decoder1~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~2 .extended_lut = "off";
defparam \fixedBoard~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N51
cyclonev_lcell_comb \fixedBoard[6][6]~156 (
// Equation(s):
// \fixedBoard[6][6]~156_combout  = ( \fixedBoard[6][6]~q  & ( \fixedBoard[8][2]~87_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!\level[0]~DUPLICATE_q ) # (state[1])) # (\fixedBoard~2_combout )) ) ) ) # ( !\fixedBoard[6][6]~q  & ( 
// \fixedBoard[8][2]~87_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !\level[0]~DUPLICATE_q )) # (\fixedBoard~2_combout ))) ) ) ) # ( \fixedBoard[6][6]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((!\level[0]~DUPLICATE_q ) # (state[1])) ) ) ) # ( !\fixedBoard[6][6]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !\level[0]~DUPLICATE_q )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard~2_combout ),
	.datac(!state[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(!\fixedBoard[6][6]~q ),
	.dataf(!\fixedBoard[8][2]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[6][6]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[6][6]~156 .extended_lut = "off";
defparam \fixedBoard[6][6]~156 .lut_mask = 64'h5000FFAF5111FFBF;
defparam \fixedBoard[6][6]~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N52
dffeas \fixedBoard[6][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[6][6]~156_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[6][6] .is_wysiwyg = "true";
defparam \fixedBoard[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N42
cyclonev_lcell_comb \fixedBoard~17 (
// Equation(s):
// \fixedBoard~17_combout  = ( \Decoder2~6_combout  & ( \Decoder1~1_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~17 .extended_lut = "off";
defparam \fixedBoard~17 .lut_mask = 64'h0000000033333333;
defparam \fixedBoard~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N48
cyclonev_lcell_comb \fixedBoard[6][5]~155 (
// Equation(s):
// \fixedBoard[6][5]~155_combout  = ( \fixedBoard[6][5]~q  & ( \fixedBoard~17_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # ((\fixedBoard[8][2]~87_combout ) # (state[1]))) ) ) ) # ( !\fixedBoard[6][5]~q  & ( \fixedBoard~17_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[6][5]~q  & ( !\fixedBoard~17_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[6][5]~q  & ( !\fixedBoard~17_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!level[1] & !state[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!level[1]),
	.datac(!state[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[6][5]~q ),
	.dataf(!\fixedBoard~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[6][5]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[6][5]~155 .extended_lut = "off";
defparam \fixedBoard[6][5]~155 .lut_mask = 64'h4040EFEF4055EFFF;
defparam \fixedBoard[6][5]~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N49
dffeas \fixedBoard[6][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[6][5]~155_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[6][5] .is_wysiwyg = "true";
defparam \fixedBoard[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N39
cyclonev_lcell_comb \fixedBoard~1 (
// Equation(s):
// \fixedBoard~1_combout  = ( \Decoder2~1_combout  & ( \Decoder1~1_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder1~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~1 .extended_lut = "off";
defparam \fixedBoard~1 .lut_mask = 64'h0000000033333333;
defparam \fixedBoard~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N45
cyclonev_lcell_comb \fixedBoard[6][4]~154 (
// Equation(s):
// \fixedBoard[6][4]~154_combout  = ( \fixedBoard[6][4]~q  & ( \fixedBoard~1_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1]) # (\fixedBoard[8][2]~87_combout )) # (\Mux73~0_combout )) ) ) ) # ( !\fixedBoard[6][4]~q  & ( \fixedBoard~1_combout  
// & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[6][4]~q  & ( !\fixedBoard~1_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout )) ) ) ) # ( 
// !\fixedBoard[6][4]~q  & ( !\fixedBoard~1_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\Mux73~0_combout ),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!state[1]),
	.datae(!\fixedBoard[6][4]~q ),
	.dataf(!\fixedBoard~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[6][4]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[6][4]~154 .extended_lut = "off";
defparam \fixedBoard[6][4]~154 .lut_mask = 64'h1111BBFF1515BFFF;
defparam \fixedBoard[6][4]~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N46
dffeas \fixedBoard[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[6][4]~154_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[6][4] .is_wysiwyg = "true";
defparam \fixedBoard[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N54
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\Mux3~5_combout  & (((\fixedBoard[6][4]~q  & ((\cursor_col[2]~DUPLICATE_q )))))) # (\Mux3~5_combout  & ((((!\cursor_col[2]~DUPLICATE_q ) # (\fixedBoard[6][5]~q ))))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\Mux3~5_combout  & (((\fixedBoard[6][6]~q  & ((\cursor_col[2]~DUPLICATE_q )))))) # (\Mux3~5_combout  & ((((!\cursor_col[2]~DUPLICATE_q ))) # (\fixedBoard[6][7]~q ))) ) )

	.dataa(!\Mux3~5_combout ),
	.datab(!\fixedBoard[6][7]~q ),
	.datac(!\fixedBoard[6][6]~q ),
	.datad(!\fixedBoard[6][5]~q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(!\fixedBoard[6][4]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "on";
defparam \Mux3~0 .lut_mask = 64'h555555550A5F1B1B;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N45
cyclonev_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ( \cursor_col[3]~DUPLICATE_q  & ( \fixedBoard[6][8]~q  ) ) # ( !\cursor_col[3]~DUPLICATE_q  & ( \Mux3~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard[6][8]~q ),
	.datad(!\Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\cursor_col[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~4 .extended_lut = "off";
defparam \Mux3~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N6
cyclonev_lcell_comb \Decoder1~7 (
// Equation(s):
// \Decoder1~7_combout  = (!cursor_row[0] & (!\cursor_row[2]~DUPLICATE_q  & (cursor_row[1] & !cursor_row[3])))

	.dataa(!cursor_row[0]),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(!cursor_row[1]),
	.datad(!cursor_row[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~7 .extended_lut = "off";
defparam \Decoder1~7 .lut_mask = 64'h0800080008000800;
defparam \Decoder1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N42
cyclonev_lcell_comb \fixedBoard~29 (
// Equation(s):
// \fixedBoard~29_combout  = ( \Decoder1~7_combout  & ( \Decoder2~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder2~3_combout ),
	.datad(gnd),
	.datae(!\Decoder1~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~29 .extended_lut = "off";
defparam \fixedBoard~29 .lut_mask = 64'h00000F0F00000F0F;
defparam \fixedBoard~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N42
cyclonev_lcell_comb \fixedBoard[2][8]~149 (
// Equation(s):
// \fixedBoard[2][8]~149_combout  = ( \fixedBoard[2][8]~q  & ( \fixedBoard[8][2]~87_combout  & ( (!level[1]) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard~29_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[2][8]~q  & ( \fixedBoard[8][2]~87_combout  
// & ( (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard~29_combout ))) ) ) ) # ( \fixedBoard[2][8]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (!level[1]) # ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( 
// !\fixedBoard[2][8]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (!level[1] & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!level[1]),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\fixedBoard~29_combout ),
	.datae(!\fixedBoard[2][8]~q ),
	.dataf(!\fixedBoard[8][2]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[2][8]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[2][8]~149 .extended_lut = "off";
defparam \fixedBoard[2][8]~149 .lut_mask = 64'h0808FBFB080FFBFF;
defparam \fixedBoard[2][8]~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N43
dffeas \fixedBoard[2][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[2][8]~149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[2][8] .is_wysiwyg = "true";
defparam \fixedBoard[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N12
cyclonev_lcell_comb \fixedBoard~45 (
// Equation(s):
// \fixedBoard~45_combout  = ( \Decoder1~7_combout  & ( \Decoder2~5_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder2~5_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~45 .extended_lut = "off";
defparam \fixedBoard~45 .lut_mask = 64'h0000000033333333;
defparam \fixedBoard~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N24
cyclonev_lcell_comb \fixedBoard[2][2]~134 (
// Equation(s):
// \fixedBoard[2][2]~134_combout  = ( \fixedBoard[2][2]~q  & ( \fixedBoard~45_combout  & ( (!\level[0]~DUPLICATE_q ) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[2][2]~q  & ( 
// \fixedBoard~45_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!\level[0]~DUPLICATE_q  & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[2][2]~q  & ( !\fixedBoard~45_combout  & ( (!\level[0]~DUPLICATE_q ) # 
// ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[2][2]~q  & ( !\fixedBoard~45_combout  & ( (!\level[0]~DUPLICATE_q  & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[2][2]~q ),
	.dataf(!\fixedBoard~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[2][2]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[2][2]~134 .extended_lut = "off";
defparam \fixedBoard[2][2]~134 .lut_mask = 64'h0088FFBB008FFFBF;
defparam \fixedBoard[2][2]~134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N25
dffeas \fixedBoard[2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[2][2]~134_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[2][2] .is_wysiwyg = "true";
defparam \fixedBoard[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N24
cyclonev_lcell_comb \fixedBoard~62 (
// Equation(s):
// \fixedBoard~62_combout  = ( \Decoder1~7_combout  & ( \Decoder2~8_combout  ) )

	.dataa(!\Decoder2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~62 .extended_lut = "off";
defparam \fixedBoard~62 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N33
cyclonev_lcell_comb \fixedBoard[2][3]~135 (
// Equation(s):
// \fixedBoard[2][3]~135_combout  = ( \fixedBoard[2][3]~q  & ( \fixedBoard~62_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[2][3]~q  & ( \fixedBoard~62_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[2][3]~q  & ( !\fixedBoard~62_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[2][3]~q  & ( !\fixedBoard~62_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!level[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[2][3]~q ),
	.dataf(!\fixedBoard~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[2][3]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[2][3]~135 .extended_lut = "off";
defparam \fixedBoard[2][3]~135 .lut_mask = 64'h4040FBFB4055FBFF;
defparam \fixedBoard[2][3]~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N34
dffeas \fixedBoard[2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[2][3]~135_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[2][3] .is_wysiwyg = "true";
defparam \fixedBoard[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N9
cyclonev_lcell_comb \fixedBoard~67 (
// Equation(s):
// \fixedBoard~67_combout  = (\Decoder1~7_combout  & \Decoder2~7_combout )

	.dataa(!\Decoder1~7_combout ),
	.datab(gnd),
	.datac(!\Decoder2~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~67 .extended_lut = "off";
defparam \fixedBoard~67 .lut_mask = 64'h0505050505050505;
defparam \fixedBoard~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N18
cyclonev_lcell_comb \fixedBoard[2][1]~133 (
// Equation(s):
// \fixedBoard[2][1]~133_combout  = ( \fixedBoard[2][1]~q  & ( \fixedBoard~67_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1]) # (\Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout )) ) ) ) # ( !\fixedBoard[2][1]~q  & ( 
// \fixedBoard~67_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~1_combout  & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[2][1]~q  & ( !\fixedBoard~67_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # 
// (\Decoder0~1_combout )) ) ) ) # ( !\fixedBoard[2][1]~q  & ( !\fixedBoard~67_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\Decoder0~1_combout  & !state[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!\Decoder0~1_combout ),
	.datad(!state[1]),
	.datae(!\fixedBoard[2][1]~q ),
	.dataf(!\fixedBoard~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[2][1]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[2][1]~133 .extended_lut = "off";
defparam \fixedBoard[2][1]~133 .lut_mask = 64'h0500AFFF1511BFFF;
defparam \fixedBoard[2][1]~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N19
dffeas \fixedBoard[2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[2][1]~133_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[2][1] .is_wysiwyg = "true";
defparam \fixedBoard[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N3
cyclonev_lcell_comb \fixedBoard~26 (
// Equation(s):
// \fixedBoard~26_combout  = ( \Decoder1~7_combout  & ( \Decoder2~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder2~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~26 .extended_lut = "off";
defparam \fixedBoard~26 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N45
cyclonev_lcell_comb \fixedBoard[2][0]~132 (
// Equation(s):
// \fixedBoard[2][0]~132_combout  = ( \fixedBoard[2][0]~q  & ( \fixedBoard~26_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[2][0]~q  & ( \fixedBoard~26_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[2][0]~q  & ( !\fixedBoard~26_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[2][0]~q  & ( !\fixedBoard~26_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!level[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[2][0]~q ),
	.dataf(!\fixedBoard~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[2][0]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[2][0]~132 .extended_lut = "off";
defparam \fixedBoard[2][0]~132 .lut_mask = 64'h4040FBFB4055FBFF;
defparam \fixedBoard[2][0]~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N46
dffeas \fixedBoard[2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[2][0]~132_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[2][0] .is_wysiwyg = "true";
defparam \fixedBoard[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N36
cyclonev_lcell_comb \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[2][0]~q ))) # (\cursor_col[0]~DUPLICATE_q  & ((((\fixedBoard[2][1]~q ))) # (\cursor_col[2]~DUPLICATE_q ))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[2][2]~q ))) # (\cursor_col[0]~DUPLICATE_q  & ((((\fixedBoard[2][3]~q ))) # (\cursor_col[2]~DUPLICATE_q ))) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\fixedBoard[2][2]~q ),
	.datad(!\fixedBoard[2][3]~q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\fixedBoard[2][1]~q ),
	.datag(!\fixedBoard[2][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~5 .extended_lut = "on";
defparam \Mux7~5 .lut_mask = 64'h1919195D5D5D195D;
defparam \Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N0
cyclonev_lcell_comb \fixedBoard~28 (
// Equation(s):
// \fixedBoard~28_combout  = ( \Decoder1~7_combout  & ( \Decoder2~0_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder2~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~28 .extended_lut = "off";
defparam \fixedBoard~28 .lut_mask = 64'h0000000033333333;
defparam \fixedBoard~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N42
cyclonev_lcell_comb \fixedBoard[2][7]~139 (
// Equation(s):
// \fixedBoard[2][7]~139_combout  = ( \fixedBoard[2][7]~q  & ( \fixedBoard~28_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[2][7]~q  & ( \fixedBoard~28_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[2][7]~q  & ( !\fixedBoard~28_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[2][7]~q  & ( !\fixedBoard~28_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!level[1]),
	.datae(!\fixedBoard[2][7]~q ),
	.dataf(!\fixedBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[2][7]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[2][7]~139 .extended_lut = "off";
defparam \fixedBoard[2][7]~139 .lut_mask = 64'h4400FFBB4505FFBF;
defparam \fixedBoard[2][7]~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N43
dffeas \fixedBoard[2][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[2][7]~139_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[2][7] .is_wysiwyg = "true";
defparam \fixedBoard[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N54
cyclonev_lcell_comb \fixedBoard~38 (
// Equation(s):
// \fixedBoard~38_combout  = ( \Decoder1~7_combout  & ( \Decoder2~2_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~38 .extended_lut = "off";
defparam \fixedBoard~38 .lut_mask = 64'h0000000033333333;
defparam \fixedBoard~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N54
cyclonev_lcell_comb \fixedBoard[2][6]~138 (
// Equation(s):
// \fixedBoard[2][6]~138_combout  = ( \fixedBoard[2][6]~q  & ( \fixedBoard~38_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard[8][2]~87_combout ) # (state[1])) # (\Mux73~0_combout )) ) ) ) # ( !\fixedBoard[2][6]~q  & ( \fixedBoard~38_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[2][6]~q  & ( !\fixedBoard~38_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout )) ) ) ) # ( 
// !\fixedBoard[2][6]~q  & ( !\fixedBoard~38_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\Mux73~0_combout ),
	.datac(!state[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[2][6]~q ),
	.dataf(!\fixedBoard~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[2][6]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[2][6]~138 .extended_lut = "off";
defparam \fixedBoard[2][6]~138 .lut_mask = 64'h1111BFBF1155BFFF;
defparam \fixedBoard[2][6]~138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N55
dffeas \fixedBoard[2][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[2][6]~138_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[2][6] .is_wysiwyg = "true";
defparam \fixedBoard[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N33
cyclonev_lcell_comb \fixedBoard~27 (
// Equation(s):
// \fixedBoard~27_combout  = ( \Decoder1~7_combout  & ( \Decoder2~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder2~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~27 .extended_lut = "off";
defparam \fixedBoard~27 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N18
cyclonev_lcell_comb \fixedBoard[2][5]~137 (
// Equation(s):
// \fixedBoard[2][5]~137_combout  = ( \fixedBoard[2][5]~q  & ( \fixedBoard~27_combout  & ( ((!level[1]) # ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1]))) # (\fixedBoard[8][2]~87_combout ) ) ) ) # ( !\fixedBoard[2][5]~q  & ( \fixedBoard~27_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[2][5]~q  & ( !\fixedBoard~27_combout  & ( (!level[1]) # ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( 
// !\fixedBoard[2][5]~q  & ( !\fixedBoard~27_combout  & ( (!level[1] & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!\fixedBoard[8][2]~87_combout ),
	.datab(!level[1]),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[2][5]~q ),
	.dataf(!\fixedBoard~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[2][5]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[2][5]~137 .extended_lut = "off";
defparam \fixedBoard[2][5]~137 .lut_mask = 64'h00C0FFCF00D5FFDF;
defparam \fixedBoard[2][5]~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y8_N19
dffeas \fixedBoard[2][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[2][5]~137_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[2][5] .is_wysiwyg = "true";
defparam \fixedBoard[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N36
cyclonev_lcell_comb \fixedBoard~71 (
// Equation(s):
// \fixedBoard~71_combout  = ( \Decoder1~7_combout  & ( \Decoder2~1_combout  ) )

	.dataa(!\Decoder2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~71 .extended_lut = "off";
defparam \fixedBoard~71 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N45
cyclonev_lcell_comb \fixedBoard[2][4]~136 (
// Equation(s):
// \fixedBoard[2][4]~136_combout  = ( \fixedBoard[2][4]~q  & ( \fixedBoard~71_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((\Mux73~0_combout ) # (state[1]))) # (\fixedBoard[8][2]~87_combout ) ) ) ) # ( !\fixedBoard[2][4]~q  & ( \fixedBoard~71_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\Mux73~0_combout ) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[2][4]~q  & ( !\fixedBoard~71_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((\Mux73~0_combout ) # (state[1])) ) ) ) # ( 
// !\fixedBoard[2][4]~q  & ( !\fixedBoard~71_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\fixedBoard[8][2]~87_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\Mux73~0_combout ),
	.datae(!\fixedBoard[2][4]~q ),
	.dataf(!\fixedBoard~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[2][4]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[2][4]~136 .extended_lut = "off";
defparam \fixedBoard[2][4]~136 .lut_mask = 64'h0033CFFF1133DFFF;
defparam \fixedBoard[2][4]~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N46
dffeas \fixedBoard[2][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[2][4]~136_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[2][4] .is_wysiwyg = "true";
defparam \fixedBoard[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N24
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\Mux7~5_combout  & (((\fixedBoard[2][4]~q  & (\cursor_col[2]~DUPLICATE_q ))))) # (\Mux7~5_combout  & ((((!\cursor_col[2]~DUPLICATE_q ) # (\fixedBoard[2][5]~q ))))) ) ) # ( \cursor_col[1]~DUPLICATE_q  
// & ( (!\Mux7~5_combout  & (((\fixedBoard[2][6]~q  & (\cursor_col[2]~DUPLICATE_q ))))) # (\Mux7~5_combout  & ((((!\cursor_col[2]~DUPLICATE_q ))) # (\fixedBoard[2][7]~q ))) ) )

	.dataa(!\Mux7~5_combout ),
	.datab(!\fixedBoard[2][7]~q ),
	.datac(!\fixedBoard[2][6]~q ),
	.datad(!\cursor_col[2]~DUPLICATE_q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\fixedBoard[2][5]~q ),
	.datag(!\fixedBoard[2][4]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "on";
defparam \Mux7~0 .lut_mask = 64'h550A551B555F551B;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N33
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = ( \Mux7~0_combout  & ( (!\cursor_col[3]~DUPLICATE_q ) # (\fixedBoard[2][8]~q ) ) ) # ( !\Mux7~0_combout  & ( (\fixedBoard[2][8]~q  & \cursor_col[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard[2][8]~q ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N4
dffeas \fixedBoard[3][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[3][8]~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[3][8] .is_wysiwyg = "true";
defparam \fixedBoard[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N30
cyclonev_lcell_comb \Decoder1~4 (
// Equation(s):
// \Decoder1~4_combout  = ( cursor_row[1] & ( (!\cursor_row[2]~DUPLICATE_q  & (cursor_row[0] & !cursor_row[3])) ) )

	.dataa(gnd),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(!cursor_row[0]),
	.datad(!cursor_row[3]),
	.datae(gnd),
	.dataf(!cursor_row[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~4 .extended_lut = "off";
defparam \Decoder1~4 .lut_mask = 64'h000000000C000C00;
defparam \Decoder1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N39
cyclonev_lcell_comb \fixedBoard~63 (
// Equation(s):
// \fixedBoard~63_combout  = ( \Decoder2~3_combout  & ( \Decoder1~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Decoder2~3_combout ),
	.dataf(!\Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~63 .extended_lut = "off";
defparam \fixedBoard~63 .lut_mask = 64'h000000000000FFFF;
defparam \fixedBoard~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N3
cyclonev_lcell_comb \fixedBoard[3][8]~140 (
// Equation(s):
// \fixedBoard[3][8]~140_combout  = ( \fixedBoard[3][8]~q  & ( \fixedBoard~63_combout  & ( ((!level[1]) # ((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout ))) # (state[1]) ) ) ) # ( !\fixedBoard[3][8]~q  & ( \fixedBoard~63_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[3][8]~q  & ( !\fixedBoard~63_combout  & ( ((!level[1]) # (!\sudokuBoard[8][8][2]~1_combout )) # (state[1]) ) ) ) # ( 
// !\fixedBoard[3][8]~q  & ( !\fixedBoard~63_combout  & ( (!state[1] & (!level[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!state[1]),
	.datab(!level[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[3][8]~q ),
	.dataf(!\fixedBoard~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[3][8]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[3][8]~140 .extended_lut = "off";
defparam \fixedBoard[3][8]~140 .lut_mask = 64'h0088FFDD008FFFDF;
defparam \fixedBoard[3][8]~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N5
dffeas \fixedBoard[3][8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[3][8]~140_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[3][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[3][8]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[3][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y6_N8
dffeas \fixedBoard[3][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[3][7]~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[3][7] .is_wysiwyg = "true";
defparam \fixedBoard[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N45
cyclonev_lcell_comb \fixedBoard~21 (
// Equation(s):
// \fixedBoard~21_combout  = ( \Decoder1~4_combout  & ( \Decoder2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Decoder1~4_combout ),
	.dataf(!\Decoder2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~21 .extended_lut = "off";
defparam \fixedBoard~21 .lut_mask = 64'h000000000000FFFF;
defparam \fixedBoard~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N6
cyclonev_lcell_comb \fixedBoard[3][7]~144 (
// Equation(s):
// \fixedBoard[3][7]~144_combout  = ( \fixedBoard[3][7]~q  & ( \fixedBoard~21_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard[8][2]~87_combout ) # (state[1])) # (\Mux73~0_combout )) ) ) ) # ( !\fixedBoard[3][7]~q  & ( \fixedBoard~21_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[3][7]~q  & ( !\fixedBoard~21_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout )) ) ) ) # ( 
// !\fixedBoard[3][7]~q  & ( !\fixedBoard~21_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\Mux73~0_combout ),
	.datac(!state[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[3][7]~q ),
	.dataf(!\fixedBoard~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[3][7]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[3][7]~144 .extended_lut = "off";
defparam \fixedBoard[3][7]~144 .lut_mask = 64'h1111BFBF1155BFFF;
defparam \fixedBoard[3][7]~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N7
dffeas \fixedBoard[3][7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[3][7]~144_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[3][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[3][7]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[3][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N15
cyclonev_lcell_comb \fixedBoard~39 (
// Equation(s):
// \fixedBoard~39_combout  = ( \Decoder2~2_combout  & ( \Decoder1~4_combout  ) )

	.dataa(!\Decoder1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~39 .extended_lut = "off";
defparam \fixedBoard~39 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N27
cyclonev_lcell_comb \fixedBoard[3][6]~143 (
// Equation(s):
// \fixedBoard[3][6]~143_combout  = ( \fixedBoard[3][6]~q  & ( \fixedBoard~39_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[3][6]~q  & ( \fixedBoard~39_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[3][6]~q  & ( !\fixedBoard~39_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[3][6]~q  & ( !\fixedBoard~39_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!level[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[3][6]~q ),
	.dataf(!\fixedBoard~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[3][6]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[3][6]~143 .extended_lut = "off";
defparam \fixedBoard[3][6]~143 .lut_mask = 64'h4040FBFB4055FBFF;
defparam \fixedBoard[3][6]~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N28
dffeas \fixedBoard[3][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[3][6]~143_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[3][6] .is_wysiwyg = "true";
defparam \fixedBoard[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N3
cyclonev_lcell_comb \fixedBoard~20 (
// Equation(s):
// \fixedBoard~20_combout  = ( \Decoder2~6_combout  & ( \Decoder1~4_combout  ) )

	.dataa(!\Decoder1~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~20 .extended_lut = "off";
defparam \fixedBoard~20 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N6
cyclonev_lcell_comb \fixedBoard[3][5]~142 (
// Equation(s):
// \fixedBoard[3][5]~142_combout  = ( \fixedBoard[3][5]~q  & ( \fixedBoard~20_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[3][5]~q  & ( \fixedBoard~20_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[3][5]~q  & ( !\fixedBoard~20_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[3][5]~q  & ( !\fixedBoard~20_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!level[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[3][5]~q ),
	.dataf(!\fixedBoard~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[3][5]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[3][5]~142 .extended_lut = "off";
defparam \fixedBoard[3][5]~142 .lut_mask = 64'h4040FBFB4055FBFF;
defparam \fixedBoard[3][5]~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N7
dffeas \fixedBoard[3][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[3][5]~142_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[3][5] .is_wysiwyg = "true";
defparam \fixedBoard[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N24
cyclonev_lcell_comb \fixedBoard~72 (
// Equation(s):
// \fixedBoard~72_combout  = ( \Decoder2~5_combout  & ( \Decoder1~4_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder1~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~72 .extended_lut = "off";
defparam \fixedBoard~72 .lut_mask = 64'h0000000033333333;
defparam \fixedBoard~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N54
cyclonev_lcell_comb \fixedBoard[3][2]~147 (
// Equation(s):
// \fixedBoard[3][2]~147_combout  = ( \fixedBoard[3][2]~q  & ( \fixedBoard~72_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (\fixedBoard[8][2]~87_combout ))) # (state[1]) ) ) ) # ( !\fixedBoard[3][2]~q  & ( \fixedBoard~72_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[3][2]~q  & ( !\fixedBoard~72_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (!level[1])) # (state[1]) ) ) ) # ( 
// !\fixedBoard[3][2]~q  & ( !\fixedBoard~72_combout  & ( (!state[1] & (\sudokuBoard[8][8][2]~1_combout  & !level[1])) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!level[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[3][2]~q ),
	.dataf(!\fixedBoard~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[3][2]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[3][2]~147 .extended_lut = "off";
defparam \fixedBoard[3][2]~147 .lut_mask = 64'h2020FDFD2033FDFF;
defparam \fixedBoard[3][2]~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N55
dffeas \fixedBoard[3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[3][2]~147_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[3][2] .is_wysiwyg = "true";
defparam \fixedBoard[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N27
cyclonev_lcell_comb \fixedBoard~31 (
// Equation(s):
// \fixedBoard~31_combout  = ( \Decoder1~4_combout  & ( \Decoder2~8_combout  ) )

	.dataa(!\Decoder2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~31 .extended_lut = "off";
defparam \fixedBoard~31 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N57
cyclonev_lcell_comb \fixedBoard[3][3]~148 (
// Equation(s):
// \fixedBoard[3][3]~148_combout  = ( \fixedBoard[3][3]~q  & ( \fixedBoard~31_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (\fixedBoard[8][2]~87_combout ))) # (state[1]) ) ) ) # ( !\fixedBoard[3][3]~q  & ( \fixedBoard~31_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[3][3]~q  & ( !\fixedBoard~31_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (!level[1])) # (state[1]) ) ) ) # ( 
// !\fixedBoard[3][3]~q  & ( !\fixedBoard~31_combout  & ( (!state[1] & (\sudokuBoard[8][8][2]~1_combout  & !level[1])) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!level[1]),
	.datae(!\fixedBoard[3][3]~q ),
	.dataf(!\fixedBoard~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[3][3]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[3][3]~148 .extended_lut = "off";
defparam \fixedBoard[3][3]~148 .lut_mask = 64'h2200FFDD2303FFDF;
defparam \fixedBoard[3][3]~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N58
dffeas \fixedBoard[3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[3][3]~148_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[3][3] .is_wysiwyg = "true";
defparam \fixedBoard[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N45
cyclonev_lcell_comb \fixedBoard~30 (
// Equation(s):
// \fixedBoard~30_combout  = (\Decoder1~4_combout  & \Decoder2~7_combout )

	.dataa(!\Decoder1~4_combout ),
	.datab(gnd),
	.datac(!\Decoder2~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~30 .extended_lut = "off";
defparam \fixedBoard~30 .lut_mask = 64'h0505050505050505;
defparam \fixedBoard~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N36
cyclonev_lcell_comb \fixedBoard[3][1]~146 (
// Equation(s):
// \fixedBoard[3][1]~146_combout  = ( \fixedBoard[3][1]~q  & ( \fixedBoard~30_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard[8][2]~87_combout ) # (state[1])) # (\Mux73~0_combout )) ) ) ) # ( !\fixedBoard[3][1]~q  & ( \fixedBoard~30_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[3][1]~q  & ( !\fixedBoard~30_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout )) ) ) ) # ( 
// !\fixedBoard[3][1]~q  & ( !\fixedBoard~30_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\Mux73~0_combout ),
	.datac(!state[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[3][1]~q ),
	.dataf(!\fixedBoard~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[3][1]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[3][1]~146 .extended_lut = "off";
defparam \fixedBoard[3][1]~146 .lut_mask = 64'h1111BFBF1155BFFF;
defparam \fixedBoard[3][1]~146 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N37
dffeas \fixedBoard[3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[3][1]~146_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[3][1] .is_wysiwyg = "true";
defparam \fixedBoard[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N39
cyclonev_lcell_comb \fixedBoard~70 (
// Equation(s):
// \fixedBoard~70_combout  = ( \Decoder1~4_combout  & ( \Decoder2~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Decoder1~4_combout ),
	.dataf(!\Decoder2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~70 .extended_lut = "off";
defparam \fixedBoard~70 .lut_mask = 64'h000000000000FFFF;
defparam \fixedBoard~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N6
cyclonev_lcell_comb \fixedBoard[3][0]~145 (
// Equation(s):
// \fixedBoard[3][0]~145_combout  = ( \fixedBoard[3][0]~q  & ( \fixedBoard~70_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard[8][2]~87_combout ) # (\Decoder0~1_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[3][0]~q  & ( 
// \fixedBoard~70_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & \Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[3][0]~q  & ( !\fixedBoard~70_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((\Decoder0~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[3][0]~q  & ( !\fixedBoard~70_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & \Decoder0~1_combout )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\Decoder0~1_combout ),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[3][0]~q ),
	.dataf(!\fixedBoard~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[3][0]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[3][0]~145 .extended_lut = "off";
defparam \fixedBoard[3][0]~145 .lut_mask = 64'h0404BFBF0455BFFF;
defparam \fixedBoard[3][0]~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N7
dffeas \fixedBoard[3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[3][0]~145_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[3][0] .is_wysiwyg = "true";
defparam \fixedBoard[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N0
cyclonev_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[3][0]~q ))) # (\cursor_col[0]~DUPLICATE_q  & ((((\fixedBoard[3][1]~q ))) # (\cursor_col[2]~DUPLICATE_q ))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[3][2]~q ))) # (\cursor_col[0]~DUPLICATE_q  & ((((\fixedBoard[3][3]~q ))) # (\cursor_col[2]~DUPLICATE_q ))) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\fixedBoard[3][2]~q ),
	.datad(!\fixedBoard[3][3]~q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\fixedBoard[3][1]~q ),
	.datag(!\fixedBoard[3][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~5 .extended_lut = "on";
defparam \Mux6~5 .lut_mask = 64'h1919195D5D5D195D;
defparam \Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N48
cyclonev_lcell_comb \fixedBoard~32 (
// Equation(s):
// \fixedBoard~32_combout  = ( \Decoder1~4_combout  & ( \Decoder2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~32 .extended_lut = "off";
defparam \fixedBoard~32 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N36
cyclonev_lcell_comb \fixedBoard[3][4]~141 (
// Equation(s):
// \fixedBoard[3][4]~141_combout  = ( \fixedBoard[3][4]~q  & ( \fixedBoard~32_combout  & ( (!\level[0]~DUPLICATE_q ) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[3][4]~q  & ( 
// \fixedBoard~32_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!\level[0]~DUPLICATE_q  & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[3][4]~q  & ( !\fixedBoard~32_combout  & ( (!\level[0]~DUPLICATE_q ) # 
// ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[3][4]~q  & ( !\fixedBoard~32_combout  & ( (!\level[0]~DUPLICATE_q  & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[3][4]~q ),
	.dataf(!\fixedBoard~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[3][4]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[3][4]~141 .extended_lut = "off";
defparam \fixedBoard[3][4]~141 .lut_mask = 64'h0088FFBB008FFFBF;
defparam \fixedBoard[3][4]~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N37
dffeas \fixedBoard[3][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[3][4]~141_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[3][4] .is_wysiwyg = "true";
defparam \fixedBoard[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & ((((\Mux6~5_combout ))))) # (\cursor_col[2]~DUPLICATE_q  & (((!\Mux6~5_combout  & (\fixedBoard[3][4]~q )) # (\Mux6~5_combout  & ((\fixedBoard[3][5]~q )))))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & ((((\Mux6~5_combout ))))) # (\cursor_col[2]~DUPLICATE_q  & (((!\Mux6~5_combout  & ((\fixedBoard[3][6]~q ))) # (\Mux6~5_combout  & (\fixedBoard[3][7]~DUPLICATE_q ))))) ) )

	.dataa(!\cursor_col[2]~DUPLICATE_q ),
	.datab(!\fixedBoard[3][7]~DUPLICATE_q ),
	.datac(!\fixedBoard[3][6]~q ),
	.datad(!\fixedBoard[3][5]~q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\Mux6~5_combout ),
	.datag(!\fixedBoard[3][4]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "on";
defparam \Mux6~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N57
cyclonev_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ( \Mux6~0_combout  & ( (!\cursor_col[3]~DUPLICATE_q ) # (\fixedBoard[3][8]~DUPLICATE_q ) ) ) # ( !\Mux6~0_combout  & ( (\cursor_col[3]~DUPLICATE_q  & \fixedBoard[3][8]~DUPLICATE_q ) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fixedBoard[3][8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~4 .extended_lut = "off";
defparam \Mux6~4 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N45
cyclonev_lcell_comb \Decoder1~6 (
// Equation(s):
// \Decoder1~6_combout  = ( !cursor_row[1] & ( (cursor_row[0] & (!\cursor_row[2]~DUPLICATE_q  & !cursor_row[3])) ) )

	.dataa(!cursor_row[0]),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!cursor_row[3]),
	.datae(gnd),
	.dataf(!cursor_row[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~6 .extended_lut = "off";
defparam \Decoder1~6 .lut_mask = 64'h4400440000000000;
defparam \Decoder1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N54
cyclonev_lcell_comb \fixedBoard~44 (
// Equation(s):
// \fixedBoard~44_combout  = ( \Decoder2~3_combout  & ( \Decoder1~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~6_combout ),
	.datad(gnd),
	.datae(!\Decoder2~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~44 .extended_lut = "off";
defparam \fixedBoard~44 .lut_mask = 64'h00000F0F00000F0F;
defparam \fixedBoard~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N18
cyclonev_lcell_comb \fixedBoard[1][8]~104 (
// Equation(s):
// \fixedBoard[1][8]~104_combout  = ( \fixedBoard[1][8]~q  & ( \fixedBoard~44_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[1][8]~q  & ( \fixedBoard~44_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[1][8]~q  & ( !\fixedBoard~44_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[1][8]~q  & ( !\fixedBoard~44_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!level[1]),
	.datae(!\fixedBoard[1][8]~q ),
	.dataf(!\fixedBoard~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[1][8]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[1][8]~104 .extended_lut = "off";
defparam \fixedBoard[1][8]~104 .lut_mask = 64'h4400FFBB4505FFBF;
defparam \fixedBoard[1][8]~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N19
dffeas \fixedBoard[1][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[1][8]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[1][8] .is_wysiwyg = "true";
defparam \fixedBoard[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N33
cyclonev_lcell_comb \fixedBoard~66 (
// Equation(s):
// \fixedBoard~66_combout  = ( \Decoder2~6_combout  & ( \Decoder1~6_combout  ) )

	.dataa(!\Decoder1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~66 .extended_lut = "off";
defparam \fixedBoard~66 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N39
cyclonev_lcell_comb \fixedBoard[1][5]~106 (
// Equation(s):
// \fixedBoard[1][5]~106_combout  = ( \fixedBoard[1][5]~q  & ( \fixedBoard~66_combout  & ( (!\level[0]~DUPLICATE_q ) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[1][5]~q  & ( 
// \fixedBoard~66_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!\level[0]~DUPLICATE_q  & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[1][5]~q  & ( !\fixedBoard~66_combout  & ( (!\level[0]~DUPLICATE_q ) # 
// ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[1][5]~q  & ( !\fixedBoard~66_combout  & ( (!\level[0]~DUPLICATE_q  & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[1][5]~q ),
	.dataf(!\fixedBoard~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[1][5]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[1][5]~106 .extended_lut = "off";
defparam \fixedBoard[1][5]~106 .lut_mask = 64'h0808FBFB080FFBFF;
defparam \fixedBoard[1][5]~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N40
dffeas \fixedBoard[1][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[1][5]~106_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[1][5] .is_wysiwyg = "true";
defparam \fixedBoard[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N21
cyclonev_lcell_comb \fixedBoard~25 (
// Equation(s):
// \fixedBoard~25_combout  = ( \Decoder2~0_combout  & ( \Decoder1~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~25 .extended_lut = "off";
defparam \fixedBoard~25 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N15
cyclonev_lcell_comb \fixedBoard[1][7]~108 (
// Equation(s):
// \fixedBoard[1][7]~108_combout  = ( \fixedBoard[1][7]~q  & ( \fixedBoard~25_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (\fixedBoard[8][2]~87_combout ))) # (state[1]) ) ) ) # ( !\fixedBoard[1][7]~q  & ( \fixedBoard~25_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[1][7]~q  & ( !\fixedBoard~25_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (!level[1])) # (state[1]) ) ) ) # ( 
// !\fixedBoard[1][7]~q  & ( !\fixedBoard~25_combout  & ( (!state[1] & (\sudokuBoard[8][8][2]~1_combout  & !level[1])) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!level[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[1][7]~q ),
	.dataf(!\fixedBoard~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[1][7]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[1][7]~108 .extended_lut = "off";
defparam \fixedBoard[1][7]~108 .lut_mask = 64'h2020FDFD2033FDFF;
defparam \fixedBoard[1][7]~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y8_N17
dffeas \fixedBoard[1][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[1][7]~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[1][7] .is_wysiwyg = "true";
defparam \fixedBoard[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N30
cyclonev_lcell_comb \fixedBoard~24 (
// Equation(s):
// \fixedBoard~24_combout  = ( \Decoder2~2_combout  & ( \Decoder1~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Decoder2~2_combout ),
	.dataf(!\Decoder1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~24 .extended_lut = "off";
defparam \fixedBoard~24 .lut_mask = 64'h000000000000FFFF;
defparam \fixedBoard~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N15
cyclonev_lcell_comb \fixedBoard[1][6]~107 (
// Equation(s):
// \fixedBoard[1][6]~107_combout  = ( \fixedBoard[1][6]~q  & ( \fixedBoard~24_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1]) # (\fixedBoard[8][2]~87_combout )) # (\Mux73~0_combout )) ) ) ) # ( !\fixedBoard[1][6]~q  & ( \fixedBoard~24_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[1][6]~q  & ( !\fixedBoard~24_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout )) ) ) ) # ( 
// !\fixedBoard[1][6]~q  & ( !\fixedBoard~24_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\Mux73~0_combout ),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!state[1]),
	.datae(!\fixedBoard[1][6]~q ),
	.dataf(!\fixedBoard~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[1][6]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[1][6]~107 .extended_lut = "off";
defparam \fixedBoard[1][6]~107 .lut_mask = 64'h1111BBFF1515BFFF;
defparam \fixedBoard[1][6]~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N16
dffeas \fixedBoard[1][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[1][6]~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[1][6] .is_wysiwyg = "true";
defparam \fixedBoard[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N12
cyclonev_lcell_comb \fixedBoard~65 (
// Equation(s):
// \fixedBoard~65_combout  = ( \Decoder2~7_combout  & ( \Decoder1~6_combout  ) )

	.dataa(!\Decoder1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~65 .extended_lut = "off";
defparam \fixedBoard~65 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N12
cyclonev_lcell_comb \fixedBoard[1][1]~110 (
// Equation(s):
// \fixedBoard[1][1]~110_combout  = ( \fixedBoard[1][1]~q  & ( \fixedBoard~65_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard[8][2]~87_combout ) # (state[1])) # (\Mux73~0_combout )) ) ) ) # ( !\fixedBoard[1][1]~q  & ( \fixedBoard~65_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[1][1]~q  & ( !\fixedBoard~65_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout )) ) ) ) # ( 
// !\fixedBoard[1][1]~q  & ( !\fixedBoard~65_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\Mux73~0_combout ),
	.datac(!state[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[1][1]~q ),
	.dataf(!\fixedBoard~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[1][1]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[1][1]~110 .extended_lut = "off";
defparam \fixedBoard[1][1]~110 .lut_mask = 64'h1111BFBF1155BFFF;
defparam \fixedBoard[1][1]~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N13
dffeas \fixedBoard[1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[1][1]~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[1][1] .is_wysiwyg = "true";
defparam \fixedBoard[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N6
cyclonev_lcell_comb \fixedBoard~50 (
// Equation(s):
// \fixedBoard~50_combout  = ( \Decoder2~5_combout  & ( \Decoder1~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~50 .extended_lut = "off";
defparam \fixedBoard~50 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N33
cyclonev_lcell_comb \fixedBoard[1][2]~111 (
// Equation(s):
// \fixedBoard[1][2]~111_combout  = ( \fixedBoard[1][2]~q  & ( \sudokuBoard[8][8][2]~1_combout  & ( (!level[1]) # (((\fixedBoard[8][2]~87_combout  & \fixedBoard~50_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[1][2]~q  & ( \sudokuBoard[8][8][2]~1_combout  
// & ( (!level[1] & ((!state[1]) # ((\fixedBoard[8][2]~87_combout  & \fixedBoard~50_combout )))) # (level[1] & (\fixedBoard[8][2]~87_combout  & ((\fixedBoard~50_combout )))) ) ) ) # ( \fixedBoard[1][2]~q  & ( !\sudokuBoard[8][8][2]~1_combout  ) )

	.dataa(!level[1]),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!state[1]),
	.datad(!\fixedBoard~50_combout ),
	.datae(!\fixedBoard[1][2]~q ),
	.dataf(!\sudokuBoard[8][8][2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[1][2]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[1][2]~111 .extended_lut = "off";
defparam \fixedBoard[1][2]~111 .lut_mask = 64'h0000FFFFA0B3AFBF;
defparam \fixedBoard[1][2]~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N34
dffeas \fixedBoard[1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[1][2]~111_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[1][2] .is_wysiwyg = "true";
defparam \fixedBoard[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N15
cyclonev_lcell_comb \fixedBoard~42 (
// Equation(s):
// \fixedBoard~42_combout  = (\Decoder1~6_combout  & \Decoder2~8_combout )

	.dataa(!\Decoder1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Decoder2~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~42 .extended_lut = "off";
defparam \fixedBoard~42 .lut_mask = 64'h0055005500550055;
defparam \fixedBoard~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N48
cyclonev_lcell_comb \fixedBoard[1][3]~112 (
// Equation(s):
// \fixedBoard[1][3]~112_combout  = ( \fixedBoard[1][3]~q  & ( \fixedBoard~42_combout  & ( (!\level[0]~DUPLICATE_q ) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[1][3]~q  & ( 
// \fixedBoard~42_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!\level[0]~DUPLICATE_q  & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[1][3]~q  & ( !\fixedBoard~42_combout  & ( (!\level[0]~DUPLICATE_q ) # 
// ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[1][3]~q  & ( !\fixedBoard~42_combout  & ( (!\level[0]~DUPLICATE_q  & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[1][3]~q ),
	.dataf(!\fixedBoard~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[1][3]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[1][3]~112 .extended_lut = "off";
defparam \fixedBoard[1][3]~112 .lut_mask = 64'h0808FBFB080FFBFF;
defparam \fixedBoard[1][3]~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N49
dffeas \fixedBoard[1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[1][3]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[1][3] .is_wysiwyg = "true";
defparam \fixedBoard[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N9
cyclonev_lcell_comb \fixedBoard~49 (
// Equation(s):
// \fixedBoard~49_combout  = ( \Decoder1~6_combout  & ( \Decoder2~4_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~49 .extended_lut = "off";
defparam \fixedBoard~49 .lut_mask = 64'h0000000033333333;
defparam \fixedBoard~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N9
cyclonev_lcell_comb \fixedBoard[1][0]~109 (
// Equation(s):
// \fixedBoard[1][0]~109_combout  = ( \fixedBoard[1][0]~q  & ( \fixedBoard~49_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[1][0]~q  & ( 
// \fixedBoard~49_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & \Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[1][0]~q  & ( !\fixedBoard~49_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((\Decoder0~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[1][0]~q  & ( !\fixedBoard~49_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & \Decoder0~1_combout )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\Decoder0~1_combout ),
	.datae(!\fixedBoard[1][0]~q ),
	.dataf(!\fixedBoard~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[1][0]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[1][0]~109 .extended_lut = "off";
defparam \fixedBoard[1][0]~109 .lut_mask = 64'h0044BBFF0545BFFF;
defparam \fixedBoard[1][0]~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N10
dffeas \fixedBoard[1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[1][0]~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[1][0] .is_wysiwyg = "true";
defparam \fixedBoard[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N30
cyclonev_lcell_comb \Mux8~5 (
// Equation(s):
// \Mux8~5_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (((!\cursor_col[0]~DUPLICATE_q  & ((\fixedBoard[1][0]~q ))) # (\cursor_col[0]~DUPLICATE_q  & (\fixedBoard[1][1]~q ))))) # (\cursor_col[2]~DUPLICATE_q  & 
// ((((\cursor_col[0]~DUPLICATE_q ))))) ) ) # ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (((!\cursor_col[0]~DUPLICATE_q  & (\fixedBoard[1][2]~q )) # (\cursor_col[0]~DUPLICATE_q  & ((\fixedBoard[1][3]~q )))))) # 
// (\cursor_col[2]~DUPLICATE_q  & ((((\cursor_col[0]~DUPLICATE_q ))))) ) )

	.dataa(!\cursor_col[2]~DUPLICATE_q ),
	.datab(!\fixedBoard[1][1]~q ),
	.datac(!\fixedBoard[1][2]~q ),
	.datad(!\fixedBoard[1][3]~q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\cursor_col[0]~DUPLICATE_q ),
	.datag(!\fixedBoard[1][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~5 .extended_lut = "on";
defparam \Mux8~5 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N39
cyclonev_lcell_comb \fixedBoard~43 (
// Equation(s):
// \fixedBoard~43_combout  = ( \Decoder1~6_combout  & ( \Decoder2~1_combout  ) )

	.dataa(!\Decoder2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~43 .extended_lut = "off";
defparam \fixedBoard~43 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N18
cyclonev_lcell_comb \fixedBoard[1][4]~105 (
// Equation(s):
// \fixedBoard[1][4]~105_combout  = ( \fixedBoard[1][4]~q  & ( \fixedBoard~43_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1]) # (\Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout )) ) ) ) # ( !\fixedBoard[1][4]~q  & ( 
// \fixedBoard~43_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~1_combout  & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[1][4]~q  & ( !\fixedBoard~43_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # 
// (\Decoder0~1_combout )) ) ) ) # ( !\fixedBoard[1][4]~q  & ( !\fixedBoard~43_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\Decoder0~1_combout  & !state[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!\Decoder0~1_combout ),
	.datad(!state[1]),
	.datae(!\fixedBoard[1][4]~q ),
	.dataf(!\fixedBoard~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[1][4]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[1][4]~105 .extended_lut = "off";
defparam \fixedBoard[1][4]~105 .lut_mask = 64'h0500AFFF1511BFFF;
defparam \fixedBoard[1][4]~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y6_N19
dffeas \fixedBoard[1][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[1][4]~105_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[1][4] .is_wysiwyg = "true";
defparam \fixedBoard[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N24
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( ((!\Mux8~5_combout  & (((\fixedBoard[1][4]~q  & \cursor_col[2]~DUPLICATE_q )))) # (\Mux8~5_combout  & (((!\cursor_col[2]~DUPLICATE_q )) # (\fixedBoard[1][5]~q )))) ) ) # ( \cursor_col[1]~DUPLICATE_q  & 
// ( ((!\Mux8~5_combout  & (((\fixedBoard[1][6]~q  & \cursor_col[2]~DUPLICATE_q )))) # (\Mux8~5_combout  & (((!\cursor_col[2]~DUPLICATE_q )) # (\fixedBoard[1][7]~q )))) ) )

	.dataa(!\fixedBoard[1][5]~q ),
	.datab(!\fixedBoard[1][7]~q ),
	.datac(!\fixedBoard[1][6]~q ),
	.datad(!\Mux8~5_combout ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(!\fixedBoard[1][4]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "on";
defparam \Mux8~0 .lut_mask = 64'h00FF00FF0F550F33;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N51
cyclonev_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ( \Mux8~0_combout  & ( (!\cursor_col[3]~DUPLICATE_q ) # (\fixedBoard[1][8]~q ) ) ) # ( !\Mux8~0_combout  & ( (\fixedBoard[1][8]~q  & \cursor_col[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\fixedBoard[1][8]~q ),
	.datac(!\cursor_col[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~4 .extended_lut = "off";
defparam \Mux8~4 .lut_mask = 64'h03030303F3F3F3F3;
defparam \Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N9
cyclonev_lcell_comb \fixedBoard~54 (
// Equation(s):
// \fixedBoard~54_combout  = (\Decoder1~8_combout  & \Decoder2~3_combout )

	.dataa(gnd),
	.datab(!\Decoder1~8_combout ),
	.datac(gnd),
	.datad(!\Decoder2~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~54 .extended_lut = "off";
defparam \fixedBoard~54 .lut_mask = 64'h0033003300330033;
defparam \fixedBoard~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N0
cyclonev_lcell_comb \fixedBoard[0][8]~113 (
// Equation(s):
// \fixedBoard[0][8]~113_combout  = ( \fixedBoard[0][8]~q  & ( \fixedBoard~54_combout  & ( ((!level[1]) # ((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout ))) # (state[1]) ) ) ) # ( !\fixedBoard[0][8]~q  & ( \fixedBoard~54_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[0][8]~q  & ( !\fixedBoard~54_combout  & ( ((!level[1]) # (!\sudokuBoard[8][8][2]~1_combout )) # (state[1]) ) ) ) # ( 
// !\fixedBoard[0][8]~q  & ( !\fixedBoard~54_combout  & ( (!state[1] & (!level[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!state[1]),
	.datab(!level[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[0][8]~q ),
	.dataf(!\fixedBoard~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[0][8]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[0][8]~113 .extended_lut = "off";
defparam \fixedBoard[0][8]~113 .lut_mask = 64'h0808FDFD080FFDFF;
defparam \fixedBoard[0][8]~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N2
dffeas \fixedBoard[0][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[0][8]~113_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[0][8] .is_wysiwyg = "true";
defparam \fixedBoard[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N48
cyclonev_lcell_comb \fixedBoard~47 (
// Equation(s):
// \fixedBoard~47_combout  = ( \Decoder1~8_combout  & ( \Decoder2~6_combout  ) )

	.dataa(!\Decoder2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~47 .extended_lut = "off";
defparam \fixedBoard~47 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N51
cyclonev_lcell_comb \fixedBoard[0][5]~101 (
// Equation(s):
// \fixedBoard[0][5]~101_combout  = ( \fixedBoard[0][5]~q  & ( \fixedBoard~47_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # ((state[1]) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( !\fixedBoard[0][5]~q  & ( \fixedBoard~47_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[0][5]~q  & ( !\fixedBoard~47_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[0][5]~q  & ( !\fixedBoard~47_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!level[1] & !state[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!level[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!state[1]),
	.datae(!\fixedBoard[0][5]~q ),
	.dataf(!\fixedBoard~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[0][5]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[0][5]~101 .extended_lut = "off";
defparam \fixedBoard[0][5]~101 .lut_mask = 64'h4400EEFF4505EFFF;
defparam \fixedBoard[0][5]~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N52
dffeas \fixedBoard[0][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[0][5]~101_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[0][5] .is_wysiwyg = "true";
defparam \fixedBoard[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N12
cyclonev_lcell_comb \fixedBoard~53 (
// Equation(s):
// \fixedBoard~53_combout  = ( \Decoder1~8_combout  & ( \Decoder2~0_combout  ) )

	.dataa(!\Decoder2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~53 .extended_lut = "off";
defparam \fixedBoard~53 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N6
cyclonev_lcell_comb \fixedBoard[0][7]~103 (
// Equation(s):
// \fixedBoard[0][7]~103_combout  = ( \fixedBoard[0][7]~q  & ( level[1] & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard[8][2]~87_combout  & \fixedBoard~53_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[0][7]~q  & ( level[1] & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (\fixedBoard[8][2]~87_combout  & \fixedBoard~53_combout )) ) ) ) # ( \fixedBoard[0][7]~q  & ( !level[1] ) ) # ( !\fixedBoard[0][7]~q  & ( !level[1] & ( (\sudokuBoard[8][8][2]~1_combout  & ((!state[1]) # 
// ((\fixedBoard[8][2]~87_combout  & \fixedBoard~53_combout )))) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!state[1]),
	.datad(!\fixedBoard~53_combout ),
	.datae(!\fixedBoard[0][7]~q ),
	.dataf(!level[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[0][7]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[0][7]~103 .extended_lut = "off";
defparam \fixedBoard[0][7]~103 .lut_mask = 64'h5051FFFF0011AFBF;
defparam \fixedBoard[0][7]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N8
dffeas \fixedBoard[0][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[0][7]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[0][7] .is_wysiwyg = "true";
defparam \fixedBoard[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N57
cyclonev_lcell_comb \fixedBoard~48 (
// Equation(s):
// \fixedBoard~48_combout  = (\Decoder1~8_combout  & \Decoder2~2_combout )

	.dataa(!\Decoder1~8_combout ),
	.datab(gnd),
	.datac(!\Decoder2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~48 .extended_lut = "off";
defparam \fixedBoard~48 .lut_mask = 64'h0505050505050505;
defparam \fixedBoard~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N42
cyclonev_lcell_comb \fixedBoard[0][6]~102 (
// Equation(s):
// \fixedBoard[0][6]~102_combout  = ( \fixedBoard[0][6]~q  & ( \fixedBoard~48_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard[8][2]~87_combout ) # (state[1])) # (\Mux73~0_combout )) ) ) ) # ( !\fixedBoard[0][6]~q  & ( \fixedBoard~48_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[0][6]~q  & ( !\fixedBoard~48_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout )) ) ) ) # ( 
// !\fixedBoard[0][6]~q  & ( !\fixedBoard~48_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\Mux73~0_combout ),
	.datac(!state[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[0][6]~q ),
	.dataf(!\fixedBoard~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[0][6]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[0][6]~102 .extended_lut = "off";
defparam \fixedBoard[0][6]~102 .lut_mask = 64'h1111BFBF1155BFFF;
defparam \fixedBoard[0][6]~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N43
dffeas \fixedBoard[0][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[0][6]~102_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[0][6] .is_wysiwyg = "true";
defparam \fixedBoard[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N12
cyclonev_lcell_comb \fixedBoard~80 (
// Equation(s):
// \fixedBoard~80_combout  = (\Decoder1~8_combout  & \Decoder2~7_combout )

	.dataa(gnd),
	.datab(!\Decoder1~8_combout ),
	.datac(gnd),
	.datad(!\Decoder2~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~80 .extended_lut = "off";
defparam \fixedBoard~80 .lut_mask = 64'h0033003300330033;
defparam \fixedBoard~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N48
cyclonev_lcell_comb \fixedBoard[0][1]~97 (
// Equation(s):
// \fixedBoard[0][1]~97_combout  = ( \fixedBoard[0][1]~q  & ( \fixedBoard~80_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard[8][2]~87_combout ) # (\Decoder0~1_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[0][1]~q  & ( 
// \fixedBoard~80_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & \Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[0][1]~q  & ( !\fixedBoard~80_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((\Decoder0~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[0][1]~q  & ( !\fixedBoard~80_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & \Decoder0~1_combout )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\Decoder0~1_combout ),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[0][1]~q ),
	.dataf(!\fixedBoard~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[0][1]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[0][1]~97 .extended_lut = "off";
defparam \fixedBoard[0][1]~97 .lut_mask = 64'h0404BFBF0455BFFF;
defparam \fixedBoard[0][1]~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N49
dffeas \fixedBoard[0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[0][1]~97_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[0][1] .is_wysiwyg = "true";
defparam \fixedBoard[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N6
cyclonev_lcell_comb \fixedBoard~51 (
// Equation(s):
// \fixedBoard~51_combout  = (\Decoder1~8_combout  & \Decoder2~5_combout )

	.dataa(gnd),
	.datab(!\Decoder1~8_combout ),
	.datac(gnd),
	.datad(!\Decoder2~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~51 .extended_lut = "off";
defparam \fixedBoard~51 .lut_mask = 64'h0033003300330033;
defparam \fixedBoard~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N0
cyclonev_lcell_comb \fixedBoard[0][2]~98 (
// Equation(s):
// \fixedBoard[0][2]~98_combout  = ( \fixedBoard[0][2]~q  & ( \fixedBoard[8][2]~87_combout  & ( (!level[1]) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard~51_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[0][2]~q  & ( \fixedBoard[8][2]~87_combout  & 
// ( (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard~51_combout ))) ) ) ) # ( \fixedBoard[0][2]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (!level[1]) # ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( 
// !\fixedBoard[0][2]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (!level[1] & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!level[1]),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\fixedBoard~51_combout ),
	.datae(!\fixedBoard[0][2]~q ),
	.dataf(!\fixedBoard[8][2]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[0][2]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[0][2]~98 .extended_lut = "off";
defparam \fixedBoard[0][2]~98 .lut_mask = 64'h0808FBFB080FFBFF;
defparam \fixedBoard[0][2]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N1
dffeas \fixedBoard[0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[0][2]~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[0][2] .is_wysiwyg = "true";
defparam \fixedBoard[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N6
cyclonev_lcell_comb \fixedBoard~52 (
// Equation(s):
// \fixedBoard~52_combout  = (\Decoder2~8_combout  & \Decoder1~8_combout )

	.dataa(!\Decoder2~8_combout ),
	.datab(gnd),
	.datac(!\Decoder1~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~52 .extended_lut = "off";
defparam \fixedBoard~52 .lut_mask = 64'h0505050505050505;
defparam \fixedBoard~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N42
cyclonev_lcell_comb \fixedBoard[0][3]~99 (
// Equation(s):
// \fixedBoard[0][3]~99_combout  = ( \fixedBoard[0][3]~q  & ( \fixedBoard~52_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (state[1])) # (\fixedBoard[8][2]~87_combout )) ) ) ) # ( !\fixedBoard[0][3]~q  & ( \fixedBoard~52_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[0][3]~q  & ( !\fixedBoard~52_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[0][3]~q  & ( !\fixedBoard~52_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!state[1]),
	.datad(!level[1]),
	.datae(!\fixedBoard[0][3]~q ),
	.dataf(!\fixedBoard~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[0][3]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[0][3]~99 .extended_lut = "off";
defparam \fixedBoard[0][3]~99 .lut_mask = 64'h5000FFAF5111FFBF;
defparam \fixedBoard[0][3]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N43
dffeas \fixedBoard[0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[0][3]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[0][3] .is_wysiwyg = "true";
defparam \fixedBoard[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N6
cyclonev_lcell_comb \fixedBoard~69 (
// Equation(s):
// \fixedBoard~69_combout  = ( \Decoder1~8_combout  & ( \Decoder2~4_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~69 .extended_lut = "off";
defparam \fixedBoard~69 .lut_mask = 64'h0000000033333333;
defparam \fixedBoard~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N46
dffeas \fixedBoard[0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[0][0]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[0][0] .is_wysiwyg = "true";
defparam \fixedBoard[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N45
cyclonev_lcell_comb \fixedBoard[0][0]~96 (
// Equation(s):
// \fixedBoard[0][0]~96_combout  = ( \fixedBoard[0][0]~q  & ( state[1] ) ) # ( !\fixedBoard[0][0]~q  & ( state[1] & ( (\fixedBoard~69_combout  & (\fixedBoard[8][2]~87_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \fixedBoard[0][0]~q  & ( !state[1] 
// & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((\fixedBoard~69_combout  & \fixedBoard[8][2]~87_combout ))) # (\Decoder0~1_combout ) ) ) ) # ( !\fixedBoard[0][0]~q  & ( !state[1] & ( (\sudokuBoard[8][8][2]~1_combout  & (((\fixedBoard~69_combout  & 
// \fixedBoard[8][2]~87_combout )) # (\Decoder0~1_combout ))) ) ) )

	.dataa(!\Decoder0~1_combout ),
	.datab(!\fixedBoard~69_combout ),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[0][0]~q ),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[0][0]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[0][0]~96 .extended_lut = "off";
defparam \fixedBoard[0][0]~96 .lut_mask = 64'h0057FF570003FFFF;
defparam \fixedBoard[0][0]~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N47
dffeas \fixedBoard[0][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[0][0]~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[0][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[0][0]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[0][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N24
cyclonev_lcell_comb \Mux9~5 (
// Equation(s):
// \Mux9~5_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (((!\cursor_col[0]~DUPLICATE_q  & ((\fixedBoard[0][0]~DUPLICATE_q ))) # (\cursor_col[0]~DUPLICATE_q  & (\fixedBoard[0][1]~q ))))) # (\cursor_col[2]~DUPLICATE_q  & 
// ((((\cursor_col[0]~DUPLICATE_q ))))) ) ) # ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (((!\cursor_col[0]~DUPLICATE_q  & (\fixedBoard[0][2]~q )) # (\cursor_col[0]~DUPLICATE_q  & ((\fixedBoard[0][3]~q )))))) # 
// (\cursor_col[2]~DUPLICATE_q  & ((((\cursor_col[0]~DUPLICATE_q ))))) ) )

	.dataa(!\cursor_col[2]~DUPLICATE_q ),
	.datab(!\fixedBoard[0][1]~q ),
	.datac(!\fixedBoard[0][2]~q ),
	.datad(!\fixedBoard[0][3]~q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\cursor_col[0]~DUPLICATE_q ),
	.datag(!\fixedBoard[0][0]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~5 .extended_lut = "on";
defparam \Mux9~5 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N3
cyclonev_lcell_comb \fixedBoard~46 (
// Equation(s):
// \fixedBoard~46_combout  = ( \Decoder1~8_combout  & ( \Decoder2~1_combout  ) )

	.dataa(!\Decoder2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~46 .extended_lut = "off";
defparam \fixedBoard~46 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N28
dffeas \fixedBoard[0][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[0][4]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[0][4] .is_wysiwyg = "true";
defparam \fixedBoard[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N27
cyclonev_lcell_comb \fixedBoard[0][4]~100 (
// Equation(s):
// \fixedBoard[0][4]~100_combout  = ( \fixedBoard[0][4]~q  & ( \level[0]~DUPLICATE_q  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((\fixedBoard~46_combout  & \fixedBoard[8][2]~87_combout ))) # (state[1]) ) ) ) # ( !\fixedBoard[0][4]~q  & ( 
// \level[0]~DUPLICATE_q  & ( (\fixedBoard~46_combout  & (\fixedBoard[8][2]~87_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \fixedBoard[0][4]~q  & ( !\level[0]~DUPLICATE_q  ) ) # ( !\fixedBoard[0][4]~q  & ( !\level[0]~DUPLICATE_q  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & ((!state[1]) # ((\fixedBoard~46_combout  & \fixedBoard[8][2]~87_combout )))) ) ) )

	.dataa(!state[1]),
	.datab(!\fixedBoard~46_combout ),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[0][4]~q ),
	.dataf(!\level[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[0][4]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[0][4]~100 .extended_lut = "off";
defparam \fixedBoard[0][4]~100 .lut_mask = 64'h00ABFFFF0003FF57;
defparam \fixedBoard[0][4]~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y5_N29
dffeas \fixedBoard[0][4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[0][4]~100_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[0][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[0][4]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[0][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N36
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( ((!\cursor_col[2]~DUPLICATE_q  & (((\Mux9~5_combout )))) # (\cursor_col[2]~DUPLICATE_q  & ((!\Mux9~5_combout  & ((\fixedBoard[0][4]~DUPLICATE_q ))) # (\Mux9~5_combout  & (\fixedBoard[0][5]~q ))))) ) ) 
// # ( \cursor_col[1]~DUPLICATE_q  & ( ((!\cursor_col[2]~DUPLICATE_q  & (((\Mux9~5_combout )))) # (\cursor_col[2]~DUPLICATE_q  & ((!\Mux9~5_combout  & ((\fixedBoard[0][6]~q ))) # (\Mux9~5_combout  & (\fixedBoard[0][7]~q ))))) ) )

	.dataa(!\fixedBoard[0][5]~q ),
	.datab(!\fixedBoard[0][7]~q ),
	.datac(!\fixedBoard[0][6]~q ),
	.datad(!\cursor_col[2]~DUPLICATE_q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\Mux9~5_combout ),
	.datag(!\fixedBoard[0][4]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "on";
defparam \Mux9~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N54
cyclonev_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = ( \Mux9~0_combout  & ( (!\cursor_col[3]~DUPLICATE_q ) # (\fixedBoard[0][8]~q ) ) ) # ( !\Mux9~0_combout  & ( (\cursor_col[3]~DUPLICATE_q  & \fixedBoard[0][8]~q ) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fixedBoard[0][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~4 .extended_lut = "off";
defparam \Mux9~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N12
cyclonev_lcell_comb \Mux10~6 (
// Equation(s):
// \Mux10~6_combout  = ( !cursor_row[1] & ( (!cursor_row[0] & (!\cursor_row[2]~DUPLICATE_q  & (\Mux9~4_combout ))) # (cursor_row[0] & ((((\Mux8~4_combout ))) # (\cursor_row[2]~DUPLICATE_q ))) ) ) # ( cursor_row[1] & ( (!cursor_row[0] & 
// (!\cursor_row[2]~DUPLICATE_q  & (\Mux7~4_combout ))) # (cursor_row[0] & ((((\Mux6~4_combout ))) # (\cursor_row[2]~DUPLICATE_q ))) ) )

	.dataa(!cursor_row[0]),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(!\Mux7~4_combout ),
	.datad(!\Mux6~4_combout ),
	.datae(!cursor_row[1]),
	.dataf(!\Mux8~4_combout ),
	.datag(!\Mux9~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~6 .extended_lut = "on";
defparam \Mux10~6 .lut_mask = 64'h1919195D5D5D195D;
defparam \Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N42
cyclonev_lcell_comb \Decoder1~3 (
// Equation(s):
// \Decoder1~3_combout  = ( !cursor_row[1] & ( (\cursor_row[2]~DUPLICATE_q  & (cursor_row[0] & !cursor_row[3])) ) )

	.dataa(gnd),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(!cursor_row[0]),
	.datad(!cursor_row[3]),
	.datae(gnd),
	.dataf(!cursor_row[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~3 .extended_lut = "off";
defparam \Decoder1~3 .lut_mask = 64'h0300030000000000;
defparam \Decoder1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N21
cyclonev_lcell_comb \fixedBoard~59 (
// Equation(s):
// \fixedBoard~59_combout  = (\Decoder2~3_combout  & \Decoder1~3_combout )

	.dataa(!\Decoder2~3_combout ),
	.datab(gnd),
	.datac(!\Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~59 .extended_lut = "off";
defparam \fixedBoard~59 .lut_mask = 64'h0505050505050505;
defparam \fixedBoard~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N6
cyclonev_lcell_comb \fixedBoard[5][8]~122 (
// Equation(s):
// \fixedBoard[5][8]~122_combout  = ( \fixedBoard[5][8]~q  & ( \fixedBoard~59_combout  & ( (((!\sudokuBoard[8][8][2]~1_combout ) # (\Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout )) # (state[1]) ) ) ) # ( !\fixedBoard[5][8]~q  & ( 
// \fixedBoard~59_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & \Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[5][8]~q  & ( !\fixedBoard~59_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (\Decoder0~1_combout )) # (state[1]) ) ) ) # ( !\fixedBoard[5][8]~q  & ( !\fixedBoard~59_combout  & ( (!state[1] & (\Decoder0~1_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!state[1]),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!\Decoder0~1_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[5][8]~q ),
	.dataf(!\fixedBoard~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[5][8]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[5][8]~122 .extended_lut = "off";
defparam \fixedBoard[5][8]~122 .lut_mask = 64'h000AFF5F003BFF7F;
defparam \fixedBoard[5][8]~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N7
dffeas \fixedBoard[5][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[5][8]~122_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[5][8] .is_wysiwyg = "true";
defparam \fixedBoard[5][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N15
cyclonev_lcell_comb \fixedBoard~10 (
// Equation(s):
// \fixedBoard~10_combout  = ( \Decoder1~3_combout  & ( \Decoder2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~10 .extended_lut = "off";
defparam \fixedBoard~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N3
cyclonev_lcell_comb \fixedBoard[5][7]~126 (
// Equation(s):
// \fixedBoard[5][7]~126_combout  = ( \fixedBoard[5][7]~q  & ( \fixedBoard~10_combout  & ( (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (\Mux73~0_combout )) # (state[1]) ) ) ) # ( !\fixedBoard[5][7]~q  & ( \fixedBoard~10_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[5][7]~q  & ( !\fixedBoard~10_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (\Mux73~0_combout )) # (state[1]) ) ) ) # ( 
// !\fixedBoard[5][7]~q  & ( !\fixedBoard~10_combout  & ( (\Mux73~0_combout  & \sudokuBoard[8][8][2]~1_combout ) ) ) )

	.dataa(!state[1]),
	.datab(!\Mux73~0_combout ),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[5][7]~q ),
	.dataf(!\fixedBoard~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[5][7]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[5][7]~126 .extended_lut = "off";
defparam \fixedBoard[5][7]~126 .lut_mask = 64'h0033FF77003FFF7F;
defparam \fixedBoard[5][7]~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N4
dffeas \fixedBoard[5][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[5][7]~126_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[5][7] .is_wysiwyg = "true";
defparam \fixedBoard[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N15
cyclonev_lcell_comb \fixedBoard~74 (
// Equation(s):
// \fixedBoard~74_combout  = (\Decoder1~3_combout  & \Decoder2~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~3_combout ),
	.datad(!\Decoder2~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~74 .extended_lut = "off";
defparam \fixedBoard~74 .lut_mask = 64'h000F000F000F000F;
defparam \fixedBoard~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N42
cyclonev_lcell_comb \fixedBoard[5][1]~128 (
// Equation(s):
// \fixedBoard[5][1]~128_combout  = ( \fixedBoard[5][1]~q  & ( \fixedBoard~74_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout ))) # (\fixedBoard[8][2]~87_combout ) ) ) ) # ( !\fixedBoard[5][1]~q  & ( \fixedBoard~74_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\Mux73~0_combout ) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[5][1]~q  & ( !\fixedBoard~74_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout )) ) ) ) # ( 
// !\fixedBoard[5][1]~q  & ( !\fixedBoard~74_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\fixedBoard[8][2]~87_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\Mux73~0_combout ),
	.datad(!state[1]),
	.datae(!\fixedBoard[5][1]~q ),
	.dataf(!\fixedBoard~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[5][1]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[5][1]~128 .extended_lut = "off";
defparam \fixedBoard[5][1]~128 .lut_mask = 64'h0303CFFF1313DFFF;
defparam \fixedBoard[5][1]~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N43
dffeas \fixedBoard[5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[5][1]~128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[5][1] .is_wysiwyg = "true";
defparam \fixedBoard[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N30
cyclonev_lcell_comb \fixedBoard~34 (
// Equation(s):
// \fixedBoard~34_combout  = ( \Decoder1~3_combout  & ( \Decoder2~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder2~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~34 .extended_lut = "off";
defparam \fixedBoard~34 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N21
cyclonev_lcell_comb \fixedBoard[5][2]~129 (
// Equation(s):
// \fixedBoard[5][2]~129_combout  = ( \fixedBoard[5][2]~q  & ( \fixedBoard~34_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[5][2]~q  & ( \fixedBoard~34_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[5][2]~q  & ( !\fixedBoard~34_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[5][2]~q  & ( !\fixedBoard~34_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!level[1]),
	.datae(!\fixedBoard[5][2]~q ),
	.dataf(!\fixedBoard~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[5][2]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[5][2]~129 .extended_lut = "off";
defparam \fixedBoard[5][2]~129 .lut_mask = 64'h4400FFBB4505FFBF;
defparam \fixedBoard[5][2]~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N22
dffeas \fixedBoard[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[5][2]~129_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[5][2] .is_wysiwyg = "true";
defparam \fixedBoard[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N9
cyclonev_lcell_comb \fixedBoard~35 (
// Equation(s):
// \fixedBoard~35_combout  = (\Decoder2~8_combout  & \Decoder1~3_combout )

	.dataa(!\Decoder2~8_combout ),
	.datab(gnd),
	.datac(!\Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~35 .extended_lut = "off";
defparam \fixedBoard~35 .lut_mask = 64'h0505050505050505;
defparam \fixedBoard~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N36
cyclonev_lcell_comb \fixedBoard[5][3]~130 (
// Equation(s):
// \fixedBoard[5][3]~130_combout  = ( \fixedBoard[5][3]~q  & ( \sudokuBoard[8][8][2]~1_combout  & ( ((!level[1]) # ((\fixedBoard~35_combout  & \fixedBoard[8][2]~87_combout ))) # (state[1]) ) ) ) # ( !\fixedBoard[5][3]~q  & ( \sudokuBoard[8][8][2]~1_combout  
// & ( (!\fixedBoard~35_combout  & (!state[1] & (!level[1]))) # (\fixedBoard~35_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[5][3]~q  & ( !\sudokuBoard[8][8][2]~1_combout  ) )

	.dataa(!\fixedBoard~35_combout ),
	.datab(!state[1]),
	.datac(!level[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[5][3]~q ),
	.dataf(!\sudokuBoard[8][8][2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[5][3]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[5][3]~130 .extended_lut = "off";
defparam \fixedBoard[5][3]~130 .lut_mask = 64'h0000FFFFC0D5F3F7;
defparam \fixedBoard[5][3]~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N37
dffeas \fixedBoard[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[5][3]~130_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[5][3] .is_wysiwyg = "true";
defparam \fixedBoard[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N15
cyclonev_lcell_comb \fixedBoard~23 (
// Equation(s):
// \fixedBoard~23_combout  = ( \Decoder1~3_combout  & ( \Decoder2~4_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder2~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~23 .extended_lut = "off";
defparam \fixedBoard~23 .lut_mask = 64'h0000000033333333;
defparam \fixedBoard~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N27
cyclonev_lcell_comb \fixedBoard[5][0]~127 (
// Equation(s):
// \fixedBoard[5][0]~127_combout  = ( \fixedBoard[5][0]~q  & ( \fixedBoard~23_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # ((\fixedBoard[8][2]~87_combout ) # (state[1]))) ) ) ) # ( !\fixedBoard[5][0]~q  & ( \fixedBoard~23_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[5][0]~q  & ( !\fixedBoard~23_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[5][0]~q  & ( !\fixedBoard~23_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!level[1] & !state[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!level[1]),
	.datac(!state[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[5][0]~q ),
	.dataf(!\fixedBoard~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[5][0]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[5][0]~127 .extended_lut = "off";
defparam \fixedBoard[5][0]~127 .lut_mask = 64'h4040EFEF4055EFFF;
defparam \fixedBoard[5][0]~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N29
dffeas \fixedBoard[5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[5][0]~127_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[5][0] .is_wysiwyg = "true";
defparam \fixedBoard[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N30
cyclonev_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (((!\cursor_col[0]~DUPLICATE_q  & ((\fixedBoard[5][0]~q ))) # (\cursor_col[0]~DUPLICATE_q  & (\fixedBoard[5][1]~q ))))) # (\cursor_col[2]~DUPLICATE_q  & 
// ((((\cursor_col[0]~DUPLICATE_q ))))) ) ) # ( \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[2]~DUPLICATE_q  & (((!\cursor_col[0]~DUPLICATE_q  & (\fixedBoard[5][2]~q )) # (\cursor_col[0]~DUPLICATE_q  & ((\fixedBoard[5][3]~q )))))) # 
// (\cursor_col[2]~DUPLICATE_q  & ((((\cursor_col[0]~DUPLICATE_q ))))) ) )

	.dataa(!\cursor_col[2]~DUPLICATE_q ),
	.datab(!\fixedBoard[5][1]~q ),
	.datac(!\fixedBoard[5][2]~q ),
	.datad(!\fixedBoard[5][3]~q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\cursor_col[0]~DUPLICATE_q ),
	.datag(!\fixedBoard[5][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~5 .extended_lut = "on";
defparam \Mux4~5 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N25
dffeas \fixedBoard[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[5][6]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[5][6] .is_wysiwyg = "true";
defparam \fixedBoard[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N27
cyclonev_lcell_comb \fixedBoard~9 (
// Equation(s):
// \fixedBoard~9_combout  = ( \Decoder1~3_combout  & ( \Decoder2~2_combout  ) )

	.dataa(!\Decoder2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~9 .extended_lut = "off";
defparam \fixedBoard~9 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N24
cyclonev_lcell_comb \fixedBoard[5][6]~125 (
// Equation(s):
// \fixedBoard[5][6]~125_combout  = ( \fixedBoard[5][6]~q  & ( \fixedBoard~9_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[5][6]~q  & ( \fixedBoard~9_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[5][6]~q  & ( !\fixedBoard~9_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[5][6]~q  & ( !\fixedBoard~9_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!level[1]),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[5][6]~q ),
	.dataf(!\fixedBoard~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[5][6]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[5][6]~125 .extended_lut = "off";
defparam \fixedBoard[5][6]~125 .lut_mask = 64'h4040FBFB4055FBFF;
defparam \fixedBoard[5][6]~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N26
dffeas \fixedBoard[5][6]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[5][6]~125_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[5][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[5][6]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[5][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y6_N10
dffeas \fixedBoard[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[5][5]~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[5][5] .is_wysiwyg = "true";
defparam \fixedBoard[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N51
cyclonev_lcell_comb \fixedBoard~37 (
// Equation(s):
// \fixedBoard~37_combout  = (\Decoder2~6_combout  & \Decoder1~3_combout )

	.dataa(!\Decoder2~6_combout ),
	.datab(gnd),
	.datac(!\Decoder1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~37 .extended_lut = "off";
defparam \fixedBoard~37 .lut_mask = 64'h0505050505050505;
defparam \fixedBoard~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N9
cyclonev_lcell_comb \fixedBoard[5][5]~124 (
// Equation(s):
// \fixedBoard[5][5]~124_combout  = ( \fixedBoard[5][5]~q  & ( \fixedBoard~37_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[5][5]~q  & ( \fixedBoard~37_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[5][5]~q  & ( !\fixedBoard~37_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[5][5]~q  & ( !\fixedBoard~37_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!level[1]),
	.datae(!\fixedBoard[5][5]~q ),
	.dataf(!\fixedBoard~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[5][5]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[5][5]~124 .extended_lut = "off";
defparam \fixedBoard[5][5]~124 .lut_mask = 64'h4400FFBB4505FFBF;
defparam \fixedBoard[5][5]~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N11
dffeas \fixedBoard[5][5]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[5][5]~124_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[5][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[5][5]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[5][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N21
cyclonev_lcell_comb \fixedBoard~36 (
// Equation(s):
// \fixedBoard~36_combout  = ( \Decoder1~3_combout  & ( \Decoder2~1_combout  ) )

	.dataa(!\Decoder2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~36 .extended_lut = "off";
defparam \fixedBoard~36 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N51
cyclonev_lcell_comb \fixedBoard[5][4]~123 (
// Equation(s):
// \fixedBoard[5][4]~123_combout  = ( \fixedBoard[5][4]~q  & ( \fixedBoard~36_combout  & ( (!\level[0]~DUPLICATE_q ) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[5][4]~q  & ( 
// \fixedBoard~36_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!\level[0]~DUPLICATE_q  & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[5][4]~q  & ( !\fixedBoard~36_combout  & ( (!\level[0]~DUPLICATE_q ) # 
// ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[5][4]~q  & ( !\fixedBoard~36_combout  & ( (!\level[0]~DUPLICATE_q  & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[5][4]~q ),
	.dataf(!\fixedBoard~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[5][4]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[5][4]~123 .extended_lut = "off";
defparam \fixedBoard[5][4]~123 .lut_mask = 64'h0088FFBB008FFFBF;
defparam \fixedBoard[5][4]~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y6_N52
dffeas \fixedBoard[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[5][4]~123_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[5][4] .is_wysiwyg = "true";
defparam \fixedBoard[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y6_N0
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( ((!\Mux4~5_combout  & (\fixedBoard[5][4]~q  & ((\cursor_col[2]~DUPLICATE_q )))) # (\Mux4~5_combout  & (((!\cursor_col[2]~DUPLICATE_q ) # (\fixedBoard[5][5]~DUPLICATE_q ))))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\Mux4~5_combout  & (((\fixedBoard[5][6]~DUPLICATE_q  & ((\cursor_col[2]~DUPLICATE_q )))))) # (\Mux4~5_combout  & ((((!\cursor_col[2]~DUPLICATE_q ))) # (\fixedBoard[5][7]~q ))) ) )

	.dataa(!\fixedBoard[5][7]~q ),
	.datab(!\Mux4~5_combout ),
	.datac(!\fixedBoard[5][6]~DUPLICATE_q ),
	.datad(!\fixedBoard[5][5]~DUPLICATE_q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\cursor_col[2]~DUPLICATE_q ),
	.datag(!\fixedBoard[5][4]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "on";
defparam \Mux4~0 .lut_mask = 64'h333333330C3F1D1D;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N24
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( \Mux4~0_combout  & ( (!\cursor_col[3]~DUPLICATE_q ) # (\fixedBoard[5][8]~q ) ) ) # ( !\Mux4~0_combout  & ( (\cursor_col[3]~DUPLICATE_q  & \fixedBoard[5][8]~q ) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fixedBoard[5][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N9
cyclonev_lcell_comb \Decoder1~5 (
// Equation(s):
// \Decoder1~5_combout  = ( !cursor_row[1] & ( (!cursor_row[0] & (\cursor_row[2]~DUPLICATE_q  & !cursor_row[3])) ) )

	.dataa(!cursor_row[0]),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!cursor_row[3]),
	.datae(gnd),
	.dataf(!cursor_row[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~5 .extended_lut = "off";
defparam \Decoder1~5 .lut_mask = 64'h2200220000000000;
defparam \Decoder1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N42
cyclonev_lcell_comb \fixedBoard~75 (
// Equation(s):
// \fixedBoard~75_combout  = ( \Decoder1~5_combout  & ( \Decoder2~3_combout  ) )

	.dataa(!\Decoder2~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~75 .extended_lut = "off";
defparam \fixedBoard~75 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N39
cyclonev_lcell_comb \fixedBoard[4][8]~131 (
// Equation(s):
// \fixedBoard[4][8]~131_combout  = ( \fixedBoard[4][8]~q  & ( \fixedBoard~75_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!\level[0]~DUPLICATE_q ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[4][8]~q  & ( 
// \fixedBoard~75_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !\level[0]~DUPLICATE_q )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[4][8]~q  & ( !\fixedBoard~75_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((!\level[0]~DUPLICATE_q ) # (state[1])) ) ) ) # ( !\fixedBoard[4][8]~q  & ( !\fixedBoard~75_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !\level[0]~DUPLICATE_q )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(!\fixedBoard[4][8]~q ),
	.dataf(!\fixedBoard~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[4][8]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[4][8]~131 .extended_lut = "off";
defparam \fixedBoard[4][8]~131 .lut_mask = 64'h4400FFBB4505FFBF;
defparam \fixedBoard[4][8]~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N40
dffeas \fixedBoard[4][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[4][8]~131_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[4][8] .is_wysiwyg = "true";
defparam \fixedBoard[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N57
cyclonev_lcell_comb \fixedBoard~33 (
// Equation(s):
// \fixedBoard~33_combout  = ( \Decoder2~0_combout  & ( \Decoder1~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~33 .extended_lut = "off";
defparam \fixedBoard~33 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N12
cyclonev_lcell_comb \fixedBoard[4][7]~121 (
// Equation(s):
// \fixedBoard[4][7]~121_combout  = ( \fixedBoard[4][7]~q  & ( \fixedBoard~33_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (\fixedBoard[8][2]~87_combout ))) # (state[1]) ) ) ) # ( !\fixedBoard[4][7]~q  & ( \fixedBoard~33_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[4][7]~q  & ( !\fixedBoard~33_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (!level[1])) # (state[1]) ) ) ) # ( 
// !\fixedBoard[4][7]~q  & ( !\fixedBoard~33_combout  & ( (!state[1] & (\sudokuBoard[8][8][2]~1_combout  & !level[1])) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!level[1]),
	.datae(!\fixedBoard[4][7]~q ),
	.dataf(!\fixedBoard~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[4][7]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[4][7]~121 .extended_lut = "off";
defparam \fixedBoard[4][7]~121 .lut_mask = 64'h2200FFDD2303FFDF;
defparam \fixedBoard[4][7]~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y8_N13
dffeas \fixedBoard[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[4][7]~121_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[4][7] .is_wysiwyg = "true";
defparam \fixedBoard[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N57
cyclonev_lcell_comb \fixedBoard~61 (
// Equation(s):
// \fixedBoard~61_combout  = ( \Decoder1~5_combout  & ( \Decoder2~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder2~6_combout ),
	.datad(gnd),
	.datae(!\Decoder1~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~61 .extended_lut = "off";
defparam \fixedBoard~61 .lut_mask = 64'h00000F0F00000F0F;
defparam \fixedBoard~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N51
cyclonev_lcell_comb \fixedBoard[4][5]~119 (
// Equation(s):
// \fixedBoard[4][5]~119_combout  = ( \fixedBoard[4][5]~q  & ( \fixedBoard~61_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[4][5]~q  & ( 
// \fixedBoard~61_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & \Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[4][5]~q  & ( !\fixedBoard~61_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((\Decoder0~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[4][5]~q  & ( !\fixedBoard~61_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & \Decoder0~1_combout )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\Decoder0~1_combout ),
	.datae(!\fixedBoard[4][5]~q ),
	.dataf(!\fixedBoard~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[4][5]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[4][5]~119 .extended_lut = "off";
defparam \fixedBoard[4][5]~119 .lut_mask = 64'h0044BBFF0545BFFF;
defparam \fixedBoard[4][5]~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N52
dffeas \fixedBoard[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[4][5]~119_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[4][5] .is_wysiwyg = "true";
defparam \fixedBoard[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N45
cyclonev_lcell_comb \fixedBoard~22 (
// Equation(s):
// \fixedBoard~22_combout  = ( \Decoder1~5_combout  & ( \Decoder2~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~22 .extended_lut = "off";
defparam \fixedBoard~22 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y6_N30
cyclonev_lcell_comb \fixedBoard[4][6]~120 (
// Equation(s):
// \fixedBoard[4][6]~120_combout  = ( \fixedBoard[4][6]~q  & ( \fixedBoard~22_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[4][6]~q  & ( \fixedBoard~22_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[4][6]~q  & ( !\fixedBoard~22_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[4][6]~q  & ( !\fixedBoard~22_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!level[1]),
	.datae(!\fixedBoard[4][6]~q ),
	.dataf(!\fixedBoard~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[4][6]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[4][6]~120 .extended_lut = "off";
defparam \fixedBoard[4][6]~120 .lut_mask = 64'h4400FFBB4505FFBF;
defparam \fixedBoard[4][6]~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y6_N31
dffeas \fixedBoard[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[4][6]~120_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[4][6] .is_wysiwyg = "true";
defparam \fixedBoard[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N3
cyclonev_lcell_comb \fixedBoard~41 (
// Equation(s):
// \fixedBoard~41_combout  = ( \Decoder1~5_combout  & ( \Decoder2~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder2~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~41 .extended_lut = "off";
defparam \fixedBoard~41 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N24
cyclonev_lcell_comb \fixedBoard[4][2]~116 (
// Equation(s):
// \fixedBoard[4][2]~116_combout  = ( \fixedBoard[4][2]~q  & ( \fixedBoard~41_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[4][2]~q  & ( \fixedBoard~41_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[4][2]~q  & ( !\fixedBoard~41_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[4][2]~q  & ( !\fixedBoard~41_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!level[1]),
	.datae(!\fixedBoard[4][2]~q ),
	.dataf(!\fixedBoard~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[4][2]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[4][2]~116 .extended_lut = "off";
defparam \fixedBoard[4][2]~116 .lut_mask = 64'h4400FFBB4505FFBF;
defparam \fixedBoard[4][2]~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N25
dffeas \fixedBoard[4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[4][2]~116_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[4][2] .is_wysiwyg = "true";
defparam \fixedBoard[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N51
cyclonev_lcell_comb \fixedBoard~68 (
// Equation(s):
// \fixedBoard~68_combout  = ( \Decoder1~5_combout  & ( \Decoder2~8_combout  ) )

	.dataa(!\Decoder2~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~68 .extended_lut = "off";
defparam \fixedBoard~68 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N0
cyclonev_lcell_comb \fixedBoard[4][3]~117 (
// Equation(s):
// \fixedBoard[4][3]~117_combout  = ( \fixedBoard[4][3]~q  & ( state[1] ) ) # ( !\fixedBoard[4][3]~q  & ( state[1] & ( (\sudokuBoard[8][8][2]~1_combout  & (\fixedBoard[8][2]~87_combout  & \fixedBoard~68_combout )) ) ) ) # ( \fixedBoard[4][3]~q  & ( !state[1] 
// & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard[8][2]~87_combout  & \fixedBoard~68_combout )) # (\Decoder0~1_combout )) ) ) ) # ( !\fixedBoard[4][3]~q  & ( !state[1] & ( (\sudokuBoard[8][8][2]~1_combout  & (((\fixedBoard[8][2]~87_combout  & 
// \fixedBoard~68_combout )) # (\Decoder0~1_combout ))) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!\Decoder0~1_combout ),
	.datad(!\fixedBoard~68_combout ),
	.datae(!\fixedBoard[4][3]~q ),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[4][3]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[4][3]~117 .extended_lut = "off";
defparam \fixedBoard[4][3]~117 .lut_mask = 64'h0515AFBF0011FFFF;
defparam \fixedBoard[4][3]~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N1
dffeas \fixedBoard[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[4][3]~117_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[4][3] .is_wysiwyg = "true";
defparam \fixedBoard[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N42
cyclonev_lcell_comb \fixedBoard~64 (
// Equation(s):
// \fixedBoard~64_combout  = ( \Decoder2~7_combout  & ( \Decoder1~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~64 .extended_lut = "off";
defparam \fixedBoard~64 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N24
cyclonev_lcell_comb \fixedBoard[4][1]~115 (
// Equation(s):
// \fixedBoard[4][1]~115_combout  = ( \fixedBoard[4][1]~q  & ( \fixedBoard~64_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # ((state[1]) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( !\fixedBoard[4][1]~q  & ( \fixedBoard~64_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[4][1]~q  & ( !\fixedBoard~64_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # (state[1])) ) ) ) # ( 
// !\fixedBoard[4][1]~q  & ( !\fixedBoard~64_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!level[1] & !state[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!level[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!state[1]),
	.datae(!\fixedBoard[4][1]~q ),
	.dataf(!\fixedBoard~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[4][1]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[4][1]~115 .extended_lut = "off";
defparam \fixedBoard[4][1]~115 .lut_mask = 64'h4400EEFF4505EFFF;
defparam \fixedBoard[4][1]~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y7_N26
dffeas \fixedBoard[4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[4][1]~115_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[4][1] .is_wysiwyg = "true";
defparam \fixedBoard[4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N27
cyclonev_lcell_comb \fixedBoard~40 (
// Equation(s):
// \fixedBoard~40_combout  = ( \Decoder1~5_combout  & ( \Decoder2~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Decoder1~5_combout ),
	.dataf(!\Decoder2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~40 .extended_lut = "off";
defparam \fixedBoard~40 .lut_mask = 64'h000000000000FFFF;
defparam \fixedBoard~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N33
cyclonev_lcell_comb \fixedBoard[4][0]~114 (
// Equation(s):
// \fixedBoard[4][0]~114_combout  = ( \fixedBoard[4][0]~q  & ( \fixedBoard[8][2]~87_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((!\level[0]~DUPLICATE_q ) # (\fixedBoard~40_combout ))) # (state[1]) ) ) ) # ( !\fixedBoard[4][0]~q  & ( 
// \fixedBoard[8][2]~87_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !\level[0]~DUPLICATE_q )) # (\fixedBoard~40_combout ))) ) ) ) # ( \fixedBoard[4][0]~q  & ( !\fixedBoard[8][2]~87_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (!\level[0]~DUPLICATE_q )) # (state[1]) ) ) ) # ( !\fixedBoard[4][0]~q  & ( !\fixedBoard[8][2]~87_combout  & ( (!state[1] & (\sudokuBoard[8][8][2]~1_combout  & !\level[0]~DUPLICATE_q )) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!\fixedBoard~40_combout ),
	.datae(!\fixedBoard[4][0]~q ),
	.dataf(!\fixedBoard[8][2]~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[4][0]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[4][0]~114 .extended_lut = "off";
defparam \fixedBoard[4][0]~114 .lut_mask = 64'h2020FDFD2033FDFF;
defparam \fixedBoard[4][0]~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y7_N34
dffeas \fixedBoard[4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[4][0]~114_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[4][0] .is_wysiwyg = "true";
defparam \fixedBoard[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N48
cyclonev_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[4][0]~q ))) # (\cursor_col[0]~DUPLICATE_q  & ((((\fixedBoard[4][1]~q ))) # (\cursor_col[2]~DUPLICATE_q ))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\cursor_col[0]~DUPLICATE_q  & (!\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[4][2]~q ))) # (\cursor_col[0]~DUPLICATE_q  & ((((\fixedBoard[4][3]~q ))) # (\cursor_col[2]~DUPLICATE_q ))) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\fixedBoard[4][2]~q ),
	.datad(!\fixedBoard[4][3]~q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\fixedBoard[4][1]~q ),
	.datag(!\fixedBoard[4][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~5 .extended_lut = "on";
defparam \Mux5~5 .lut_mask = 64'h1919195D5D5D195D;
defparam \Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N42
cyclonev_lcell_comb \fixedBoard~60 (
// Equation(s):
// \fixedBoard~60_combout  = ( \Decoder1~5_combout  & ( \Decoder2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Decoder2~1_combout ),
	.datae(gnd),
	.dataf(!\Decoder1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~60 .extended_lut = "off";
defparam \fixedBoard~60 .lut_mask = 64'h0000000000FF00FF;
defparam \fixedBoard~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N57
cyclonev_lcell_comb \fixedBoard[4][4]~118 (
// Equation(s):
// \fixedBoard[4][4]~118_combout  = ( \fixedBoard[4][4]~q  & ( \fixedBoard~60_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1]) # (\fixedBoard[8][2]~87_combout )) # (\Mux73~0_combout )) ) ) ) # ( !\fixedBoard[4][4]~q  & ( \fixedBoard~60_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\fixedBoard[8][2]~87_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \fixedBoard[4][4]~q  & ( !\fixedBoard~60_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # (\Mux73~0_combout )) ) ) ) # ( 
// !\fixedBoard[4][4]~q  & ( !\fixedBoard~60_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\Mux73~0_combout ),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!state[1]),
	.datae(!\fixedBoard[4][4]~q ),
	.dataf(!\fixedBoard~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[4][4]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[4][4]~118 .extended_lut = "off";
defparam \fixedBoard[4][4]~118 .lut_mask = 64'h1111BBFF1515BFFF;
defparam \fixedBoard[4][4]~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N58
dffeas \fixedBoard[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[4][4]~118_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[4][4] .is_wysiwyg = "true";
defparam \fixedBoard[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N18
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( ((!\cursor_col[2]~DUPLICATE_q  & (((\Mux5~5_combout )))) # (\cursor_col[2]~DUPLICATE_q  & ((!\Mux5~5_combout  & ((\fixedBoard[4][4]~q ))) # (\Mux5~5_combout  & (\fixedBoard[4][5]~q ))))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( ((!\cursor_col[2]~DUPLICATE_q  & (((\Mux5~5_combout )))) # (\cursor_col[2]~DUPLICATE_q  & ((!\Mux5~5_combout  & ((\fixedBoard[4][6]~q ))) # (\Mux5~5_combout  & (\fixedBoard[4][7]~q ))))) ) )

	.dataa(!\fixedBoard[4][7]~q ),
	.datab(!\fixedBoard[4][5]~q ),
	.datac(!\fixedBoard[4][6]~q ),
	.datad(!\cursor_col[2]~DUPLICATE_q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\Mux5~5_combout ),
	.datag(!\fixedBoard[4][4]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "on";
defparam \Mux5~0 .lut_mask = 64'h000F000FFF33FF55;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N45
cyclonev_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ( \Mux5~0_combout  & ( (!\cursor_col[3]~DUPLICATE_q ) # (\fixedBoard[4][8]~q ) ) ) # ( !\Mux5~0_combout  & ( (\cursor_col[3]~DUPLICATE_q  & \fixedBoard[4][8]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cursor_col[3]~DUPLICATE_q ),
	.datad(!\fixedBoard[4][8]~q ),
	.datae(gnd),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~4 .extended_lut = "off";
defparam \Mux5~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N42
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( !cursor_row[1] & ( ((!\cursor_row[2]~DUPLICATE_q  & (((\Mux10~6_combout )))) # (\cursor_row[2]~DUPLICATE_q  & ((!\Mux10~6_combout  & (\Mux5~4_combout )) # (\Mux10~6_combout  & ((\Mux4~4_combout )))))) ) ) # ( cursor_row[1] & ( 
// (!\cursor_row[2]~DUPLICATE_q  & ((((\Mux10~6_combout ))))) # (\cursor_row[2]~DUPLICATE_q  & ((!\Mux10~6_combout  & (((\Mux3~4_combout )))) # (\Mux10~6_combout  & (\Mux2~4_combout )))) ) )

	.dataa(!\Mux2~4_combout ),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(!\Mux3~4_combout ),
	.datad(!\Mux10~6_combout ),
	.datae(!cursor_row[1]),
	.dataf(!\Mux4~4_combout ),
	.datag(!\Mux5~4_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "on";
defparam \Mux10~0 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N18
cyclonev_lcell_comb \sudokuBoard[8][8][2]~2 (
// Equation(s):
// \sudokuBoard[8][8][2]~2_combout  = ( \Mux10~0_combout  & ( (!\Mux10~4_combout  & (cursor_row[3] & state[1])) ) ) # ( !\Mux10~0_combout  & ( (state[1] & ((!\Mux10~4_combout ) # (!cursor_row[3]))) ) )

	.dataa(!\Mux10~4_combout ),
	.datab(!cursor_row[3]),
	.datac(!state[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][8][2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][8][2]~2 .extended_lut = "off";
defparam \sudokuBoard[8][8][2]~2 .lut_mask = 64'h0E0E0E0E02020202;
defparam \sudokuBoard[8][8][2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y3_N42
cyclonev_lcell_comb \fixedBoard[8][2]~87 (
// Equation(s):
// \fixedBoard[8][2]~87_combout  = ( \fixedBoard~84_combout  & ( \sudokuBoard[8][8][2]~2_combout  & ( ((\sudokuBoard~3_combout  & ((\fixedBoard~83_combout ) # (\fixedBoard~81_combout )))) # (\fixedBoard~86_combout ) ) ) ) # ( !\fixedBoard~84_combout  & ( 
// \sudokuBoard[8][8][2]~2_combout  & ( ((\sudokuBoard~3_combout  & \fixedBoard~83_combout )) # (\fixedBoard~86_combout ) ) ) )

	.dataa(!\sudokuBoard~3_combout ),
	.datab(!\fixedBoard~81_combout ),
	.datac(!\fixedBoard~86_combout ),
	.datad(!\fixedBoard~83_combout ),
	.datae(!\fixedBoard~84_combout ),
	.dataf(!\sudokuBoard[8][8][2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[8][2]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[8][2]~87 .extended_lut = "off";
defparam \fixedBoard[8][2]~87 .lut_mask = 64'h000000000F5F1F5F;
defparam \fixedBoard[8][2]~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N57
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !cursor_row[1] & ( (!cursor_row[0] & (!\cursor_row[2]~DUPLICATE_q  & cursor_row[3])) ) )

	.dataa(!cursor_row[0]),
	.datab(gnd),
	.datac(!\cursor_row[2]~DUPLICATE_q ),
	.datad(!cursor_row[3]),
	.datae(gnd),
	.dataf(!cursor_row[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h00A000A000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N0
cyclonev_lcell_comb \fixedBoard~8 (
// Equation(s):
// \fixedBoard~8_combout  = (\Decoder1~0_combout  & \Decoder2~3_combout )

	.dataa(gnd),
	.datab(!\Decoder1~0_combout ),
	.datac(!\Decoder2~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~8 .extended_lut = "off";
defparam \fixedBoard~8 .lut_mask = 64'h0303030303030303;
defparam \fixedBoard~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N45
cyclonev_lcell_comb \fixedBoard[8][8]~168 (
// Equation(s):
// \fixedBoard[8][8]~168_combout  = ( \fixedBoard[8][8]~q  & ( \fixedBoard~8_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[8][8]~q  & ( 
// \fixedBoard~8_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & \Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[8][8]~q  & ( !\fixedBoard~8_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((\Decoder0~1_combout ) # (state[1])) ) ) ) # ( !\fixedBoard[8][8]~q  & ( !\fixedBoard~8_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & \Decoder0~1_combout )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\Decoder0~1_combout ),
	.datae(!\fixedBoard[8][8]~q ),
	.dataf(!\fixedBoard~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[8][8]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[8][8]~168 .extended_lut = "off";
defparam \fixedBoard[8][8]~168 .lut_mask = 64'h0044BBFF0545BFFF;
defparam \fixedBoard[8][8]~168 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N47
dffeas \fixedBoard[8][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][8]~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][8] .is_wysiwyg = "true";
defparam \fixedBoard[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y8_N4
dffeas \fixedBoard[8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][1]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][1] .is_wysiwyg = "true";
defparam \fixedBoard[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N27
cyclonev_lcell_comb \fixedBoard~16 (
// Equation(s):
// \fixedBoard~16_combout  = (\Decoder1~0_combout  & \Decoder2~7_combout )

	.dataa(gnd),
	.datab(!\Decoder1~0_combout ),
	.datac(!\Decoder2~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~16 .extended_lut = "off";
defparam \fixedBoard~16 .lut_mask = 64'h0303030303030303;
defparam \fixedBoard~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N3
cyclonev_lcell_comb \fixedBoard[8][1]~89 (
// Equation(s):
// \fixedBoard[8][1]~89_combout  = ( \fixedBoard[8][1]~q  & ( \fixedBoard~16_combout  & ( (!level[1]) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[8][1]~q  & ( \fixedBoard~16_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[8][1]~q  & ( !\fixedBoard~16_combout  & ( (!level[1]) # ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( 
// !\fixedBoard[8][1]~q  & ( !\fixedBoard~16_combout  & ( (!level[1] & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!level[1]),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[8][1]~q ),
	.dataf(!\fixedBoard~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[8][1]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[8][1]~89 .extended_lut = "off";
defparam \fixedBoard[8][1]~89 .lut_mask = 64'h0088FFBB008FFFBF;
defparam \fixedBoard[8][1]~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N5
dffeas \fixedBoard[8][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][1]~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][1]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[8][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N36
cyclonev_lcell_comb \fixedBoard~55 (
// Equation(s):
// \fixedBoard~55_combout  = ( \Decoder2~8_combout  & ( \Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~55 .extended_lut = "off";
defparam \fixedBoard~55 .lut_mask = 64'h000000000F0F0F0F;
defparam \fixedBoard~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N0
cyclonev_lcell_comb \fixedBoard[8][3]~91 (
// Equation(s):
// \fixedBoard[8][3]~91_combout  = ( \fixedBoard[8][3]~q  & ( \fixedBoard~55_combout  & ( (!level[1]) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[8][3]~q  & ( \fixedBoard~55_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[8][3]~q  & ( !\fixedBoard~55_combout  & ( (!level[1]) # ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( 
// !\fixedBoard[8][3]~q  & ( !\fixedBoard~55_combout  & ( (!level[1] & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!level[1]),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[8][3]~q ),
	.dataf(!\fixedBoard~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[8][3]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[8][3]~91 .extended_lut = "off";
defparam \fixedBoard[8][3]~91 .lut_mask = 64'h0808FBFB080FFBFF;
defparam \fixedBoard[8][3]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N1
dffeas \fixedBoard[8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][3]~91_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][3] .is_wysiwyg = "true";
defparam \fixedBoard[8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N3
cyclonev_lcell_comb \fixedBoard~6 (
// Equation(s):
// \fixedBoard~6_combout  = ( \Decoder2~5_combout  & ( \Decoder1~0_combout  ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~6 .extended_lut = "off";
defparam \fixedBoard~6 .lut_mask = 64'h0000000055555555;
defparam \fixedBoard~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N55
dffeas \fixedBoard[8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][2]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][2] .is_wysiwyg = "true";
defparam \fixedBoard[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N54
cyclonev_lcell_comb \fixedBoard[8][2]~90 (
// Equation(s):
// \fixedBoard[8][2]~90_combout  = ( state[1] & ( ((\sudokuBoard[8][8][2]~1_combout  & (\fixedBoard[8][2]~87_combout  & \fixedBoard~6_combout ))) # (\fixedBoard[8][2]~q ) ) ) # ( !state[1] & ( (!\sudokuBoard[8][8][2]~1_combout  & (((\fixedBoard[8][2]~q )))) 
// # (\sudokuBoard[8][8][2]~1_combout  & (\fixedBoard[8][2]~87_combout  & (\fixedBoard~6_combout ))) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!\fixedBoard~6_combout ),
	.datad(!\fixedBoard[8][2]~q ),
	.datae(gnd),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[8][2]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[8][2]~90 .extended_lut = "off";
defparam \fixedBoard[8][2]~90 .lut_mask = 64'h01AB01AB01FF01FF;
defparam \fixedBoard[8][2]~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N56
dffeas \fixedBoard[8][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][2]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][2]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[8][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N12
cyclonev_lcell_comb \fixedBoard~15 (
// Equation(s):
// \fixedBoard~15_combout  = (\Decoder2~4_combout  & \Decoder1~0_combout )

	.dataa(gnd),
	.datab(!\Decoder2~4_combout ),
	.datac(!\Decoder1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~15 .extended_lut = "off";
defparam \fixedBoard~15 .lut_mask = 64'h0303030303030303;
defparam \fixedBoard~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N21
cyclonev_lcell_comb \fixedBoard[8][0]~88 (
// Equation(s):
// \fixedBoard[8][0]~88_combout  = ( \fixedBoard[8][0]~q  & ( \fixedBoard~15_combout  & ( (!level[1]) # (((!\sudokuBoard[8][8][2]~1_combout ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[8][0]~q  & ( \fixedBoard~15_combout  & ( 
// (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[8][0]~q  & ( !\fixedBoard~15_combout  & ( (!level[1]) # ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) ) ) ) # ( 
// !\fixedBoard[8][0]~q  & ( !\fixedBoard~15_combout  & ( (!level[1] & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!level[1]),
	.datab(!state[1]),
	.datac(!\fixedBoard[8][2]~87_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\fixedBoard[8][0]~q ),
	.dataf(!\fixedBoard~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[8][0]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[8][0]~88 .extended_lut = "off";
defparam \fixedBoard[8][0]~88 .lut_mask = 64'h0088FFBB008FFFBF;
defparam \fixedBoard[8][0]~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N23
dffeas \fixedBoard[8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][0]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][0] .is_wysiwyg = "true";
defparam \fixedBoard[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N6
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( ((!\cursor_col[2]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & ((\fixedBoard[8][0]~q ))) # (\cursor_col[0]~DUPLICATE_q  & (\fixedBoard[8][1]~DUPLICATE_q )))) # (\cursor_col[2]~DUPLICATE_q  & 
// (((\cursor_col[0]~DUPLICATE_q ))))) ) ) # ( \cursor_col[1]~DUPLICATE_q  & ( ((!\cursor_col[2]~DUPLICATE_q  & ((!\cursor_col[0]~DUPLICATE_q  & ((\fixedBoard[8][2]~DUPLICATE_q ))) # (\cursor_col[0]~DUPLICATE_q  & (\fixedBoard[8][3]~q )))) # 
// (\cursor_col[2]~DUPLICATE_q  & (((\cursor_col[0]~DUPLICATE_q ))))) ) )

	.dataa(!\fixedBoard[8][1]~DUPLICATE_q ),
	.datab(!\fixedBoard[8][3]~q ),
	.datac(!\fixedBoard[8][2]~DUPLICATE_q ),
	.datad(!\cursor_col[2]~DUPLICATE_q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\cursor_col[0]~DUPLICATE_q ),
	.datag(!\fixedBoard[8][0]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "on";
defparam \Mux1~4 .lut_mask = 64'h0F000F0055FF33FF;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N48
cyclonev_lcell_comb \fixedBoard~56 (
// Equation(s):
// \fixedBoard~56_combout  = ( \Decoder2~2_combout  & ( \Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!\Decoder2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~56 .extended_lut = "off";
defparam \fixedBoard~56 .lut_mask = 64'h0000000000FF00FF;
defparam \fixedBoard~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N49
dffeas \fixedBoard[8][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][6]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][6] .is_wysiwyg = "true";
defparam \fixedBoard[8][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N48
cyclonev_lcell_comb \fixedBoard[8][6]~94 (
// Equation(s):
// \fixedBoard[8][6]~94_combout  = ( \fixedBoard[8][6]~q  & ( state[1] ) ) # ( !\fixedBoard[8][6]~q  & ( state[1] & ( (\sudokuBoard[8][8][2]~1_combout  & (\fixedBoard[8][2]~87_combout  & \fixedBoard~56_combout )) ) ) ) # ( \fixedBoard[8][6]~q  & ( !state[1] 
// & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # ((\fixedBoard[8][2]~87_combout  & \fixedBoard~56_combout ))) ) ) ) # ( !\fixedBoard[8][6]~q  & ( !state[1] & ( (\sudokuBoard[8][8][2]~1_combout  & ((!level[1]) # ((\fixedBoard[8][2]~87_combout  & 
// \fixedBoard~56_combout )))) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!\fixedBoard~56_combout ),
	.datad(!level[1]),
	.datae(!\fixedBoard[8][6]~q ),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[8][6]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[8][6]~94 .extended_lut = "off";
defparam \fixedBoard[8][6]~94 .lut_mask = 64'h5501FFAB0101FFFF;
defparam \fixedBoard[8][6]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N50
dffeas \fixedBoard[8][6]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][6]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][6]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[8][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N18
cyclonev_lcell_comb \fixedBoard~7 (
// Equation(s):
// \fixedBoard~7_combout  = ( \Decoder2~6_combout  & ( \Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(!\Decoder1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Decoder2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~7 .extended_lut = "off";
defparam \fixedBoard~7 .lut_mask = 64'h0000000033333333;
defparam \fixedBoard~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N30
cyclonev_lcell_comb \fixedBoard[8][5]~93 (
// Equation(s):
// \fixedBoard[8][5]~93_combout  = ( \fixedBoard[8][5]~q  & ( state[1] ) ) # ( !\fixedBoard[8][5]~q  & ( state[1] & ( (\fixedBoard~7_combout  & (\fixedBoard[8][2]~87_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \fixedBoard[8][5]~q  & ( !state[1] & 
// ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard~7_combout  & \fixedBoard[8][2]~87_combout )) # (\Decoder0~0_combout )) ) ) ) # ( !\fixedBoard[8][5]~q  & ( !state[1] & ( (\sudokuBoard[8][8][2]~1_combout  & (((\fixedBoard~7_combout  & 
// \fixedBoard[8][2]~87_combout )) # (\Decoder0~0_combout ))) ) ) )

	.dataa(!\fixedBoard~7_combout ),
	.datab(!\fixedBoard[8][2]~87_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\Decoder0~0_combout ),
	.datae(!\fixedBoard[8][5]~q ),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[8][5]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[8][5]~93 .extended_lut = "off";
defparam \fixedBoard[8][5]~93 .lut_mask = 64'h010FF1FF0101FFFF;
defparam \fixedBoard[8][5]~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N32
dffeas \fixedBoard[8][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][5]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][5] .is_wysiwyg = "true";
defparam \fixedBoard[8][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y7_N24
cyclonev_lcell_comb \fixedBoard~0 (
// Equation(s):
// \fixedBoard~0_combout  = (\Decoder1~0_combout  & \Decoder2~0_combout )

	.dataa(gnd),
	.datab(!\Decoder1~0_combout ),
	.datac(!\Decoder2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~0 .extended_lut = "off";
defparam \fixedBoard~0 .lut_mask = 64'h0303030303030303;
defparam \fixedBoard~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N42
cyclonev_lcell_comb \fixedBoard[8][7]~95 (
// Equation(s):
// \fixedBoard[8][7]~95_combout  = ( \fixedBoard[8][7]~q  & ( \fixedBoard~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard[8][2]~87_combout ) # (\Decoder0~1_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[8][7]~q  & ( \fixedBoard~0_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & \Decoder0~1_combout )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[8][7]~q  & ( !\fixedBoard~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((\Decoder0~1_combout ) # (state[1])) ) 
// ) ) # ( !\fixedBoard[8][7]~q  & ( !\fixedBoard~0_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & \Decoder0~1_combout )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\Decoder0~1_combout ),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[8][7]~q ),
	.dataf(!\fixedBoard~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[8][7]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[8][7]~95 .extended_lut = "off";
defparam \fixedBoard[8][7]~95 .lut_mask = 64'h0404BFBF0455BFFF;
defparam \fixedBoard[8][7]~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N44
dffeas \fixedBoard[8][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][7]~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][7] .is_wysiwyg = "true";
defparam \fixedBoard[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y8_N37
dffeas \fixedBoard[8][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][4]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][4] .is_wysiwyg = "true";
defparam \fixedBoard[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N54
cyclonev_lcell_comb \fixedBoard~79 (
// Equation(s):
// \fixedBoard~79_combout  = ( \Decoder1~0_combout  & ( \Decoder2~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Decoder1~0_combout ),
	.dataf(!\Decoder2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard~79 .extended_lut = "off";
defparam \fixedBoard~79 .lut_mask = 64'h000000000000FFFF;
defparam \fixedBoard~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N36
cyclonev_lcell_comb \fixedBoard[8][4]~92 (
// Equation(s):
// \fixedBoard[8][4]~92_combout  = ( \fixedBoard[8][4]~q  & ( \fixedBoard~79_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!\level[0]~DUPLICATE_q ) # (\fixedBoard[8][2]~87_combout )) # (state[1])) ) ) ) # ( !\fixedBoard[8][4]~q  & ( 
// \fixedBoard~79_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !\level[0]~DUPLICATE_q )) # (\fixedBoard[8][2]~87_combout ))) ) ) ) # ( \fixedBoard[8][4]~q  & ( !\fixedBoard~79_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((!\level[0]~DUPLICATE_q ) # (state[1])) ) ) ) # ( !\fixedBoard[8][4]~q  & ( !\fixedBoard~79_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !\level[0]~DUPLICATE_q )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!\fixedBoard[8][2]~87_combout ),
	.datae(!\fixedBoard[8][4]~q ),
	.dataf(!\fixedBoard~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fixedBoard[8][4]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fixedBoard[8][4]~92 .extended_lut = "off";
defparam \fixedBoard[8][4]~92 .lut_mask = 64'h4040FBFB4055FBFF;
defparam \fixedBoard[8][4]~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N38
dffeas \fixedBoard[8][4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][4]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][4]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[8][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N24
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( !\cursor_col[1]~DUPLICATE_q  & ( (!\Mux1~4_combout  & (\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[8][4]~DUPLICATE_q ))) # (\Mux1~4_combout  & ((!\cursor_col[2]~DUPLICATE_q ) # (((\fixedBoard[8][5]~q ))))) ) ) # ( 
// \cursor_col[1]~DUPLICATE_q  & ( (!\Mux1~4_combout  & (\cursor_col[2]~DUPLICATE_q  & (\fixedBoard[8][6]~DUPLICATE_q ))) # (\Mux1~4_combout  & ((!\cursor_col[2]~DUPLICATE_q ) # (((\fixedBoard[8][7]~q ))))) ) )

	.dataa(!\Mux1~4_combout ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\fixedBoard[8][6]~DUPLICATE_q ),
	.datad(!\fixedBoard[8][5]~q ),
	.datae(!\cursor_col[1]~DUPLICATE_q ),
	.dataf(!\fixedBoard[8][7]~q ),
	.datag(!\fixedBoard[8][4]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "on";
defparam \Mux1~0 .lut_mask = 64'h4657464646575757;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N57
cyclonev_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ( \Mux1~0_combout  & ( (!\cursor_col[3]~DUPLICATE_q ) # (\fixedBoard[8][8]~q ) ) ) # ( !\Mux1~0_combout  & ( (\fixedBoard[8][8]~q  & \cursor_col[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard[8][8]~q ),
	.datad(!\cursor_col[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~4 .extended_lut = "off";
defparam \Mux10~4 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N21
cyclonev_lcell_comb \Mux10~5 (
// Equation(s):
// \Mux10~5_combout  = ( \Mux10~0_combout  & ( (!cursor_row[3]) # (\Mux10~4_combout ) ) ) # ( !\Mux10~0_combout  & ( (\Mux10~4_combout  & cursor_row[3]) ) )

	.dataa(!\Mux10~4_combout ),
	.datab(!cursor_row[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~5 .extended_lut = "off";
defparam \Mux10~5 .lut_mask = 64'h11111111DDDDDDDD;
defparam \Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N48
cyclonev_lcell_comb \sudokuBoard[8][8][2]~4 (
// Equation(s):
// \sudokuBoard[8][8][2]~4_combout  = ( !\sudokuBoard[8][8][2]~0_combout  & ( !\Mux10~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sudokuBoard[8][8][2]~0_combout ),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][8][2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][8][2]~4 .extended_lut = "off";
defparam \sudokuBoard[8][8][2]~4 .lut_mask = 64'hFFFF000000000000;
defparam \sudokuBoard[8][8][2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N42
cyclonev_lcell_comb \sudokuBoard[6][6][2]~0 (
// Equation(s):
// \sudokuBoard[6][6][2]~0_combout  = (!\sudokuBoard~1_combout  & \sudokuBoard~3_combout )

	.dataa(gnd),
	.datab(!\sudokuBoard~1_combout ),
	.datac(!\sudokuBoard~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][6][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][6][2]~0 .extended_lut = "off";
defparam \sudokuBoard[6][6][2]~0 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \sudokuBoard[6][6][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y5_N12
cyclonev_lcell_comb \sudokuBoard[8][8][2]~3 (
// Equation(s):
// \sudokuBoard[8][8][2]~3_combout  = ( \sudokuBoard[8][8][2]~2_combout  & ( \sudokuBoard[6][6][2]~0_combout  & ( \sudokuBoard[8][8][2]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[8][8][2]~2_combout ),
	.dataf(!\sudokuBoard[6][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][8][2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][8][2]~3 .extended_lut = "off";
defparam \sudokuBoard[8][8][2]~3 .lut_mask = 64'h0000000000000F0F;
defparam \sudokuBoard[8][8][2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N45
cyclonev_lcell_comb \sudokuBoard[1][6][2]~0 (
// Equation(s):
// \sudokuBoard[1][6][2]~0_combout  = ( \sudokuBoard[1][6][2]~q  & ( \fixedBoard~24_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[1][6][2]~q  
// & ( \fixedBoard~24_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[1][6][2]~q  & ( !\fixedBoard~24_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!\sudokuBoard[8][8][2]~3_combout ),
	.datae(!\sudokuBoard[1][6][2]~q ),
	.dataf(!\fixedBoard~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][6][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][6][2]~0 .extended_lut = "off";
defparam \sudokuBoard[1][6][2]~0 .lut_mask = 64'h0000BBBB00FFBAFF;
defparam \sudokuBoard[1][6][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N46
dffeas \sudokuBoard[1][6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][6][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][6][2] .is_wysiwyg = "true";
defparam \sudokuBoard[1][6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N54
cyclonev_lcell_comb \sudokuBoard[2][1][2]~0 (
// Equation(s):
// \sudokuBoard[2][1][2]~0_combout  = ( \sudokuBoard[2][1][2]~q  & ( \fixedBoard~67_combout  & ( (!state[0] & (((\sudokuBoard[8][8][2]~0_combout )) # (\sudokuBoard[6][6][2]~0_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[2][1][2]~q  & ( \fixedBoard~67_combout  & ( (!state[0] & (\sudokuBoard[6][6][2]~0_combout )) # (state[0] & ((\Decoder0~0_combout ))) ) ) ) # ( \sudokuBoard[2][1][2]~q  & ( !\fixedBoard~67_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) 
// ) # ( !\sudokuBoard[2][1][2]~q  & ( !\fixedBoard~67_combout  & ( (state[0] & \Decoder0~0_combout ) ) ) )

	.dataa(!state[0]),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~0_combout ),
	.datad(!\Decoder0~0_combout ),
	.datae(!\sudokuBoard[2][1][2]~q ),
	.dataf(!\fixedBoard~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][1][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][1][2]~0 .extended_lut = "off";
defparam \sudokuBoard[2][1][2]~0 .lut_mask = 64'h0055AAFF22772A7F;
defparam \sudokuBoard[2][1][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N36
cyclonev_lcell_comb \sudokuBoard[8][8][0]~0 (
// Equation(s):
// \sudokuBoard[8][8][0]~0_combout  = ( !\debug_key0_held~reg0_q  & ( \Mux10~4_combout  & ( (!state[1] & (((state[0])))) # (state[1] & (!\Mux10~0_combout  & (!state[0] & !cursor_row[3]))) ) ) ) # ( !\debug_key0_held~reg0_q  & ( !\Mux10~4_combout  & ( 
// (!state[1] & (((state[0])))) # (state[1] & (!state[0] & ((!\Mux10~0_combout ) # (cursor_row[3])))) ) ) )

	.dataa(!state[1]),
	.datab(!\Mux10~0_combout ),
	.datac(!state[0]),
	.datad(!cursor_row[3]),
	.datae(!\debug_key0_held~reg0_q ),
	.dataf(!\Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][8][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][8][0]~0 .extended_lut = "off";
defparam \sudokuBoard[8][8][0]~0 .lut_mask = 64'h4A5A00004A0A0000;
defparam \sudokuBoard[8][8][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N56
dffeas \sudokuBoard[2][1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][1][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][1][2] .is_wysiwyg = "true";
defparam \sudokuBoard[2][1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N21
cyclonev_lcell_comb \sudokuBoard[0][0][0]~0 (
// Equation(s):
// \sudokuBoard[0][0][0]~0_combout  = ( !sw_press[6] & ( !sw_press[8] & ( (!sw_press[2] & !sw_press[4]) ) ) )

	.dataa(!sw_press[2]),
	.datab(gnd),
	.datac(!sw_press[4]),
	.datad(gnd),
	.datae(!sw_press[6]),
	.dataf(!sw_press[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][0][0]~0 .extended_lut = "off";
defparam \sudokuBoard[0][0][0]~0 .lut_mask = 64'hA0A0000000000000;
defparam \sudokuBoard[0][0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N27
cyclonev_lcell_comb \sudokuBoard~14 (
// Equation(s):
// \sudokuBoard~14_combout  = ( sw_press[6] & ( sw_press[8] & ( !sw_press[5] ) ) ) # ( !sw_press[6] & ( sw_press[8] & ( (!sw_press[5] & !sw_press[7]) ) ) ) # ( sw_press[6] & ( !sw_press[8] & ( !sw_press[5] ) ) ) # ( !sw_press[6] & ( !sw_press[8] & ( 
// (!sw_press[5] & (!sw_press[9] & !sw_press[7])) ) ) )

	.dataa(!sw_press[5]),
	.datab(!sw_press[9]),
	.datac(!sw_press[7]),
	.datad(gnd),
	.datae(!sw_press[6]),
	.dataf(!sw_press[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~14 .extended_lut = "off";
defparam \sudokuBoard~14 .lut_mask = 64'h8080AAAAA0A0AAAA;
defparam \sudokuBoard~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N36
cyclonev_lcell_comb \sudokuBoard[0][6][0]~0 (
// Equation(s):
// \sudokuBoard[0][6][0]~0_combout  = ( !sw_press[1] & ( ((!sw_press[3] & ((sw_press[4]) # (\sudokuBoard~14_combout )))) # (sw_press[2]) ) )

	.dataa(!sw_press[2]),
	.datab(!sw_press[3]),
	.datac(!\sudokuBoard~14_combout ),
	.datad(!sw_press[4]),
	.datae(gnd),
	.dataf(!sw_press[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][6][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][6][0]~0 .extended_lut = "off";
defparam \sudokuBoard[0][6][0]~0 .lut_mask = 64'h5DDD5DDD00000000;
defparam \sudokuBoard[0][6][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N54
cyclonev_lcell_comb \sudokuBoard[1][7][0]~0 (
// Equation(s):
// \sudokuBoard[1][7][0]~0_combout  = ( \sudokuBoard[1][7][0]~q  & ( state[0] & ( \Decoder0~0_combout  ) ) ) # ( !\sudokuBoard[1][7][0]~q  & ( state[0] & ( \Decoder0~0_combout  ) ) ) # ( \sudokuBoard[1][7][0]~q  & ( !state[0] & ( (!\fixedBoard~25_combout ) # 
// ((!\sudokuBoard[0][6][0]~0_combout ) # (\sudokuBoard[0][0][0]~0_combout )) ) ) ) # ( !\sudokuBoard[1][7][0]~q  & ( !state[0] & ( (\fixedBoard~25_combout  & !\sudokuBoard[0][6][0]~0_combout ) ) ) )

	.dataa(!\fixedBoard~25_combout ),
	.datab(!\sudokuBoard[0][0][0]~0_combout ),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!\Decoder0~0_combout ),
	.datae(!\sudokuBoard[1][7][0]~q ),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][7][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][7][0]~0 .extended_lut = "off";
defparam \sudokuBoard[1][7][0]~0 .lut_mask = 64'h5050FBFB00FF00FF;
defparam \sudokuBoard[1][7][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N56
dffeas \sudokuBoard[1][7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][7][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][7][0] .is_wysiwyg = "true";
defparam \sudokuBoard[1][7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N48
cyclonev_lcell_comb \sudokuBoard~19 (
// Equation(s):
// \sudokuBoard~19_combout  = ( \sudokuBoard~2_combout  & ( \sudokuBoard~0_combout  ) ) # ( \sudokuBoard~2_combout  & ( !\sudokuBoard~0_combout  & ( (sw_press[4]) # (sw_press[5]) ) ) )

	.dataa(gnd),
	.datab(!sw_press[5]),
	.datac(!sw_press[4]),
	.datad(gnd),
	.datae(!\sudokuBoard~2_combout ),
	.dataf(!\sudokuBoard~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~19 .extended_lut = "off";
defparam \sudokuBoard~19 .lut_mask = 64'h00003F3F0000FFFF;
defparam \sudokuBoard~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N3
cyclonev_lcell_comb \sudokuBoard~27 (
// Equation(s):
// \sudokuBoard~27_combout  = ( !sw_press[1] & ( !\sudokuBoard~19_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sw_press[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~27 .extended_lut = "off";
defparam \sudokuBoard~27 .lut_mask = 64'hF0F0F0F000000000;
defparam \sudokuBoard~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N18
cyclonev_lcell_comb \sudokuBoard~20 (
// Equation(s):
// \sudokuBoard~20_combout  = ( !sw_press[5] & ( (!sw_press[4] & \sudokuBoard~4_combout ) ) )

	.dataa(!sw_press[4]),
	.datab(!\sudokuBoard~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sw_press[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~20 .extended_lut = "off";
defparam \sudokuBoard~20 .lut_mask = 64'h2222222200000000;
defparam \sudokuBoard~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N45
cyclonev_lcell_comb \sudokuBoard~28 (
// Equation(s):
// \sudokuBoard~28_combout  = (\sudokuBoard~20_combout  & !sw_press[1])

	.dataa(!\sudokuBoard~20_combout ),
	.datab(gnd),
	.datac(!sw_press[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~28 .extended_lut = "off";
defparam \sudokuBoard~28 .lut_mask = 64'h5050505050505050;
defparam \sudokuBoard~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N51
cyclonev_lcell_comb \sudokuBoard[1][8][1]~0 (
// Equation(s):
// \sudokuBoard[1][8][1]~0_combout  = ( \sudokuBoard[1][8][1]~q  & ( \fixedBoard~44_combout  & ( (!state[0] & (((\sudokuBoard~28_combout )) # (\sudokuBoard~27_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( !\sudokuBoard[1][8][1]~q  & ( 
// \fixedBoard~44_combout  & ( (!state[0] & (\sudokuBoard~27_combout )) # (state[0] & ((\Decoder0~0_combout ))) ) ) ) # ( \sudokuBoard[1][8][1]~q  & ( !\fixedBoard~44_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[1][8][1]~q  & ( 
// !\fixedBoard~44_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!\Decoder0~0_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[1][8][1]~q ),
	.dataf(!\fixedBoard~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][8][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][8][1]~0 .extended_lut = "off";
defparam \sudokuBoard[1][8][1]~0 .lut_mask = 64'h000FFF0F550F770F;
defparam \sudokuBoard[1][8][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N52
dffeas \sudokuBoard[1][8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][8][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][8][1] .is_wysiwyg = "true";
defparam \sudokuBoard[1][8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N48
cyclonev_lcell_comb \sudokuBoard[1][4][1]~0 (
// Equation(s):
// \sudokuBoard[1][4][1]~0_combout  = ( \sudokuBoard[1][4][1]~q  & ( \fixedBoard~43_combout  & ( (!state[0] & (((\sudokuBoard~28_combout )) # (\sudokuBoard~27_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( !\sudokuBoard[1][4][1]~q  & ( 
// \fixedBoard~43_combout  & ( (!state[0] & (\sudokuBoard~27_combout )) # (state[0] & ((\Decoder0~0_combout ))) ) ) ) # ( \sudokuBoard[1][4][1]~q  & ( !\fixedBoard~43_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[1][4][1]~q  & ( 
// !\fixedBoard~43_combout  & ( (state[0] & \Decoder0~0_combout ) ) ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!state[0]),
	.datad(!\Decoder0~0_combout ),
	.datae(!\sudokuBoard[1][4][1]~q ),
	.dataf(!\fixedBoard~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][4][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][4][1]~0 .extended_lut = "off";
defparam \sudokuBoard[1][4][1]~0 .lut_mask = 64'h000FF0FF505F707F;
defparam \sudokuBoard[1][4][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N50
dffeas \sudokuBoard[1][4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][4][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][4][1] .is_wysiwyg = "true";
defparam \sudokuBoard[1][4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N36
cyclonev_lcell_comb \always1~60 (
// Equation(s):
// \always1~60_combout  = ( \sudokuBoard[1][8][1]~q  & ( \sudokuBoard[1][4][1]~q  & ( (\sudokuBoard[1][6][2]~q  & (\sudokuBoard[2][1][2]~q  & (\sudokuBoard[1][7][0]~q  & \solutionBoard[0][4][3]~DUPLICATE_q ))) ) ) ) # ( !\sudokuBoard[1][8][1]~q  & ( 
// !\sudokuBoard[1][4][1]~q  & ( (!\sudokuBoard[1][6][2]~q  & (!\sudokuBoard[2][1][2]~q  & (!\sudokuBoard[1][7][0]~q  & !\solutionBoard[0][4][3]~DUPLICATE_q ))) ) ) )

	.dataa(!\sudokuBoard[1][6][2]~q ),
	.datab(!\sudokuBoard[2][1][2]~q ),
	.datac(!\sudokuBoard[1][7][0]~q ),
	.datad(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datae(!\sudokuBoard[1][8][1]~q ),
	.dataf(!\sudokuBoard[1][4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~60 .extended_lut = "off";
defparam \always1~60 .lut_mask = 64'h8000000000000001;
defparam \always1~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N3
cyclonev_lcell_comb \sudokuBoard[8][1][0]~0 (
// Equation(s):
// \sudokuBoard[8][1][0]~0_combout  = ( \sudokuBoard[8][1][0]~q  & ( \Decoder0~0_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # (((!\fixedBoard~16_combout ) # (state[0])) # (\sudokuBoard[0][0][0]~0_combout )) ) ) ) # ( !\sudokuBoard[8][1][0]~q  & ( 
// \Decoder0~0_combout  & ( ((!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~16_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[8][1][0]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & ((!\sudokuBoard[0][6][0]~0_combout ) # ((!\fixedBoard~16_combout ) # 
// (\sudokuBoard[0][0][0]~0_combout )))) ) ) ) # ( !\sudokuBoard[8][1][0]~q  & ( !\Decoder0~0_combout  & ( (!\sudokuBoard[0][6][0]~0_combout  & (\fixedBoard~16_combout  & !state[0])) ) ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(!\sudokuBoard[0][0][0]~0_combout ),
	.datac(!\fixedBoard~16_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[8][1][0]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][1][0]~0 .extended_lut = "off";
defparam \sudokuBoard[8][1][0]~0 .lut_mask = 64'h0A00FB000AFFFBFF;
defparam \sudokuBoard[8][1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N5
dffeas \sudokuBoard[8][1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][1][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][1][0] .is_wysiwyg = "true";
defparam \sudokuBoard[8][1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N21
cyclonev_lcell_comb \sudokuBoard~21 (
// Equation(s):
// \sudokuBoard~21_combout  = ( \sudokuBoard~0_combout  & ( (!sw_press[4] & (\sudokuBoard~4_combout  & !sw_press[5])) ) ) # ( !\sudokuBoard~0_combout  & ( (!sw_press[4] & !sw_press[5]) ) )

	.dataa(!sw_press[4]),
	.datab(!\sudokuBoard~4_combout ),
	.datac(!sw_press[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~21 .extended_lut = "off";
defparam \sudokuBoard~21 .lut_mask = 64'hA0A0A0A020202020;
defparam \sudokuBoard~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N36
cyclonev_lcell_comb \sudokuBoard~201 (
// Equation(s):
// \sudokuBoard~201_combout  = ( \sudokuBoard[8][2][1]~q  & ( \fixedBoard~6_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[8][2][1]~q  & ( \fixedBoard~6_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[8][2][1]~q  & ( !\fixedBoard~6_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~2_combout ),
	.datad(!\sudokuBoard~19_combout ),
	.datae(!\sudokuBoard[8][2][1]~q ),
	.dataf(!\fixedBoard~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~201 .extended_lut = "off";
defparam \sudokuBoard~201 .lut_mask = 64'h0000FF0BFF00FF03;
defparam \sudokuBoard~201 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N54
cyclonev_lcell_comb \sudokuBoard~202 (
// Equation(s):
// \sudokuBoard~202_combout  = ( \sudokuBoard[8][2][1]~q  & ( !\fixedBoard~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[8][2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~202 .extended_lut = "off";
defparam \sudokuBoard~202 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sudokuBoard~202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N37
dffeas \sudokuBoard[8][2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~201_combout ),
	.asdata(\sudokuBoard~202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][2][1] .is_wysiwyg = "true";
defparam \sudokuBoard[8][2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N18
cyclonev_lcell_comb \sudokuBoard[7][5][2]~0 (
// Equation(s):
// \sudokuBoard[7][5][2]~0_combout  = ( \sudokuBoard[7][5][2]~q  & ( \sudokuBoard[8][8][2]~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\fixedBoard~58_combout  & ((state[1]))) # (\fixedBoard~58_combout  & (\sudokuBoard[8][8][2]~3_combout ))) ) ) ) 
// # ( !\sudokuBoard[7][5][2]~q  & ( \sudokuBoard[8][8][2]~4_combout  & ( (\sudokuBoard[8][8][2]~3_combout  & \fixedBoard~58_combout ) ) ) ) # ( \sudokuBoard[7][5][2]~q  & ( !\sudokuBoard[8][8][2]~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// (((\sudokuBoard[8][8][2]~3_combout  & \fixedBoard~58_combout )) # (state[1])) ) ) ) # ( !\sudokuBoard[7][5][2]~q  & ( !\sudokuBoard[8][8][2]~4_combout  & ( (\sudokuBoard[8][8][2]~3_combout  & \fixedBoard~58_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~3_combout ),
	.datab(!\fixedBoard~58_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[7][5][2]~q ),
	.dataf(!\sudokuBoard[8][8][2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][5][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][5][2]~0 .extended_lut = "off";
defparam \sudokuBoard[7][5][2]~0 .lut_mask = 64'h1111F1FF1111F1FD;
defparam \sudokuBoard[7][5][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N19
dffeas \sudokuBoard[7][5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][5][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][5][2] .is_wysiwyg = "true";
defparam \sudokuBoard[7][5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N51
cyclonev_lcell_comb \sudokuBoard~199 (
// Equation(s):
// \sudokuBoard~199_combout  = ( \sudokuBoard[7][3][1]~q  & ( \fixedBoard~57_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[7][3][1]~q  & ( \fixedBoard~57_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[7][3][1]~q  & ( !\fixedBoard~57_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~2_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~19_combout ),
	.datad(!\sudokuBoard~21_combout ),
	.datae(!\sudokuBoard[7][3][1]~q ),
	.dataf(!\fixedBoard~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~199 .extended_lut = "off";
defparam \sudokuBoard~199 .lut_mask = 64'h0000F5F1F0F0F1F1;
defparam \sudokuBoard~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N39
cyclonev_lcell_comb \sudokuBoard~200 (
// Equation(s):
// \sudokuBoard~200_combout  = (!\fixedBoard~57_combout  & \sudokuBoard[7][3][1]~q )

	.dataa(!\fixedBoard~57_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[7][3][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~200 .extended_lut = "off";
defparam \sudokuBoard~200 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \sudokuBoard~200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N52
dffeas \sudokuBoard[7][3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~199_combout ),
	.asdata(\sudokuBoard~200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][3][1] .is_wysiwyg = "true";
defparam \sudokuBoard[7][3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N0
cyclonev_lcell_comb \sudokuBoard[8][3][2]~0 (
// Equation(s):
// \sudokuBoard[8][3][2]~0_combout  = ( \sudokuBoard[8][3][2]~q  & ( \sudokuBoard[6][6][2]~0_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[8][3][2]~q  & ( \sudokuBoard[6][6][2]~0_combout  & ( (!state[0] & ((\fixedBoard~55_combout 
// ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[8][3][2]~q  & ( !\sudokuBoard[6][6][2]~0_combout  & ( (!state[0] & (((!\fixedBoard~55_combout )) # (\sudokuBoard[8][8][2]~0_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[8][3][2]~q  & ( !\sudokuBoard[6][6][2]~0_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\Decoder0~0_combout ),
	.datac(!\fixedBoard~55_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[8][3][2]~q ),
	.dataf(!\sudokuBoard[6][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][3][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][3][2]~0 .extended_lut = "off";
defparam \sudokuBoard[8][3][2]~0 .lut_mask = 64'h0033F5330F33FF33;
defparam \sudokuBoard[8][3][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N1
dffeas \sudokuBoard[8][3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][3][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][3][2] .is_wysiwyg = "true";
defparam \sudokuBoard[8][3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N42
cyclonev_lcell_comb \always1~55 (
// Equation(s):
// \always1~55_combout  = ( \sudokuBoard[7][3][1]~q  & ( \sudokuBoard[8][3][2]~q  & ( (\sudokuBoard[8][1][0]~q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & (\sudokuBoard[8][2][1]~q  & \sudokuBoard[7][5][2]~q ))) ) ) ) # ( !\sudokuBoard[7][3][1]~q  & ( 
// !\sudokuBoard[8][3][2]~q  & ( (!\sudokuBoard[8][1][0]~q  & (!\solutionBoard[0][4][3]~DUPLICATE_q  & (!\sudokuBoard[8][2][1]~q  & !\sudokuBoard[7][5][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[8][1][0]~q ),
	.datab(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datac(!\sudokuBoard[8][2][1]~q ),
	.datad(!\sudokuBoard[7][5][2]~q ),
	.datae(!\sudokuBoard[7][3][1]~q ),
	.dataf(!\sudokuBoard[8][3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~55 .extended_lut = "off";
defparam \always1~55 .lut_mask = 64'h8000000000000001;
defparam \always1~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N48
cyclonev_lcell_comb \sudokuBoard[4][1][2]~0 (
// Equation(s):
// \sudokuBoard[4][1][2]~0_combout  = ( \sudokuBoard[4][1][2]~q  & ( \fixedBoard~64_combout  & ( (!state[0] & (((\sudokuBoard[6][6][2]~0_combout )) # (\sudokuBoard[8][8][2]~0_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[4][1][2]~q  & ( \fixedBoard~64_combout  & ( (!state[0] & ((\sudokuBoard[6][6][2]~0_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[4][1][2]~q  & ( !\fixedBoard~64_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) 
// ) # ( !\sudokuBoard[4][1][2]~q  & ( !\fixedBoard~64_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\Decoder0~0_combout ),
	.datac(!\sudokuBoard[6][6][2]~0_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[4][1][2]~q ),
	.dataf(!\fixedBoard~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][1][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][1][2]~0 .extended_lut = "off";
defparam \sudokuBoard[4][1][2]~0 .lut_mask = 64'h0033FF330F335F33;
defparam \sudokuBoard[4][1][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N50
dffeas \sudokuBoard[4][1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][1][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][1][2] .is_wysiwyg = "true";
defparam \sudokuBoard[4][1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N39
cyclonev_lcell_comb \sudokuBoard[4][7][2]~0 (
// Equation(s):
// \sudokuBoard[4][7][2]~0_combout  = ( \sudokuBoard[4][7][2]~q  & ( state[0] & ( \Decoder0~0_combout  ) ) ) # ( !\sudokuBoard[4][7][2]~q  & ( state[0] & ( \Decoder0~0_combout  ) ) ) # ( \sudokuBoard[4][7][2]~q  & ( !state[0] & ( ((!\fixedBoard~33_combout ) 
// # (\sudokuBoard[6][6][2]~0_combout )) # (\sudokuBoard[8][8][2]~0_combout ) ) ) ) # ( !\sudokuBoard[4][7][2]~q  & ( !state[0] & ( (\fixedBoard~33_combout  & \sudokuBoard[6][6][2]~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\Decoder0~0_combout ),
	.datac(!\fixedBoard~33_combout ),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(!\sudokuBoard[4][7][2]~q ),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][7][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][7][2]~0 .extended_lut = "off";
defparam \sudokuBoard[4][7][2]~0 .lut_mask = 64'h000FF5FF33333333;
defparam \sudokuBoard[4][7][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y8_N40
dffeas \sudokuBoard[4][7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][7][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][7][2] .is_wysiwyg = "true";
defparam \sudokuBoard[4][7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N6
cyclonev_lcell_comb \sudokuBoard~206 (
// Equation(s):
// \sudokuBoard~206_combout  = ( \sudokuBoard[4][4][1]~q  & ( !\fixedBoard~60_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~60_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[4][4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~206 .extended_lut = "off";
defparam \sudokuBoard~206 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sudokuBoard~206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N53
dffeas \sudokuBoard[4][4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~205_combout ),
	.asdata(\sudokuBoard~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][4][1] .is_wysiwyg = "true";
defparam \sudokuBoard[4][4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N51
cyclonev_lcell_comb \sudokuBoard~205 (
// Equation(s):
// \sudokuBoard~205_combout  = ( \sudokuBoard[4][4][1]~q  & ( \fixedBoard~60_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[4][4][1]~q  & ( \fixedBoard~60_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[4][4][1]~q  & ( !\fixedBoard~60_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~2_combout ),
	.datad(!\sudokuBoard~19_combout ),
	.datae(!\sudokuBoard[4][4][1]~q ),
	.dataf(!\fixedBoard~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~205 .extended_lut = "off";
defparam \sudokuBoard~205 .lut_mask = 64'h0000FF0BFF00FF03;
defparam \sudokuBoard~205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N52
dffeas \sudokuBoard[4][4][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~205_combout ),
	.asdata(\sudokuBoard~206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][4][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][4][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[4][4][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N24
cyclonev_lcell_comb \sudokuBoard~6 (
// Equation(s):
// \sudokuBoard~6_combout  = (\sudokuBoard~3_combout  & \sudokuBoard~1_combout )

	.dataa(!\sudokuBoard~3_combout ),
	.datab(!\sudokuBoard~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~6 .extended_lut = "off";
defparam \sudokuBoard~6 .lut_mask = 64'h1111111111111111;
defparam \sudokuBoard~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N9
cyclonev_lcell_comb \sudokuBoard[2][7][3]~0 (
// Equation(s):
// \sudokuBoard[2][7][3]~0_combout  = ( state[1] & ( \sudokuBoard~6_combout  ) )

	.dataa(!\sudokuBoard~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][7][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][7][3]~0 .extended_lut = "off";
defparam \sudokuBoard[2][7][3]~0 .lut_mask = 64'h0000000055555555;
defparam \sudokuBoard[2][7][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N6
cyclonev_lcell_comb \sudokuBoard~7 (
// Equation(s):
// \sudokuBoard~7_combout  = ( \sudokuBoard~4_combout  & ( \sudokuBoard~6_combout  ) )

	.dataa(!\sudokuBoard~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~7 .extended_lut = "off";
defparam \sudokuBoard~7 .lut_mask = 64'h0000000055555555;
defparam \sudokuBoard~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N21
cyclonev_lcell_comb \sudokuBoard~207 (
// Equation(s):
// \sudokuBoard~207_combout  = (!\Mux10~5_combout  & (!\sudokuBoard~7_combout  & \fixedBoard~61_combout ))

	.dataa(!\Mux10~5_combout ),
	.datab(!\sudokuBoard~7_combout ),
	.datac(!\fixedBoard~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~207 .extended_lut = "off";
defparam \sudokuBoard~207 .lut_mask = 64'h0808080808080808;
defparam \sudokuBoard~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N18
cyclonev_lcell_comb \sudokuBoard[4][5][3]~0 (
// Equation(s):
// \sudokuBoard[4][5][3]~0_combout  = ( \sudokuBoard[4][5][3]~q  & ( \sudokuBoard~207_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((\Decoder0~0_combout  & !state[1]))) # (\sudokuBoard[2][7][3]~0_combout ) ) ) ) # ( !\sudokuBoard[4][5][3]~q  & ( 
// \sudokuBoard~207_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[4][5][3]~q  & ( !\sudokuBoard~207_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[4][5][3]~q  & ( !\sudokuBoard~207_combout  & ( (\Decoder0~0_combout  & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[4][5][3]~q ),
	.dataf(!\sudokuBoard~207_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][5][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][5][3]~0 .extended_lut = "off";
defparam \sudokuBoard[4][5][3]~0 .lut_mask = 64'h0050FF5F0073FF73;
defparam \sudokuBoard[4][5][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N19
dffeas \sudokuBoard[4][5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][5][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][5][3] .is_wysiwyg = "true";
defparam \sudokuBoard[4][5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N51
cyclonev_lcell_comb \sudokuBoard[3][8][2]~0 (
// Equation(s):
// \sudokuBoard[3][8][2]~0_combout  = ( \sudokuBoard[3][8][2]~q  & ( \fixedBoard~63_combout  & ( (!state[0] & (((\sudokuBoard[6][6][2]~0_combout )) # (\sudokuBoard[8][8][2]~0_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[3][8][2]~q  & ( \fixedBoard~63_combout  & ( (!state[0] & ((\sudokuBoard[6][6][2]~0_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[3][8][2]~q  & ( !\fixedBoard~63_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) 
// ) # ( !\sudokuBoard[3][8][2]~q  & ( !\fixedBoard~63_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\Decoder0~0_combout ),
	.datac(!state[0]),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(!\sudokuBoard[3][8][2]~q ),
	.dataf(!\fixedBoard~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][8][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][8][2]~0 .extended_lut = "off";
defparam \sudokuBoard[3][8][2]~0 .lut_mask = 64'h0303F3F303F353F3;
defparam \sudokuBoard[3][8][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N53
dffeas \sudokuBoard[3][8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][8][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][8][2] .is_wysiwyg = "true";
defparam \sudokuBoard[3][8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N18
cyclonev_lcell_comb \always1~57 (
// Equation(s):
// \always1~57_combout  = ( \sudokuBoard[4][5][3]~q  & ( \sudokuBoard[3][8][2]~q  & ( (\sudokuBoard[4][1][2]~q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & (\sudokuBoard[4][7][2]~q  & \sudokuBoard[4][4][1]~DUPLICATE_q ))) ) ) ) # ( !\sudokuBoard[4][5][3]~q  & 
// ( !\sudokuBoard[3][8][2]~q  & ( (!\sudokuBoard[4][1][2]~q  & (!\solutionBoard[0][4][3]~DUPLICATE_q  & (!\sudokuBoard[4][7][2]~q  & !\sudokuBoard[4][4][1]~DUPLICATE_q ))) ) ) )

	.dataa(!\sudokuBoard[4][1][2]~q ),
	.datab(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datac(!\sudokuBoard[4][7][2]~q ),
	.datad(!\sudokuBoard[4][4][1]~DUPLICATE_q ),
	.datae(!\sudokuBoard[4][5][3]~q ),
	.dataf(!\sudokuBoard[3][8][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~57 .extended_lut = "off";
defparam \always1~57 .lut_mask = 64'h8000000000000001;
defparam \always1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N12
cyclonev_lcell_comb \sudokuBoard~10 (
// Equation(s):
// \sudokuBoard~10_combout  = ( !sw_press[5] & ( (!sw_press[8] & \sudokuBoard~0_combout ) ) )

	.dataa(!sw_press[8]),
	.datab(gnd),
	.datac(!\sudokuBoard~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!sw_press[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~10 .extended_lut = "off";
defparam \sudokuBoard~10 .lut_mask = 64'h0A0A0A0A00000000;
defparam \sudokuBoard~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y3_N0
cyclonev_lcell_comb \sudokuBoard~9 (
// Equation(s):
// \sudokuBoard~9_combout  = ( !sw_press[5] & ( (!sw_press[7]) # (sw_press[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!sw_press[6]),
	.datad(!sw_press[7]),
	.datae(gnd),
	.dataf(!sw_press[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~9 .extended_lut = "off";
defparam \sudokuBoard~9 .lut_mask = 64'hFF0FFF0F00000000;
defparam \sudokuBoard~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N33
cyclonev_lcell_comb \sudokuBoard~214 (
// Equation(s):
// \sudokuBoard~214_combout  = ( \sudokuBoard[3][4][0]~q  & ( \fixedBoard~32_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[3][4][0]~q  & ( \fixedBoard~32_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((\sudokuBoard~10_combout  & sw_press[9])))) ) ) ) # ( \sudokuBoard[3][4][0]~q  & ( !\fixedBoard~32_combout  ) )

	.dataa(!\sudokuBoard~10_combout ),
	.datab(!sw_press[4]),
	.datac(!\sudokuBoard~9_combout ),
	.datad(!sw_press[9]),
	.datae(!\sudokuBoard[3][4][0]~q ),
	.dataf(!\fixedBoard~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~214 .extended_lut = "off";
defparam \sudokuBoard~214 .lut_mask = 64'h0000FFFFC0C4C4C4;
defparam \sudokuBoard~214 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N54
cyclonev_lcell_comb \sudokuBoard~215 (
// Equation(s):
// \sudokuBoard~215_combout  = ( sw_press[3] & ( (!\fixedBoard~32_combout  & ((\sudokuBoard[3][4][0]~q ))) # (\fixedBoard~32_combout  & (!sw_press[2])) ) ) # ( !sw_press[3] & ( (!sw_press[2] & (((\sudokuBoard~214_combout )))) # (sw_press[2] & 
// (!\fixedBoard~32_combout  & ((\sudokuBoard[3][4][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!\fixedBoard~32_combout ),
	.datac(!\sudokuBoard~214_combout ),
	.datad(!\sudokuBoard[3][4][0]~q ),
	.datae(gnd),
	.dataf(!sw_press[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~215 .extended_lut = "off";
defparam \sudokuBoard~215 .lut_mask = 64'h0A4E0A4E22EE22EE;
defparam \sudokuBoard~215 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N57
cyclonev_lcell_comb \sudokuBoard~216 (
// Equation(s):
// \sudokuBoard~216_combout  = (\sudokuBoard[3][4][0]~q ) # (\fixedBoard~32_combout )

	.dataa(gnd),
	.datab(!\fixedBoard~32_combout ),
	.datac(!\sudokuBoard[3][4][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~216 .extended_lut = "off";
defparam \sudokuBoard~216 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \sudokuBoard~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N55
dffeas \sudokuBoard[3][4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~215_combout ),
	.asdata(\sudokuBoard~216_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][4][0] .is_wysiwyg = "true";
defparam \sudokuBoard[3][4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N36
cyclonev_lcell_comb \sudokuBoard[2][2][2]~0 (
// Equation(s):
// \sudokuBoard[2][2][2]~0_combout  = ( \sudokuBoard[2][2][2]~q  & ( \fixedBoard~45_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[2][2][2]~q  
// & ( \fixedBoard~45_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[2][2][2]~q  & ( !\fixedBoard~45_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~3_combout ),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[2][2][2]~q ),
	.dataf(!\fixedBoard~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][2][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][2][2]~0 .extended_lut = "off";
defparam \sudokuBoard[2][2][2]~0 .lut_mask = 64'h0000BBBB0F0FBFAF;
defparam \sudokuBoard[2][2][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N38
dffeas \sudokuBoard[2][2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][2][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][2][2] .is_wysiwyg = "true";
defparam \sudokuBoard[2][2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N30
cyclonev_lcell_comb \sudokuBoard~211 (
// Equation(s):
// \sudokuBoard~211_combout  = ( \sudokuBoard[2][4][0]~q  & ( \fixedBoard~71_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[2][4][0]~q  & ( \fixedBoard~71_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((\sudokuBoard~10_combout  & sw_press[9])))) ) ) ) # ( \sudokuBoard[2][4][0]~q  & ( !\fixedBoard~71_combout  ) )

	.dataa(!\sudokuBoard~10_combout ),
	.datab(!sw_press[4]),
	.datac(!sw_press[9]),
	.datad(!\sudokuBoard~9_combout ),
	.datae(!\sudokuBoard[2][4][0]~q ),
	.dataf(!\fixedBoard~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~211 .extended_lut = "off";
defparam \sudokuBoard~211 .lut_mask = 64'h0000FFFFCC04CC44;
defparam \sudokuBoard~211 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N36
cyclonev_lcell_comb \sudokuBoard~212 (
// Equation(s):
// \sudokuBoard~212_combout  = ( \sudokuBoard~211_combout  & ( (!\fixedBoard~71_combout  & (((!sw_press[3] & !sw_press[2])) # (\sudokuBoard[2][4][0]~q ))) # (\fixedBoard~71_combout  & (((!sw_press[2])))) ) ) # ( !\sudokuBoard~211_combout  & ( 
// (!\fixedBoard~71_combout  & (\sudokuBoard[2][4][0]~q  & ((sw_press[2]) # (sw_press[3])))) # (\fixedBoard~71_combout  & (sw_press[3] & (!sw_press[2]))) ) )

	.dataa(!\fixedBoard~71_combout ),
	.datab(!sw_press[3]),
	.datac(!sw_press[2]),
	.datad(!\sudokuBoard[2][4][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~211_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~212 .extended_lut = "off";
defparam \sudokuBoard~212 .lut_mask = 64'h103A103AD0FAD0FA;
defparam \sudokuBoard~212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N39
cyclonev_lcell_comb \sudokuBoard~213 (
// Equation(s):
// \sudokuBoard~213_combout  = (\sudokuBoard[2][4][0]~q ) # (\fixedBoard~71_combout )

	.dataa(!\fixedBoard~71_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[2][4][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~213 .extended_lut = "off";
defparam \sudokuBoard~213 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \sudokuBoard~213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N37
dffeas \sudokuBoard[2][4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~212_combout ),
	.asdata(\sudokuBoard~213_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][4][0] .is_wysiwyg = "true";
defparam \sudokuBoard[2][4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N9
cyclonev_lcell_comb \sudokuBoard~208 (
// Equation(s):
// \sudokuBoard~208_combout  = ( \sudokuBoard[2][2][1]~q  & ( \fixedBoard~45_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[2][2][1]~q  & ( \fixedBoard~45_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[2][2][1]~q  & ( !\fixedBoard~45_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~20_combout ),
	.datad(!\sudokuBoard~21_combout ),
	.datae(!\sudokuBoard[2][2][1]~q ),
	.dataf(!\fixedBoard~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~208 .extended_lut = "off";
defparam \sudokuBoard~208 .lut_mask = 64'h0000BBABAAAAABAB;
defparam \sudokuBoard~208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N57
cyclonev_lcell_comb \sudokuBoard~209 (
// Equation(s):
// \sudokuBoard~209_combout  = (\sudokuBoard[2][2][1]~q  & !\fixedBoard~45_combout )

	.dataa(!\sudokuBoard[2][2][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fixedBoard~45_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~209 .extended_lut = "off";
defparam \sudokuBoard~209 .lut_mask = 64'h5500550055005500;
defparam \sudokuBoard~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N10
dffeas \sudokuBoard[2][2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~208_combout ),
	.asdata(\sudokuBoard~209_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][2][1] .is_wysiwyg = "true";
defparam \sudokuBoard[2][2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N18
cyclonev_lcell_comb \sudokuBoard~210 (
// Equation(s):
// \sudokuBoard~210_combout  = ( \fixedBoard~62_combout  & ( (!\Mux10~5_combout  & !\sudokuBoard~7_combout ) ) )

	.dataa(!\Mux10~5_combout ),
	.datab(!\sudokuBoard~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~210 .extended_lut = "off";
defparam \sudokuBoard~210 .lut_mask = 64'h0000000088888888;
defparam \sudokuBoard~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N39
cyclonev_lcell_comb \sudokuBoard[2][3][3]~0 (
// Equation(s):
// \sudokuBoard[2][3][3]~0_combout  = ( \sudokuBoard[2][3][3]~q  & ( \Decoder0~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!state[1]) # ((!\sudokuBoard~210_combout ) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( !\sudokuBoard[2][3][3]~q  & ( 
// \Decoder0~0_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & ((!state[1]) # ((\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard~210_combout )))) ) ) ) # ( \sudokuBoard[2][3][3]~q  & ( !\Decoder0~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((!\sudokuBoard~210_combout  & (state[1])) # (\sudokuBoard~210_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( !\sudokuBoard[2][3][3]~q  & ( !\Decoder0~0_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\sudokuBoard[2][7][3]~0_combout  & 
// \sudokuBoard~210_combout )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\sudokuBoard~210_combout ),
	.datae(!\sudokuBoard[2][3][3]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][3][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][3][3]~0 .extended_lut = "off";
defparam \sudokuBoard[2][3][3]~0 .lut_mask = 64'h0005BBAF4445FFEF;
defparam \sudokuBoard[2][3][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N40
dffeas \sudokuBoard[2][3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][3][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][3][3] .is_wysiwyg = "true";
defparam \sudokuBoard[2][3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N30
cyclonev_lcell_comb \always1~58 (
// Equation(s):
// \always1~58_combout  = ( \sudokuBoard[2][2][1]~q  & ( \sudokuBoard[2][3][3]~q  & ( (\solutionBoard[0][4][3]~q  & (\sudokuBoard[3][4][0]~q  & (\sudokuBoard[2][2][2]~q  & \sudokuBoard[2][4][0]~q ))) ) ) ) # ( !\sudokuBoard[2][2][1]~q  & ( 
// !\sudokuBoard[2][3][3]~q  & ( (!\solutionBoard[0][4][3]~q  & (!\sudokuBoard[3][4][0]~q  & (!\sudokuBoard[2][2][2]~q  & !\sudokuBoard[2][4][0]~q ))) ) ) )

	.dataa(!\solutionBoard[0][4][3]~q ),
	.datab(!\sudokuBoard[3][4][0]~q ),
	.datac(!\sudokuBoard[2][2][2]~q ),
	.datad(!\sudokuBoard[2][4][0]~q ),
	.datae(!\sudokuBoard[2][2][1]~q ),
	.dataf(!\sudokuBoard[2][3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~58 .extended_lut = "off";
defparam \always1~58 .lut_mask = 64'h8000000000000001;
defparam \always1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N51
cyclonev_lcell_comb \sudokuBoard~218 (
// Equation(s):
// \sudokuBoard~218_combout  = ( \fixedBoard~49_combout  & ( !\Mux10~5_combout  & ( !\sudokuBoard~7_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard~7_combout ),
	.datad(gnd),
	.datae(!\fixedBoard~49_combout ),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~218 .extended_lut = "off";
defparam \sudokuBoard~218 .lut_mask = 64'h0000F0F000000000;
defparam \sudokuBoard~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N24
cyclonev_lcell_comb \sudokuBoard[1][0][3]~0 (
// Equation(s):
// \sudokuBoard[1][0][3]~0_combout  = ( \sudokuBoard[1][0][3]~q  & ( \sudokuBoard~218_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((\Decoder0~0_combout  & !state[1]))) # (\sudokuBoard[2][7][3]~0_combout ) ) ) ) # ( !\sudokuBoard[1][0][3]~q  & ( 
// \sudokuBoard~218_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[1][0][3]~q  & ( !\sudokuBoard~218_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[1][0][3]~q  & ( !\sudokuBoard~218_combout  & ( (\Decoder0~0_combout  & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[1][0][3]~q ),
	.dataf(!\sudokuBoard~218_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][0][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][0][3]~0 .extended_lut = "off";
defparam \sudokuBoard[1][0][3]~0 .lut_mask = 64'h0050FF5F0073FF73;
defparam \sudokuBoard[1][0][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N25
dffeas \sudokuBoard[1][0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][0][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][0][3] .is_wysiwyg = "true";
defparam \sudokuBoard[1][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N15
cyclonev_lcell_comb \sudokuBoard[0][5][0]~0 (
// Equation(s):
// \sudokuBoard[0][5][0]~0_combout  = ( \sudokuBoard[0][5][0]~q  & ( \Decoder0~0_combout  & ( ((!\sudokuBoard[0][6][0]~0_combout ) # ((!\fixedBoard~47_combout ) # (state[0]))) # (\sudokuBoard[0][0][0]~0_combout ) ) ) ) # ( !\sudokuBoard[0][5][0]~q  & ( 
// \Decoder0~0_combout  & ( ((!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~47_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[0][5][0]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & (((!\sudokuBoard[0][6][0]~0_combout ) # (!\fixedBoard~47_combout )) # 
// (\sudokuBoard[0][0][0]~0_combout ))) ) ) ) # ( !\sudokuBoard[0][5][0]~q  & ( !\Decoder0~0_combout  & ( (!\sudokuBoard[0][6][0]~0_combout  & (!state[0] & \fixedBoard~47_combout )) ) ) )

	.dataa(!\sudokuBoard[0][0][0]~0_combout ),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!state[0]),
	.datad(!\fixedBoard~47_combout ),
	.datae(!\sudokuBoard[0][5][0]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][5][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][5][0]~0 .extended_lut = "off";
defparam \sudokuBoard[0][5][0]~0 .lut_mask = 64'h00C0F0D00FCFFFDF;
defparam \sudokuBoard[0][5][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N17
dffeas \sudokuBoard[0][5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][5][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][5][0] .is_wysiwyg = "true";
defparam \sudokuBoard[0][5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N24
cyclonev_lcell_comb \sudokuBoard[0][5][2]~0 (
// Equation(s):
// \sudokuBoard[0][5][2]~0_combout  = ( \sudokuBoard[0][5][2]~q  & ( \fixedBoard~47_combout  & ( (!state[0] & (((\sudokuBoard[6][6][2]~0_combout )) # (\sudokuBoard[8][8][2]~0_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[0][5][2]~q  & ( \fixedBoard~47_combout  & ( (!state[0] & ((\sudokuBoard[6][6][2]~0_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[0][5][2]~q  & ( !\fixedBoard~47_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) 
// ) # ( !\sudokuBoard[0][5][2]~q  & ( !\fixedBoard~47_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\Decoder0~0_combout ),
	.datac(!\sudokuBoard[6][6][2]~0_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[0][5][2]~q ),
	.dataf(!\fixedBoard~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][5][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][5][2]~0 .extended_lut = "off";
defparam \sudokuBoard[0][5][2]~0 .lut_mask = 64'h0033FF330F335F33;
defparam \sudokuBoard[0][5][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N26
dffeas \sudokuBoard[0][5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][5][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][5][2] .is_wysiwyg = "true";
defparam \sudokuBoard[0][5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N27
cyclonev_lcell_comb \sudokuBoard[0][8][2]~0 (
// Equation(s):
// \sudokuBoard[0][8][2]~0_combout  = ( \sudokuBoard[0][8][2]~q  & ( \fixedBoard~54_combout  & ( (!state[0] & (((\sudokuBoard[6][6][2]~0_combout )) # (\sudokuBoard[8][8][2]~0_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[0][8][2]~q  & ( \fixedBoard~54_combout  & ( (!state[0] & ((\sudokuBoard[6][6][2]~0_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[0][8][2]~q  & ( !\fixedBoard~54_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) 
// ) # ( !\sudokuBoard[0][8][2]~q  & ( !\fixedBoard~54_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\Decoder0~0_combout ),
	.datac(!state[0]),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(!\sudokuBoard[0][8][2]~q ),
	.dataf(!\fixedBoard~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][8][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][8][2]~0 .extended_lut = "off";
defparam \sudokuBoard[0][8][2]~0 .lut_mask = 64'h0303F3F303F353F3;
defparam \sudokuBoard[0][8][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N29
dffeas \sudokuBoard[0][8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][8][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][8][2] .is_wysiwyg = "true";
defparam \sudokuBoard[0][8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N6
cyclonev_lcell_comb \sudokuBoard~217 (
// Equation(s):
// \sudokuBoard~217_combout  = ( \fixedBoard~53_combout  & ( !\Mux10~5_combout  & ( !\sudokuBoard~7_combout  ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fixedBoard~53_combout ),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~217 .extended_lut = "off";
defparam \sudokuBoard~217 .lut_mask = 64'h0000CCCC00000000;
defparam \sudokuBoard~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N3
cyclonev_lcell_comb \sudokuBoard[0][7][3]~0 (
// Equation(s):
// \sudokuBoard[0][7][3]~0_combout  = ( \sudokuBoard[0][7][3]~q  & ( \sudokuBoard~217_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[0][7][3]~q  & ( 
// \sudokuBoard~217_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[0][7][3]~q  & ( !\sudokuBoard~217_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[0][7][3]~q  & ( !\sudokuBoard~217_combout  & ( (\Decoder0~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & !state[1])) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[0][7][3]~q ),
	.dataf(!\sudokuBoard~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][7][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][7][3]~0 .extended_lut = "off";
defparam \sudokuBoard[0][7][3]~0 .lut_mask = 64'h1100DDFF1303DFCF;
defparam \sudokuBoard[0][7][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N4
dffeas \sudokuBoard[0][7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][7][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][7][3] .is_wysiwyg = "true";
defparam \sudokuBoard[0][7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N45
cyclonev_lcell_comb \always1~59 (
// Equation(s):
// \always1~59_combout  = ( \sudokuBoard[0][8][2]~q  & ( \sudokuBoard[0][7][3]~q  & ( (\sudokuBoard[1][0][3]~q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & (\sudokuBoard[0][5][0]~q  & \sudokuBoard[0][5][2]~q ))) ) ) ) # ( !\sudokuBoard[0][8][2]~q  & ( 
// !\sudokuBoard[0][7][3]~q  & ( (!\sudokuBoard[1][0][3]~q  & (!\solutionBoard[0][4][3]~DUPLICATE_q  & (!\sudokuBoard[0][5][0]~q  & !\sudokuBoard[0][5][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[1][0][3]~q ),
	.datab(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datac(!\sudokuBoard[0][5][0]~q ),
	.datad(!\sudokuBoard[0][5][2]~q ),
	.datae(!\sudokuBoard[0][8][2]~q ),
	.dataf(!\sudokuBoard[0][7][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~59 .extended_lut = "off";
defparam \always1~59 .lut_mask = 64'h8000000000000001;
defparam \always1~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N45
cyclonev_lcell_comb \sudokuBoard~203 (
// Equation(s):
// \sudokuBoard~203_combout  = ( !\Mux10~5_combout  & ( (!\sudokuBoard~7_combout  & \fixedBoard~59_combout ) ) )

	.dataa(!\sudokuBoard~7_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~59_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~203 .extended_lut = "off";
defparam \sudokuBoard~203 .lut_mask = 64'h0A0A0A0A00000000;
defparam \sudokuBoard~203 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N51
cyclonev_lcell_comb \sudokuBoard[5][8][3]~0 (
// Equation(s):
// \sudokuBoard[5][8][3]~0_combout  = ( \sudokuBoard[5][8][3]~q  & ( \sudokuBoard~203_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[5][8][3]~q  & ( 
// \sudokuBoard~203_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[5][8][3]~q  & ( !\sudokuBoard~203_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[5][8][3]~q  & ( !\sudokuBoard~203_combout  & ( (\Decoder0~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & !state[1])) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[5][8][3]~q ),
	.dataf(!\sudokuBoard~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][8][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][8][3]~0 .extended_lut = "off";
defparam \sudokuBoard[5][8][3]~0 .lut_mask = 64'h1010DFDF1033DCFF;
defparam \sudokuBoard[5][8][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N52
dffeas \sudokuBoard[5][8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][8][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][8][3] .is_wysiwyg = "true";
defparam \sudokuBoard[5][8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N12
cyclonev_lcell_comb \sudokuBoard[7][1][0]~0 (
// Equation(s):
// \sudokuBoard[7][1][0]~0_combout  = ( \sudokuBoard[7][1][0]~q  & ( \fixedBoard~78_combout  & ( (!state[0] & ((!\sudokuBoard[0][6][0]~0_combout ) # ((\sudokuBoard[0][0][0]~0_combout )))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[7][1][0]~q  & ( \fixedBoard~78_combout  & ( (!state[0] & (!\sudokuBoard[0][6][0]~0_combout )) # (state[0] & ((\Decoder0~0_combout ))) ) ) ) # ( \sudokuBoard[7][1][0]~q  & ( !\fixedBoard~78_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) 
// ) ) # ( !\sudokuBoard[7][1][0]~q  & ( !\fixedBoard~78_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(!\Decoder0~0_combout ),
	.datac(!state[0]),
	.datad(!\sudokuBoard[0][0][0]~0_combout ),
	.datae(!\sudokuBoard[7][1][0]~q ),
	.dataf(!\fixedBoard~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][1][0]~0 .extended_lut = "off";
defparam \sudokuBoard[7][1][0]~0 .lut_mask = 64'h0303F3F3A3A3A3F3;
defparam \sudokuBoard[7][1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N14
dffeas \sudokuBoard[7][1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][1][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][1][0] .is_wysiwyg = "true";
defparam \sudokuBoard[7][1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N18
cyclonev_lcell_comb \sudokuBoard[6][2][2]~0 (
// Equation(s):
// \sudokuBoard[6][2][2]~0_combout  = ( \sudokuBoard[6][2][2]~q  & ( \fixedBoard~73_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard[8][8][2]~4_combout  & state[1]))) # (\sudokuBoard[8][8][2]~3_combout ) ) ) ) # ( !\sudokuBoard[6][2][2]~q  
// & ( \fixedBoard~73_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[6][2][2]~q  & ( !\fixedBoard~73_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~3_combout ),
	.datab(!\sudokuBoard[8][8][2]~4_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[6][2][2]~q ),
	.dataf(!\fixedBoard~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][2][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][2][2]~0 .extended_lut = "off";
defparam \sudokuBoard[6][2][2]~0 .lut_mask = 64'h0000FF0F5555FF5D;
defparam \sudokuBoard[6][2][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N19
dffeas \sudokuBoard[6][2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][2][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][2][2] .is_wysiwyg = "true";
defparam \sudokuBoard[6][2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N30
cyclonev_lcell_comb \sudokuBoard~204 (
// Equation(s):
// \sudokuBoard~204_combout  = ( !\Mux10~5_combout  & ( (!\sudokuBoard~7_combout  & \fixedBoard~3_combout ) ) )

	.dataa(!\sudokuBoard~7_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~204 .extended_lut = "off";
defparam \sudokuBoard~204 .lut_mask = 64'h0A0A0A0A00000000;
defparam \sudokuBoard~204 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N36
cyclonev_lcell_comb \sudokuBoard[6][8][3]~0 (
// Equation(s):
// \sudokuBoard[6][8][3]~0_combout  = ( \sudokuBoard[6][8][3]~q  & ( \sudokuBoard~204_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[6][8][3]~q  & ( 
// \sudokuBoard~204_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[6][8][3]~q  & ( !\sudokuBoard~204_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[6][8][3]~q  & ( !\sudokuBoard~204_combout  & ( (\Decoder0~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & !state[1])) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[6][8][3]~q ),
	.dataf(!\sudokuBoard~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][8][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][8][3]~0 .extended_lut = "off";
defparam \sudokuBoard[6][8][3]~0 .lut_mask = 64'h1100DDFF1303DFCF;
defparam \sudokuBoard[6][8][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N37
dffeas \sudokuBoard[6][8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][8][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][8][3] .is_wysiwyg = "true";
defparam \sudokuBoard[6][8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N15
cyclonev_lcell_comb \sudokuBoard[6][7][0]~0 (
// Equation(s):
// \sudokuBoard[6][7][0]~0_combout  = ( \sudokuBoard[6][7][0]~q  & ( \fixedBoard~76_combout  & ( (!state[0] & ((!\sudokuBoard[0][6][0]~0_combout ) # ((\sudokuBoard[0][0][0]~0_combout )))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[6][7][0]~q  & ( \fixedBoard~76_combout  & ( (!state[0] & (!\sudokuBoard[0][6][0]~0_combout )) # (state[0] & ((\Decoder0~0_combout ))) ) ) ) # ( \sudokuBoard[6][7][0]~q  & ( !\fixedBoard~76_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) 
// ) ) # ( !\sudokuBoard[6][7][0]~q  & ( !\fixedBoard~76_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(!\Decoder0~0_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[6][7][0]~q ),
	.dataf(!\fixedBoard~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][7][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][7][0]~0 .extended_lut = "off";
defparam \sudokuBoard[6][7][0]~0 .lut_mask = 64'h0033FF33AA33AF33;
defparam \sudokuBoard[6][7][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N16
dffeas \sudokuBoard[6][7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][7][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][7][0] .is_wysiwyg = "true";
defparam \sudokuBoard[6][7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N30
cyclonev_lcell_comb \always1~56 (
// Equation(s):
// \always1~56_combout  = ( \sudokuBoard[6][8][3]~q  & ( \sudokuBoard[6][7][0]~q  & ( (\sudokuBoard[5][8][3]~q  & (\sudokuBoard[7][1][0]~q  & (\sudokuBoard[6][2][2]~q  & \solutionBoard[0][4][3]~DUPLICATE_q ))) ) ) ) # ( !\sudokuBoard[6][8][3]~q  & ( 
// !\sudokuBoard[6][7][0]~q  & ( (!\sudokuBoard[5][8][3]~q  & (!\sudokuBoard[7][1][0]~q  & (!\sudokuBoard[6][2][2]~q  & !\solutionBoard[0][4][3]~DUPLICATE_q ))) ) ) )

	.dataa(!\sudokuBoard[5][8][3]~q ),
	.datab(!\sudokuBoard[7][1][0]~q ),
	.datac(!\sudokuBoard[6][2][2]~q ),
	.datad(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datae(!\sudokuBoard[6][8][3]~q ),
	.dataf(!\sudokuBoard[6][7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~56 .extended_lut = "off";
defparam \always1~56 .lut_mask = 64'h8000000000000001;
defparam \always1~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N6
cyclonev_lcell_comb \always1~61 (
// Equation(s):
// \always1~61_combout  = ( \always1~59_combout  & ( \always1~56_combout  & ( (\always1~60_combout  & (\always1~55_combout  & (\always1~57_combout  & \always1~58_combout ))) ) ) )

	.dataa(!\always1~60_combout ),
	.datab(!\always1~55_combout ),
	.datac(!\always1~57_combout ),
	.datad(!\always1~58_combout ),
	.datae(!\always1~59_combout ),
	.dataf(!\always1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~61 .extended_lut = "off";
defparam \always1~61 .lut_mask = 64'h0000000000000001;
defparam \always1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N51
cyclonev_lcell_comb \sudokuBoard~195 (
// Equation(s):
// \sudokuBoard~195_combout  = ( \fixedBoard~55_combout  & ( (!\sudokuBoard~27_combout  & ((!\sudokuBoard[8][3][1]~q ) # (!\sudokuBoard~28_combout ))) ) ) # ( !\fixedBoard~55_combout  & ( !\sudokuBoard[8][3][1]~q  ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[8][3][1]~q ),
	.datad(!\sudokuBoard~28_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~195 .extended_lut = "off";
defparam \sudokuBoard~195 .lut_mask = 64'hF0F0F0F0AAA0AAA0;
defparam \sudokuBoard~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N48
cyclonev_lcell_comb \sudokuBoard[8][3][1]~0 (
// Equation(s):
// \sudokuBoard[8][3][1]~0_combout  = ( \sudokuBoard~195_combout  & ( (state[0] & (!\level[0]~DUPLICATE_q  & !level[1])) ) ) # ( !\sudokuBoard~195_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard~195_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][3][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][3][1]~0 .extended_lut = "off";
defparam \sudokuBoard[8][3][1]~0 .lut_mask = 64'hFCCCFCCC30003000;
defparam \sudokuBoard[8][3][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N49
dffeas \sudokuBoard[8][3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][3][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][3][1] .is_wysiwyg = "true";
defparam \sudokuBoard[8][3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N48
cyclonev_lcell_comb \sudokuBoard~196 (
// Equation(s):
// \sudokuBoard~196_combout  = ( !\Mux10~5_combout  & ( (!\sudokuBoard~7_combout  & \fixedBoard~8_combout ) ) )

	.dataa(!\sudokuBoard~7_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~196 .extended_lut = "off";
defparam \sudokuBoard~196 .lut_mask = 64'h0A0A0A0A00000000;
defparam \sudokuBoard~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N24
cyclonev_lcell_comb \sudokuBoard[8][8][3]~0 (
// Equation(s):
// \sudokuBoard[8][8][3]~0_combout  = ( \sudokuBoard[8][8][3]~q  & ( \sudokuBoard~196_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((!state[1] & !\level[0]~DUPLICATE_q ))) # (\sudokuBoard[2][7][3]~0_combout ) ) ) ) # ( !\sudokuBoard[8][8][3]~q  & ( 
// \sudokuBoard~196_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !\level[0]~DUPLICATE_q )) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[8][8][3]~q  & ( !\sudokuBoard~196_combout  & ( ((!\level[0]~DUPLICATE_q ) # 
// (!\sudokuBoard[8][8][2]~1_combout )) # (state[1]) ) ) ) # ( !\sudokuBoard[8][8][3]~q  & ( !\sudokuBoard~196_combout  & ( (!state[1] & (!\level[0]~DUPLICATE_q  & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!state[1]),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[8][8][3]~q ),
	.dataf(!\sudokuBoard~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][8][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][8][3]~0 .extended_lut = "off";
defparam \sudokuBoard[8][8][3]~0 .lut_mask = 64'h00C0FFF300D5FFD5;
defparam \sudokuBoard[8][8][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N25
dffeas \sudokuBoard[8][8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][8][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][8][3] .is_wysiwyg = "true";
defparam \sudokuBoard[8][8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N15
cyclonev_lcell_comb \sudokuBoard[7][8][2]~0 (
// Equation(s):
// \sudokuBoard[7][8][2]~0_combout  = ( \sudokuBoard[8][8][2]~0_combout  & ( \Decoder0~1_combout  & ( (((\fixedBoard~77_combout  & \sudokuBoard[6][6][2]~0_combout )) # (state[0])) # (\sudokuBoard[7][8][2]~q ) ) ) ) # ( !\sudokuBoard[8][8][2]~0_combout  & ( 
// \Decoder0~1_combout  & ( ((!\fixedBoard~77_combout  & (\sudokuBoard[7][8][2]~q )) # (\fixedBoard~77_combout  & ((\sudokuBoard[6][6][2]~0_combout )))) # (state[0]) ) ) ) # ( \sudokuBoard[8][8][2]~0_combout  & ( !\Decoder0~1_combout  & ( (!state[0] & 
// (((\fixedBoard~77_combout  & \sudokuBoard[6][6][2]~0_combout )) # (\sudokuBoard[7][8][2]~q ))) ) ) ) # ( !\sudokuBoard[8][8][2]~0_combout  & ( !\Decoder0~1_combout  & ( (!state[0] & ((!\fixedBoard~77_combout  & (\sudokuBoard[7][8][2]~q )) # 
// (\fixedBoard~77_combout  & ((\sudokuBoard[6][6][2]~0_combout ))))) ) ) )

	.dataa(!\sudokuBoard[7][8][2]~q ),
	.datab(!\fixedBoard~77_combout ),
	.datac(!\sudokuBoard[6][6][2]~0_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[8][8][2]~0_combout ),
	.dataf(!\Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][8][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][8][2]~0 .extended_lut = "off";
defparam \sudokuBoard[7][8][2]~0 .lut_mask = 64'h4700570047FF57FF;
defparam \sudokuBoard[7][8][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N31
dffeas \sudokuBoard[7][8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\sudokuBoard[7][8][2]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][8][2] .is_wysiwyg = "true";
defparam \sudokuBoard[7][8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N18
cyclonev_lcell_comb \sudokuBoard[8][7][1]~0 (
// Equation(s):
// \sudokuBoard[8][7][1]~0_combout  = ( \sudokuBoard[8][7][1]~q  & ( \fixedBoard~0_combout  & ( (!state[0] & (((\sudokuBoard~28_combout )) # (\sudokuBoard~27_combout ))) # (state[0] & (((\Decoder0~1_combout )))) ) ) ) # ( !\sudokuBoard[8][7][1]~q  & ( 
// \fixedBoard~0_combout  & ( (!state[0] & (\sudokuBoard~27_combout )) # (state[0] & ((\Decoder0~1_combout ))) ) ) ) # ( \sudokuBoard[8][7][1]~q  & ( !\fixedBoard~0_combout  & ( (!state[0]) # (\Decoder0~1_combout ) ) ) ) # ( !\sudokuBoard[8][7][1]~q  & ( 
// !\fixedBoard~0_combout  & ( (state[0] & \Decoder0~1_combout ) ) ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(!state[0]),
	.datac(!\sudokuBoard~28_combout ),
	.datad(!\Decoder0~1_combout ),
	.datae(!\sudokuBoard[8][7][1]~q ),
	.dataf(!\fixedBoard~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][7][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][7][1]~0 .extended_lut = "off";
defparam \sudokuBoard[8][7][1]~0 .lut_mask = 64'h0033CCFF44774C7F;
defparam \sudokuBoard[8][7][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N19
dffeas \sudokuBoard[8][7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][7][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][7][1] .is_wysiwyg = "true";
defparam \sudokuBoard[8][7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y9_N29
dffeas \sudokuBoard[8][4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][4][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][4][3] .is_wysiwyg = "true";
defparam \sudokuBoard[8][4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N9
cyclonev_lcell_comb \sudokuBoard~197 (
// Equation(s):
// \sudokuBoard~197_combout  = ( !\Mux10~5_combout  & ( (!\sudokuBoard~7_combout  & \fixedBoard~79_combout ) ) )

	.dataa(!\sudokuBoard~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fixedBoard~79_combout ),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~197 .extended_lut = "off";
defparam \sudokuBoard~197 .lut_mask = 64'h00AA00AA00000000;
defparam \sudokuBoard~197 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N27
cyclonev_lcell_comb \sudokuBoard[8][4][3]~0 (
// Equation(s):
// \sudokuBoard[8][4][3]~0_combout  = ( \sudokuBoard[8][4][3]~q  & ( \sudokuBoard~197_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((!state[1] & !\level[0]~DUPLICATE_q ))) # (\sudokuBoard[2][7][3]~0_combout ) ) ) ) # ( !\sudokuBoard[8][4][3]~q  & ( 
// \sudokuBoard~197_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !\level[0]~DUPLICATE_q )) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[8][4][3]~q  & ( !\sudokuBoard~197_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (!\level[0]~DUPLICATE_q )) # (state[1]) ) ) ) # ( !\sudokuBoard[8][4][3]~q  & ( !\sudokuBoard~197_combout  & ( (!state[1] & (\sudokuBoard[8][8][2]~1_combout  & !\level[0]~DUPLICATE_q )) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(!\sudokuBoard[8][4][3]~q ),
	.dataf(!\sudokuBoard~197_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][4][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][4][3]~0 .extended_lut = "off";
defparam \sudokuBoard[8][4][3]~0 .lut_mask = 64'h0C00FFF30D05FDF5;
defparam \sudokuBoard[8][4][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N28
dffeas \sudokuBoard[8][4][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][4][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][4][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][4][3]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[8][4][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N21
cyclonev_lcell_comb \always1~52 (
// Equation(s):
// \always1~52_combout  = ( \sudokuBoard[8][7][1]~q  & ( \sudokuBoard[8][4][3]~DUPLICATE_q  & ( (\solutionBoard[0][0][0]~DUPLICATE_q  & \sudokuBoard[7][8][2]~q ) ) ) ) # ( !\sudokuBoard[8][7][1]~q  & ( !\sudokuBoard[8][4][3]~DUPLICATE_q  & ( 
// (!\solutionBoard[0][0][0]~DUPLICATE_q  & !\sudokuBoard[7][8][2]~q ) ) ) )

	.dataa(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sudokuBoard[7][8][2]~q ),
	.datad(gnd),
	.datae(!\sudokuBoard[8][7][1]~q ),
	.dataf(!\sudokuBoard[8][4][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~52 .extended_lut = "off";
defparam \always1~52 .lut_mask = 64'hA0A0000000000505;
defparam \always1~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N58
dffeas \sudokuBoard[8][6][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][6][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][6][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][6][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[8][6][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N12
cyclonev_lcell_comb \sudokuBoard[8][6][0]~0 (
// Equation(s):
// \sudokuBoard[8][6][0]~0_combout  = ( \sudokuBoard[0][6][0]~0_combout  & ( (!\sudokuBoard[8][6][0]~DUPLICATE_q ) # ((!\sudokuBoard[0][0][0]~0_combout  & \fixedBoard~56_combout )) ) ) # ( !\sudokuBoard[0][6][0]~0_combout  & ( (!\fixedBoard~56_combout  & 
// !\sudokuBoard[8][6][0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[0][0][0]~0_combout ),
	.datac(!\fixedBoard~56_combout ),
	.datad(!\sudokuBoard[8][6][0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][6][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][6][0]~0 .extended_lut = "off";
defparam \sudokuBoard[8][6][0]~0 .lut_mask = 64'hF000F000FF0CFF0C;
defparam \sudokuBoard[8][6][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N57
cyclonev_lcell_comb \sudokuBoard[8][6][0]~1 (
// Equation(s):
// \sudokuBoard[8][6][0]~1_combout  = ( \sudokuBoard[8][6][0]~0_combout  & ( (!level[1] & (state[0] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard[8][6][0]~0_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!level[1]),
	.datab(gnd),
	.datac(!state[0]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[8][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][6][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][6][0]~1 .extended_lut = "off";
defparam \sudokuBoard[8][6][0]~1 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \sudokuBoard[8][6][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y11_N59
dffeas \sudokuBoard[8][6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][6][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][6][0] .is_wysiwyg = "true";
defparam \sudokuBoard[8][6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N30
cyclonev_lcell_comb \sudokuBoard~198 (
// Equation(s):
// \sudokuBoard~198_combout  = ( \fixedBoard~7_combout  & ( !\Mux10~5_combout  & ( !\sudokuBoard~7_combout  ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fixedBoard~7_combout ),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~198 .extended_lut = "off";
defparam \sudokuBoard~198 .lut_mask = 64'h0000CCCC00000000;
defparam \sudokuBoard~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N39
cyclonev_lcell_comb \sudokuBoard[8][5][3]~0 (
// Equation(s):
// \sudokuBoard[8][5][3]~0_combout  = ( \sudokuBoard[8][5][3]~q  & ( \sudokuBoard~198_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((\Decoder0~0_combout  & !state[1]))) # (\sudokuBoard[2][7][3]~0_combout ) ) ) ) # ( !\sudokuBoard[8][5][3]~q  & ( 
// \sudokuBoard~198_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[8][5][3]~q  & ( !\sudokuBoard~198_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[8][5][3]~q  & ( !\sudokuBoard~198_combout  & ( (\Decoder0~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & !state[1])) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[8][5][3]~q ),
	.dataf(!\sudokuBoard~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][5][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][5][3]~0 .extended_lut = "off";
defparam \sudokuBoard[8][5][3]~0 .lut_mask = 64'h0500F5FF0703F7F3;
defparam \sudokuBoard[8][5][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y10_N40
dffeas \sudokuBoard[8][5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][5][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][5][3] .is_wysiwyg = "true";
defparam \sudokuBoard[8][5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N27
cyclonev_lcell_comb \always1~53 (
// Equation(s):
// \always1~53_combout  = ( \sudokuBoard[8][5][3]~q  & ( (\solutionBoard[0][4][3]~DUPLICATE_q  & (!\solutionBoard[0][4][0]~q  $ (\sudokuBoard[8][6][0]~q ))) ) ) # ( !\sudokuBoard[8][5][3]~q  & ( (!\solutionBoard[0][4][3]~DUPLICATE_q  & 
// (!\solutionBoard[0][4][0]~q  $ (\sudokuBoard[8][6][0]~q ))) ) )

	.dataa(!\solutionBoard[0][4][0]~q ),
	.datab(gnd),
	.datac(!\sudokuBoard[8][6][0]~q ),
	.datad(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[8][5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~53 .extended_lut = "off";
defparam \always1~53 .lut_mask = 64'hA500A50000A500A5;
defparam \always1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N24
cyclonev_lcell_comb \always1~54 (
// Equation(s):
// \always1~54_combout  = ( \always1~53_combout  & ( (\always1~52_combout  & ((!\solutionBoard[0][4][0]~q  & (!\sudokuBoard[8][3][1]~q  & !\sudokuBoard[8][8][3]~q )) # (\solutionBoard[0][4][0]~q  & (\sudokuBoard[8][3][1]~q  & \sudokuBoard[8][8][3]~q )))) ) )

	.dataa(!\solutionBoard[0][4][0]~q ),
	.datab(!\sudokuBoard[8][3][1]~q ),
	.datac(!\sudokuBoard[8][8][3]~q ),
	.datad(!\always1~52_combout ),
	.datae(gnd),
	.dataf(!\always1~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~54 .extended_lut = "off";
defparam \always1~54 .lut_mask = 64'h0000000000810081;
defparam \always1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N33
cyclonev_lcell_comb \sudokuBoard~8 (
// Equation(s):
// \sudokuBoard~8_combout  = ( !\Mux10~5_combout  & ( !\sudokuBoard~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~8 .extended_lut = "off";
defparam \sudokuBoard~8 .lut_mask = 64'hF0F0F0F000000000;
defparam \sudokuBoard~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N36
cyclonev_lcell_comb \sudokuBoard[5][2][3]~0 (
// Equation(s):
// \sudokuBoard[5][2][3]~0_combout  = ( \sudokuBoard[5][2][3]~q  & ( \fixedBoard~34_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[5][2][3]~q  & ( \fixedBoard~34_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[5][2][3]~q  & ( !\fixedBoard~34_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[5][2][3]~q ),
	.dataf(!\fixedBoard~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][2][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][2][3]~0 .extended_lut = "off";
defparam \sudokuBoard[5][2][3]~0 .lut_mask = 64'h0000CFCF0011CFDD;
defparam \sudokuBoard[5][2][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N38
dffeas \sudokuBoard[5][2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][2][3] .is_wysiwyg = "true";
defparam \sudokuBoard[5][2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N27
cyclonev_lcell_comb \sudokuBoard[5][4][2]~0 (
// Equation(s):
// \sudokuBoard[5][4][2]~0_combout  = ( \sudokuBoard[5][4][2]~q  & ( \fixedBoard~36_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[5][4][2]~q  
// & ( \fixedBoard~36_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[5][4][2]~q  & ( !\fixedBoard~36_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!\sudokuBoard[8][8][2]~3_combout ),
	.datae(!\sudokuBoard[5][4][2]~q ),
	.dataf(!\fixedBoard~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][4][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][4][2]~0 .extended_lut = "off";
defparam \sudokuBoard[5][4][2]~0 .lut_mask = 64'h0000BBBB00FFBAFF;
defparam \sudokuBoard[5][4][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N29
dffeas \sudokuBoard[5][4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][4][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][4][2] .is_wysiwyg = "true";
defparam \sudokuBoard[5][4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N48
cyclonev_lcell_comb \sudokuBoard[5][6][2]~0 (
// Equation(s):
// \sudokuBoard[5][6][2]~0_combout  = ( \sudokuBoard[5][6][2]~q  & ( \fixedBoard~9_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[5][6][2]~q  
// & ( \fixedBoard~9_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[5][6][2]~q  & ( !\fixedBoard~9_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~3_combout ),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[5][6][2]~q ),
	.dataf(!\fixedBoard~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][6][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][6][2]~0 .extended_lut = "off";
defparam \sudokuBoard[5][6][2]~0 .lut_mask = 64'h0000BBBB0F0FBFAF;
defparam \sudokuBoard[5][6][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N49
dffeas \sudokuBoard[5][6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][6][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][6][2] .is_wysiwyg = "true";
defparam \sudokuBoard[5][6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N39
cyclonev_lcell_comb \sudokuBoard[5][4][3]~0 (
// Equation(s):
// \sudokuBoard[5][4][3]~0_combout  = ( \sudokuBoard[5][4][3]~q  & ( \fixedBoard~36_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[5][4][3]~q  & ( \fixedBoard~36_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[5][4][3]~q  & ( !\fixedBoard~36_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[5][4][3]~q ),
	.dataf(!\fixedBoard~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][4][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][4][3]~0 .extended_lut = "off";
defparam \sudokuBoard[5][4][3]~0 .lut_mask = 64'h0000CCFF0101CDFD;
defparam \sudokuBoard[5][4][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N41
dffeas \sudokuBoard[5][4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][4][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][4][3] .is_wysiwyg = "true";
defparam \sudokuBoard[5][4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N30
cyclonev_lcell_comb \sudokuBoard[5][5][3]~0 (
// Equation(s):
// \sudokuBoard[5][5][3]~0_combout  = ( \sudokuBoard[5][5][3]~q  & ( \fixedBoard~37_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[5][5][3]~q  & ( \fixedBoard~37_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[5][5][3]~q  & ( !\fixedBoard~37_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[5][5][3]~q ),
	.dataf(!\fixedBoard~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][5][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][5][3]~0 .extended_lut = "off";
defparam \sudokuBoard[5][5][3]~0 .lut_mask = 64'h0000FF550003FF53;
defparam \sudokuBoard[5][5][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N31
dffeas \sudokuBoard[5][5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][5][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][5][3] .is_wysiwyg = "true";
defparam \sudokuBoard[5][5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N51
cyclonev_lcell_comb \always1~50 (
// Equation(s):
// \always1~50_combout  = ( !\sudokuBoard[5][5][3]~q  & ( (!\sudokuBoard[5][2][3]~q  & (!\sudokuBoard[5][4][2]~q  & (!\sudokuBoard[5][6][2]~q  & !\sudokuBoard[5][4][3]~q ))) ) )

	.dataa(!\sudokuBoard[5][2][3]~q ),
	.datab(!\sudokuBoard[5][4][2]~q ),
	.datac(!\sudokuBoard[5][6][2]~q ),
	.datad(!\sudokuBoard[5][4][3]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[5][5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~50 .extended_lut = "off";
defparam \always1~50 .lut_mask = 64'h8000800000000000;
defparam \always1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N36
cyclonev_lcell_comb \sudokuBoard[4][5][2]~0 (
// Equation(s):
// \sudokuBoard[4][5][2]~0_combout  = ( \sudokuBoard[4][5][2]~q  & ( \fixedBoard~61_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[4][5][2]~q  
// & ( \fixedBoard~61_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[4][5][2]~q  & ( !\fixedBoard~61_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\sudokuBoard[8][8][2]~3_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[4][5][2]~q ),
	.dataf(!\fixedBoard~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][5][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][5][2]~0 .extended_lut = "off";
defparam \sudokuBoard[4][5][2]~0 .lut_mask = 64'h0000AFAF3333BFBB;
defparam \sudokuBoard[4][5][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N37
dffeas \sudokuBoard[4][5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][5][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][5][2] .is_wysiwyg = "true";
defparam \sudokuBoard[4][5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N30
cyclonev_lcell_comb \sudokuBoard~183 (
// Equation(s):
// \sudokuBoard~183_combout  = ( \sudokuBoard[2][6][1]~q  & ( \fixedBoard~38_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[2][6][1]~q  & ( \fixedBoard~38_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[2][6][1]~q  & ( !\fixedBoard~38_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~19_combout ),
	.datad(!\sudokuBoard~2_combout ),
	.datae(!\sudokuBoard[2][6][1]~q ),
	.dataf(!\fixedBoard~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~183 .extended_lut = "off";
defparam \sudokuBoard~183 .lut_mask = 64'h0000F0FBF0F0F0F3;
defparam \sudokuBoard~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N27
cyclonev_lcell_comb \sudokuBoard~184 (
// Equation(s):
// \sudokuBoard~184_combout  = ( \sudokuBoard[2][6][1]~q  & ( !\fixedBoard~38_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~38_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[2][6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~184 .extended_lut = "off";
defparam \sudokuBoard~184 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sudokuBoard~184 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N31
dffeas \sudokuBoard[2][6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~183_combout ),
	.asdata(\sudokuBoard~184_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][6][1] .is_wysiwyg = "true";
defparam \sudokuBoard[2][6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N33
cyclonev_lcell_comb \sudokuBoard~185 (
// Equation(s):
// \sudokuBoard~185_combout  = ( \sudokuBoard[1][5][1]~q  & ( \fixedBoard~66_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[1][5][1]~q  & ( \fixedBoard~66_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[1][5][1]~q  & ( !\fixedBoard~66_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~2_combout ),
	.datad(!\sudokuBoard~19_combout ),
	.datae(!\sudokuBoard[1][5][1]~q ),
	.dataf(!\fixedBoard~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~185 .extended_lut = "off";
defparam \sudokuBoard~185 .lut_mask = 64'h0000FF0BFF00FF03;
defparam \sudokuBoard~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N54
cyclonev_lcell_comb \sudokuBoard~186 (
// Equation(s):
// \sudokuBoard~186_combout  = ( \sudokuBoard[1][5][1]~q  & ( !\fixedBoard~66_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~66_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[1][5][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~186 .extended_lut = "off";
defparam \sudokuBoard~186 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sudokuBoard~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N35
dffeas \sudokuBoard[1][5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~185_combout ),
	.asdata(\sudokuBoard~186_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][5][1] .is_wysiwyg = "true";
defparam \sudokuBoard[1][5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N18
cyclonev_lcell_comb \sudokuBoard~188 (
// Equation(s):
// \sudokuBoard~188_combout  = ( \sudokuBoard[0][7][1]~q  & ( !\fixedBoard~53_combout  ) )

	.dataa(gnd),
	.datab(!\fixedBoard~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~188 .extended_lut = "off";
defparam \sudokuBoard~188 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sudokuBoard~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N50
dffeas \sudokuBoard[0][7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~187_combout ),
	.asdata(\sudokuBoard~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][7][1] .is_wysiwyg = "true";
defparam \sudokuBoard[0][7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N48
cyclonev_lcell_comb \sudokuBoard~187 (
// Equation(s):
// \sudokuBoard~187_combout  = ( \sudokuBoard[0][7][1]~q  & ( \fixedBoard~53_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[0][7][1]~q  & ( \fixedBoard~53_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[0][7][1]~q  & ( !\fixedBoard~53_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~19_combout ),
	.datad(!\sudokuBoard~2_combout ),
	.datae(!\sudokuBoard[0][7][1]~q ),
	.dataf(!\fixedBoard~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~187 .extended_lut = "off";
defparam \sudokuBoard~187 .lut_mask = 64'h0000F0FBF0F0F0F3;
defparam \sudokuBoard~187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N49
dffeas \sudokuBoard[0][7][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~187_combout ),
	.asdata(\sudokuBoard~188_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][7][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][7][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[0][7][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y8_N12
cyclonev_lcell_comb \always1~46 (
// Equation(s):
// \always1~46_combout  = ( !\sudokuBoard[0][7][1]~DUPLICATE_q  & ( (!\sudokuBoard[2][6][1]~q  & !\sudokuBoard[1][5][1]~q ) ) )

	.dataa(!\sudokuBoard[2][6][1]~q ),
	.datab(gnd),
	.datac(!\sudokuBoard[1][5][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][7][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~46 .extended_lut = "off";
defparam \always1~46 .lut_mask = 64'hA0A0A0A000000000;
defparam \always1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N57
cyclonev_lcell_comb \sudokuBoard[8][1][3]~0 (
// Equation(s):
// \sudokuBoard[8][1][3]~0_combout  = ( \sudokuBoard[8][1][3]~q  & ( \fixedBoard~16_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[8][1][3]~q  & ( \fixedBoard~16_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[8][1][3]~q  & ( !\fixedBoard~16_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard~8_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[8][1][3]~q ),
	.dataf(!\fixedBoard~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][1][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][1][3]~0 .extended_lut = "off";
defparam \sudokuBoard[8][1][3]~0 .lut_mask = 64'h0000FF550003FF47;
defparam \sudokuBoard[8][1][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N58
dffeas \sudokuBoard[8][1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][1][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][1][3] .is_wysiwyg = "true";
defparam \sudokuBoard[8][1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N15
cyclonev_lcell_comb \sudokuBoard[8][8][2]~5 (
// Equation(s):
// \sudokuBoard[8][8][2]~5_combout  = ( \sudokuBoard[8][8][2]~q  & ( \fixedBoard~8_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[8][8][2]~q  
// & ( \fixedBoard~8_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[8][8][2]~q  & ( !\fixedBoard~8_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~4_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard[8][8][2]~3_combout ),
	.datae(!\sudokuBoard[8][8][2]~q ),
	.dataf(!\fixedBoard~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][8][2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][8][2]~5 .extended_lut = "off";
defparam \sudokuBoard[8][8][2]~5 .lut_mask = 64'h0000F5F500FFF4FF;
defparam \sudokuBoard[8][8][2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N17
dffeas \sudokuBoard[8][8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][8][2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][8][2] .is_wysiwyg = "true";
defparam \sudokuBoard[8][8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N48
cyclonev_lcell_comb \sudokuBoard[7][4][3]~0 (
// Equation(s):
// \sudokuBoard[7][4][3]~0_combout  = ( \sudokuBoard[7][4][3]~q  & ( \fixedBoard~19_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[7][4][3]~q  & ( \fixedBoard~19_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[7][4][3]~q  & ( !\fixedBoard~19_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard~8_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[7][4][3]~q ),
	.dataf(!\fixedBoard~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][4][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][4][3]~0 .extended_lut = "off";
defparam \sudokuBoard[7][4][3]~0 .lut_mask = 64'h0000F5F50003F4F7;
defparam \sudokuBoard[7][4][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N50
dffeas \sudokuBoard[7][4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][4][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][4][3] .is_wysiwyg = "true";
defparam \sudokuBoard[7][4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N12
cyclonev_lcell_comb \sudokuBoard[7][4][2]~0 (
// Equation(s):
// \sudokuBoard[7][4][2]~0_combout  = ( \sudokuBoard[7][4][2]~q  & ( \fixedBoard~19_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((state[1] & !\sudokuBoard[8][8][2]~4_combout ))) # (\sudokuBoard[8][8][2]~3_combout ) ) ) ) # ( !\sudokuBoard[7][4][2]~q  
// & ( \fixedBoard~19_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[7][4][2]~q  & ( !\fixedBoard~19_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~4_combout ),
	.datac(!\sudokuBoard[8][8][2]~3_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[7][4][2]~q ),
	.dataf(!\fixedBoard~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][4][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][4][2]~0 .extended_lut = "off";
defparam \sudokuBoard[7][4][2]~0 .lut_mask = 64'h0000FF550F0FFF4F;
defparam \sudokuBoard[7][4][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N13
dffeas \sudokuBoard[7][4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][4][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][4][2] .is_wysiwyg = "true";
defparam \sudokuBoard[7][4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N45
cyclonev_lcell_comb \sudokuBoard[8][6][3]~0 (
// Equation(s):
// \sudokuBoard[8][6][3]~0_combout  = ( \sudokuBoard[8][6][3]~q  & ( \fixedBoard~56_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[8][6][3]~q  & ( \fixedBoard~56_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[8][6][3]~q  & ( !\fixedBoard~56_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[8][6][3]~q ),
	.dataf(!\fixedBoard~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][6][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][6][3]~0 .extended_lut = "off";
defparam \sudokuBoard[8][6][3]~0 .lut_mask = 64'h0000F3F30005F3F5;
defparam \sudokuBoard[8][6][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N46
dffeas \sudokuBoard[8][6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][6][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][6][3] .is_wysiwyg = "true";
defparam \sudokuBoard[8][6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N27
cyclonev_lcell_comb \sudokuBoard[7][3][3]~0 (
// Equation(s):
// \sudokuBoard[7][3][3]~0_combout  = ( \sudokuBoard[7][3][3]~q  & ( \fixedBoard~57_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[7][3][3]~q  & ( \fixedBoard~57_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[7][3][3]~q  & ( !\fixedBoard~57_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[7][3][3]~q ),
	.dataf(!\fixedBoard~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][3][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][3][3]~0 .extended_lut = "off";
defparam \sudokuBoard[7][3][3]~0 .lut_mask = 64'h0000FF550003FF53;
defparam \sudokuBoard[7][3][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N28
dffeas \sudokuBoard[7][3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][3][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][3][3] .is_wysiwyg = "true";
defparam \sudokuBoard[7][3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N42
cyclonev_lcell_comb \always1~49 (
// Equation(s):
// \always1~49_combout  = ( !\sudokuBoard[8][6][3]~q  & ( !\sudokuBoard[7][3][3]~q  & ( (!\sudokuBoard[8][1][3]~q  & (!\sudokuBoard[8][8][2]~q  & (!\sudokuBoard[7][4][3]~q  & !\sudokuBoard[7][4][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[8][1][3]~q ),
	.datab(!\sudokuBoard[8][8][2]~q ),
	.datac(!\sudokuBoard[7][4][3]~q ),
	.datad(!\sudokuBoard[7][4][2]~q ),
	.datae(!\sudokuBoard[8][6][3]~q ),
	.dataf(!\sudokuBoard[7][3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~49 .extended_lut = "off";
defparam \always1~49 .lut_mask = 64'h8000000000000000;
defparam \always1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N48
cyclonev_lcell_comb \sudokuBoard~194 (
// Equation(s):
// \sudokuBoard~194_combout  = ( \fixedBoard~28_combout  & ( (!\Mux10~5_combout  & !\sudokuBoard~7_combout ) ) )

	.dataa(!\Mux10~5_combout ),
	.datab(!\sudokuBoard~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~194 .extended_lut = "off";
defparam \sudokuBoard~194 .lut_mask = 64'h0000000088888888;
defparam \sudokuBoard~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N24
cyclonev_lcell_comb \sudokuBoard[2][7][3]~1 (
// Equation(s):
// \sudokuBoard[2][7][3]~1_combout  = ( \sudokuBoard[2][7][3]~q  & ( \sudokuBoard~194_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((\Decoder0~0_combout  & !state[1]))) # (\sudokuBoard[2][7][3]~0_combout ) ) ) ) # ( !\sudokuBoard[2][7][3]~q  & ( 
// \sudokuBoard~194_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[2][7][3]~q  & ( !\sudokuBoard~194_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[2][7][3]~q  & ( !\sudokuBoard~194_combout  & ( (\Decoder0~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & !state[1])) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[2][7][3]~q ),
	.dataf(!\sudokuBoard~194_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][7][3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][7][3]~1 .extended_lut = "off";
defparam \sudokuBoard[2][7][3]~1 .lut_mask = 64'h0500F5FF0703F7F3;
defparam \sudokuBoard[2][7][3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N25
dffeas \sudokuBoard[2][7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][7][3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][7][3] .is_wysiwyg = "true";
defparam \sudokuBoard[2][7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N18
cyclonev_lcell_comb \sudokuBoard[2][5][2]~0 (
// Equation(s):
// \sudokuBoard[2][5][2]~0_combout  = ( \sudokuBoard[2][5][2]~q  & ( \fixedBoard~27_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[2][5][2]~q  
// & ( \fixedBoard~27_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[2][5][2]~q  & ( !\fixedBoard~27_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~3_combout ),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[2][5][2]~q ),
	.dataf(!\fixedBoard~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][5][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][5][2]~0 .extended_lut = "off";
defparam \sudokuBoard[2][5][2]~0 .lut_mask = 64'h0000BBBB0F0FBFAF;
defparam \sudokuBoard[2][5][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N19
dffeas \sudokuBoard[2][5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][5][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][5][2] .is_wysiwyg = "true";
defparam \sudokuBoard[2][5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N27
cyclonev_lcell_comb \sudokuBoard[2][4][3]~0 (
// Equation(s):
// \sudokuBoard[2][4][3]~0_combout  = ( \sudokuBoard[2][4][3]~q  & ( \sudokuBoard~8_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\fixedBoard~71_combout  & (state[1])) # (\fixedBoard~71_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[2][4][3]~q  & ( \sudokuBoard~8_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\fixedBoard~71_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[2][4][3]~q  & ( !\sudokuBoard~8_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard~71_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[2][4][3]~q ),
	.dataf(!\sudokuBoard~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][4][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][4][3]~0 .extended_lut = "off";
defparam \sudokuBoard[2][4][3]~0 .lut_mask = 64'h0000AFAF0011AEBF;
defparam \sudokuBoard[2][4][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N28
dffeas \sudokuBoard[2][4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][4][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][4][3] .is_wysiwyg = "true";
defparam \sudokuBoard[2][4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N42
cyclonev_lcell_comb \sudokuBoard[2][3][2]~0 (
// Equation(s):
// \sudokuBoard[2][3][2]~0_combout  = ( \sudokuBoard[2][3][2]~q  & ( \fixedBoard~62_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[2][3][2]~q  
// & ( \fixedBoard~62_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[2][3][2]~q  & ( !\fixedBoard~62_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~3_combout ),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[2][3][2]~q ),
	.dataf(!\fixedBoard~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][3][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][3][2]~0 .extended_lut = "off";
defparam \sudokuBoard[2][3][2]~0 .lut_mask = 64'h0000BBBB0F0FBFAF;
defparam \sudokuBoard[2][3][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N44
dffeas \sudokuBoard[2][3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][3][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][3][2] .is_wysiwyg = "true";
defparam \sudokuBoard[2][3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N12
cyclonev_lcell_comb \sudokuBoard[2][5][3]~0 (
// Equation(s):
// \sudokuBoard[2][5][3]~0_combout  = ( \sudokuBoard[2][5][3]~q  & ( \fixedBoard~27_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[2][5][3]~q  & ( \fixedBoard~27_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[2][5][3]~q  & ( !\fixedBoard~27_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[2][5][3]~q ),
	.dataf(!\fixedBoard~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][5][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][5][3]~0 .extended_lut = "off";
defparam \sudokuBoard[2][5][3]~0 .lut_mask = 64'h0000BBBB0005BBAF;
defparam \sudokuBoard[2][5][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N13
dffeas \sudokuBoard[2][5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][5][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][5][3] .is_wysiwyg = "true";
defparam \sudokuBoard[2][5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N21
cyclonev_lcell_comb \sudokuBoard[2][8][3]~0 (
// Equation(s):
// \sudokuBoard[2][8][3]~0_combout  = ( \sudokuBoard[2][8][3]~q  & ( \fixedBoard~29_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[2][8][3]~q  & ( \fixedBoard~29_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[2][8][3]~q  & ( !\fixedBoard~29_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard~8_combout ),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[2][8][3]~q ),
	.dataf(!\fixedBoard~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][8][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][8][3]~0 .extended_lut = "off";
defparam \sudokuBoard[2][8][3]~0 .lut_mask = 64'h0000F0FF0101F1FB;
defparam \sudokuBoard[2][8][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N22
dffeas \sudokuBoard[2][8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][8][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][8][3] .is_wysiwyg = "true";
defparam \sudokuBoard[2][8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N0
cyclonev_lcell_comb \always1~48 (
// Equation(s):
// \always1~48_combout  = ( !\sudokuBoard[2][5][3]~q  & ( !\sudokuBoard[2][8][3]~q  & ( (!\sudokuBoard[2][7][3]~q  & (!\sudokuBoard[2][5][2]~q  & (!\sudokuBoard[2][4][3]~q  & !\sudokuBoard[2][3][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~q ),
	.datab(!\sudokuBoard[2][5][2]~q ),
	.datac(!\sudokuBoard[2][4][3]~q ),
	.datad(!\sudokuBoard[2][3][2]~q ),
	.datae(!\sudokuBoard[2][5][3]~q ),
	.dataf(!\sudokuBoard[2][8][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~48 .extended_lut = "off";
defparam \always1~48 .lut_mask = 64'h8000000000000000;
defparam \always1~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N27
cyclonev_lcell_comb \sudokuBoard~189 (
// Equation(s):
// \sudokuBoard~189_combout  = ( \sudokuBoard[4][0][0]~q  & ( \fixedBoard~40_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[4][0][0]~q  & ( \fixedBoard~40_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((\sudokuBoard~10_combout  & sw_press[9])))) ) ) ) # ( \sudokuBoard[4][0][0]~q  & ( !\fixedBoard~40_combout  ) )

	.dataa(!\sudokuBoard~10_combout ),
	.datab(!sw_press[4]),
	.datac(!sw_press[9]),
	.datad(!\sudokuBoard~9_combout ),
	.datae(!\sudokuBoard[4][0][0]~q ),
	.dataf(!\fixedBoard~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~189 .extended_lut = "off";
defparam \sudokuBoard~189 .lut_mask = 64'h0000FFFFCC04CC44;
defparam \sudokuBoard~189 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N42
cyclonev_lcell_comb \sudokuBoard~190 (
// Equation(s):
// \sudokuBoard~190_combout  = ( sw_press[3] & ( (!\fixedBoard~40_combout  & ((\sudokuBoard[4][0][0]~q ))) # (\fixedBoard~40_combout  & (!sw_press[2])) ) ) # ( !sw_press[3] & ( (!sw_press[2] & (((\sudokuBoard~189_combout )))) # (sw_press[2] & 
// (!\fixedBoard~40_combout  & ((\sudokuBoard[4][0][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!\fixedBoard~40_combout ),
	.datac(!\sudokuBoard~189_combout ),
	.datad(!\sudokuBoard[4][0][0]~q ),
	.datae(gnd),
	.dataf(!sw_press[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~190 .extended_lut = "off";
defparam \sudokuBoard~190 .lut_mask = 64'h0A4E0A4E22EE22EE;
defparam \sudokuBoard~190 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N45
cyclonev_lcell_comb \sudokuBoard~191 (
// Equation(s):
// \sudokuBoard~191_combout  = ( \fixedBoard~40_combout  ) # ( !\fixedBoard~40_combout  & ( \sudokuBoard[4][0][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[4][0][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~191 .extended_lut = "off";
defparam \sudokuBoard~191 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \sudokuBoard~191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N43
dffeas \sudokuBoard[4][0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~190_combout ),
	.asdata(\sudokuBoard~191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][0][0] .is_wysiwyg = "true";
defparam \sudokuBoard[4][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N39
cyclonev_lcell_comb \sudokuBoard[1][8][2]~0 (
// Equation(s):
// \sudokuBoard[1][8][2]~0_combout  = ( \sudokuBoard[1][8][2]~q  & ( \fixedBoard~44_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!\sudokuBoard[8][8][2]~4_combout  & state[1])) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[1][8][2]~q  
// & ( \fixedBoard~44_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[1][8][2]~q  & ( !\fixedBoard~44_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\sudokuBoard[8][8][2]~3_combout ),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[1][8][2]~q ),
	.dataf(!\fixedBoard~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][8][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][8][2]~0 .extended_lut = "off";
defparam \sudokuBoard[1][8][2]~0 .lut_mask = 64'h0000AAFF3333BBFB;
defparam \sudokuBoard[1][8][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N41
dffeas \sudokuBoard[1][8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][8][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][8][2] .is_wysiwyg = "true";
defparam \sudokuBoard[1][8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N45
cyclonev_lcell_comb \sudokuBoard~192 (
// Equation(s):
// \sudokuBoard~192_combout  = ( \sudokuBoard[3][1][1]~q  & ( \sudokuBoard~19_combout  & ( (\sudokuBoard~2_combout  & (((!\sudokuBoard~21_combout  & !\fixedBoard~30_combout )) # (\sudokuBoard~20_combout ))) ) ) ) # ( \sudokuBoard[3][1][1]~q  & ( 
// !\sudokuBoard~19_combout  ) ) # ( !\sudokuBoard[3][1][1]~q  & ( !\sudokuBoard~19_combout  & ( \fixedBoard~30_combout  ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~20_combout ),
	.datad(!\fixedBoard~30_combout ),
	.datae(!\sudokuBoard[3][1][1]~q ),
	.dataf(!\sudokuBoard~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~192 .extended_lut = "off";
defparam \sudokuBoard~192 .lut_mask = 64'h00FFFFFF00002303;
defparam \sudokuBoard~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N9
cyclonev_lcell_comb \sudokuBoard~193 (
// Equation(s):
// \sudokuBoard~193_combout  = (!\fixedBoard~30_combout  & \sudokuBoard[3][1][1]~q )

	.dataa(!\fixedBoard~30_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[3][1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~193 .extended_lut = "off";
defparam \sudokuBoard~193 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \sudokuBoard~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N47
dffeas \sudokuBoard[3][1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~192_combout ),
	.asdata(\sudokuBoard~193_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][1][1] .is_wysiwyg = "true";
defparam \sudokuBoard[3][1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N24
cyclonev_lcell_comb \sudokuBoard[2][0][3]~0 (
// Equation(s):
// \sudokuBoard[2][0][3]~0_combout  = ( \sudokuBoard[2][0][3]~q  & ( \fixedBoard~26_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[2][0][3]~q  & ( \fixedBoard~26_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[2][0][3]~q  & ( !\fixedBoard~26_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard~8_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[2][0][3]~q ),
	.dataf(!\fixedBoard~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][0][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][0][3]~0 .extended_lut = "off";
defparam \sudokuBoard[2][0][3]~0 .lut_mask = 64'h0000CCFF0101CDEF;
defparam \sudokuBoard[2][0][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N25
dffeas \sudokuBoard[2][0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][0][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][0][3] .is_wysiwyg = "true";
defparam \sudokuBoard[2][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N27
cyclonev_lcell_comb \sudokuBoard[0][1][3]~0 (
// Equation(s):
// \sudokuBoard[0][1][3]~0_combout  = ( \sudokuBoard[0][1][3]~q  & ( \fixedBoard~80_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[0][1][3]~q  & ( \fixedBoard~80_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[0][1][3]~q  & ( !\fixedBoard~80_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard~8_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[0][1][3]~q ),
	.dataf(!\fixedBoard~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][1][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][1][3]~0 .extended_lut = "off";
defparam \sudokuBoard[0][1][3]~0 .lut_mask = 64'h0000CFCF0011CEDF;
defparam \sudokuBoard[0][1][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N29
dffeas \sudokuBoard[0][1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][1][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][1][3] .is_wysiwyg = "true";
defparam \sudokuBoard[0][1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y8_N13
dffeas \sudokuBoard[2][0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][0][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][0][2] .is_wysiwyg = "true";
defparam \sudokuBoard[2][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N12
cyclonev_lcell_comb \sudokuBoard[2][0][2]~0 (
// Equation(s):
// \sudokuBoard[2][0][2]~0_combout  = ( \sudokuBoard[2][0][2]~q  & ( \fixedBoard~26_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[2][0][2]~q  
// & ( \fixedBoard~26_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[2][0][2]~q  & ( !\fixedBoard~26_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\sudokuBoard[8][8][2]~3_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[2][0][2]~q ),
	.dataf(!\fixedBoard~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][0][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][0][2]~0 .extended_lut = "off";
defparam \sudokuBoard[2][0][2]~0 .lut_mask = 64'h0000AFAF3333BFBB;
defparam \sudokuBoard[2][0][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N14
dffeas \sudokuBoard[2][0][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][0][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][0][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][0][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[2][0][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N48
cyclonev_lcell_comb \always1~47 (
// Equation(s):
// \always1~47_combout  = ( !\sudokuBoard[0][1][3]~q  & ( !\sudokuBoard[2][0][2]~DUPLICATE_q  & ( (!\sudokuBoard[4][0][0]~q  & (!\sudokuBoard[1][8][2]~q  & (!\sudokuBoard[3][1][1]~q  & !\sudokuBoard[2][0][3]~q ))) ) ) )

	.dataa(!\sudokuBoard[4][0][0]~q ),
	.datab(!\sudokuBoard[1][8][2]~q ),
	.datac(!\sudokuBoard[3][1][1]~q ),
	.datad(!\sudokuBoard[2][0][3]~q ),
	.datae(!\sudokuBoard[0][1][3]~q ),
	.dataf(!\sudokuBoard[2][0][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~47 .extended_lut = "off";
defparam \always1~47 .lut_mask = 64'h8000000000000000;
defparam \always1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N0
cyclonev_lcell_comb \always1~51 (
// Equation(s):
// \always1~51_combout  = ( \always1~48_combout  & ( \always1~47_combout  & ( (\always1~50_combout  & (!\sudokuBoard[4][5][2]~q  & (\always1~46_combout  & \always1~49_combout ))) ) ) )

	.dataa(!\always1~50_combout ),
	.datab(!\sudokuBoard[4][5][2]~q ),
	.datac(!\always1~46_combout ),
	.datad(!\always1~49_combout ),
	.datae(!\always1~48_combout ),
	.dataf(!\always1~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~51 .extended_lut = "off";
defparam \always1~51 .lut_mask = 64'h0000000000000004;
defparam \always1~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N39
cyclonev_lcell_comb \sudokuBoard~220 (
// Equation(s):
// \sudokuBoard~220_combout  = ( \sudokuBoard~27_combout  & ( (\sudokuBoard[6][5][1]~q ) # (\fixedBoard~17_combout ) ) ) # ( !\sudokuBoard~27_combout  & ( (\sudokuBoard[6][5][1]~q  & ((!\fixedBoard~17_combout ) # (\sudokuBoard~28_combout ))) ) )

	.dataa(!\sudokuBoard~28_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~17_combout ),
	.datad(!\sudokuBoard[6][5][1]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~220 .extended_lut = "off";
defparam \sudokuBoard~220 .lut_mask = 64'h00F500F50FFF0FFF;
defparam \sudokuBoard~220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N3
cyclonev_lcell_comb \level[1]~_wirecell (
// Equation(s):
// \level[1]~_wirecell_combout  = ( !level[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!level[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\level[1]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \level[1]~_wirecell .extended_lut = "off";
defparam \level[1]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \level[1]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N40
dffeas \sudokuBoard[6][5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~220_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][5][1] .is_wysiwyg = "true";
defparam \sudokuBoard[6][5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y9_N23
dffeas \sudokuBoard[6][4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][4][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][4][0] .is_wysiwyg = "true";
defparam \sudokuBoard[6][4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N18
cyclonev_lcell_comb \sudokuBoard[6][4][0]~0 (
// Equation(s):
// \sudokuBoard[6][4][0]~0_combout  = ( \sudokuBoard[0][6][0]~0_combout  & ( (!\sudokuBoard[6][4][0]~q ) # ((\fixedBoard~1_combout  & !\sudokuBoard[0][0][0]~0_combout )) ) ) # ( !\sudokuBoard[0][6][0]~0_combout  & ( (!\fixedBoard~1_combout  & 
// !\sudokuBoard[6][4][0]~q ) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~1_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\sudokuBoard[6][4][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][4][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][4][0]~0 .extended_lut = "off";
defparam \sudokuBoard[6][4][0]~0 .lut_mask = 64'hCC00CC00FF30FF30;
defparam \sudokuBoard[6][4][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N21
cyclonev_lcell_comb \sudokuBoard[6][4][0]~1 (
// Equation(s):
// \sudokuBoard[6][4][0]~1_combout  = ( \sudokuBoard[6][4][0]~0_combout  & ( (state[0] & (!level[1] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard[6][4][0]~0_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][4][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][4][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][4][0]~1 .extended_lut = "off";
defparam \sudokuBoard[6][4][0]~1 .lut_mask = 64'hFAAAFAAA50005000;
defparam \sudokuBoard[6][4][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N22
dffeas \sudokuBoard[6][4][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][4][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][4][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][4][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[6][4][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N6
cyclonev_lcell_comb \sudokuBoard[7][8][0]~0 (
// Equation(s):
// \sudokuBoard[7][8][0]~0_combout  = ( \sudokuBoard[7][8][0]~q  & ( \Decoder0~1_combout  & ( (((!\sudokuBoard[0][6][0]~0_combout ) # (!\fixedBoard~77_combout )) # (\sudokuBoard[0][0][0]~0_combout )) # (state[0]) ) ) ) # ( !\sudokuBoard[7][8][0]~q  & ( 
// \Decoder0~1_combout  & ( ((!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~77_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[7][8][0]~q  & ( !\Decoder0~1_combout  & ( (!state[0] & (((!\sudokuBoard[0][6][0]~0_combout ) # (!\fixedBoard~77_combout )) # 
// (\sudokuBoard[0][0][0]~0_combout ))) ) ) ) # ( !\sudokuBoard[7][8][0]~q  & ( !\Decoder0~1_combout  & ( (!state[0] & (!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~77_combout )) ) ) )

	.dataa(!state[0]),
	.datab(!\sudokuBoard[0][0][0]~0_combout ),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!\fixedBoard~77_combout ),
	.datae(!\sudokuBoard[7][8][0]~q ),
	.dataf(!\Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][8][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][8][0]~0 .extended_lut = "off";
defparam \sudokuBoard[7][8][0]~0 .lut_mask = 64'h00A0AAA255F5FFF7;
defparam \sudokuBoard[7][8][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y11_N7
dffeas \sudokuBoard[7][8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][8][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][8][0] .is_wysiwyg = "true";
defparam \sudokuBoard[7][8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N21
cyclonev_lcell_comb \sudokuBoard~219 (
// Equation(s):
// \sudokuBoard~219_combout  = ( \sudokuBoard[6][3][2]~q  & ( \sudokuBoard[6][6][2]~0_combout  ) ) # ( !\sudokuBoard[6][3][2]~q  & ( \sudokuBoard[6][6][2]~0_combout  & ( \fixedBoard~13_combout  ) ) ) # ( \sudokuBoard[6][3][2]~q  & ( 
// !\sudokuBoard[6][6][2]~0_combout  & ( (!\fixedBoard~13_combout ) # (\sudokuBoard[8][8][2]~0_combout ) ) ) )

	.dataa(!\fixedBoard~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sudokuBoard[8][8][2]~0_combout ),
	.datae(!\sudokuBoard[6][3][2]~q ),
	.dataf(!\sudokuBoard[6][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~219 .extended_lut = "off";
defparam \sudokuBoard~219 .lut_mask = 64'h0000AAFF5555FFFF;
defparam \sudokuBoard~219 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y9_N23
dffeas \sudokuBoard[6][3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~219_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][3][2] .is_wysiwyg = "true";
defparam \sudokuBoard[6][3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N51
cyclonev_lcell_comb \sudokuBoard~221 (
// Equation(s):
// \sudokuBoard~221_combout  = ( \fixedBoard~78_combout  & ( (!\Mux10~5_combout  & !\sudokuBoard~7_combout ) ) )

	.dataa(!\Mux10~5_combout ),
	.datab(!\sudokuBoard~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~221 .extended_lut = "off";
defparam \sudokuBoard~221 .lut_mask = 64'h0000000088888888;
defparam \sudokuBoard~221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N57
cyclonev_lcell_comb \sudokuBoard[7][1][3]~0 (
// Equation(s):
// \sudokuBoard[7][1][3]~0_combout  = ( \sudokuBoard[7][1][3]~q  & ( \sudokuBoard~221_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!state[1] & !level[1])) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[7][1][3]~q  & ( 
// \sudokuBoard~221_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[7][1][3]~q  & ( !\sudokuBoard~221_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # 
// (state[1])) ) ) ) # ( !\sudokuBoard[7][1][3]~q  & ( !\sudokuBoard~221_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!state[1]),
	.datad(!level[1]),
	.datae(!\sudokuBoard[7][1][3]~q ),
	.dataf(!\sudokuBoard~221_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][1][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][1][3]~0 .extended_lut = "off";
defparam \sudokuBoard[7][1][3]~0 .lut_mask = 64'h5000FFAF5111FBBB;
defparam \sudokuBoard[7][1][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N58
dffeas \sudokuBoard[7][1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][1][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][1][3] .is_wysiwyg = "true";
defparam \sudokuBoard[7][1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N24
cyclonev_lcell_comb \always1~62 (
// Equation(s):
// \always1~62_combout  = ( \sudokuBoard[6][3][2]~q  & ( \sudokuBoard[7][1][3]~q  & ( (\sudokuBoard[6][5][1]~q  & (\sudokuBoard[6][4][0]~DUPLICATE_q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & \sudokuBoard[7][8][0]~q ))) ) ) ) # ( !\sudokuBoard[6][3][2]~q  & 
// ( !\sudokuBoard[7][1][3]~q  & ( (!\sudokuBoard[6][5][1]~q  & (!\sudokuBoard[6][4][0]~DUPLICATE_q  & (!\solutionBoard[0][0][0]~DUPLICATE_q  & !\sudokuBoard[7][8][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[6][5][1]~q ),
	.datab(!\sudokuBoard[6][4][0]~DUPLICATE_q ),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(!\sudokuBoard[7][8][0]~q ),
	.datae(!\sudokuBoard[6][3][2]~q ),
	.dataf(!\sudokuBoard[7][1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~62 .extended_lut = "off";
defparam \always1~62 .lut_mask = 64'h8000000000000001;
defparam \always1~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N6
cyclonev_lcell_comb \sudokuBoard~234 (
// Equation(s):
// \sudokuBoard~234_combout  = ( \sudokuBoard~28_combout  & ( ((\sudokuBoard~27_combout  & \fixedBoard~52_combout )) # (\sudokuBoard[0][3][1]~q ) ) ) # ( !\sudokuBoard~28_combout  & ( (!\fixedBoard~52_combout  & ((\sudokuBoard[0][3][1]~q ))) # 
// (\fixedBoard~52_combout  & (\sudokuBoard~27_combout )) ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~52_combout ),
	.datad(!\sudokuBoard[0][3][1]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~234 .extended_lut = "off";
defparam \sudokuBoard~234 .lut_mask = 64'h05F505F505FF05FF;
defparam \sudokuBoard~234 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N7
dffeas \sudokuBoard[0][3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~234_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][3][1] .is_wysiwyg = "true";
defparam \sudokuBoard[0][3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N6
cyclonev_lcell_comb \sudokuBoard~235 (
// Equation(s):
// \sudokuBoard~235_combout  = ( \fixedBoard~65_combout  & ( (!\sudokuBoard~27_combout  & ((!\sudokuBoard~28_combout ) # (!\sudokuBoard[1][1][1]~q ))) ) ) # ( !\fixedBoard~65_combout  & ( !\sudokuBoard[1][1][1]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!\sudokuBoard[1][1][1]~q ),
	.datad(!\sudokuBoard~27_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~235 .extended_lut = "off";
defparam \sudokuBoard~235 .lut_mask = 64'hF0F0F0F0FC00FC00;
defparam \sudokuBoard~235 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N9
cyclonev_lcell_comb \sudokuBoard[1][1][1]~0 (
// Equation(s):
// \sudokuBoard[1][1][1]~0_combout  = ( \sudokuBoard~235_combout  & ( (state[0] & (!level[1] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~235_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~235_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][1][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][1][1]~0 .extended_lut = "off";
defparam \sudokuBoard[1][1][1]~0 .lut_mask = 64'hFAAAFAAA50005000;
defparam \sudokuBoard[1][1][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N10
dffeas \sudokuBoard[1][1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][1][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][1][1] .is_wysiwyg = "true";
defparam \sudokuBoard[1][1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N36
cyclonev_lcell_comb \sudokuBoard[0][0][2]~0 (
// Equation(s):
// \sudokuBoard[0][0][2]~0_combout  = ( \sudokuBoard[0][0][2]~q  & ( \fixedBoard~69_combout  & ( (!state[0] & (((\sudokuBoard[6][6][2]~0_combout ) # (\sudokuBoard[8][8][2]~0_combout )))) # (state[0] & (\Decoder0~1_combout )) ) ) ) # ( 
// !\sudokuBoard[0][0][2]~q  & ( \fixedBoard~69_combout  & ( (!state[0] & ((\sudokuBoard[6][6][2]~0_combout ))) # (state[0] & (\Decoder0~1_combout )) ) ) ) # ( \sudokuBoard[0][0][2]~q  & ( !\fixedBoard~69_combout  & ( (!state[0]) # (\Decoder0~1_combout ) ) ) 
// ) # ( !\sudokuBoard[0][0][2]~q  & ( !\fixedBoard~69_combout  & ( (\Decoder0~1_combout  & state[0]) ) ) )

	.dataa(!\Decoder0~1_combout ),
	.datab(!state[0]),
	.datac(!\sudokuBoard[8][8][2]~0_combout ),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(!\sudokuBoard[0][0][2]~q ),
	.dataf(!\fixedBoard~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][0][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][0][2]~0 .extended_lut = "off";
defparam \sudokuBoard[0][0][2]~0 .lut_mask = 64'h1111DDDD11DD1DDD;
defparam \sudokuBoard[0][0][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N37
dffeas \sudokuBoard[0][0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][0][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][0][2] .is_wysiwyg = "true";
defparam \sudokuBoard[0][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N54
cyclonev_lcell_comb \sudokuBoard[0][0][0]~1 (
// Equation(s):
// \sudokuBoard[0][0][0]~1_combout  = ( \sudokuBoard[0][0][0]~q  & ( \sudokuBoard[0][6][0]~0_combout  & ( (!state[0] & (((!\fixedBoard~69_combout ) # (\sudokuBoard[0][0][0]~0_combout )))) # (state[0] & (\Decoder0~1_combout )) ) ) ) # ( 
// !\sudokuBoard[0][0][0]~q  & ( \sudokuBoard[0][6][0]~0_combout  & ( (\Decoder0~1_combout  & state[0]) ) ) ) # ( \sudokuBoard[0][0][0]~q  & ( !\sudokuBoard[0][6][0]~0_combout  & ( (!state[0]) # (\Decoder0~1_combout ) ) ) ) # ( !\sudokuBoard[0][0][0]~q  & ( 
// !\sudokuBoard[0][6][0]~0_combout  & ( (!state[0] & ((\fixedBoard~69_combout ))) # (state[0] & (\Decoder0~1_combout )) ) ) )

	.dataa(!\Decoder0~1_combout ),
	.datab(!\fixedBoard~69_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[0][0][0]~q ),
	.dataf(!\sudokuBoard[0][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][0][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][0][0]~1 .extended_lut = "off";
defparam \sudokuBoard[0][0][0]~1 .lut_mask = 64'h3355FF550055CF55;
defparam \sudokuBoard[0][0][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N55
dffeas \sudokuBoard[0][0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][0][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][0][0] .is_wysiwyg = "true";
defparam \sudokuBoard[0][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N15
cyclonev_lcell_comb \sudokuBoard~236 (
// Equation(s):
// \sudokuBoard~236_combout  = ( \fixedBoard~66_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # ((\sudokuBoard[0][0][0]~0_combout  & \sudokuBoard[1][5][0]~q )) ) ) # ( !\fixedBoard~66_combout  & ( \sudokuBoard[1][5][0]~q  ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\sudokuBoard[1][5][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~236 .extended_lut = "off";
defparam \sudokuBoard~236 .lut_mask = 64'h00FF00FFAAAFAAAF;
defparam \sudokuBoard~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N54
cyclonev_lcell_comb \level[0]~_wirecell (
// Equation(s):
// \level[0]~_wirecell_combout  = ( !\level[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\level[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\level[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \level[0]~_wirecell .extended_lut = "off";
defparam \level[0]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \level[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N16
dffeas \sudokuBoard[1][5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~236_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][5][0] .is_wysiwyg = "true";
defparam \sudokuBoard[1][5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N12
cyclonev_lcell_comb \always1~66 (
// Equation(s):
// \always1~66_combout  = ( \sudokuBoard[0][0][0]~q  & ( \sudokuBoard[1][5][0]~q  & ( (\solutionBoard[0][0][0]~DUPLICATE_q  & (\sudokuBoard[0][3][1]~q  & (\sudokuBoard[1][1][1]~q  & \sudokuBoard[0][0][2]~q ))) ) ) ) # ( !\sudokuBoard[0][0][0]~q  & ( 
// !\sudokuBoard[1][5][0]~q  & ( (!\solutionBoard[0][0][0]~DUPLICATE_q  & (!\sudokuBoard[0][3][1]~q  & (!\sudokuBoard[1][1][1]~q  & !\sudokuBoard[0][0][2]~q ))) ) ) )

	.dataa(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datab(!\sudokuBoard[0][3][1]~q ),
	.datac(!\sudokuBoard[1][1][1]~q ),
	.datad(!\sudokuBoard[0][0][2]~q ),
	.datae(!\sudokuBoard[0][0][0]~q ),
	.dataf(!\sudokuBoard[1][5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~66 .extended_lut = "off";
defparam \always1~66 .lut_mask = 64'h8000000000000001;
defparam \always1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N39
cyclonev_lcell_comb \sudokuBoard~232 (
// Equation(s):
// \sudokuBoard~232_combout  = ( \sudokuBoard~27_combout  & ( (\sudokuBoard[4][2][1]~q ) # (\fixedBoard~41_combout ) ) ) # ( !\sudokuBoard~27_combout  & ( (\sudokuBoard[4][2][1]~q  & ((!\fixedBoard~41_combout ) # (\sudokuBoard~28_combout ))) ) )

	.dataa(!\fixedBoard~41_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard~28_combout ),
	.datad(!\sudokuBoard[4][2][1]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~232 .extended_lut = "off";
defparam \sudokuBoard~232 .lut_mask = 64'h00AF00AF55FF55FF;
defparam \sudokuBoard~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N40
dffeas \sudokuBoard[4][2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~232_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][2][1] .is_wysiwyg = "true";
defparam \sudokuBoard[4][2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N30
cyclonev_lcell_comb \sudokuBoard~233 (
// Equation(s):
// \sudokuBoard~233_combout  = ( \fixedBoard~68_combout  & ( (!\Mux10~5_combout  & !\sudokuBoard~7_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux10~5_combout ),
	.datac(gnd),
	.datad(!\sudokuBoard~7_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~233 .extended_lut = "off";
defparam \sudokuBoard~233 .lut_mask = 64'h00000000CC00CC00;
defparam \sudokuBoard~233 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N18
cyclonev_lcell_comb \sudokuBoard[4][3][3]~0 (
// Equation(s):
// \sudokuBoard[4][3][3]~0_combout  = ( \sudokuBoard[4][3][3]~q  & ( \sudokuBoard~233_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~1_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[4][3][3]~q  & ( 
// \sudokuBoard~233_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~1_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[4][3][3]~q  & ( !\sudokuBoard~233_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~1_combout ) ) ) ) # ( !\sudokuBoard[4][3][3]~q  & ( !\sudokuBoard~233_combout  & ( (\Decoder0~1_combout  & (\sudokuBoard[8][8][2]~1_combout  & !state[1])) ) ) )

	.dataa(!\Decoder0~1_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[4][3][3]~q ),
	.dataf(!\sudokuBoard~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][3][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][3][3]~0 .extended_lut = "off";
defparam \sudokuBoard[4][3][3]~0 .lut_mask = 64'h1010DFDF1033DCFF;
defparam \sudokuBoard[4][3][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N19
dffeas \sudokuBoard[4][3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][3][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][3][3] .is_wysiwyg = "true";
defparam \sudokuBoard[4][3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N18
cyclonev_lcell_comb \sudokuBoard~230 (
// Equation(s):
// \sudokuBoard~230_combout  = ( \fixedBoard~72_combout  & ( !\Mux10~5_combout  & ( !\sudokuBoard~7_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard~7_combout ),
	.datad(gnd),
	.datae(!\fixedBoard~72_combout ),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~230 .extended_lut = "off";
defparam \sudokuBoard~230 .lut_mask = 64'h0000F0F000000000;
defparam \sudokuBoard~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N12
cyclonev_lcell_comb \sudokuBoard[3][2][3]~0 (
// Equation(s):
// \sudokuBoard[3][2][3]~0_combout  = ( \sudokuBoard[3][2][3]~q  & ( \sudokuBoard[2][7][3]~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1]) # (\sudokuBoard~230_combout )) # (state[1])) ) ) ) # ( !\sudokuBoard[3][2][3]~q  & ( 
// \sudokuBoard[2][7][3]~0_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !level[1])) # (\sudokuBoard~230_combout ))) ) ) ) # ( \sudokuBoard[3][2][3]~q  & ( !\sudokuBoard[2][7][3]~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((!state[1] & ((!level[1]))) # (state[1] & (!\sudokuBoard~230_combout ))) ) ) ) # ( !\sudokuBoard[3][2][3]~q  & ( !\sudokuBoard[2][7][3]~0_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !level[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard~230_combout ),
	.datad(!level[1]),
	.datae(!\sudokuBoard[3][2][3]~q ),
	.dataf(!\sudokuBoard[2][7][3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][2][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][2][3]~0 .extended_lut = "off";
defparam \sudokuBoard[3][2][3]~0 .lut_mask = 64'h4400FEBA4505FFBF;
defparam \sudokuBoard[3][2][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N14
dffeas \sudokuBoard[3][2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][2][3] .is_wysiwyg = "true";
defparam \sudokuBoard[3][2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N15
cyclonev_lcell_comb \sudokuBoard[4][5][0]~0 (
// Equation(s):
// \sudokuBoard[4][5][0]~0_combout  = ( \sudokuBoard[4][5][0]~q  & ( \sudokuBoard[0][0][0]~0_combout  & ( (!state[0]) # (\Decoder0~1_combout ) ) ) ) # ( !\sudokuBoard[4][5][0]~q  & ( \sudokuBoard[0][0][0]~0_combout  & ( (!state[0] & 
// (((!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~61_combout )))) # (state[0] & (\Decoder0~1_combout )) ) ) ) # ( \sudokuBoard[4][5][0]~q  & ( !\sudokuBoard[0][0][0]~0_combout  & ( (!state[0] & (((!\sudokuBoard[0][6][0]~0_combout ) # 
// (!\fixedBoard~61_combout )))) # (state[0] & (\Decoder0~1_combout )) ) ) ) # ( !\sudokuBoard[4][5][0]~q  & ( !\sudokuBoard[0][0][0]~0_combout  & ( (!state[0] & (((!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~61_combout )))) # (state[0] & 
// (\Decoder0~1_combout )) ) ) )

	.dataa(!\Decoder0~1_combout ),
	.datab(!state[0]),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!\fixedBoard~61_combout ),
	.datae(!\sudokuBoard[4][5][0]~q ),
	.dataf(!\sudokuBoard[0][0][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][5][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][5][0]~0 .extended_lut = "off";
defparam \sudokuBoard[4][5][0]~0 .lut_mask = 64'h11D1DDD111D1DDDD;
defparam \sudokuBoard[4][5][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N16
dffeas \sudokuBoard[4][5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][5][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][5][0] .is_wysiwyg = "true";
defparam \sudokuBoard[4][5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N36
cyclonev_lcell_comb \sudokuBoard~231 (
// Equation(s):
// \sudokuBoard~231_combout  = ( \sudokuBoard[3][8][0]~q  & ( \sudokuBoard[0][6][0]~0_combout  & ( (!\fixedBoard~63_combout ) # (\sudokuBoard[0][0][0]~0_combout ) ) ) ) # ( \sudokuBoard[3][8][0]~q  & ( !\sudokuBoard[0][6][0]~0_combout  ) ) # ( 
// !\sudokuBoard[3][8][0]~q  & ( !\sudokuBoard[0][6][0]~0_combout  & ( \fixedBoard~63_combout  ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[0][0][0]~0_combout ),
	.datac(!\fixedBoard~63_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[3][8][0]~q ),
	.dataf(!\sudokuBoard[0][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~231 .extended_lut = "off";
defparam \sudokuBoard~231 .lut_mask = 64'h0F0FFFFF0000F3F3;
defparam \sudokuBoard~231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N37
dffeas \sudokuBoard[3][8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~231_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][8][0] .is_wysiwyg = "true";
defparam \sudokuBoard[3][8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N18
cyclonev_lcell_comb \always1~65 (
// Equation(s):
// \always1~65_combout  = ( \sudokuBoard[4][5][0]~q  & ( \sudokuBoard[3][8][0]~q  & ( (\sudokuBoard[4][2][1]~q  & (\sudokuBoard[4][3][3]~q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & \sudokuBoard[3][2][3]~q ))) ) ) ) # ( !\sudokuBoard[4][5][0]~q  & ( 
// !\sudokuBoard[3][8][0]~q  & ( (!\sudokuBoard[4][2][1]~q  & (!\sudokuBoard[4][3][3]~q  & (!\solutionBoard[0][0][0]~DUPLICATE_q  & !\sudokuBoard[3][2][3]~q ))) ) ) )

	.dataa(!\sudokuBoard[4][2][1]~q ),
	.datab(!\sudokuBoard[4][3][3]~q ),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(!\sudokuBoard[3][2][3]~q ),
	.datae(!\sudokuBoard[4][5][0]~q ),
	.dataf(!\sudokuBoard[3][8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~65 .extended_lut = "off";
defparam \always1~65 .lut_mask = 64'h8000000000000001;
defparam \always1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N36
cyclonev_lcell_comb \sudokuBoard~224 (
// Equation(s):
// \sudokuBoard~224_combout  = ( \sudokuBoard[5][5][2]~q  & ( (!\fixedBoard~37_combout ) # ((\sudokuBoard[8][8][2]~0_combout ) # (\sudokuBoard[6][6][2]~0_combout )) ) ) # ( !\sudokuBoard[5][5][2]~q  & ( (\fixedBoard~37_combout  & 
// \sudokuBoard[6][6][2]~0_combout ) ) )

	.dataa(!\fixedBoard~37_combout ),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~0_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[5][5][2]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~224 .extended_lut = "off";
defparam \sudokuBoard~224 .lut_mask = 64'h1111BFBF1111BFBF;
defparam \sudokuBoard~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N37
dffeas \sudokuBoard[5][5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~224_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][5][2] .is_wysiwyg = "true";
defparam \sudokuBoard[5][5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N45
cyclonev_lcell_comb \sudokuBoard~222 (
// Equation(s):
// \sudokuBoard~222_combout  = ( \sudokuBoard[5][2][1]~q  & ( \fixedBoard~34_combout  & ( (\sudokuBoard~28_combout ) # (\sudokuBoard~27_combout ) ) ) ) # ( !\sudokuBoard[5][2][1]~q  & ( \fixedBoard~34_combout  & ( \sudokuBoard~27_combout  ) ) ) # ( 
// \sudokuBoard[5][2][1]~q  & ( !\fixedBoard~34_combout  ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard~28_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[5][2][1]~q ),
	.dataf(!\fixedBoard~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~222 .extended_lut = "off";
defparam \sudokuBoard~222 .lut_mask = 64'h0000FFFF55555F5F;
defparam \sudokuBoard~222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N46
dffeas \sudokuBoard[5][2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~222_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][2][1] .is_wysiwyg = "true";
defparam \sudokuBoard[5][2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N24
cyclonev_lcell_comb \sudokuBoard[6][2][0]~0 (
// Equation(s):
// \sudokuBoard[6][2][0]~0_combout  = ( \sudokuBoard[0][6][0]~0_combout  & ( (!\sudokuBoard[6][2][0]~q ) # ((!\sudokuBoard[0][0][0]~0_combout  & \fixedBoard~73_combout )) ) ) # ( !\sudokuBoard[0][6][0]~0_combout  & ( (!\sudokuBoard[6][2][0]~q  & 
// !\fixedBoard~73_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[6][2][0]~q ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\fixedBoard~73_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][2][0]~0 .extended_lut = "off";
defparam \sudokuBoard[6][2][0]~0 .lut_mask = 64'hCC00CC00CCFCCCFC;
defparam \sudokuBoard[6][2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N27
cyclonev_lcell_comb \sudokuBoard[6][2][0]~1 (
// Equation(s):
// \sudokuBoard[6][2][0]~1_combout  = ( \sudokuBoard[6][2][0]~0_combout  & ( (state[0] & (!level[1] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard[6][2][0]~0_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][2][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][2][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][2][0]~1 .extended_lut = "off";
defparam \sudokuBoard[6][2][0]~1 .lut_mask = 64'hFAAAFAAA50005000;
defparam \sudokuBoard[6][2][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N28
dffeas \sudokuBoard[6][2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][2][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][2][0] .is_wysiwyg = "true";
defparam \sudokuBoard[6][2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N24
cyclonev_lcell_comb \sudokuBoard~225 (
// Equation(s):
// \sudokuBoard~225_combout  = ( \fixedBoard~9_combout  & ( (!\Mux10~5_combout  & !\sudokuBoard~7_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux10~5_combout ),
	.datac(gnd),
	.datad(!\sudokuBoard~7_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~225 .extended_lut = "off";
defparam \sudokuBoard~225 .lut_mask = 64'h00000000CC00CC00;
defparam \sudokuBoard~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N54
cyclonev_lcell_comb \sudokuBoard[5][6][3]~0 (
// Equation(s):
// \sudokuBoard[5][6][3]~0_combout  = ( \sudokuBoard[5][6][3]~q  & ( \sudokuBoard~225_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!level[1] & !state[1])) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[5][6][3]~q  & ( 
// \sudokuBoard~225_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!level[1] & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[5][6][3]~q  & ( !\sudokuBoard~225_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!level[1]) # 
// (state[1])) ) ) ) # ( !\sudokuBoard[5][6][3]~q  & ( !\sudokuBoard~225_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!level[1] & !state[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!level[1]),
	.datad(!state[1]),
	.datae(!\sudokuBoard[5][6][3]~q ),
	.dataf(!\sudokuBoard~225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][6][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][6][3]~0 .extended_lut = "off";
defparam \sudokuBoard[5][6][3]~0 .lut_mask = 64'h5000FAFF5111FBBB;
defparam \sudokuBoard[5][6][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N55
dffeas \sudokuBoard[5][6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][6][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][6][3] .is_wysiwyg = "true";
defparam \sudokuBoard[5][6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N57
cyclonev_lcell_comb \sudokuBoard~223 (
// Equation(s):
// \sudokuBoard~223_combout  = ( \fixedBoard~36_combout  & ( ((\sudokuBoard~28_combout  & \sudokuBoard[5][4][1]~q )) # (\sudokuBoard~27_combout ) ) ) # ( !\fixedBoard~36_combout  & ( \sudokuBoard[5][4][1]~q  ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(!\sudokuBoard~28_combout ),
	.datac(gnd),
	.datad(!\sudokuBoard[5][4][1]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~223 .extended_lut = "off";
defparam \sudokuBoard~223 .lut_mask = 64'h00FF00FF55775577;
defparam \sudokuBoard~223 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N58
dffeas \sudokuBoard[5][4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~223_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][4][1] .is_wysiwyg = "true";
defparam \sudokuBoard[5][4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N54
cyclonev_lcell_comb \always1~63 (
// Equation(s):
// \always1~63_combout  = ( \sudokuBoard[5][6][3]~q  & ( \sudokuBoard[5][4][1]~q  & ( (\sudokuBoard[5][5][2]~q  & (\sudokuBoard[5][2][1]~q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & \sudokuBoard[6][2][0]~q ))) ) ) ) # ( !\sudokuBoard[5][6][3]~q  & ( 
// !\sudokuBoard[5][4][1]~q  & ( (!\sudokuBoard[5][5][2]~q  & (!\sudokuBoard[5][2][1]~q  & (!\solutionBoard[0][0][0]~DUPLICATE_q  & !\sudokuBoard[6][2][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[5][5][2]~q ),
	.datab(!\sudokuBoard[5][2][1]~q ),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(!\sudokuBoard[6][2][0]~q ),
	.datae(!\sudokuBoard[5][6][3]~q ),
	.dataf(!\sudokuBoard[5][4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~63 .extended_lut = "off";
defparam \always1~63 .lut_mask = 64'h8000000000000001;
defparam \always1~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N12
cyclonev_lcell_comb \sudokuBoard~227 (
// Equation(s):
// \sudokuBoard~227_combout  = ( \sudokuBoard[4][7][0]~q  & ( \fixedBoard~33_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # (\sudokuBoard[0][0][0]~0_combout ) ) ) ) # ( !\sudokuBoard[4][7][0]~q  & ( \fixedBoard~33_combout  & ( 
// !\sudokuBoard[0][6][0]~0_combout  ) ) ) # ( \sudokuBoard[4][7][0]~q  & ( !\fixedBoard~33_combout  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[0][0][0]~0_combout ),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[4][7][0]~q ),
	.dataf(!\fixedBoard~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~227 .extended_lut = "off";
defparam \sudokuBoard~227 .lut_mask = 64'h0000FFFFF0F0F3F3;
defparam \sudokuBoard~227 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N13
dffeas \sudokuBoard[4][7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~227_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][7][0] .is_wysiwyg = "true";
defparam \sudokuBoard[4][7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N54
cyclonev_lcell_comb \sudokuBoard~228 (
// Equation(s):
// \sudokuBoard~228_combout  = ( \sudokuBoard[4][8][0]~q  & ( \sudokuBoard[0][0][0]~0_combout  ) ) # ( !\sudokuBoard[4][8][0]~q  & ( \sudokuBoard[0][0][0]~0_combout  & ( (\fixedBoard~75_combout  & !\sudokuBoard[0][6][0]~0_combout ) ) ) ) # ( 
// \sudokuBoard[4][8][0]~q  & ( !\sudokuBoard[0][0][0]~0_combout  & ( (!\fixedBoard~75_combout ) # (!\sudokuBoard[0][6][0]~0_combout ) ) ) ) # ( !\sudokuBoard[4][8][0]~q  & ( !\sudokuBoard[0][0][0]~0_combout  & ( (\fixedBoard~75_combout  & 
// !\sudokuBoard[0][6][0]~0_combout ) ) ) )

	.dataa(!\fixedBoard~75_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[4][8][0]~q ),
	.dataf(!\sudokuBoard[0][0][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~228 .extended_lut = "off";
defparam \sudokuBoard~228 .lut_mask = 64'h5050FAFA5050FFFF;
defparam \sudokuBoard~228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N55
dffeas \sudokuBoard[4][8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~228_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][8][0] .is_wysiwyg = "true";
defparam \sudokuBoard[4][8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N27
cyclonev_lcell_comb \sudokuBoard~229 (
// Equation(s):
// \sudokuBoard~229_combout  = ( \sudokuBoard~28_combout  & ( ((\fixedBoard~23_combout  & \sudokuBoard~27_combout )) # (\sudokuBoard[5][0][1]~q ) ) ) # ( !\sudokuBoard~28_combout  & ( (!\fixedBoard~23_combout  & ((\sudokuBoard[5][0][1]~q ))) # 
// (\fixedBoard~23_combout  & (\sudokuBoard~27_combout )) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~23_combout ),
	.datac(!\sudokuBoard~27_combout ),
	.datad(!\sudokuBoard[5][0][1]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~229 .extended_lut = "off";
defparam \sudokuBoard~229 .lut_mask = 64'h03CF03CF03FF03FF;
defparam \sudokuBoard~229 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N28
dffeas \sudokuBoard[5][0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~229_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][0][1] .is_wysiwyg = "true";
defparam \sudokuBoard[5][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N48
cyclonev_lcell_comb \sudokuBoard~226 (
// Equation(s):
// \sudokuBoard~226_combout  = ( \sudokuBoard[4][6][1]~q  & ( \fixedBoard~22_combout  & ( (\sudokuBoard~27_combout ) # (\sudokuBoard~28_combout ) ) ) ) # ( !\sudokuBoard[4][6][1]~q  & ( \fixedBoard~22_combout  & ( \sudokuBoard~27_combout  ) ) ) # ( 
// \sudokuBoard[4][6][1]~q  & ( !\fixedBoard~22_combout  ) )

	.dataa(!\sudokuBoard~28_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard~27_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[4][6][1]~q ),
	.dataf(!\fixedBoard~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~226 .extended_lut = "off";
defparam \sudokuBoard~226 .lut_mask = 64'h0000FFFF0F0F5F5F;
defparam \sudokuBoard~226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N49
dffeas \sudokuBoard[4][6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~226_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][6][1] .is_wysiwyg = "true";
defparam \sudokuBoard[4][6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N51
cyclonev_lcell_comb \sudokuBoard[5][1][0]~0 (
// Equation(s):
// \sudokuBoard[5][1][0]~0_combout  = ( \sudokuBoard[5][1][0]~q  & ( (\sudokuBoard[0][6][0]~0_combout  & (!\sudokuBoard[0][0][0]~0_combout  & \fixedBoard~74_combout )) ) ) # ( !\sudokuBoard[5][1][0]~q  & ( (!\fixedBoard~74_combout ) # 
// (\sudokuBoard[0][6][0]~0_combout ) ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\fixedBoard~74_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[5][1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][1][0]~0 .extended_lut = "off";
defparam \sudokuBoard[5][1][0]~0 .lut_mask = 64'hFF55FF5500500050;
defparam \sudokuBoard[5][1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N48
cyclonev_lcell_comb \sudokuBoard[5][1][0]~1 (
// Equation(s):
// \sudokuBoard[5][1][0]~1_combout  = ( \sudokuBoard[5][1][0]~0_combout  & ( (state[0] & (!\level[0]~DUPLICATE_q  & !level[1])) ) ) # ( !\sudokuBoard[5][1][0]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[5][1][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][1][0]~1 .extended_lut = "off";
defparam \sudokuBoard[5][1][0]~1 .lut_mask = 64'hFCCCFCCC30003000;
defparam \sudokuBoard[5][1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N50
dffeas \sudokuBoard[5][1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][1][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][1][0] .is_wysiwyg = "true";
defparam \sudokuBoard[5][1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N21
cyclonev_lcell_comb \always1~64 (
// Equation(s):
// \always1~64_combout  = ( \sudokuBoard[4][6][1]~q  & ( \sudokuBoard[5][1][0]~q  & ( (\solutionBoard[0][0][0]~DUPLICATE_q  & (\sudokuBoard[4][7][0]~q  & (\sudokuBoard[4][8][0]~q  & \sudokuBoard[5][0][1]~q ))) ) ) ) # ( !\sudokuBoard[4][6][1]~q  & ( 
// !\sudokuBoard[5][1][0]~q  & ( (!\solutionBoard[0][0][0]~DUPLICATE_q  & (!\sudokuBoard[4][7][0]~q  & (!\sudokuBoard[4][8][0]~q  & !\sudokuBoard[5][0][1]~q ))) ) ) )

	.dataa(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datab(!\sudokuBoard[4][7][0]~q ),
	.datac(!\sudokuBoard[4][8][0]~q ),
	.datad(!\sudokuBoard[5][0][1]~q ),
	.datae(!\sudokuBoard[4][6][1]~q ),
	.dataf(!\sudokuBoard[5][1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~64 .extended_lut = "off";
defparam \always1~64 .lut_mask = 64'h8000000000000001;
defparam \always1~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N15
cyclonev_lcell_comb \sudokuBoard[2][4][2]~0 (
// Equation(s):
// \sudokuBoard[2][4][2]~0_combout  = ( \sudokuBoard[2][4][2]~q  & ( (\fixedBoard~71_combout  & (!\sudokuBoard[8][8][2]~0_combout  & !\sudokuBoard[6][6][2]~0_combout )) ) ) # ( !\sudokuBoard[2][4][2]~q  & ( (!\fixedBoard~71_combout ) # 
// (!\sudokuBoard[6][6][2]~0_combout ) ) )

	.dataa(!\fixedBoard~71_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[8][8][2]~0_combout ),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[2][4][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][4][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][4][2]~0 .extended_lut = "off";
defparam \sudokuBoard[2][4][2]~0 .lut_mask = 64'hFFAAFFAA50005000;
defparam \sudokuBoard[2][4][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N12
cyclonev_lcell_comb \sudokuBoard[2][4][2]~1 (
// Equation(s):
// \sudokuBoard[2][4][2]~1_combout  = ( \sudokuBoard[2][4][2]~0_combout  & ( (state[0] & (!\level[0]~DUPLICATE_q  & !level[1])) ) ) # ( !\sudokuBoard[2][4][2]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[2][4][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][4][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][4][2]~1 .extended_lut = "off";
defparam \sudokuBoard[2][4][2]~1 .lut_mask = 64'hFCCCFCCC30003000;
defparam \sudokuBoard[2][4][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N14
dffeas \sudokuBoard[2][4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][4][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][4][2] .is_wysiwyg = "true";
defparam \sudokuBoard[2][4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y6_N54
cyclonev_lcell_comb \sudokuBoard~238 (
// Equation(s):
// \sudokuBoard~238_combout  = ( !\Mux10~5_combout  & ( (\fixedBoard~70_combout  & !\sudokuBoard~7_combout ) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~70_combout ),
	.datac(!\sudokuBoard~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~238_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~238 .extended_lut = "off";
defparam \sudokuBoard~238 .lut_mask = 64'h3030303000000000;
defparam \sudokuBoard~238 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N21
cyclonev_lcell_comb \sudokuBoard[3][0][3]~0 (
// Equation(s):
// \sudokuBoard[3][0][3]~0_combout  = ( \sudokuBoard[3][0][3]~q  & ( \sudokuBoard~238_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~1_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[3][0][3]~q  & ( 
// \sudokuBoard~238_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~1_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[3][0][3]~q  & ( !\sudokuBoard~238_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~1_combout ) ) ) ) # ( !\sudokuBoard[3][0][3]~q  & ( !\sudokuBoard~238_combout  & ( (\Decoder0~1_combout  & (\sudokuBoard[8][8][2]~1_combout  & !state[1])) ) ) )

	.dataa(!\Decoder0~1_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[3][0][3]~q ),
	.dataf(!\sudokuBoard~238_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][0][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][0][3]~0 .extended_lut = "off";
defparam \sudokuBoard[3][0][3]~0 .lut_mask = 64'h1100DDFF1303DFCF;
defparam \sudokuBoard[3][0][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N22
dffeas \sudokuBoard[3][0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][0][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][0][3] .is_wysiwyg = "true";
defparam \sudokuBoard[3][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N33
cyclonev_lcell_comb \sudokuBoard~239 (
// Equation(s):
// \sudokuBoard~239_combout  = ( \sudokuBoard[3][2][0]~q  & ( \fixedBoard~72_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # (\sudokuBoard[0][0][0]~0_combout ) ) ) ) # ( !\sudokuBoard[3][2][0]~q  & ( \fixedBoard~72_combout  & ( 
// !\sudokuBoard[0][6][0]~0_combout  ) ) ) # ( \sudokuBoard[3][2][0]~q  & ( !\fixedBoard~72_combout  ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[3][2][0]~q ),
	.dataf(!\fixedBoard~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~239 .extended_lut = "off";
defparam \sudokuBoard~239 .lut_mask = 64'h0000FFFFAAAAAFAF;
defparam \sudokuBoard~239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y7_N35
dffeas \sudokuBoard[3][2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~239_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][2][0] .is_wysiwyg = "true";
defparam \sudokuBoard[3][2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N0
cyclonev_lcell_comb \sudokuBoard~237 (
// Equation(s):
// \sudokuBoard~237_combout  = ( \sudokuBoard[0][6][0]~0_combout  & ( (\sudokuBoard[2][3][0]~q  & ((!\fixedBoard~62_combout ) # (\sudokuBoard[0][0][0]~0_combout ))) ) ) # ( !\sudokuBoard[0][6][0]~0_combout  & ( (\sudokuBoard[2][3][0]~q ) # 
// (\fixedBoard~62_combout ) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~62_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\sudokuBoard[2][3][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~237 .extended_lut = "off";
defparam \sudokuBoard~237 .lut_mask = 64'h33FF33FF00CF00CF;
defparam \sudokuBoard~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N1
dffeas \sudokuBoard[2][3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~237_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][3][0] .is_wysiwyg = "true";
defparam \sudokuBoard[2][3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y7_N14
dffeas \sudokuBoard[3][1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][1][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][1][0] .is_wysiwyg = "true";
defparam \sudokuBoard[3][1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N15
cyclonev_lcell_comb \sudokuBoard[3][1][0]~0 (
// Equation(s):
// \sudokuBoard[3][1][0]~0_combout  = ( \sudokuBoard[3][1][0]~q  & ( (\fixedBoard~30_combout  & (\sudokuBoard[0][6][0]~0_combout  & !\sudokuBoard[0][0][0]~0_combout )) ) ) # ( !\sudokuBoard[3][1][0]~q  & ( (!\fixedBoard~30_combout ) # 
// (\sudokuBoard[0][6][0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~30_combout ),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!\sudokuBoard[0][0][0]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[3][1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][1][0]~0 .extended_lut = "off";
defparam \sudokuBoard[3][1][0]~0 .lut_mask = 64'hCFCFCFCF03000300;
defparam \sudokuBoard[3][1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N12
cyclonev_lcell_comb \sudokuBoard[3][1][0]~1 (
// Equation(s):
// \sudokuBoard[3][1][0]~1_combout  = ( \sudokuBoard[3][1][0]~0_combout  & ( (!\level[0]~DUPLICATE_q  & (!level[1] & state[0])) ) ) # ( !\sudokuBoard[3][1][0]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!\sudokuBoard[3][1][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][1][0]~1 .extended_lut = "off";
defparam \sudokuBoard[3][1][0]~1 .lut_mask = 64'hFFA0FFA000A000A0;
defparam \sudokuBoard[3][1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N13
dffeas \sudokuBoard[3][1][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][1][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][1][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][1][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[3][1][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N51
cyclonev_lcell_comb \always1~67 (
// Equation(s):
// \always1~67_combout  = ( \sudokuBoard[3][1][0]~DUPLICATE_q  & ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( (\sudokuBoard[2][4][2]~q  & (\sudokuBoard[3][0][3]~q  & (\sudokuBoard[3][2][0]~q  & \sudokuBoard[2][3][0]~q ))) ) ) ) # ( 
// !\sudokuBoard[3][1][0]~DUPLICATE_q  & ( !\solutionBoard[0][0][0]~DUPLICATE_q  & ( (!\sudokuBoard[2][4][2]~q  & (!\sudokuBoard[3][0][3]~q  & (!\sudokuBoard[3][2][0]~q  & !\sudokuBoard[2][3][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[2][4][2]~q ),
	.datab(!\sudokuBoard[3][0][3]~q ),
	.datac(!\sudokuBoard[3][2][0]~q ),
	.datad(!\sudokuBoard[2][3][0]~q ),
	.datae(!\sudokuBoard[3][1][0]~DUPLICATE_q ),
	.dataf(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~67 .extended_lut = "off";
defparam \always1~67 .lut_mask = 64'h8000000000000001;
defparam \always1~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N3
cyclonev_lcell_comb \always1~68 (
// Equation(s):
// \always1~68_combout  = ( \always1~64_combout  & ( \always1~67_combout  & ( (\always1~62_combout  & (\always1~66_combout  & (\always1~65_combout  & \always1~63_combout ))) ) ) )

	.dataa(!\always1~62_combout ),
	.datab(!\always1~66_combout ),
	.datac(!\always1~65_combout ),
	.datad(!\always1~63_combout ),
	.datae(!\always1~64_combout ),
	.dataf(!\always1~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~68 .extended_lut = "off";
defparam \always1~68 .lut_mask = 64'h0000000000000001;
defparam \always1~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N33
cyclonev_lcell_comb \sudokuBoard[2][6][2]~0 (
// Equation(s):
// \sudokuBoard[2][6][2]~0_combout  = ( \sudokuBoard[8][8][2]~0_combout  & ( (!\sudokuBoard[2][6][2]~q  & ((!\fixedBoard~38_combout ) # (!\sudokuBoard[6][6][2]~0_combout ))) ) ) # ( !\sudokuBoard[8][8][2]~0_combout  & ( (!\fixedBoard~38_combout  & 
// (!\sudokuBoard[2][6][2]~q )) # (\fixedBoard~38_combout  & ((!\sudokuBoard[6][6][2]~0_combout ))) ) )

	.dataa(!\sudokuBoard[2][6][2]~q ),
	.datab(gnd),
	.datac(!\fixedBoard~38_combout ),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[8][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][6][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][6][2]~0 .extended_lut = "off";
defparam \sudokuBoard[2][6][2]~0 .lut_mask = 64'hAFA0AFA0AAA0AAA0;
defparam \sudokuBoard[2][6][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N30
cyclonev_lcell_comb \sudokuBoard[2][6][2]~1 (
// Equation(s):
// \sudokuBoard[2][6][2]~1_combout  = ( \sudokuBoard[2][6][2]~0_combout  & ( (!\level[0]~DUPLICATE_q  & (state[0] & !level[1])) ) ) # ( !\sudokuBoard[2][6][2]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(gnd),
	.datab(!\level[0]~DUPLICATE_q ),
	.datac(!state[0]),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[2][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][6][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][6][2]~1 .extended_lut = "off";
defparam \sudokuBoard[2][6][2]~1 .lut_mask = 64'hFCF0FCF00C000C00;
defparam \sudokuBoard[2][6][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N31
dffeas \sudokuBoard[2][6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][6][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][6][2] .is_wysiwyg = "true";
defparam \sudokuBoard[2][6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N15
cyclonev_lcell_comb \sudokuBoard~247 (
// Equation(s):
// \sudokuBoard~247_combout  = ( \sudokuBoard[2][7][1]~q  & ( (!\sudokuBoard~27_combout  & (!\sudokuBoard~28_combout  & \fixedBoard~28_combout )) ) ) # ( !\sudokuBoard[2][7][1]~q  & ( (!\sudokuBoard~27_combout ) # (!\fixedBoard~28_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~27_combout ),
	.datac(!\sudokuBoard~28_combout ),
	.datad(!\fixedBoard~28_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[2][7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~247_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~247 .extended_lut = "off";
defparam \sudokuBoard~247 .lut_mask = 64'hFFCCFFCC00C000C0;
defparam \sudokuBoard~247 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N12
cyclonev_lcell_comb \sudokuBoard[2][7][1]~0 (
// Equation(s):
// \sudokuBoard[2][7][1]~0_combout  = ( \sudokuBoard~247_combout  & ( (!level[1] & (state[0] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~247_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!level[1]),
	.datab(gnd),
	.datac(!state[0]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~247_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][7][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][7][1]~0 .extended_lut = "off";
defparam \sudokuBoard[2][7][1]~0 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \sudokuBoard[2][7][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N13
dffeas \sudokuBoard[2][7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][7][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][7][1] .is_wysiwyg = "true";
defparam \sudokuBoard[2][7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N51
cyclonev_lcell_comb \sudokuBoard[3][6][2]~0 (
// Equation(s):
// \sudokuBoard[3][6][2]~0_combout  = ( \fixedBoard~39_combout  & ( (!\sudokuBoard[6][6][2]~0_combout  & ((!\sudokuBoard[8][8][2]~0_combout ) # (!\sudokuBoard[3][6][2]~q ))) ) ) # ( !\fixedBoard~39_combout  & ( !\sudokuBoard[3][6][2]~q  ) )

	.dataa(!\sudokuBoard[6][6][2]~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~0_combout ),
	.datac(!\sudokuBoard[3][6][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][6][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][6][2]~0 .extended_lut = "off";
defparam \sudokuBoard[3][6][2]~0 .lut_mask = 64'hF0F0F0F0A8A8A8A8;
defparam \sudokuBoard[3][6][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N12
cyclonev_lcell_comb \sudokuBoard[3][6][2]~1 (
// Equation(s):
// \sudokuBoard[3][6][2]~1_combout  = ( \sudokuBoard[3][6][2]~0_combout  & ( (!level[1] & (!\level[0]~DUPLICATE_q  & state[0])) ) ) # ( !\sudokuBoard[3][6][2]~0_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!level[1]),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!\sudokuBoard[3][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][6][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][6][2]~1 .extended_lut = "off";
defparam \sudokuBoard[3][6][2]~1 .lut_mask = 64'hFFC0FFC000C000C0;
defparam \sudokuBoard[3][6][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N13
dffeas \sudokuBoard[3][6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][6][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][6][2] .is_wysiwyg = "true";
defparam \sudokuBoard[3][6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N51
cyclonev_lcell_comb \sudokuBoard[2][8][0]~0 (
// Equation(s):
// \sudokuBoard[2][8][0]~0_combout  = ( \sudokuBoard[2][8][0]~q  & ( (!\sudokuBoard[0][0][0]~0_combout  & (\fixedBoard~29_combout  & \sudokuBoard[0][6][0]~0_combout )) ) ) # ( !\sudokuBoard[2][8][0]~q  & ( (!\fixedBoard~29_combout ) # 
// (\sudokuBoard[0][6][0]~0_combout ) ) )

	.dataa(!\sudokuBoard[0][0][0]~0_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~29_combout ),
	.datad(!\sudokuBoard[0][6][0]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[2][8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][8][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][8][0]~0 .extended_lut = "off";
defparam \sudokuBoard[2][8][0]~0 .lut_mask = 64'hF0FFF0FF000A000A;
defparam \sudokuBoard[2][8][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N48
cyclonev_lcell_comb \sudokuBoard[2][8][0]~1 (
// Equation(s):
// \sudokuBoard[2][8][0]~1_combout  = ( \sudokuBoard[2][8][0]~0_combout  & ( (state[0] & (!level[1] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard[2][8][0]~0_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!level[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[2][8][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][8][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][8][0]~1 .extended_lut = "off";
defparam \sudokuBoard[2][8][0]~1 .lut_mask = 64'hFCCCFCCC30003000;
defparam \sudokuBoard[2][8][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N50
dffeas \sudokuBoard[2][8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][8][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][8][0] .is_wysiwyg = "true";
defparam \sudokuBoard[2][8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N33
cyclonev_lcell_comb \sudokuBoard~248 (
// Equation(s):
// \sudokuBoard~248_combout  = ( \sudokuBoard~27_combout  & ( (!\fixedBoard~29_combout  & !\sudokuBoard[2][8][1]~q ) ) ) # ( !\sudokuBoard~27_combout  & ( (!\sudokuBoard[2][8][1]~q ) # ((!\sudokuBoard~28_combout  & \fixedBoard~29_combout )) ) )

	.dataa(!\sudokuBoard~28_combout ),
	.datab(!\fixedBoard~29_combout ),
	.datac(!\sudokuBoard[2][8][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~248 .extended_lut = "off";
defparam \sudokuBoard~248 .lut_mask = 64'hF2F2F2F2C0C0C0C0;
defparam \sudokuBoard~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N24
cyclonev_lcell_comb \sudokuBoard[2][8][1]~0 (
// Equation(s):
// \sudokuBoard[2][8][1]~0_combout  = ( \sudokuBoard~248_combout  & ( (!\level[0]~DUPLICATE_q  & (!level[1] & state[0])) ) ) # ( !\sudokuBoard~248_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!\sudokuBoard~248_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][8][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][8][1]~0 .extended_lut = "off";
defparam \sudokuBoard[2][8][1]~0 .lut_mask = 64'hFFA0FFA000A000A0;
defparam \sudokuBoard[2][8][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N25
dffeas \sudokuBoard[2][8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][8][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][8][1] .is_wysiwyg = "true";
defparam \sudokuBoard[2][8][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N18
cyclonev_lcell_comb \always1~72 (
// Equation(s):
// \always1~72_combout  = ( \solutionBoard[0][4][0]~q  & ( \sudokuBoard[2][8][1]~q  & ( (\sudokuBoard[2][6][2]~q  & (\sudokuBoard[2][7][1]~q  & (\sudokuBoard[3][6][2]~q  & \sudokuBoard[2][8][0]~q ))) ) ) ) # ( !\solutionBoard[0][4][0]~q  & ( 
// !\sudokuBoard[2][8][1]~q  & ( (!\sudokuBoard[2][6][2]~q  & (!\sudokuBoard[2][7][1]~q  & (!\sudokuBoard[3][6][2]~q  & !\sudokuBoard[2][8][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[2][6][2]~q ),
	.datab(!\sudokuBoard[2][7][1]~q ),
	.datac(!\sudokuBoard[3][6][2]~q ),
	.datad(!\sudokuBoard[2][8][0]~q ),
	.datae(!\solutionBoard[0][4][0]~q ),
	.dataf(!\sudokuBoard[2][8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~72 .extended_lut = "off";
defparam \always1~72 .lut_mask = 64'h8000000000000001;
defparam \always1~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N18
cyclonev_lcell_comb \sudokuBoard[2][6][0]~0 (
// Equation(s):
// \sudokuBoard[2][6][0]~0_combout  = ( \sudokuBoard[2][6][0]~q  & ( (\fixedBoard~38_combout  & (!\sudokuBoard[0][0][0]~0_combout  & \sudokuBoard[0][6][0]~0_combout )) ) ) # ( !\sudokuBoard[2][6][0]~q  & ( (!\fixedBoard~38_combout ) # 
// (\sudokuBoard[0][6][0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~38_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\sudokuBoard[0][6][0]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[2][6][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][6][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][6][0]~0 .extended_lut = "off";
defparam \sudokuBoard[2][6][0]~0 .lut_mask = 64'hCCFFCCFF00300030;
defparam \sudokuBoard[2][6][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N21
cyclonev_lcell_comb \sudokuBoard[2][6][0]~1 (
// Equation(s):
// \sudokuBoard[2][6][0]~1_combout  = ( \sudokuBoard[2][6][0]~0_combout  & ( (!\level[0]~DUPLICATE_q  & (!level[1] & state[0])) ) ) # ( !\sudokuBoard[2][6][0]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!\sudokuBoard[2][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][6][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][6][0]~1 .extended_lut = "off";
defparam \sudokuBoard[2][6][0]~1 .lut_mask = 64'hFFA0FFA000A000A0;
defparam \sudokuBoard[2][6][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N22
dffeas \sudokuBoard[2][6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][6][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][6][0] .is_wysiwyg = "true";
defparam \sudokuBoard[2][6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N38
dffeas \sudokuBoard[1][2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][2][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][2][1] .is_wysiwyg = "true";
defparam \sudokuBoard[1][2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N39
cyclonev_lcell_comb \sudokuBoard~253 (
// Equation(s):
// \sudokuBoard~253_combout  = ( \sudokuBoard~28_combout  & ( (!\sudokuBoard[1][2][1]~q  & ((!\sudokuBoard~27_combout ) # (!\fixedBoard~50_combout ))) ) ) # ( !\sudokuBoard~28_combout  & ( (!\fixedBoard~50_combout  & (!\sudokuBoard[1][2][1]~q )) # 
// (\fixedBoard~50_combout  & ((!\sudokuBoard~27_combout ))) ) )

	.dataa(!\sudokuBoard[1][2][1]~q ),
	.datab(gnd),
	.datac(!\sudokuBoard~27_combout ),
	.datad(!\fixedBoard~50_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~253 .extended_lut = "off";
defparam \sudokuBoard~253 .lut_mask = 64'hAAF0AAF0AAA0AAA0;
defparam \sudokuBoard~253 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N36
cyclonev_lcell_comb \sudokuBoard[1][2][1]~0 (
// Equation(s):
// \sudokuBoard[1][2][1]~0_combout  = ( \sudokuBoard~253_combout  & ( (!level[1] & (state[0] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~253_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!level[1]),
	.datac(!state[0]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~253_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][2][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][2][1]~0 .extended_lut = "off";
defparam \sudokuBoard[1][2][1]~0 .lut_mask = 64'hFCF0FCF00C000C00;
defparam \sudokuBoard[1][2][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N37
dffeas \sudokuBoard[1][2][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][2][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][2][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][2][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[1][2][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N9
cyclonev_lcell_comb \sudokuBoard~254 (
// Equation(s):
// \sudokuBoard~254_combout  = ( \fixedBoard~43_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # ((\sudokuBoard[0][0][0]~0_combout  & \sudokuBoard[1][4][0]~q )) ) ) # ( !\fixedBoard~43_combout  & ( \sudokuBoard[1][4][0]~q  ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(!\sudokuBoard[0][0][0]~0_combout ),
	.datac(gnd),
	.datad(!\sudokuBoard[1][4][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~254_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~254 .extended_lut = "off";
defparam \sudokuBoard~254 .lut_mask = 64'h00FF00FFAABBAABB;
defparam \sudokuBoard~254 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N11
dffeas \sudokuBoard[1][4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~254_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][4][0] .is_wysiwyg = "true";
defparam \sudokuBoard[1][4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N15
cyclonev_lcell_comb \sudokuBoard~255 (
// Equation(s):
// \sudokuBoard~255_combout  = ( !\Mux10~5_combout  & ( (!\sudokuBoard~7_combout  & \fixedBoard~44_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~7_combout ),
	.datac(gnd),
	.datad(!\fixedBoard~44_combout ),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~255_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~255 .extended_lut = "off";
defparam \sudokuBoard~255 .lut_mask = 64'h00CC00CC00000000;
defparam \sudokuBoard~255 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N57
cyclonev_lcell_comb \sudokuBoard[1][8][3]~0 (
// Equation(s):
// \sudokuBoard[1][8][3]~0_combout  = ( \sudokuBoard[1][8][3]~q  & ( \sudokuBoard~255_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (\sudokuBoard[2][7][3]~0_combout )) # (\Mux73~0_combout ) ) ) ) # ( !\sudokuBoard[1][8][3]~q  & ( 
// \sudokuBoard~255_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\sudokuBoard[2][7][3]~0_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \sudokuBoard[1][8][3]~q  & ( !\sudokuBoard~255_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) # 
// (\Mux73~0_combout ) ) ) ) # ( !\sudokuBoard[1][8][3]~q  & ( !\sudokuBoard~255_combout  & ( (\Mux73~0_combout  & \sudokuBoard[8][8][2]~1_combout ) ) ) )

	.dataa(!\Mux73~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[1][8][3]~q ),
	.dataf(!\sudokuBoard~255_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][8][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][8][3]~0 .extended_lut = "off";
defparam \sudokuBoard[1][8][3]~0 .lut_mask = 64'h1111DDFF1313DFDF;
defparam \sudokuBoard[1][8][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N58
dffeas \sudokuBoard[1][8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][8][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][8][3] .is_wysiwyg = "true";
defparam \sudokuBoard[1][8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N42
cyclonev_lcell_comb \sudokuBoard~256 (
// Equation(s):
// \sudokuBoard~256_combout  = ( \sudokuBoard[0][0][0]~0_combout  & ( ((\fixedBoard~67_combout  & !\sudokuBoard[0][6][0]~0_combout )) # (\sudokuBoard[2][1][0]~q ) ) ) # ( !\sudokuBoard[0][0][0]~0_combout  & ( (!\fixedBoard~67_combout  & 
// ((\sudokuBoard[2][1][0]~q ))) # (\fixedBoard~67_combout  & (!\sudokuBoard[0][6][0]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~67_combout ),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!\sudokuBoard[2][1][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][0][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~256 .extended_lut = "off";
defparam \sudokuBoard~256 .lut_mask = 64'h30FC30FC30FF30FF;
defparam \sudokuBoard~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N44
dffeas \sudokuBoard[2][1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~256_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][1][0] .is_wysiwyg = "true";
defparam \sudokuBoard[2][1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N54
cyclonev_lcell_comb \always1~74 (
// Equation(s):
// \always1~74_combout  = ( \sudokuBoard[1][8][3]~q  & ( \sudokuBoard[2][1][0]~q  & ( (\sudokuBoard[2][6][0]~q  & (\solutionBoard[0][4][0]~q  & (\sudokuBoard[1][2][1]~DUPLICATE_q  & \sudokuBoard[1][4][0]~q ))) ) ) ) # ( !\sudokuBoard[1][8][3]~q  & ( 
// !\sudokuBoard[2][1][0]~q  & ( (!\sudokuBoard[2][6][0]~q  & (!\solutionBoard[0][4][0]~q  & (!\sudokuBoard[1][2][1]~DUPLICATE_q  & !\sudokuBoard[1][4][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[2][6][0]~q ),
	.datab(!\solutionBoard[0][4][0]~q ),
	.datac(!\sudokuBoard[1][2][1]~DUPLICATE_q ),
	.datad(!\sudokuBoard[1][4][0]~q ),
	.datae(!\sudokuBoard[1][8][3]~q ),
	.dataf(!\sudokuBoard[2][1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~74 .extended_lut = "off";
defparam \always1~74 .lut_mask = 64'h8000000000000001;
defparam \always1~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N36
cyclonev_lcell_comb \sudokuBoard~245 (
// Equation(s):
// \sudokuBoard~245_combout  = ( !\Mux10~5_combout  & ( (!\sudokuBoard~7_combout  & \fixedBoard~35_combout ) ) )

	.dataa(!\sudokuBoard~7_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~35_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~245 .extended_lut = "off";
defparam \sudokuBoard~245 .lut_mask = 64'h0A0A0A0A00000000;
defparam \sudokuBoard~245 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N30
cyclonev_lcell_comb \sudokuBoard[5][3][3]~0 (
// Equation(s):
// \sudokuBoard[5][3][3]~0_combout  = ( \sudokuBoard[5][3][3]~q  & ( \sudokuBoard~245_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (\Mux73~0_combout )) # (\sudokuBoard[2][7][3]~0_combout ) ) ) ) # ( !\sudokuBoard[5][3][3]~q  & ( 
// \sudokuBoard~245_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\Mux73~0_combout ) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[5][3][3]~q  & ( !\sudokuBoard~245_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (\Mux73~0_combout )) 
// # (state[1]) ) ) ) # ( !\sudokuBoard[5][3][3]~q  & ( !\sudokuBoard~245_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\Mux73~0_combout ),
	.datae(!\sudokuBoard[5][3][3]~q ),
	.dataf(!\sudokuBoard~245_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][3][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][3][3]~0 .extended_lut = "off";
defparam \sudokuBoard[5][3][3]~0 .lut_mask = 64'h000FF5FF030FF3FF;
defparam \sudokuBoard[5][3][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y8_N31
dffeas \sudokuBoard[5][3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][3][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][3][3] .is_wysiwyg = "true";
defparam \sudokuBoard[5][3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N51
cyclonev_lcell_comb \sudokuBoard~246 (
// Equation(s):
// \sudokuBoard~246_combout  = ( \sudokuBoard~28_combout  & ( ((\fixedBoard~59_combout  & \sudokuBoard~27_combout )) # (\sudokuBoard[5][8][1]~q ) ) ) # ( !\sudokuBoard~28_combout  & ( (!\fixedBoard~59_combout  & ((\sudokuBoard[5][8][1]~q ))) # 
// (\fixedBoard~59_combout  & (\sudokuBoard~27_combout )) ) )

	.dataa(!\fixedBoard~59_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard~27_combout ),
	.datad(!\sudokuBoard[5][8][1]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~246_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~246 .extended_lut = "off";
defparam \sudokuBoard~246 .lut_mask = 64'h05AF05AF05FF05FF;
defparam \sudokuBoard~246 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N52
dffeas \sudokuBoard[5][8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~246_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][8][1] .is_wysiwyg = "true";
defparam \sudokuBoard[5][8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N6
cyclonev_lcell_comb \sudokuBoard[5][3][0]~0 (
// Equation(s):
// \sudokuBoard[5][3][0]~0_combout  = (!\fixedBoard~35_combout  & (((!\sudokuBoard[5][3][0]~q )))) # (\fixedBoard~35_combout  & (\sudokuBoard[0][6][0]~0_combout  & ((!\sudokuBoard[0][0][0]~0_combout ) # (!\sudokuBoard[5][3][0]~q ))))

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(!\sudokuBoard[0][0][0]~0_combout ),
	.datac(!\fixedBoard~35_combout ),
	.datad(!\sudokuBoard[5][3][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][3][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][3][0]~0 .extended_lut = "off";
defparam \sudokuBoard[5][3][0]~0 .lut_mask = 64'hF504F504F504F504;
defparam \sudokuBoard[5][3][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N3
cyclonev_lcell_comb \sudokuBoard[5][3][0]~1 (
// Equation(s):
// \sudokuBoard[5][3][0]~1_combout  = ( \sudokuBoard[5][3][0]~0_combout  & ( (state[0] & (!\level[0]~DUPLICATE_q  & !level[1])) ) ) # ( !\sudokuBoard[5][3][0]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[5][3][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][3][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][3][0]~1 .extended_lut = "off";
defparam \sudokuBoard[5][3][0]~1 .lut_mask = 64'hFAAAFAAA50005000;
defparam \sudokuBoard[5][3][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N5
dffeas \sudokuBoard[5][3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][3][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][3][0] .is_wysiwyg = "true";
defparam \sudokuBoard[5][3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y8_N23
dffeas \sudokuBoard[5][7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][7][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][7][2] .is_wysiwyg = "true";
defparam \sudokuBoard[5][7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N18
cyclonev_lcell_comb \sudokuBoard[5][7][2]~0 (
// Equation(s):
// \sudokuBoard[5][7][2]~0_combout  = ( \sudokuBoard[6][6][2]~0_combout  & ( (!\fixedBoard~10_combout  & !\sudokuBoard[5][7][2]~q ) ) ) # ( !\sudokuBoard[6][6][2]~0_combout  & ( (!\sudokuBoard[5][7][2]~q ) # ((\fixedBoard~10_combout  & 
// !\sudokuBoard[8][8][2]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~10_combout ),
	.datac(!\sudokuBoard[5][7][2]~q ),
	.datad(!\sudokuBoard[8][8][2]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][7][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][7][2]~0 .extended_lut = "off";
defparam \sudokuBoard[5][7][2]~0 .lut_mask = 64'hF3F0F3F0C0C0C0C0;
defparam \sudokuBoard[5][7][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N21
cyclonev_lcell_comb \sudokuBoard[5][7][2]~1 (
// Equation(s):
// \sudokuBoard[5][7][2]~1_combout  = ( \sudokuBoard[5][7][2]~0_combout  & ( (state[0] & (!\level[0]~DUPLICATE_q  & !level[1])) ) ) # ( !\sudokuBoard[5][7][2]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[5][7][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][7][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][7][2]~1 .extended_lut = "off";
defparam \sudokuBoard[5][7][2]~1 .lut_mask = 64'hFAAAFAAA50005000;
defparam \sudokuBoard[5][7][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N22
dffeas \sudokuBoard[5][7][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][7][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][7][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][7][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[5][7][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N48
cyclonev_lcell_comb \sudokuBoard~244 (
// Equation(s):
// \sudokuBoard~244_combout  = ( \sudokuBoard[6][6][2]~0_combout  & ( (\sudokuBoard[4][0][2]~q ) # (\fixedBoard~40_combout ) ) ) # ( !\sudokuBoard[6][6][2]~0_combout  & ( (\sudokuBoard[4][0][2]~q  & ((!\fixedBoard~40_combout ) # 
// (\sudokuBoard[8][8][2]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[8][8][2]~0_combout ),
	.datac(!\fixedBoard~40_combout ),
	.datad(!\sudokuBoard[4][0][2]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~244 .extended_lut = "off";
defparam \sudokuBoard~244 .lut_mask = 64'h00F300F30FFF0FFF;
defparam \sudokuBoard~244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N49
dffeas \sudokuBoard[4][0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~244_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][0][2] .is_wysiwyg = "true";
defparam \sudokuBoard[4][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N24
cyclonev_lcell_comb \always1~71 (
// Equation(s):
// \always1~71_combout  = ( \sudokuBoard[4][0][2]~q  & ( \solutionBoard[0][4][0]~q  & ( (\sudokuBoard[5][3][3]~q  & (\sudokuBoard[5][8][1]~q  & (\sudokuBoard[5][3][0]~q  & \sudokuBoard[5][7][2]~DUPLICATE_q ))) ) ) ) # ( !\sudokuBoard[4][0][2]~q  & ( 
// !\solutionBoard[0][4][0]~q  & ( (!\sudokuBoard[5][3][3]~q  & (!\sudokuBoard[5][8][1]~q  & (!\sudokuBoard[5][3][0]~q  & !\sudokuBoard[5][7][2]~DUPLICATE_q ))) ) ) )

	.dataa(!\sudokuBoard[5][3][3]~q ),
	.datab(!\sudokuBoard[5][8][1]~q ),
	.datac(!\sudokuBoard[5][3][0]~q ),
	.datad(!\sudokuBoard[5][7][2]~DUPLICATE_q ),
	.datae(!\sudokuBoard[4][0][2]~q ),
	.dataf(!\solutionBoard[0][4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~71 .extended_lut = "off";
defparam \always1~71 .lut_mask = 64'h8000000000000001;
defparam \always1~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N12
cyclonev_lcell_comb \sudokuBoard~241 (
// Equation(s):
// \sudokuBoard~241_combout  = ( !\Mux10~5_combout  & ( (!\sudokuBoard~7_combout  & \fixedBoard~11_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~7_combout ),
	.datac(!\fixedBoard~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~241 .extended_lut = "off";
defparam \sudokuBoard~241 .lut_mask = 64'h0C0C0C0C00000000;
defparam \sudokuBoard~241 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N36
cyclonev_lcell_comb \sudokuBoard[6][0][3]~0 (
// Equation(s):
// \sudokuBoard[6][0][3]~0_combout  = ( \sudokuBoard[6][0][3]~q  & ( \sudokuBoard[2][7][3]~0_combout  & ( (((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) # (\sudokuBoard~241_combout )) # (\Mux73~0_combout ) ) ) ) # ( !\sudokuBoard[6][0][3]~q  & ( 
// \sudokuBoard[2][7][3]~0_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\sudokuBoard~241_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \sudokuBoard[6][0][3]~q  & ( !\sudokuBoard[2][7][3]~0_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// ((!\sudokuBoard~241_combout  & state[1]))) # (\Mux73~0_combout ) ) ) ) # ( !\sudokuBoard[6][0][3]~q  & ( !\sudokuBoard[2][7][3]~0_combout  & ( (\Mux73~0_combout  & \sudokuBoard[8][8][2]~1_combout ) ) ) )

	.dataa(!\Mux73~0_combout ),
	.datab(!\sudokuBoard~241_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[6][0][3]~q ),
	.dataf(!\sudokuBoard[2][7][3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][0][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][0][3]~0 .extended_lut = "off";
defparam \sudokuBoard[6][0][3]~0 .lut_mask = 64'h0505F5FD0707F7FF;
defparam \sudokuBoard[6][0][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N38
dffeas \sudokuBoard[6][0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][0][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][0][3] .is_wysiwyg = "true";
defparam \sudokuBoard[6][0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N9
cyclonev_lcell_comb \sudokuBoard~242 (
// Equation(s):
// \sudokuBoard~242_combout  = ( \sudokuBoard~28_combout  & ( (!\sudokuBoard[6][1][1]~q  & ((!\sudokuBoard~27_combout ) # (!\fixedBoard~12_combout ))) ) ) # ( !\sudokuBoard~28_combout  & ( (!\fixedBoard~12_combout  & ((!\sudokuBoard[6][1][1]~q ))) # 
// (\fixedBoard~12_combout  & (!\sudokuBoard~27_combout )) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~27_combout ),
	.datac(!\fixedBoard~12_combout ),
	.datad(!\sudokuBoard[6][1][1]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~242_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~242 .extended_lut = "off";
defparam \sudokuBoard~242 .lut_mask = 64'hFC0CFC0CFC00FC00;
defparam \sudokuBoard~242 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N6
cyclonev_lcell_comb \sudokuBoard[6][1][1]~0 (
// Equation(s):
// \sudokuBoard[6][1][1]~0_combout  = ( \sudokuBoard~242_combout  & ( (!level[1] & (state[0] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~242_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!level[1]),
	.datab(gnd),
	.datac(!state[0]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~242_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][1][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][1][1]~0 .extended_lut = "off";
defparam \sudokuBoard[6][1][1]~0 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \sudokuBoard[6][1][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N7
dffeas \sudokuBoard[6][1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][1][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][1][1] .is_wysiwyg = "true";
defparam \sudokuBoard[6][1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N42
cyclonev_lcell_comb \sudokuBoard~243 (
// Equation(s):
// \sudokuBoard~243_combout  = ( \fixedBoard~76_combout  & ( !\Mux10~5_combout  & ( !\sudokuBoard~7_combout  ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fixedBoard~76_combout ),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~243 .extended_lut = "off";
defparam \sudokuBoard~243 .lut_mask = 64'h0000CCCC00000000;
defparam \sudokuBoard~243 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N54
cyclonev_lcell_comb \sudokuBoard[6][7][3]~0 (
// Equation(s):
// \sudokuBoard[6][7][3]~0_combout  = ( \sudokuBoard[6][7][3]~q  & ( \sudokuBoard~243_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (\sudokuBoard[2][7][3]~0_combout )) # (\Mux73~0_combout ) ) ) ) # ( !\sudokuBoard[6][7][3]~q  & ( 
// \sudokuBoard~243_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\sudokuBoard[2][7][3]~0_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \sudokuBoard[6][7][3]~q  & ( !\sudokuBoard~243_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (state[1])) # 
// (\Mux73~0_combout ) ) ) ) # ( !\sudokuBoard[6][7][3]~q  & ( !\sudokuBoard~243_combout  & ( (\Mux73~0_combout  & \sudokuBoard[8][8][2]~1_combout ) ) ) )

	.dataa(!\Mux73~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[6][7][3]~q ),
	.dataf(!\sudokuBoard~243_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][7][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][7][3]~0 .extended_lut = "off";
defparam \sudokuBoard[6][7][3]~0 .lut_mask = 64'h1111DFDF1133DDFF;
defparam \sudokuBoard[6][7][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N55
dffeas \sudokuBoard[6][7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][7][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][7][3] .is_wysiwyg = "true";
defparam \sudokuBoard[6][7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N15
cyclonev_lcell_comb \sudokuBoard[6][5][0]~0 (
// Equation(s):
// \sudokuBoard[6][5][0]~0_combout  = ( \fixedBoard~17_combout  & ( (\sudokuBoard[0][6][0]~0_combout  & ((!\sudokuBoard[6][5][0]~q ) # (!\sudokuBoard[0][0][0]~0_combout ))) ) ) # ( !\fixedBoard~17_combout  & ( !\sudokuBoard[6][5][0]~q  ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[6][5][0]~q ),
	.datad(!\sudokuBoard[0][0][0]~0_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][5][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][5][0]~0 .extended_lut = "off";
defparam \sudokuBoard[6][5][0]~0 .lut_mask = 64'hF0F0F0F055505550;
defparam \sudokuBoard[6][5][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N12
cyclonev_lcell_comb \sudokuBoard[6][5][0]~1 (
// Equation(s):
// \sudokuBoard[6][5][0]~1_combout  = ( \sudokuBoard[6][5][0]~0_combout  & ( (!level[1] & (!\level[0]~DUPLICATE_q  & state[0])) ) ) # ( !\sudokuBoard[6][5][0]~0_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!level[1]),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][5][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][5][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][5][0]~1 .extended_lut = "off";
defparam \sudokuBoard[6][5][0]~1 .lut_mask = 64'hFFC0FFC000C000C0;
defparam \sudokuBoard[6][5][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N13
dffeas \sudokuBoard[6][5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][5][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][5][0] .is_wysiwyg = "true";
defparam \sudokuBoard[6][5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y7_N20
dffeas \sudokuBoard[6][0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][0][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][0][0] .is_wysiwyg = "true";
defparam \sudokuBoard[6][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N21
cyclonev_lcell_comb \sudokuBoard[6][0][0]~0 (
// Equation(s):
// \sudokuBoard[6][0][0]~0_combout  = ( \sudokuBoard[6][0][0]~q  & ( (\sudokuBoard[0][6][0]~0_combout  & (\fixedBoard~11_combout  & !\sudokuBoard[0][0][0]~0_combout )) ) ) # ( !\sudokuBoard[6][0][0]~q  & ( (!\fixedBoard~11_combout ) # 
// (\sudokuBoard[0][6][0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!\fixedBoard~11_combout ),
	.datad(!\sudokuBoard[0][0][0]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][0][0]~0 .extended_lut = "off";
defparam \sudokuBoard[6][0][0]~0 .lut_mask = 64'hF3F3F3F303000300;
defparam \sudokuBoard[6][0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N18
cyclonev_lcell_comb \sudokuBoard[6][0][0]~1 (
// Equation(s):
// \sudokuBoard[6][0][0]~1_combout  = ( \sudokuBoard[6][0][0]~0_combout  & ( (!\level[0]~DUPLICATE_q  & (!level[1] & state[0])) ) ) # ( !\sudokuBoard[6][0][0]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][0][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][0][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][0][0]~1 .extended_lut = "off";
defparam \sudokuBoard[6][0][0]~1 .lut_mask = 64'hFFA0FFA000A000A0;
defparam \sudokuBoard[6][0][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N19
dffeas \sudokuBoard[6][0][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][0][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][0][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][0][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[6][0][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N48
cyclonev_lcell_comb \always1~70 (
// Equation(s):
// \always1~70_combout  = ( \sudokuBoard[6][5][0]~q  & ( \sudokuBoard[6][0][0]~DUPLICATE_q  & ( (\sudokuBoard[6][0][3]~q  & (\sudokuBoard[6][1][1]~q  & (\solutionBoard[0][4][0]~q  & \sudokuBoard[6][7][3]~q ))) ) ) ) # ( !\sudokuBoard[6][5][0]~q  & ( 
// !\sudokuBoard[6][0][0]~DUPLICATE_q  & ( (!\sudokuBoard[6][0][3]~q  & (!\sudokuBoard[6][1][1]~q  & (!\solutionBoard[0][4][0]~q  & !\sudokuBoard[6][7][3]~q ))) ) ) )

	.dataa(!\sudokuBoard[6][0][3]~q ),
	.datab(!\sudokuBoard[6][1][1]~q ),
	.datac(!\solutionBoard[0][4][0]~q ),
	.datad(!\sudokuBoard[6][7][3]~q ),
	.datae(!\sudokuBoard[6][5][0]~q ),
	.dataf(!\sudokuBoard[6][0][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~70 .extended_lut = "off";
defparam \always1~70 .lut_mask = 64'h8000000000000001;
defparam \always1~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N21
cyclonev_lcell_comb \sudokuBoard~250 (
// Equation(s):
// \sudokuBoard~250_combout  = ( \sudokuBoard[0][4][2]~q  & ( \sudokuBoard[8][8][2]~0_combout  ) ) # ( !\sudokuBoard[0][4][2]~q  & ( \sudokuBoard[8][8][2]~0_combout  & ( (\sudokuBoard[6][6][2]~0_combout  & \fixedBoard~46_combout ) ) ) ) # ( 
// \sudokuBoard[0][4][2]~q  & ( !\sudokuBoard[8][8][2]~0_combout  & ( (!\fixedBoard~46_combout ) # (\sudokuBoard[6][6][2]~0_combout ) ) ) ) # ( !\sudokuBoard[0][4][2]~q  & ( !\sudokuBoard[8][8][2]~0_combout  & ( (\sudokuBoard[6][6][2]~0_combout  & 
// \fixedBoard~46_combout ) ) ) )

	.dataa(!\sudokuBoard[6][6][2]~0_combout ),
	.datab(!\fixedBoard~46_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sudokuBoard[0][4][2]~q ),
	.dataf(!\sudokuBoard[8][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~250_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~250 .extended_lut = "off";
defparam \sudokuBoard~250 .lut_mask = 64'h1111DDDD1111FFFF;
defparam \sudokuBoard~250 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N22
dffeas \sudokuBoard[0][4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~250_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][4][2] .is_wysiwyg = "true";
defparam \sudokuBoard[0][4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N3
cyclonev_lcell_comb \sudokuBoard~252 (
// Equation(s):
// \sudokuBoard~252_combout  = ( \fixedBoard~49_combout  & ( ((\sudokuBoard~28_combout  & \sudokuBoard[1][0][1]~q )) # (\sudokuBoard~27_combout ) ) ) # ( !\fixedBoard~49_combout  & ( \sudokuBoard[1][0][1]~q  ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard~28_combout ),
	.datad(!\sudokuBoard[1][0][1]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~252 .extended_lut = "off";
defparam \sudokuBoard~252 .lut_mask = 64'h00FF00FF555F555F;
defparam \sudokuBoard~252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N5
dffeas \sudokuBoard[1][0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~252_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][0][1] .is_wysiwyg = "true";
defparam \sudokuBoard[1][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N51
cyclonev_lcell_comb \sudokuBoard[0][6][0]~1 (
// Equation(s):
// \sudokuBoard[0][6][0]~1_combout  = ( \sudokuBoard[0][6][0]~0_combout  & ( (!\sudokuBoard[0][6][0]~q ) # ((!\sudokuBoard[0][0][0]~0_combout  & \fixedBoard~48_combout )) ) ) # ( !\sudokuBoard[0][6][0]~0_combout  & ( (!\fixedBoard~48_combout  & 
// !\sudokuBoard[0][6][0]~q ) ) )

	.dataa(!\sudokuBoard[0][0][0]~0_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~48_combout ),
	.datad(!\sudokuBoard[0][6][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][6][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][6][0]~1 .extended_lut = "off";
defparam \sudokuBoard[0][6][0]~1 .lut_mask = 64'hF000F000FF0AFF0A;
defparam \sudokuBoard[0][6][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N48
cyclonev_lcell_comb \sudokuBoard[0][6][0]~2 (
// Equation(s):
// \sudokuBoard[0][6][0]~2_combout  = ( \sudokuBoard[0][6][0]~1_combout  & ( (state[0] & (!level[1] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard[0][6][0]~1_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!level[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][6][0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][6][0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][6][0]~2 .extended_lut = "off";
defparam \sudokuBoard[0][6][0]~2 .lut_mask = 64'hFCCCFCCC30003000;
defparam \sudokuBoard[0][6][0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N49
dffeas \sudokuBoard[0][6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][6][0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][6][0] .is_wysiwyg = "true";
defparam \sudokuBoard[0][6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N0
cyclonev_lcell_comb \sudokuBoard~249 (
// Equation(s):
// \sudokuBoard~249_combout  = ( \fixedBoard~46_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # ((\sudokuBoard[0][0][0]~0_combout  & \sudokuBoard[0][4][0]~q )) ) ) # ( !\fixedBoard~46_combout  & ( \sudokuBoard[0][4][0]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\sudokuBoard[0][4][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~249 .extended_lut = "off";
defparam \sudokuBoard~249 .lut_mask = 64'h00FF00FFCCCFCCCF;
defparam \sudokuBoard~249 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N2
dffeas \sudokuBoard[0][4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~249_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][4][0] .is_wysiwyg = "true";
defparam \sudokuBoard[0][4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N45
cyclonev_lcell_comb \sudokuBoard~251 (
// Equation(s):
// \sudokuBoard~251_combout  = ( !\sudokuBoard~7_combout  & ( !\Mux10~5_combout  & ( \fixedBoard~48_combout  ) ) )

	.dataa(!\fixedBoard~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sudokuBoard~7_combout ),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~251_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~251 .extended_lut = "off";
defparam \sudokuBoard~251 .lut_mask = 64'h5555000000000000;
defparam \sudokuBoard~251 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N42
cyclonev_lcell_comb \sudokuBoard[0][6][3]~0 (
// Equation(s):
// \sudokuBoard[0][6][3]~0_combout  = ( \sudokuBoard[0][6][3]~q  & ( \sudokuBoard~251_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((\sudokuBoard[2][7][3]~0_combout ) # (\Mux73~0_combout )) ) ) ) # ( !\sudokuBoard[0][6][3]~q  & ( 
// \sudokuBoard~251_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\sudokuBoard[2][7][3]~0_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \sudokuBoard[0][6][3]~q  & ( !\sudokuBoard~251_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1]) # 
// (\Mux73~0_combout )) ) ) ) # ( !\sudokuBoard[0][6][3]~q  & ( !\sudokuBoard~251_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\Mux73~0_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[0][6][3]~q ),
	.dataf(!\sudokuBoard~251_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][6][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][6][3]~0 .extended_lut = "off";
defparam \sudokuBoard[0][6][3]~0 .lut_mask = 64'h1111BBFF1515BFBF;
defparam \sudokuBoard[0][6][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N43
dffeas \sudokuBoard[0][6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][6][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][6][3] .is_wysiwyg = "true";
defparam \sudokuBoard[0][6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N24
cyclonev_lcell_comb \always1~73 (
// Equation(s):
// \always1~73_combout  = ( \sudokuBoard[0][4][0]~q  & ( \sudokuBoard[0][6][3]~q  & ( (\solutionBoard[0][4][0]~DUPLICATE_q  & (\sudokuBoard[0][4][2]~q  & (\sudokuBoard[1][0][1]~q  & \sudokuBoard[0][6][0]~q ))) ) ) ) # ( !\sudokuBoard[0][4][0]~q  & ( 
// !\sudokuBoard[0][6][3]~q  & ( (!\solutionBoard[0][4][0]~DUPLICATE_q  & (!\sudokuBoard[0][4][2]~q  & (!\sudokuBoard[1][0][1]~q  & !\sudokuBoard[0][6][0]~q ))) ) ) )

	.dataa(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datab(!\sudokuBoard[0][4][2]~q ),
	.datac(!\sudokuBoard[1][0][1]~q ),
	.datad(!\sudokuBoard[0][6][0]~q ),
	.datae(!\sudokuBoard[0][4][0]~q ),
	.dataf(!\sudokuBoard[0][6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~73 .extended_lut = "off";
defparam \always1~73 .lut_mask = 64'h8000000000000001;
defparam \always1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N45
cyclonev_lcell_comb \always1~75 (
// Equation(s):
// \always1~75_combout  = ( \always1~73_combout  & ( (\always1~72_combout  & (\always1~74_combout  & (\always1~71_combout  & \always1~70_combout ))) ) )

	.dataa(!\always1~72_combout ),
	.datab(!\always1~74_combout ),
	.datac(!\always1~71_combout ),
	.datad(!\always1~70_combout ),
	.datae(gnd),
	.dataf(!\always1~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~75 .extended_lut = "off";
defparam \always1~75 .lut_mask = 64'h0000000000010001;
defparam \always1~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N15
cyclonev_lcell_comb \sudokuBoard[7][6][2]~0 (
// Equation(s):
// \sudokuBoard[7][6][2]~0_combout  = ( \sudokuBoard[7][6][2]~q  & ( \sudokuBoard[8][8][2]~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\fixedBoard~5_combout  & (state[1])) # (\fixedBoard~5_combout  & ((\sudokuBoard[8][8][2]~3_combout )))) ) ) ) # 
// ( !\sudokuBoard[7][6][2]~q  & ( \sudokuBoard[8][8][2]~4_combout  & ( (\fixedBoard~5_combout  & \sudokuBoard[8][8][2]~3_combout ) ) ) ) # ( \sudokuBoard[7][6][2]~q  & ( !\sudokuBoard[8][8][2]~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// (((\fixedBoard~5_combout  & \sudokuBoard[8][8][2]~3_combout )) # (state[1])) ) ) ) # ( !\sudokuBoard[7][6][2]~q  & ( !\sudokuBoard[8][8][2]~4_combout  & ( (\fixedBoard~5_combout  & \sudokuBoard[8][8][2]~3_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard~5_combout ),
	.datad(!\sudokuBoard[8][8][2]~3_combout ),
	.datae(!\sudokuBoard[7][6][2]~q ),
	.dataf(!\sudokuBoard[8][8][2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][6][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][6][2]~0 .extended_lut = "off";
defparam \sudokuBoard[7][6][2]~0 .lut_mask = 64'h000FBBBF000FBABF;
defparam \sudokuBoard[7][6][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N17
dffeas \sudokuBoard[7][6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][6][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][6][2] .is_wysiwyg = "true";
defparam \sudokuBoard[7][6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N33
cyclonev_lcell_comb \sudokuBoard[7][2][2]~0 (
// Equation(s):
// \sudokuBoard[7][2][2]~0_combout  = ( \sudokuBoard[7][2][2]~DUPLICATE_q  & ( (!\sudokuBoard[8][8][2]~0_combout  & (\fixedBoard~18_combout  & !\sudokuBoard[6][6][2]~0_combout )) ) ) # ( !\sudokuBoard[7][2][2]~DUPLICATE_q  & ( (!\fixedBoard~18_combout ) # 
// (!\sudokuBoard[6][6][2]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[8][8][2]~0_combout ),
	.datac(!\fixedBoard~18_combout ),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[7][2][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][2][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][2][2]~0 .extended_lut = "off";
defparam \sudokuBoard[7][2][2]~0 .lut_mask = 64'hFFF0FFF00C000C00;
defparam \sudokuBoard[7][2][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N30
cyclonev_lcell_comb \sudokuBoard[7][2][2]~1 (
// Equation(s):
// \sudokuBoard[7][2][2]~1_combout  = ( \sudokuBoard[7][2][2]~0_combout  & ( (!level[1] & (!\level[0]~DUPLICATE_q  & state[0])) ) ) # ( !\sudokuBoard[7][2][2]~0_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!level[1]),
	.datab(gnd),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!\sudokuBoard[7][2][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][2][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][2][2]~1 .extended_lut = "off";
defparam \sudokuBoard[7][2][2]~1 .lut_mask = 64'hFFA0FFA000A000A0;
defparam \sudokuBoard[7][2][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N32
dffeas \sudokuBoard[7][2][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][2][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][2][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][2][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][2][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N18
cyclonev_lcell_comb \sudokuBoard[6][8][2]~0 (
// Equation(s):
// \sudokuBoard[6][8][2]~0_combout  = ( \sudokuBoard[8][8][2]~0_combout  & ( (!\sudokuBoard[6][8][2]~DUPLICATE_q  & ((!\fixedBoard~3_combout ) # (!\sudokuBoard[6][6][2]~0_combout ))) ) ) # ( !\sudokuBoard[8][8][2]~0_combout  & ( (!\fixedBoard~3_combout  & 
// (!\sudokuBoard[6][8][2]~DUPLICATE_q )) # (\fixedBoard~3_combout  & ((!\sudokuBoard[6][6][2]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[6][8][2]~DUPLICATE_q ),
	.datac(!\fixedBoard~3_combout ),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[8][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][8][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][8][2]~0 .extended_lut = "off";
defparam \sudokuBoard[6][8][2]~0 .lut_mask = 64'hCFC0CFC0CCC0CCC0;
defparam \sudokuBoard[6][8][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N21
cyclonev_lcell_comb \sudokuBoard[6][8][2]~1 (
// Equation(s):
// \sudokuBoard[6][8][2]~1_combout  = ( \sudokuBoard[6][8][2]~0_combout  & ( (state[0] & (!\level[0]~DUPLICATE_q  & !level[1])) ) ) # ( !\sudokuBoard[6][8][2]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][8][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][8][2]~1 .extended_lut = "off";
defparam \sudokuBoard[6][8][2]~1 .lut_mask = 64'hFAAAFAAA50005000;
defparam \sudokuBoard[6][8][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N22
dffeas \sudokuBoard[6][8][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][8][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][8][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][8][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[6][8][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N9
cyclonev_lcell_comb \sudokuBoard[8][2][2]~0 (
// Equation(s):
// \sudokuBoard[8][2][2]~0_combout  = ( \sudokuBoard[8][2][2]~q  & ( \sudokuBoard[8][8][2]~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\fixedBoard~6_combout  & (state[1])) # (\fixedBoard~6_combout  & ((\sudokuBoard[8][8][2]~3_combout )))) ) ) ) # 
// ( !\sudokuBoard[8][2][2]~q  & ( \sudokuBoard[8][8][2]~4_combout  & ( (\fixedBoard~6_combout  & \sudokuBoard[8][8][2]~3_combout ) ) ) ) # ( \sudokuBoard[8][2][2]~q  & ( !\sudokuBoard[8][8][2]~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// (((\fixedBoard~6_combout  & \sudokuBoard[8][8][2]~3_combout )) # (state[1])) ) ) ) # ( !\sudokuBoard[8][2][2]~q  & ( !\sudokuBoard[8][8][2]~4_combout  & ( (\fixedBoard~6_combout  & \sudokuBoard[8][8][2]~3_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\fixedBoard~6_combout ),
	.datad(!\sudokuBoard[8][8][2]~3_combout ),
	.datae(!\sudokuBoard[8][2][2]~q ),
	.dataf(!\sudokuBoard[8][8][2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][2][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][2][2]~0 .extended_lut = "off";
defparam \sudokuBoard[8][2][2]~0 .lut_mask = 64'h000FBBBF000FBABF;
defparam \sudokuBoard[8][2][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N10
dffeas \sudokuBoard[8][2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][2][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][2][2] .is_wysiwyg = "true";
defparam \sudokuBoard[8][2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N48
cyclonev_lcell_comb \sudokuBoard~240 (
// Equation(s):
// \sudokuBoard~240_combout  = ( \sudokuBoard[7][5][0]~q  & ( (!\fixedBoard~58_combout ) # ((!\sudokuBoard[0][6][0]~0_combout ) # (\sudokuBoard[0][0][0]~0_combout )) ) ) # ( !\sudokuBoard[7][5][0]~q  & ( (\fixedBoard~58_combout  & 
// !\sudokuBoard[0][6][0]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~58_combout ),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!\sudokuBoard[0][0][0]~0_combout ),
	.datae(!\sudokuBoard[7][5][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~240 .extended_lut = "off";
defparam \sudokuBoard~240 .lut_mask = 64'h3030FCFF3030FCFF;
defparam \sudokuBoard~240 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N50
dffeas \sudokuBoard[7][5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~240_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][5][0] .is_wysiwyg = "true";
defparam \sudokuBoard[7][5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N24
cyclonev_lcell_comb \always1~69 (
// Equation(s):
// \always1~69_combout  = ( \sudokuBoard[8][2][2]~q  & ( \sudokuBoard[7][5][0]~q  & ( (\solutionBoard[0][4][0]~DUPLICATE_q  & (\sudokuBoard[7][6][2]~q  & (\sudokuBoard[7][2][2]~DUPLICATE_q  & \sudokuBoard[6][8][2]~DUPLICATE_q ))) ) ) ) # ( 
// !\sudokuBoard[8][2][2]~q  & ( !\sudokuBoard[7][5][0]~q  & ( (!\solutionBoard[0][4][0]~DUPLICATE_q  & (!\sudokuBoard[7][6][2]~q  & (!\sudokuBoard[7][2][2]~DUPLICATE_q  & !\sudokuBoard[6][8][2]~DUPLICATE_q ))) ) ) )

	.dataa(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datab(!\sudokuBoard[7][6][2]~q ),
	.datac(!\sudokuBoard[7][2][2]~DUPLICATE_q ),
	.datad(!\sudokuBoard[6][8][2]~DUPLICATE_q ),
	.datae(!\sudokuBoard[8][2][2]~q ),
	.dataf(!\sudokuBoard[7][5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~69 .extended_lut = "off";
defparam \always1~69 .lut_mask = 64'h8000000000000001;
defparam \always1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N9
cyclonev_lcell_comb \always1~76 (
// Equation(s):
// \always1~76_combout  = ( \always1~75_combout  & ( \always1~69_combout  & ( (\always1~61_combout  & (\always1~54_combout  & (\always1~51_combout  & \always1~68_combout ))) ) ) )

	.dataa(!\always1~61_combout ),
	.datab(!\always1~54_combout ),
	.datac(!\always1~51_combout ),
	.datad(!\always1~68_combout ),
	.datae(!\always1~75_combout ),
	.dataf(!\always1~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~76 .extended_lut = "off";
defparam \always1~76 .lut_mask = 64'h0000000000000001;
defparam \always1~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N18
cyclonev_lcell_comb \sudokuBoard~175 (
// Equation(s):
// \sudokuBoard~175_combout  = ( \sudokuBoard[8][4][0]~q  & ( \fixedBoard~79_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[8][4][0]~q  & ( \fixedBoard~79_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[8][4][0]~q  & ( !\fixedBoard~79_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!\sudokuBoard~10_combout ),
	.datac(!\sudokuBoard~9_combout ),
	.datad(!sw_press[4]),
	.datae(!\sudokuBoard[8][4][0]~q ),
	.dataf(!\fixedBoard~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~175 .extended_lut = "off";
defparam \sudokuBoard~175 .lut_mask = 64'h0000FFFFF100F300;
defparam \sudokuBoard~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N12
cyclonev_lcell_comb \sudokuBoard~176 (
// Equation(s):
// \sudokuBoard~176_combout  = ( \fixedBoard~79_combout  & ( (!sw_press[2] & ((\sudokuBoard~175_combout ) # (sw_press[3]))) ) ) # ( !\fixedBoard~79_combout  & ( (!sw_press[2] & ((!sw_press[3] & (\sudokuBoard~175_combout )) # (sw_press[3] & 
// ((\sudokuBoard[8][4][0]~q ))))) # (sw_press[2] & (((\sudokuBoard[8][4][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!sw_press[3]),
	.datac(!\sudokuBoard~175_combout ),
	.datad(!\sudokuBoard[8][4][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~176 .extended_lut = "off";
defparam \sudokuBoard~176 .lut_mask = 64'h087F087F2A2A2A2A;
defparam \sudokuBoard~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N57
cyclonev_lcell_comb \sudokuBoard~177 (
// Equation(s):
// \sudokuBoard~177_combout  = (\fixedBoard~79_combout ) # (\sudokuBoard[8][4][0]~q )

	.dataa(!\sudokuBoard[8][4][0]~q ),
	.datab(gnd),
	.datac(!\fixedBoard~79_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~177 .extended_lut = "off";
defparam \sudokuBoard~177 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \sudokuBoard~177 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N13
dffeas \sudokuBoard[8][4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~176_combout ),
	.asdata(\sudokuBoard~177_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][4][0] .is_wysiwyg = "true";
defparam \sudokuBoard[8][4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N21
cyclonev_lcell_comb \sudokuBoard~172 (
// Equation(s):
// \sudokuBoard~172_combout  = ( \sudokuBoard[8][5][0]~q  & ( \fixedBoard~7_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[8][5][0]~q  & ( \fixedBoard~7_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[8][5][0]~q  & ( !\fixedBoard~7_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!\sudokuBoard~10_combout ),
	.datac(!sw_press[4]),
	.datad(!\sudokuBoard~9_combout ),
	.datae(!\sudokuBoard[8][5][0]~q ),
	.dataf(!\fixedBoard~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~172 .extended_lut = "off";
defparam \sudokuBoard~172 .lut_mask = 64'h0000FFFFF010F030;
defparam \sudokuBoard~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N15
cyclonev_lcell_comb \sudokuBoard~173 (
// Equation(s):
// \sudokuBoard~173_combout  = ( \sudokuBoard~172_combout  & ( (!\fixedBoard~7_combout  & (((!sw_press[2] & !sw_press[3])) # (\sudokuBoard[8][5][0]~q ))) # (\fixedBoard~7_combout  & (!sw_press[2])) ) ) # ( !\sudokuBoard~172_combout  & ( (!sw_press[2] & 
// (sw_press[3] & ((\sudokuBoard[8][5][0]~q ) # (\fixedBoard~7_combout )))) # (sw_press[2] & (((!\fixedBoard~7_combout  & \sudokuBoard[8][5][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!sw_press[3]),
	.datac(!\fixedBoard~7_combout ),
	.datad(!\sudokuBoard[8][5][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~173 .extended_lut = "off";
defparam \sudokuBoard~173 .lut_mask = 64'h027202728AFA8AFA;
defparam \sudokuBoard~173 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N0
cyclonev_lcell_comb \sudokuBoard~174 (
// Equation(s):
// \sudokuBoard~174_combout  = (\sudokuBoard[8][5][0]~q ) # (\fixedBoard~7_combout )

	.dataa(!\fixedBoard~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sudokuBoard[8][5][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~174 .extended_lut = "off";
defparam \sudokuBoard~174 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \sudokuBoard~174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N16
dffeas \sudokuBoard[8][5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~173_combout ),
	.asdata(\sudokuBoard~174_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][5][0] .is_wysiwyg = "true";
defparam \sudokuBoard[8][5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N24
cyclonev_lcell_comb \sudokuBoard~180 (
// Equation(s):
// \sudokuBoard~180_combout  = ( \sudokuBoard[7][6][0]~q  & ( \fixedBoard~5_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[7][6][0]~q  & ( \fixedBoard~5_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((\sudokuBoard~10_combout  & sw_press[9])))) ) ) ) # ( \sudokuBoard[7][6][0]~q  & ( !\fixedBoard~5_combout  ) )

	.dataa(!\sudokuBoard~10_combout ),
	.datab(!sw_press[4]),
	.datac(!\sudokuBoard~9_combout ),
	.datad(!sw_press[9]),
	.datae(!\sudokuBoard[7][6][0]~q ),
	.dataf(!\fixedBoard~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~180 .extended_lut = "off";
defparam \sudokuBoard~180 .lut_mask = 64'h0000FFFFC0C4C4C4;
defparam \sudokuBoard~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N48
cyclonev_lcell_comb \sudokuBoard~181 (
// Equation(s):
// \sudokuBoard~181_combout  = ( \sudokuBoard~180_combout  & ( (!\fixedBoard~5_combout  & (((!sw_press[3] & !sw_press[2])) # (\sudokuBoard[7][6][0]~q ))) # (\fixedBoard~5_combout  & (((!sw_press[2])))) ) ) # ( !\sudokuBoard~180_combout  & ( 
// (!\fixedBoard~5_combout  & (\sudokuBoard[7][6][0]~q  & ((sw_press[2]) # (sw_press[3])))) # (\fixedBoard~5_combout  & (sw_press[3] & (!sw_press[2]))) ) )

	.dataa(!\fixedBoard~5_combout ),
	.datab(!sw_press[3]),
	.datac(!sw_press[2]),
	.datad(!\sudokuBoard[7][6][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~180_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~181 .extended_lut = "off";
defparam \sudokuBoard~181 .lut_mask = 64'h103A103AD0FAD0FA;
defparam \sudokuBoard~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N51
cyclonev_lcell_comb \sudokuBoard~182 (
// Equation(s):
// \sudokuBoard~182_combout  = (\sudokuBoard[7][6][0]~q ) # (\fixedBoard~5_combout )

	.dataa(!\fixedBoard~5_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[7][6][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~182 .extended_lut = "off";
defparam \sudokuBoard~182 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \sudokuBoard~182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N49
dffeas \sudokuBoard[7][6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~181_combout ),
	.asdata(\sudokuBoard~182_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][6][0] .is_wysiwyg = "true";
defparam \sudokuBoard[7][6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N45
cyclonev_lcell_comb \sudokuBoard~178 (
// Equation(s):
// \sudokuBoard~178_combout  = ( \sudokuBoard[8][4][1]~q  & ( \fixedBoard~79_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[8][4][1]~q  & ( \fixedBoard~79_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[8][4][1]~q  & ( !\fixedBoard~79_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~2_combout ),
	.datad(!\sudokuBoard~19_combout ),
	.datae(!\sudokuBoard[8][4][1]~q ),
	.dataf(!\fixedBoard~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~178 .extended_lut = "off";
defparam \sudokuBoard~178 .lut_mask = 64'h0000FF0BFF00FF03;
defparam \sudokuBoard~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N39
cyclonev_lcell_comb \sudokuBoard~179 (
// Equation(s):
// \sudokuBoard~179_combout  = (\sudokuBoard[8][4][1]~q  & !\fixedBoard~79_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[8][4][1]~q ),
	.datad(!\fixedBoard~79_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~179 .extended_lut = "off";
defparam \sudokuBoard~179 .lut_mask = 64'h0F000F000F000F00;
defparam \sudokuBoard~179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N47
dffeas \sudokuBoard[8][4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~178_combout ),
	.asdata(\sudokuBoard~179_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][4][1] .is_wysiwyg = "true";
defparam \sudokuBoard[8][4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N42
cyclonev_lcell_comb \sudokuBoard~170 (
// Equation(s):
// \sudokuBoard~170_combout  = ( \sudokuBoard[8][6][1]~q  & ( \fixedBoard~56_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[8][6][1]~q  & ( \fixedBoard~56_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[8][6][1]~q  & ( !\fixedBoard~56_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~19_combout ),
	.datad(!\sudokuBoard~2_combout ),
	.datae(!\sudokuBoard[8][6][1]~q ),
	.dataf(!\fixedBoard~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~170 .extended_lut = "off";
defparam \sudokuBoard~170 .lut_mask = 64'h0000F0FBF0F0F0F3;
defparam \sudokuBoard~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N36
cyclonev_lcell_comb \sudokuBoard~171 (
// Equation(s):
// \sudokuBoard~171_combout  = ( !\fixedBoard~56_combout  & ( \sudokuBoard[8][6][1]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[8][6][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~171 .extended_lut = "off";
defparam \sudokuBoard~171 .lut_mask = 64'h3333333300000000;
defparam \sudokuBoard~171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N43
dffeas \sudokuBoard[8][6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~170_combout ),
	.asdata(\sudokuBoard~171_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][6][1] .is_wysiwyg = "true";
defparam \sudokuBoard[8][6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y6_N24
cyclonev_lcell_comb \sudokuBoard[0][0][3]~0 (
// Equation(s):
// \sudokuBoard[0][0][3]~0_combout  = ( \sudokuBoard[0][0][3]~q  & ( \fixedBoard~69_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[0][0][3]~q  & ( \fixedBoard~69_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[0][0][3]~q  & ( !\fixedBoard~69_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[0][0][3]~q ),
	.dataf(!\fixedBoard~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][0][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][0][3]~0 .extended_lut = "off";
defparam \sudokuBoard[0][0][3]~0 .lut_mask = 64'h0000F3F30005F3F5;
defparam \sudokuBoard[0][0][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y6_N25
dffeas \sudokuBoard[0][0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][0][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][0][3] .is_wysiwyg = "true";
defparam \sudokuBoard[0][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N24
cyclonev_lcell_comb \always1~39 (
// Equation(s):
// \always1~39_combout  = ( !\sudokuBoard[8][6][1]~q  & ( !\sudokuBoard[0][0][3]~q  & ( (!\sudokuBoard[8][4][0]~q  & (!\sudokuBoard[8][5][0]~q  & (!\sudokuBoard[7][6][0]~q  & !\sudokuBoard[8][4][1]~q ))) ) ) )

	.dataa(!\sudokuBoard[8][4][0]~q ),
	.datab(!\sudokuBoard[8][5][0]~q ),
	.datac(!\sudokuBoard[7][6][0]~q ),
	.datad(!\sudokuBoard[8][4][1]~q ),
	.datae(!\sudokuBoard[8][6][1]~q ),
	.dataf(!\sudokuBoard[0][0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~39 .extended_lut = "off";
defparam \always1~39 .lut_mask = 64'h8000000000000000;
defparam \always1~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N21
cyclonev_lcell_comb \sudokuBoard[0][3][3]~0 (
// Equation(s):
// \sudokuBoard[0][3][3]~0_combout  = ( \sudokuBoard[0][3][3]~q  & ( \fixedBoard~52_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[0][3][3]~q  & ( \fixedBoard~52_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[0][3][3]~q  & ( !\fixedBoard~52_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard~8_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[0][3][3]~q ),
	.dataf(!\fixedBoard~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][3][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][3][3]~0 .extended_lut = "off";
defparam \sudokuBoard[0][3][3]~0 .lut_mask = 64'h0000CFCF0011CEDF;
defparam \sudokuBoard[0][3][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N23
dffeas \sudokuBoard[0][3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][3][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][3][3] .is_wysiwyg = "true";
defparam \sudokuBoard[0][3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N45
cyclonev_lcell_comb \sudokuBoard[0][7][2]~0 (
// Equation(s):
// \sudokuBoard[0][7][2]~0_combout  = ( \sudokuBoard[0][7][2]~q  & ( \fixedBoard~53_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!\sudokuBoard[8][8][2]~4_combout  & state[1])) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[0][7][2]~q  
// & ( \fixedBoard~53_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[0][7][2]~q  & ( !\fixedBoard~53_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\sudokuBoard[8][8][2]~3_combout ),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[0][7][2]~q ),
	.dataf(!\fixedBoard~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][7][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][7][2]~0 .extended_lut = "off";
defparam \sudokuBoard[0][7][2]~0 .lut_mask = 64'h0000AAFF3333BBFB;
defparam \sudokuBoard[0][7][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N46
dffeas \sudokuBoard[0][7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][7][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][7][2] .is_wysiwyg = "true";
defparam \sudokuBoard[0][7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N15
cyclonev_lcell_comb \sudokuBoard[0][1][2]~0 (
// Equation(s):
// \sudokuBoard[0][1][2]~0_combout  = ( \sudokuBoard[0][1][2]~q  & ( \fixedBoard~80_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!\sudokuBoard[8][8][2]~4_combout  & state[1])) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[0][1][2]~q  
// & ( \fixedBoard~80_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[0][1][2]~q  & ( !\fixedBoard~80_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\sudokuBoard[8][8][2]~3_combout ),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[0][1][2]~q ),
	.dataf(!\fixedBoard~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][1][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][1][2]~0 .extended_lut = "off";
defparam \sudokuBoard[0][1][2]~0 .lut_mask = 64'h0000AAFF3333BBFB;
defparam \sudokuBoard[0][1][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N17
dffeas \sudokuBoard[0][1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][1][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][1][2] .is_wysiwyg = "true";
defparam \sudokuBoard[0][1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N42
cyclonev_lcell_comb \sudokuBoard[0][6][2]~0 (
// Equation(s):
// \sudokuBoard[0][6][2]~0_combout  = ( \sudokuBoard[0][6][2]~q  & ( \fixedBoard~48_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[0][6][2]~q  
// & ( \fixedBoard~48_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[0][6][2]~q  & ( !\fixedBoard~48_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\sudokuBoard[8][8][2]~3_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[0][6][2]~q ),
	.dataf(!\fixedBoard~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][6][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][6][2]~0 .extended_lut = "off";
defparam \sudokuBoard[0][6][2]~0 .lut_mask = 64'h0000AFAF3333BFBB;
defparam \sudokuBoard[0][6][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N44
dffeas \sudokuBoard[0][6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][6][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][6][2] .is_wysiwyg = "true";
defparam \sudokuBoard[0][6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N39
cyclonev_lcell_comb \sudokuBoard[0][8][3]~0 (
// Equation(s):
// \sudokuBoard[0][8][3]~0_combout  = ( \sudokuBoard[0][8][3]~q  & ( \fixedBoard~54_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[0][8][3]~q  & ( \fixedBoard~54_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[0][8][3]~q  & ( !\fixedBoard~54_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[0][8][3]~q ),
	.dataf(!\fixedBoard~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][8][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][8][3]~0 .extended_lut = "off";
defparam \sudokuBoard[0][8][3]~0 .lut_mask = 64'h0000DDDD0003DDCF;
defparam \sudokuBoard[0][8][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N40
dffeas \sudokuBoard[0][8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][8][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][8][3] .is_wysiwyg = "true";
defparam \sudokuBoard[0][8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N6
cyclonev_lcell_comb \sudokuBoard[0][2][3]~0 (
// Equation(s):
// \sudokuBoard[0][2][3]~0_combout  = ( \sudokuBoard[0][2][3]~q  & ( \sudokuBoard~8_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\fixedBoard~51_combout  & (state[1])) # (\fixedBoard~51_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[0][2][3]~q  & ( \sudokuBoard~8_combout  & ( (\fixedBoard~51_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[0][2][3]~q  & ( !\sudokuBoard~8_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\fixedBoard~51_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[0][2][3]~q ),
	.dataf(!\sudokuBoard~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][2][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][2][3]~0 .extended_lut = "off";
defparam \sudokuBoard[0][2][3]~0 .lut_mask = 64'h0000FF330005FF27;
defparam \sudokuBoard[0][2][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N8
dffeas \sudokuBoard[0][2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][2][3] .is_wysiwyg = "true";
defparam \sudokuBoard[0][2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N30
cyclonev_lcell_comb \always1~40 (
// Equation(s):
// \always1~40_combout  = ( !\sudokuBoard[0][8][3]~q  & ( !\sudokuBoard[0][2][3]~q  & ( (!\sudokuBoard[0][3][3]~q  & (!\sudokuBoard[0][7][2]~q  & (!\sudokuBoard[0][1][2]~q  & !\sudokuBoard[0][6][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[0][3][3]~q ),
	.datab(!\sudokuBoard[0][7][2]~q ),
	.datac(!\sudokuBoard[0][1][2]~q ),
	.datad(!\sudokuBoard[0][6][2]~q ),
	.datae(!\sudokuBoard[0][8][3]~q ),
	.dataf(!\sudokuBoard[0][2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~40 .extended_lut = "off";
defparam \always1~40 .lut_mask = 64'h8000000000000000;
defparam \always1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N54
cyclonev_lcell_comb \sudokuBoard[1][5][3]~0 (
// Equation(s):
// \sudokuBoard[1][5][3]~0_combout  = ( \sudokuBoard[1][5][3]~q  & ( \fixedBoard~66_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[1][5][3]~q  & ( \fixedBoard~66_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[1][5][3]~q  & ( !\fixedBoard~66_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[1][5][3]~q ),
	.dataf(!\fixedBoard~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][5][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][5][3]~0 .extended_lut = "off";
defparam \sudokuBoard[1][5][3]~0 .lut_mask = 64'h0000FF550003FF53;
defparam \sudokuBoard[1][5][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N55
dffeas \sudokuBoard[1][5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][5][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][5][3] .is_wysiwyg = "true";
defparam \sudokuBoard[1][5][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N3
cyclonev_lcell_comb \sudokuBoard[1][2][2]~0 (
// Equation(s):
// \sudokuBoard[1][2][2]~0_combout  = ( \sudokuBoard[1][2][2]~q  & ( \fixedBoard~50_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[1][2][2]~q  
// & ( \fixedBoard~50_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[1][2][2]~q  & ( !\fixedBoard~50_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!\sudokuBoard[8][8][2]~3_combout ),
	.datae(!\sudokuBoard[1][2][2]~q ),
	.dataf(!\fixedBoard~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][2][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][2][2]~0 .extended_lut = "off";
defparam \sudokuBoard[1][2][2]~0 .lut_mask = 64'h0000BBBB00FFBAFF;
defparam \sudokuBoard[1][2][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N4
dffeas \sudokuBoard[1][2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][2][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][2][2] .is_wysiwyg = "true";
defparam \sudokuBoard[1][2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N57
cyclonev_lcell_comb \sudokuBoard[1][7][3]~0 (
// Equation(s):
// \sudokuBoard[1][7][3]~0_combout  = ( \sudokuBoard[1][7][3]~q  & ( \fixedBoard~25_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[1][7][3]~q  & ( \fixedBoard~25_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[1][7][3]~q  & ( !\fixedBoard~25_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[1][7][3]~q ),
	.dataf(!\fixedBoard~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][7][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][7][3]~0 .extended_lut = "off";
defparam \sudokuBoard[1][7][3]~0 .lut_mask = 64'h0000CCFF0101CDFD;
defparam \sudokuBoard[1][7][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N58
dffeas \sudokuBoard[1][7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][7][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][7][3] .is_wysiwyg = "true";
defparam \sudokuBoard[1][7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N54
cyclonev_lcell_comb \sudokuBoard[1][3][3]~0 (
// Equation(s):
// \sudokuBoard[1][3][3]~0_combout  = ( \sudokuBoard[1][3][3]~q  & ( \fixedBoard~42_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[1][3][3]~q  & ( \fixedBoard~42_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[1][3][3]~q  & ( !\fixedBoard~42_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[1][3][3]~q ),
	.dataf(!\fixedBoard~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][3][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][3][3]~0 .extended_lut = "off";
defparam \sudokuBoard[1][3][3]~0 .lut_mask = 64'h0000BBBB0005BBAF;
defparam \sudokuBoard[1][3][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N55
dffeas \sudokuBoard[1][3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][3][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][3][3] .is_wysiwyg = "true";
defparam \sudokuBoard[1][3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N54
cyclonev_lcell_comb \sudokuBoard[1][6][3]~0 (
// Equation(s):
// \sudokuBoard[1][6][3]~0_combout  = ( \sudokuBoard[1][6][3]~q  & ( \fixedBoard~24_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[1][6][3]~q  & ( \fixedBoard~24_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[1][6][3]~q  & ( !\fixedBoard~24_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[1][6][3]~q ),
	.dataf(!\fixedBoard~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][6][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][6][3]~0 .extended_lut = "off";
defparam \sudokuBoard[1][6][3]~0 .lut_mask = 64'h0000FF550003FF53;
defparam \sudokuBoard[1][6][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N55
dffeas \sudokuBoard[1][6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][6][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][6][3] .is_wysiwyg = "true";
defparam \sudokuBoard[1][6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N0
cyclonev_lcell_comb \always1~41 (
// Equation(s):
// \always1~41_combout  = ( !\sudokuBoard[1][6][3]~q  & ( (!\sudokuBoard[1][5][3]~q  & (!\sudokuBoard[1][2][2]~q  & (!\sudokuBoard[1][7][3]~q  & !\sudokuBoard[1][3][3]~q ))) ) )

	.dataa(!\sudokuBoard[1][5][3]~q ),
	.datab(!\sudokuBoard[1][2][2]~q ),
	.datac(!\sudokuBoard[1][7][3]~q ),
	.datad(!\sudokuBoard[1][3][3]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[1][6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~41 .extended_lut = "off";
defparam \always1~41 .lut_mask = 64'h8000800000000000;
defparam \always1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N0
cyclonev_lcell_comb \sudokuBoard[3][8][3]~0 (
// Equation(s):
// \sudokuBoard[3][8][3]~0_combout  = ( \sudokuBoard[3][8][3]~q  & ( \fixedBoard~63_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[3][8][3]~q  & ( \fixedBoard~63_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[3][8][3]~q  & ( !\fixedBoard~63_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\sudokuBoard~8_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[3][8][3]~q ),
	.dataf(!\fixedBoard~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][8][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][8][3]~0 .extended_lut = "off";
defparam \sudokuBoard[3][8][3]~0 .lut_mask = 64'h0000AAFF0101ABEF;
defparam \sudokuBoard[3][8][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N1
dffeas \sudokuBoard[3][8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][8][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][8][3] .is_wysiwyg = "true";
defparam \sudokuBoard[3][8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N21
cyclonev_lcell_comb \sudokuBoard[3][6][3]~0 (
// Equation(s):
// \sudokuBoard[3][6][3]~0_combout  = ( \sudokuBoard[3][6][3]~q  & ( \sudokuBoard~8_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\fixedBoard~39_combout  & (state[1])) # (\fixedBoard~39_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[3][6][3]~q  & ( \sudokuBoard~8_combout  & ( (\fixedBoard~39_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[3][6][3]~q  & ( !\sudokuBoard~8_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\fixedBoard~39_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[3][6][3]~q ),
	.dataf(!\sudokuBoard~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][6][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][6][3]~0 .extended_lut = "off";
defparam \sudokuBoard[3][6][3]~0 .lut_mask = 64'h0000F3F30005F2F7;
defparam \sudokuBoard[3][6][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y9_N22
dffeas \sudokuBoard[3][6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][6][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][6][3] .is_wysiwyg = "true";
defparam \sudokuBoard[3][6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N15
cyclonev_lcell_comb \sudokuBoard[3][7][3]~0 (
// Equation(s):
// \sudokuBoard[3][7][3]~0_combout  = ( \sudokuBoard[3][7][3]~q  & ( \fixedBoard~21_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[3][7][3]~q  & ( \fixedBoard~21_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[3][7][3]~q  & ( !\fixedBoard~21_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[3][7][3]~q ),
	.dataf(!\fixedBoard~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][7][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][7][3]~0 .extended_lut = "off";
defparam \sudokuBoard[3][7][3]~0 .lut_mask = 64'h0000BBBB0005BABF;
defparam \sudokuBoard[3][7][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N16
dffeas \sudokuBoard[3][7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][7][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][7][3] .is_wysiwyg = "true";
defparam \sudokuBoard[3][7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N21
cyclonev_lcell_comb \sudokuBoard[3][7][2]~0 (
// Equation(s):
// \sudokuBoard[3][7][2]~0_combout  = ( \sudokuBoard[3][7][2]~q  & ( \fixedBoard~21_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[3][7][2]~q  
// & ( \fixedBoard~21_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[3][7][2]~q  & ( !\fixedBoard~21_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!\sudokuBoard[8][8][2]~3_combout ),
	.datae(!\sudokuBoard[3][7][2]~q ),
	.dataf(!\fixedBoard~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][7][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][7][2]~0 .extended_lut = "off";
defparam \sudokuBoard[3][7][2]~0 .lut_mask = 64'h0000BBBB00FFBAFF;
defparam \sudokuBoard[3][7][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N22
dffeas \sudokuBoard[3][7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][7][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][7][2] .is_wysiwyg = "true";
defparam \sudokuBoard[3][7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y9_N3
cyclonev_lcell_comb \sudokuBoard[4][0][3]~0 (
// Equation(s):
// \sudokuBoard[4][0][3]~0_combout  = ( \sudokuBoard[4][0][3]~q  & ( \sudokuBoard~8_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\fixedBoard~40_combout  & (state[1])) # (\fixedBoard~40_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[4][0][3]~q  & ( \sudokuBoard~8_combout  & ( (\fixedBoard~40_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[4][0][3]~q  & ( !\sudokuBoard~8_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\fixedBoard~40_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[4][0][3]~q ),
	.dataf(!\sudokuBoard~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][0][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][0][3]~0 .extended_lut = "off";
defparam \sudokuBoard[4][0][3]~0 .lut_mask = 64'h0000CFCF0011CEDF;
defparam \sudokuBoard[4][0][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y9_N5
dffeas \sudokuBoard[4][0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][0][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][0][3] .is_wysiwyg = "true";
defparam \sudokuBoard[4][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N30
cyclonev_lcell_comb \always1~42 (
// Equation(s):
// \always1~42_combout  = ( !\sudokuBoard[3][7][2]~q  & ( !\sudokuBoard[4][0][3]~q  & ( (!\sudokuBoard[3][8][3]~q  & (!\sudokuBoard[3][6][3]~q  & !\sudokuBoard[3][7][3]~q )) ) ) )

	.dataa(!\sudokuBoard[3][8][3]~q ),
	.datab(!\sudokuBoard[3][6][3]~q ),
	.datac(!\sudokuBoard[3][7][3]~q ),
	.datad(gnd),
	.datae(!\sudokuBoard[3][7][2]~q ),
	.dataf(!\sudokuBoard[4][0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~42 .extended_lut = "off";
defparam \always1~42 .lut_mask = 64'h8080000000000000;
defparam \always1~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N51
cyclonev_lcell_comb \sudokuBoard[3][2][2]~0 (
// Equation(s):
// \sudokuBoard[3][2][2]~0_combout  = ( \sudokuBoard[3][2][2]~q  & ( \fixedBoard~72_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[3][2][2]~q  
// & ( \fixedBoard~72_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[3][2][2]~q  & ( !\fixedBoard~72_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!\sudokuBoard[8][8][2]~3_combout ),
	.datae(!\sudokuBoard[3][2][2]~q ),
	.dataf(!\fixedBoard~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][2][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][2][2]~0 .extended_lut = "off";
defparam \sudokuBoard[3][2][2]~0 .lut_mask = 64'h0000BBBB00FFBAFF;
defparam \sudokuBoard[3][2][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N52
dffeas \sudokuBoard[3][2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][2][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][2][2] .is_wysiwyg = "true";
defparam \sudokuBoard[3][2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N36
cyclonev_lcell_comb \sudokuBoard[3][4][3]~0 (
// Equation(s):
// \sudokuBoard[3][4][3]~0_combout  = ( \sudokuBoard[3][4][3]~q  & ( \fixedBoard~32_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[3][4][3]~q  & ( \fixedBoard~32_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[3][4][3]~q  & ( !\fixedBoard~32_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[3][4][3]~q ),
	.dataf(!\fixedBoard~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][4][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][4][3]~0 .extended_lut = "off";
defparam \sudokuBoard[3][4][3]~0 .lut_mask = 64'h0000FF550003FF53;
defparam \sudokuBoard[3][4][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N37
dffeas \sudokuBoard[3][4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][4][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][4][3] .is_wysiwyg = "true";
defparam \sudokuBoard[3][4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N30
cyclonev_lcell_comb \sudokuBoard[3][5][3]~0 (
// Equation(s):
// \sudokuBoard[3][5][3]~0_combout  = ( \sudokuBoard[3][5][3]~q  & ( \sudokuBoard~8_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\fixedBoard~20_combout  & ((state[1]))) # (\fixedBoard~20_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[3][5][3]~q  & ( \sudokuBoard~8_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\fixedBoard~20_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[3][5][3]~q  & ( !\sudokuBoard~8_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!\fixedBoard~20_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[3][5][3]~q ),
	.dataf(!\sudokuBoard~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][5][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][5][3]~0 .extended_lut = "off";
defparam \sudokuBoard[3][5][3]~0 .lut_mask = 64'h0000F0FF0101F1FD;
defparam \sudokuBoard[3][5][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N31
dffeas \sudokuBoard[3][5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][5][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][5][3] .is_wysiwyg = "true";
defparam \sudokuBoard[3][5][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N24
cyclonev_lcell_comb \sudokuBoard[3][3][3]~0 (
// Equation(s):
// \sudokuBoard[3][3][3]~0_combout  = ( \sudokuBoard[3][3][3]~q  & ( \sudokuBoard[2][7][3]~0_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((\fixedBoard~31_combout  & \sudokuBoard~8_combout ))) # (state[1]) ) ) ) # ( !\sudokuBoard[3][3][3]~q  & ( 
// \sudokuBoard[2][7][3]~0_combout  & ( (\fixedBoard~31_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[3][3][3]~q  & ( !\sudokuBoard[2][7][3]~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1] & 
// ((!\fixedBoard~31_combout ) # (!\sudokuBoard~8_combout )))) ) ) )

	.dataa(!\fixedBoard~31_combout ),
	.datab(!\sudokuBoard~8_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[3][3][3]~q ),
	.dataf(!\sudokuBoard[2][7][3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][3][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][3][3]~0 .extended_lut = "off";
defparam \sudokuBoard[3][3][3]~0 .lut_mask = 64'h0000FF0E0011FF1F;
defparam \sudokuBoard[3][3][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N25
dffeas \sudokuBoard[3][3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][3][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][3][3] .is_wysiwyg = "true";
defparam \sudokuBoard[3][3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N18
cyclonev_lcell_comb \sudokuBoard[3][1][3]~0 (
// Equation(s):
// \sudokuBoard[3][1][3]~0_combout  = ( \sudokuBoard[3][1][3]~q  & ( \sudokuBoard[2][7][3]~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\fixedBoard~30_combout  & \sudokuBoard~8_combout )) # (state[1])) ) ) ) # ( !\sudokuBoard[3][1][3]~q  & ( 
// \sudokuBoard[2][7][3]~0_combout  & ( (\fixedBoard~30_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[3][1][3]~q  & ( !\sudokuBoard[2][7][3]~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((state[1] & 
// ((!\fixedBoard~30_combout ) # (!\sudokuBoard~8_combout )))) ) ) )

	.dataa(!\fixedBoard~30_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[3][1][3]~q ),
	.dataf(!\sudokuBoard[2][7][3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][1][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][1][3]~0 .extended_lut = "off";
defparam \sudokuBoard[3][1][3]~0 .lut_mask = 64'h0000CFCE0011CFDF;
defparam \sudokuBoard[3][1][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N19
dffeas \sudokuBoard[3][1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][1][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][1][3] .is_wysiwyg = "true";
defparam \sudokuBoard[3][1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N6
cyclonev_lcell_comb \always1~43 (
// Equation(s):
// \always1~43_combout  = ( !\sudokuBoard[3][1][3]~q  & ( (!\sudokuBoard[3][2][2]~q  & (!\sudokuBoard[3][4][3]~q  & (!\sudokuBoard[3][5][3]~q  & !\sudokuBoard[3][3][3]~q ))) ) )

	.dataa(!\sudokuBoard[3][2][2]~q ),
	.datab(!\sudokuBoard[3][4][3]~q ),
	.datac(!\sudokuBoard[3][5][3]~q ),
	.datad(!\sudokuBoard[3][3][3]~q ),
	.datae(!\sudokuBoard[3][1][3]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~43 .extended_lut = "off";
defparam \always1~43 .lut_mask = 64'h8000000080000000;
defparam \always1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N18
cyclonev_lcell_comb \sudokuBoard[1][1][3]~0 (
// Equation(s):
// \sudokuBoard[1][1][3]~0_combout  = ( \sudokuBoard[1][1][3]~q  & ( \fixedBoard~65_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[1][1][3]~q  & ( \fixedBoard~65_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[1][1][3]~q  & ( !\fixedBoard~65_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard~8_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[1][1][3]~q ),
	.dataf(!\fixedBoard~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][1][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][1][3]~0 .extended_lut = "off";
defparam \sudokuBoard[1][1][3]~0 .lut_mask = 64'h0000CCFF0101CDEF;
defparam \sudokuBoard[1][1][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N19
dffeas \sudokuBoard[1][1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][1][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][1][3] .is_wysiwyg = "true";
defparam \sudokuBoard[1][1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N39
cyclonev_lcell_comb \sudokuBoard[3][0][2]~0 (
// Equation(s):
// \sudokuBoard[3][0][2]~0_combout  = ( \sudokuBoard[3][0][2]~q  & ( \fixedBoard~70_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[3][0][2]~q  
// & ( \fixedBoard~70_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[3][0][2]~q  & ( !\fixedBoard~70_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!\sudokuBoard[8][8][2]~3_combout ),
	.datae(!\sudokuBoard[3][0][2]~q ),
	.dataf(!\fixedBoard~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][0][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][0][2]~0 .extended_lut = "off";
defparam \sudokuBoard[3][0][2]~0 .lut_mask = 64'h0000BBBB00FFBAFF;
defparam \sudokuBoard[3][0][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N40
dffeas \sudokuBoard[3][0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][0][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][0][2] .is_wysiwyg = "true";
defparam \sudokuBoard[3][0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N54
cyclonev_lcell_comb \sudokuBoard[3][5][2]~0 (
// Equation(s):
// \sudokuBoard[3][5][2]~0_combout  = ( \sudokuBoard[3][5][2]~q  & ( state[1] & ( ((!\sudokuBoard[8][8][2]~4_combout ) # ((!\sudokuBoard[8][8][2]~1_combout ) # (!\fixedBoard~20_combout ))) # (\sudokuBoard[8][8][2]~3_combout ) ) ) ) # ( 
// !\sudokuBoard[3][5][2]~q  & ( state[1] & ( (\sudokuBoard[8][8][2]~3_combout  & \fixedBoard~20_combout ) ) ) ) # ( \sudokuBoard[3][5][2]~q  & ( !state[1] & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((\sudokuBoard[8][8][2]~3_combout  & \fixedBoard~20_combout 
// )) ) ) ) # ( !\sudokuBoard[3][5][2]~q  & ( !state[1] & ( (\sudokuBoard[8][8][2]~3_combout  & \fixedBoard~20_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~3_combout ),
	.datab(!\sudokuBoard[8][8][2]~4_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\fixedBoard~20_combout ),
	.datae(!\sudokuBoard[3][5][2]~q ),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][5][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][5][2]~0 .extended_lut = "off";
defparam \sudokuBoard[3][5][2]~0 .lut_mask = 64'h0055F0F50055FFFD;
defparam \sudokuBoard[3][5][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N55
dffeas \sudokuBoard[3][5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][5][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][5][2] .is_wysiwyg = "true";
defparam \sudokuBoard[3][5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N15
cyclonev_lcell_comb \always1~44 (
// Equation(s):
// \always1~44_combout  = ( !\sudokuBoard[3][0][2]~q  & ( !\sudokuBoard[3][5][2]~q  & ( (\always1~41_combout  & (\always1~42_combout  & (\always1~43_combout  & !\sudokuBoard[1][1][3]~q ))) ) ) )

	.dataa(!\always1~41_combout ),
	.datab(!\always1~42_combout ),
	.datac(!\always1~43_combout ),
	.datad(!\sudokuBoard[1][1][3]~q ),
	.datae(!\sudokuBoard[3][0][2]~q ),
	.dataf(!\sudokuBoard[3][5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~44 .extended_lut = "off";
defparam \always1~44 .lut_mask = 64'h0100000000000000;
defparam \always1~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N9
cyclonev_lcell_comb \sudokuBoard~164 (
// Equation(s):
// \sudokuBoard~164_combout  = (\sudokuBoard[7][3][0]~q ) # (\fixedBoard~57_combout )

	.dataa(gnd),
	.datab(!\fixedBoard~57_combout ),
	.datac(!\sudokuBoard[7][3][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~164 .extended_lut = "off";
defparam \sudokuBoard~164 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \sudokuBoard~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N8
dffeas \sudokuBoard[7][3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~163_combout ),
	.asdata(\sudokuBoard~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][3][0] .is_wysiwyg = "true";
defparam \sudokuBoard[7][3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N18
cyclonev_lcell_comb \sudokuBoard~162 (
// Equation(s):
// \sudokuBoard~162_combout  = ( \sudokuBoard~9_combout  & ( \fixedBoard~57_combout  & ( (\sudokuBoard~10_combout  & (!sw_press[4] & ((\sudokuBoard[7][3][0]~q ) # (sw_press[9])))) ) ) ) # ( !\sudokuBoard~9_combout  & ( \fixedBoard~57_combout  & ( 
// !sw_press[4] ) ) ) # ( \sudokuBoard~9_combout  & ( !\fixedBoard~57_combout  & ( \sudokuBoard[7][3][0]~q  ) ) ) # ( !\sudokuBoard~9_combout  & ( !\fixedBoard~57_combout  & ( \sudokuBoard[7][3][0]~q  ) ) )

	.dataa(!\sudokuBoard~10_combout ),
	.datab(!sw_press[4]),
	.datac(!sw_press[9]),
	.datad(!\sudokuBoard[7][3][0]~q ),
	.datae(!\sudokuBoard~9_combout ),
	.dataf(!\fixedBoard~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~162 .extended_lut = "off";
defparam \sudokuBoard~162 .lut_mask = 64'h00FF00FFCCCC0444;
defparam \sudokuBoard~162 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N6
cyclonev_lcell_comb \sudokuBoard~163 (
// Equation(s):
// \sudokuBoard~163_combout  = ( sw_press[3] & ( (!\fixedBoard~57_combout  & ((\sudokuBoard[7][3][0]~q ))) # (\fixedBoard~57_combout  & (!sw_press[2])) ) ) # ( !sw_press[3] & ( (!sw_press[2] & (((\sudokuBoard~162_combout )))) # (sw_press[2] & 
// (!\fixedBoard~57_combout  & ((\sudokuBoard[7][3][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!\fixedBoard~57_combout ),
	.datac(!\sudokuBoard~162_combout ),
	.datad(!\sudokuBoard[7][3][0]~q ),
	.datae(gnd),
	.dataf(!sw_press[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~163 .extended_lut = "off";
defparam \sudokuBoard~163 .lut_mask = 64'h0A4E0A4E22EE22EE;
defparam \sudokuBoard~163 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N7
dffeas \sudokuBoard[7][3][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~163_combout ),
	.asdata(\sudokuBoard~164_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][3][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][3][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][3][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N48
cyclonev_lcell_comb \sudokuBoard~165 (
// Equation(s):
// \sudokuBoard~165_combout  = ( \sudokuBoard[7][1][1]~q  & ( \fixedBoard~78_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[7][1][1]~q  & ( \fixedBoard~78_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[7][1][1]~q  & ( !\fixedBoard~78_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~19_combout ),
	.datad(!\sudokuBoard~20_combout ),
	.datae(!\sudokuBoard[7][1][1]~q ),
	.dataf(!\fixedBoard~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~165 .extended_lut = "off";
defparam \sudokuBoard~165 .lut_mask = 64'h0000F2F3F0F0F0F3;
defparam \sudokuBoard~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N54
cyclonev_lcell_comb \sudokuBoard~166 (
// Equation(s):
// \sudokuBoard~166_combout  = ( !\fixedBoard~78_combout  & ( \sudokuBoard[7][1][1]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[7][1][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~166 .extended_lut = "off";
defparam \sudokuBoard~166 .lut_mask = 64'h3333333300000000;
defparam \sudokuBoard~166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N49
dffeas \sudokuBoard[7][1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~165_combout ),
	.asdata(\sudokuBoard~166_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][1][1] .is_wysiwyg = "true";
defparam \sudokuBoard[7][1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N21
cyclonev_lcell_comb \sudokuBoard[2][1][1]~0 (
// Equation(s):
// \sudokuBoard[2][1][1]~0_combout  = ( \sudokuBoard[2][1][1]~q  & ( \fixedBoard~67_combout  & ( (!state[0] & (((\sudokuBoard~28_combout )) # (\sudokuBoard~27_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( !\sudokuBoard[2][1][1]~q  & ( 
// \fixedBoard~67_combout  & ( (!state[0] & (\sudokuBoard~27_combout )) # (state[0] & ((\Decoder0~0_combout ))) ) ) ) # ( \sudokuBoard[2][1][1]~q  & ( !\fixedBoard~67_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[2][1][1]~q  & ( 
// !\fixedBoard~67_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!\Decoder0~0_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[2][1][1]~q ),
	.dataf(!\fixedBoard~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][1][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][1][1]~0 .extended_lut = "off";
defparam \sudokuBoard[2][1][1]~0 .lut_mask = 64'h000FFF0F550F770F;
defparam \sudokuBoard[2][1][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N22
dffeas \sudokuBoard[2][1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][1][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][1][1] .is_wysiwyg = "true";
defparam \sudokuBoard[2][1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N18
cyclonev_lcell_comb \sudokuBoard~167 (
// Equation(s):
// \sudokuBoard~167_combout  = ( \sudokuBoard[7][0][0]~q  & ( \fixedBoard~4_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[7][0][0]~q  & ( \fixedBoard~4_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[7][0][0]~q  & ( !\fixedBoard~4_combout  ) )

	.dataa(!sw_press[4]),
	.datab(!\sudokuBoard~9_combout ),
	.datac(!sw_press[9]),
	.datad(!\sudokuBoard~10_combout ),
	.datae(!\sudokuBoard[7][0][0]~q ),
	.dataf(!\fixedBoard~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~167 .extended_lut = "off";
defparam \sudokuBoard~167 .lut_mask = 64'h0000FFFF888A88AA;
defparam \sudokuBoard~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N12
cyclonev_lcell_comb \sudokuBoard~168 (
// Equation(s):
// \sudokuBoard~168_combout  = ( sw_press[3] & ( (!\fixedBoard~4_combout  & ((\sudokuBoard[7][0][0]~q ))) # (\fixedBoard~4_combout  & (!sw_press[2])) ) ) # ( !sw_press[3] & ( (!sw_press[2] & (((\sudokuBoard~167_combout )))) # (sw_press[2] & 
// (!\fixedBoard~4_combout  & ((\sudokuBoard[7][0][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!\fixedBoard~4_combout ),
	.datac(!\sudokuBoard~167_combout ),
	.datad(!\sudokuBoard[7][0][0]~q ),
	.datae(gnd),
	.dataf(!sw_press[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~168 .extended_lut = "off";
defparam \sudokuBoard~168 .lut_mask = 64'h0A4E0A4E22EE22EE;
defparam \sudokuBoard~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N15
cyclonev_lcell_comb \sudokuBoard~169 (
// Equation(s):
// \sudokuBoard~169_combout  = (\sudokuBoard[7][0][0]~q ) # (\fixedBoard~4_combout )

	.dataa(gnd),
	.datab(!\fixedBoard~4_combout ),
	.datac(gnd),
	.datad(!\sudokuBoard[7][0][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~169 .extended_lut = "off";
defparam \sudokuBoard~169 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \sudokuBoard~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N13
dffeas \sudokuBoard[7][0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~168_combout ),
	.asdata(\sudokuBoard~169_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][0][0] .is_wysiwyg = "true";
defparam \sudokuBoard[7][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N30
cyclonev_lcell_comb \sudokuBoard[7][8][1]~0 (
// Equation(s):
// \sudokuBoard[7][8][1]~0_combout  = ( \sudokuBoard[7][8][1]~q  & ( \fixedBoard~77_combout  & ( (!state[0] & (((\sudokuBoard~27_combout ) # (\sudokuBoard~28_combout )))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( !\sudokuBoard[7][8][1]~q  & ( 
// \fixedBoard~77_combout  & ( (!state[0] & ((\sudokuBoard~27_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[7][8][1]~q  & ( !\fixedBoard~77_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[7][8][1]~q  & ( 
// !\fixedBoard~77_combout  & ( (state[0] & \Decoder0~0_combout ) ) ) )

	.dataa(!state[0]),
	.datab(!\Decoder0~0_combout ),
	.datac(!\sudokuBoard~28_combout ),
	.datad(!\sudokuBoard~27_combout ),
	.datae(!\sudokuBoard[7][8][1]~q ),
	.dataf(!\fixedBoard~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][8][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][8][1]~0 .extended_lut = "off";
defparam \sudokuBoard[7][8][1]~0 .lut_mask = 64'h1111BBBB11BB1BBB;
defparam \sudokuBoard[7][8][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N31
dffeas \sudokuBoard[7][8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][8][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][8][1] .is_wysiwyg = "true";
defparam \sudokuBoard[7][8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N6
cyclonev_lcell_comb \always1~38 (
// Equation(s):
// \always1~38_combout  = ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( \sudokuBoard[7][8][1]~q  & ( (!\sudokuBoard[7][3][0]~DUPLICATE_q  & (!\sudokuBoard[7][1][1]~q  & (\sudokuBoard[2][1][1]~q  & !\sudokuBoard[7][0][0]~q ))) ) ) ) # ( 
// !\solutionBoard[0][4][3]~DUPLICATE_q  & ( !\sudokuBoard[7][8][1]~q  & ( (!\sudokuBoard[7][3][0]~DUPLICATE_q  & (!\sudokuBoard[7][1][1]~q  & (!\sudokuBoard[2][1][1]~q  & !\sudokuBoard[7][0][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[7][3][0]~DUPLICATE_q ),
	.datab(!\sudokuBoard[7][1][1]~q ),
	.datac(!\sudokuBoard[2][1][1]~q ),
	.datad(!\sudokuBoard[7][0][0]~q ),
	.datae(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.dataf(!\sudokuBoard[7][8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~38 .extended_lut = "off";
defparam \always1~38 .lut_mask = 64'h8000000000000800;
defparam \always1~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N24
cyclonev_lcell_comb \sudokuBoard[7][8][3]~0 (
// Equation(s):
// \sudokuBoard[7][8][3]~0_combout  = ( \sudokuBoard[7][8][3]~q  & ( \fixedBoard~77_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[7][8][3]~q  & ( \fixedBoard~77_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[7][8][3]~q  & ( !\fixedBoard~77_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[7][8][3]~q ),
	.dataf(!\fixedBoard~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][8][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][8][3]~0 .extended_lut = "off";
defparam \sudokuBoard[7][8][3]~0 .lut_mask = 64'h0000F5F50003F5F3;
defparam \sudokuBoard[7][8][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N26
dffeas \sudokuBoard[7][8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][8][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][8][3] .is_wysiwyg = "true";
defparam \sudokuBoard[7][8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N9
cyclonev_lcell_comb \sudokuBoard[7][1][2]~0 (
// Equation(s):
// \sudokuBoard[7][1][2]~0_combout  = ( \sudokuBoard[7][1][2]~q  & ( \fixedBoard~78_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[7][1][2]~q  
// & ( \fixedBoard~78_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[7][1][2]~q  & ( !\fixedBoard~78_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!\sudokuBoard[8][8][2]~3_combout ),
	.datae(!\sudokuBoard[7][1][2]~q ),
	.dataf(!\fixedBoard~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][1][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][1][2]~0 .extended_lut = "off";
defparam \sudokuBoard[7][1][2]~0 .lut_mask = 64'h0000DDDD00FFDCFF;
defparam \sudokuBoard[7][1][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N11
dffeas \sudokuBoard[7][1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][1][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][1][2] .is_wysiwyg = "true";
defparam \sudokuBoard[7][1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N33
cyclonev_lcell_comb \sudokuBoard[7][2][3]~0 (
// Equation(s):
// \sudokuBoard[7][2][3]~0_combout  = ( \sudokuBoard[7][2][3]~q  & ( \fixedBoard~18_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[7][2][3]~q  & ( \fixedBoard~18_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[7][2][3]~q  & ( !\fixedBoard~18_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard~8_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[7][2][3]~q ),
	.dataf(!\fixedBoard~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][2][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][2][3]~0 .extended_lut = "off";
defparam \sudokuBoard[7][2][3]~0 .lut_mask = 64'h0000FF550003FF47;
defparam \sudokuBoard[7][2][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N35
dffeas \sudokuBoard[7][2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][2][3] .is_wysiwyg = "true";
defparam \sudokuBoard[7][2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N31
dffeas \sudokuBoard[7][0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][0][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][0][3] .is_wysiwyg = "true";
defparam \sudokuBoard[7][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N30
cyclonev_lcell_comb \sudokuBoard[7][0][3]~0 (
// Equation(s):
// \sudokuBoard[7][0][3]~0_combout  = ( \sudokuBoard[7][0][3]~q  & ( \fixedBoard~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[7][0][3]~q  & ( \fixedBoard~4_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[7][0][3]~q  & ( !\fixedBoard~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout 
// ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard~8_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[7][0][3]~q ),
	.dataf(!\fixedBoard~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][0][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][0][3]~0 .extended_lut = "off";
defparam \sudokuBoard[7][0][3]~0 .lut_mask = 64'h0000F5F50003F4F7;
defparam \sudokuBoard[7][0][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N32
dffeas \sudokuBoard[7][0][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][0][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][0][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][0][3]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][0][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N51
cyclonev_lcell_comb \sudokuBoard[7][7][3]~0 (
// Equation(s):
// \sudokuBoard[7][7][3]~0_combout  = ( \sudokuBoard[7][7][3]~q  & ( \fixedBoard~14_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[7][7][3]~q  & ( \fixedBoard~14_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[7][7][3]~q  & ( !\fixedBoard~14_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard~8_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[7][7][3]~q ),
	.dataf(!\fixedBoard~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][7][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][7][3]~0 .extended_lut = "off";
defparam \sudokuBoard[7][7][3]~0 .lut_mask = 64'h0000FF550003FF47;
defparam \sudokuBoard[7][7][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N52
dffeas \sudokuBoard[7][7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][7][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][7][3] .is_wysiwyg = "true";
defparam \sudokuBoard[7][7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N6
cyclonev_lcell_comb \sudokuBoard[7][7][2]~0 (
// Equation(s):
// \sudokuBoard[7][7][2]~0_combout  = ( \sudokuBoard[7][7][2]~q  & ( \fixedBoard~14_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[7][7][2]~q  
// & ( \fixedBoard~14_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[7][7][2]~q  & ( !\fixedBoard~14_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard[8][8][2]~3_combout ),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[7][7][2]~q ),
	.dataf(!\fixedBoard~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][7][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][7][2]~0 .extended_lut = "off";
defparam \sudokuBoard[7][7][2]~0 .lut_mask = 64'h0000DDDD0F0FDFCF;
defparam \sudokuBoard[7][7][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N8
dffeas \sudokuBoard[7][7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][7][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][7][2] .is_wysiwyg = "true";
defparam \sudokuBoard[7][7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N0
cyclonev_lcell_comb \always1~34 (
// Equation(s):
// \always1~34_combout  = ( !\sudokuBoard[7][7][3]~q  & ( !\sudokuBoard[7][7][2]~q  & ( (!\sudokuBoard[7][8][3]~q  & (!\sudokuBoard[7][1][2]~q  & (!\sudokuBoard[7][2][3]~q  & !\sudokuBoard[7][0][3]~DUPLICATE_q ))) ) ) )

	.dataa(!\sudokuBoard[7][8][3]~q ),
	.datab(!\sudokuBoard[7][1][2]~q ),
	.datac(!\sudokuBoard[7][2][3]~q ),
	.datad(!\sudokuBoard[7][0][3]~DUPLICATE_q ),
	.datae(!\sudokuBoard[7][7][3]~q ),
	.dataf(!\sudokuBoard[7][7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~34 .extended_lut = "off";
defparam \always1~34 .lut_mask = 64'h8000000000000000;
defparam \always1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N48
cyclonev_lcell_comb \sudokuBoard[8][0][2]~0 (
// Equation(s):
// \sudokuBoard[8][0][2]~0_combout  = ( \sudokuBoard[8][0][2]~q  & ( \fixedBoard~15_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((state[1] & !\sudokuBoard[8][8][2]~4_combout ))) # (\sudokuBoard[8][8][2]~3_combout ) ) ) ) # ( !\sudokuBoard[8][0][2]~q  
// & ( \fixedBoard~15_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[8][0][2]~q  & ( !\fixedBoard~15_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~3_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[8][0][2]~q ),
	.dataf(!\fixedBoard~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][0][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][0][2]~0 .extended_lut = "off";
defparam \sudokuBoard[8][0][2]~0 .lut_mask = 64'h0000FF335555FF75;
defparam \sudokuBoard[8][0][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N50
dffeas \sudokuBoard[8][0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][0][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][0][2] .is_wysiwyg = "true";
defparam \sudokuBoard[8][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N54
cyclonev_lcell_comb \sudokuBoard[8][2][3]~0 (
// Equation(s):
// \sudokuBoard[8][2][3]~0_combout  = ( \sudokuBoard[8][2][3]~q  & ( \fixedBoard~6_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[8][2][3]~q  & ( \fixedBoard~6_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[8][2][3]~q  & ( !\fixedBoard~6_combout  & ( (!\sudokuBoard[8][8][2]~1_combout 
// ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard~8_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[8][2][3]~q ),
	.dataf(!\fixedBoard~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][2][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][2][3]~0 .extended_lut = "off";
defparam \sudokuBoard[8][2][3]~0 .lut_mask = 64'h0000F5F50003F4F7;
defparam \sudokuBoard[8][2][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N55
dffeas \sudokuBoard[8][2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][2][3] .is_wysiwyg = "true";
defparam \sudokuBoard[8][2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N51
cyclonev_lcell_comb \sudokuBoard[8][4][2]~0 (
// Equation(s):
// \sudokuBoard[8][4][2]~0_combout  = ( \sudokuBoard[8][4][2]~q  & ( \fixedBoard~79_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((state[1] & !\sudokuBoard[8][8][2]~4_combout ))) # (\sudokuBoard[8][8][2]~3_combout ) ) ) ) # ( !\sudokuBoard[8][4][2]~q  
// & ( \fixedBoard~79_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[8][4][2]~q  & ( !\fixedBoard~79_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~3_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[8][4][2]~q ),
	.dataf(!\fixedBoard~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][4][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][4][2]~0 .extended_lut = "off";
defparam \sudokuBoard[8][4][2]~0 .lut_mask = 64'h0000F3F35555F7F5;
defparam \sudokuBoard[8][4][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N53
dffeas \sudokuBoard[8][4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][4][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][4][2] .is_wysiwyg = "true";
defparam \sudokuBoard[8][4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N42
cyclonev_lcell_comb \sudokuBoard[8][7][3]~0 (
// Equation(s):
// \sudokuBoard[8][7][3]~0_combout  = ( \sudokuBoard[8][7][3]~q  & ( \fixedBoard~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[8][7][3]~q  & ( \fixedBoard~0_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[8][7][3]~q  & ( !\fixedBoard~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout 
// ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[8][7][3]~q ),
	.dataf(!\fixedBoard~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][7][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][7][3]~0 .extended_lut = "off";
defparam \sudokuBoard[8][7][3]~0 .lut_mask = 64'h0000FF330005FF35;
defparam \sudokuBoard[8][7][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N44
dffeas \sudokuBoard[8][7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][7][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][7][3] .is_wysiwyg = "true";
defparam \sudokuBoard[8][7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N21
cyclonev_lcell_comb \sudokuBoard[8][0][3]~0 (
// Equation(s):
// \sudokuBoard[8][0][3]~0_combout  = ( \sudokuBoard[8][0][3]~q  & ( \fixedBoard~15_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[8][0][3]~q  & ( \fixedBoard~15_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[8][0][3]~q  & ( !\fixedBoard~15_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard~8_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[8][0][3]~q ),
	.dataf(!\fixedBoard~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][0][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][0][3]~0 .extended_lut = "off";
defparam \sudokuBoard[8][0][3]~0 .lut_mask = 64'h0000F3F30005F2F7;
defparam \sudokuBoard[8][0][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N23
dffeas \sudokuBoard[8][0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][0][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][0][3] .is_wysiwyg = "true";
defparam \sudokuBoard[8][0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N18
cyclonev_lcell_comb \sudokuBoard[8][3][3]~0 (
// Equation(s):
// \sudokuBoard[8][3][3]~0_combout  = ( \sudokuBoard[8][3][3]~q  & ( \fixedBoard~55_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[8][3][3]~q  & ( \fixedBoard~55_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[8][3][3]~q  & ( !\fixedBoard~55_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard~8_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[8][3][3]~q ),
	.dataf(!\fixedBoard~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][3][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][3][3]~0 .extended_lut = "off";
defparam \sudokuBoard[8][3][3]~0 .lut_mask = 64'h0000FF330005FF27;
defparam \sudokuBoard[8][3][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y9_N19
dffeas \sudokuBoard[8][3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][3][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][3][3] .is_wysiwyg = "true";
defparam \sudokuBoard[8][3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N12
cyclonev_lcell_comb \always1~35 (
// Equation(s):
// \always1~35_combout  = ( !\sudokuBoard[8][0][3]~q  & ( !\sudokuBoard[8][3][3]~q  & ( (!\sudokuBoard[8][0][2]~q  & (!\sudokuBoard[8][2][3]~q  & (!\sudokuBoard[8][4][2]~q  & !\sudokuBoard[8][7][3]~q ))) ) ) )

	.dataa(!\sudokuBoard[8][0][2]~q ),
	.datab(!\sudokuBoard[8][2][3]~q ),
	.datac(!\sudokuBoard[8][4][2]~q ),
	.datad(!\sudokuBoard[8][7][3]~q ),
	.datae(!\sudokuBoard[8][0][3]~q ),
	.dataf(!\sudokuBoard[8][3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~35 .extended_lut = "off";
defparam \always1~35 .lut_mask = 64'h8000000000000000;
defparam \always1~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N12
cyclonev_lcell_comb \sudokuBoard~156 (
// Equation(s):
// \sudokuBoard~156_combout  = ( \fixedBoard~76_combout  & ( (!\sudokuBoard~27_combout  & ((!\sudokuBoard~28_combout ) # (!\sudokuBoard[6][7][1]~q ))) ) ) # ( !\fixedBoard~76_combout  & ( !\sudokuBoard[6][7][1]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!\sudokuBoard[6][7][1]~q ),
	.datad(!\sudokuBoard~27_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~156 .extended_lut = "off";
defparam \sudokuBoard~156 .lut_mask = 64'hF0F0F0F0FC00FC00;
defparam \sudokuBoard~156 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N15
cyclonev_lcell_comb \sudokuBoard[6][7][1]~0 (
// Equation(s):
// \sudokuBoard[6][7][1]~0_combout  = ( \sudokuBoard~156_combout  & ( (state[0] & (level[1] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~156_combout  & ( (!state[0]) # ((level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][7][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][7][1]~0 .extended_lut = "off";
defparam \sudokuBoard[6][7][1]~0 .lut_mask = 64'hAFAAAFAA05000500;
defparam \sudokuBoard[6][7][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N16
dffeas \sudokuBoard[6][7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][7][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][7][1] .is_wysiwyg = "true";
defparam \sudokuBoard[6][7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N42
cyclonev_lcell_comb \sudokuBoard[6][5][3]~0 (
// Equation(s):
// \sudokuBoard[6][5][3]~0_combout  = ( \sudokuBoard[6][5][3]~q  & ( \sudokuBoard~8_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\fixedBoard~17_combout  & (state[1])) # (\fixedBoard~17_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[6][5][3]~q  & ( \sudokuBoard~8_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\sudokuBoard[2][7][3]~0_combout  & \fixedBoard~17_combout )) ) ) ) # ( \sudokuBoard[6][5][3]~q  & ( !\sudokuBoard~8_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\fixedBoard~17_combout ),
	.datae(!\sudokuBoard[6][5][3]~q ),
	.dataf(!\sudokuBoard~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][5][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][5][3]~0 .extended_lut = "off";
defparam \sudokuBoard[6][5][3]~0 .lut_mask = 64'h0000BBBB0005BBAF;
defparam \sudokuBoard[6][5][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N43
dffeas \sudokuBoard[6][5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][5][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][5][3] .is_wysiwyg = "true";
defparam \sudokuBoard[6][5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N6
cyclonev_lcell_comb \sudokuBoard[6][6][2]~1 (
// Equation(s):
// \sudokuBoard[6][6][2]~1_combout  = ( \sudokuBoard[8][8][2]~0_combout  & ( (!\sudokuBoard[6][6][2]~q  & ((!\sudokuBoard[6][6][2]~0_combout ) # (!\fixedBoard~2_combout ))) ) ) # ( !\sudokuBoard[8][8][2]~0_combout  & ( (!\fixedBoard~2_combout  & 
// ((!\sudokuBoard[6][6][2]~q ))) # (\fixedBoard~2_combout  & (!\sudokuBoard[6][6][2]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(!\fixedBoard~2_combout ),
	.datad(!\sudokuBoard[6][6][2]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[8][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][6][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][6][2]~1 .extended_lut = "off";
defparam \sudokuBoard[6][6][2]~1 .lut_mask = 64'hFC0CFC0CFC00FC00;
defparam \sudokuBoard[6][6][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N9
cyclonev_lcell_comb \sudokuBoard[6][6][2]~2 (
// Equation(s):
// \sudokuBoard[6][6][2]~2_combout  = ( \sudokuBoard[6][6][2]~1_combout  & ( (!\level[0]~DUPLICATE_q  & (state[0] & level[1])) ) ) # ( !\sudokuBoard[6][6][2]~1_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & level[1])) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!state[0]),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][6][2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][6][2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][6][2]~2 .extended_lut = "off";
defparam \sudokuBoard[6][6][2]~2 .lut_mask = 64'hF0FAF0FA000A000A;
defparam \sudokuBoard[6][6][2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N10
dffeas \sudokuBoard[6][6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][6][2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][6][2] .is_wysiwyg = "true";
defparam \sudokuBoard[6][6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N36
cyclonev_lcell_comb \sudokuBoard[6][4][2]~0 (
// Equation(s):
// \sudokuBoard[6][4][2]~0_combout  = ( \sudokuBoard[6][4][2]~q  & ( \sudokuBoard[8][8][2]~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\fixedBoard~1_combout  & ((state[1]))) # (\fixedBoard~1_combout  & (\sudokuBoard[8][8][2]~3_combout ))) ) ) ) # 
// ( !\sudokuBoard[6][4][2]~q  & ( \sudokuBoard[8][8][2]~4_combout  & ( (\fixedBoard~1_combout  & \sudokuBoard[8][8][2]~3_combout ) ) ) ) # ( \sudokuBoard[6][4][2]~q  & ( !\sudokuBoard[8][8][2]~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// (((\fixedBoard~1_combout  & \sudokuBoard[8][8][2]~3_combout )) # (state[1])) ) ) ) # ( !\sudokuBoard[6][4][2]~q  & ( !\sudokuBoard[8][8][2]~4_combout  & ( (\fixedBoard~1_combout  & \sudokuBoard[8][8][2]~3_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\fixedBoard~1_combout ),
	.datac(!\sudokuBoard[8][8][2]~3_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[6][4][2]~q ),
	.dataf(!\sudokuBoard[8][8][2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][4][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][4][2]~0 .extended_lut = "off";
defparam \sudokuBoard[6][4][2]~0 .lut_mask = 64'h0303ABFF0303ABEF;
defparam \sudokuBoard[6][4][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N37
dffeas \sudokuBoard[6][4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][4][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][4][2] .is_wysiwyg = "true";
defparam \sudokuBoard[6][4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N33
cyclonev_lcell_comb \sudokuBoard[6][6][3]~0 (
// Equation(s):
// \sudokuBoard[6][6][3]~0_combout  = ( \sudokuBoard[6][6][3]~q  & ( \fixedBoard~2_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[6][6][3]~q  & ( \fixedBoard~2_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[6][6][3]~q  & ( !\fixedBoard~2_combout  & ( (!\sudokuBoard[8][8][2]~1_combout 
// ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[6][6][3]~q ),
	.dataf(!\fixedBoard~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][6][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][6][3]~0 .extended_lut = "off";
defparam \sudokuBoard[6][6][3]~0 .lut_mask = 64'h0000BBBB0005BABF;
defparam \sudokuBoard[6][6][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N34
dffeas \sudokuBoard[6][6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][6][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][6][3] .is_wysiwyg = "true";
defparam \sudokuBoard[6][6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N24
cyclonev_lcell_comb \sudokuBoard[6][7][2]~0 (
// Equation(s):
// \sudokuBoard[6][7][2]~0_combout  = ( \sudokuBoard[6][7][2]~q  & ( \fixedBoard~76_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[6][7][2]~q  
// & ( \fixedBoard~76_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[6][7][2]~q  & ( !\fixedBoard~76_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~3_combout ),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[6][7][2]~q ),
	.dataf(!\fixedBoard~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][7][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][7][2]~0 .extended_lut = "off";
defparam \sudokuBoard[6][7][2]~0 .lut_mask = 64'h0000BBBB0F0FBFAF;
defparam \sudokuBoard[6][7][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N25
dffeas \sudokuBoard[6][7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][7][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][7][2] .is_wysiwyg = "true";
defparam \sudokuBoard[6][7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N54
cyclonev_lcell_comb \always1~33 (
// Equation(s):
// \always1~33_combout  = ( !\sudokuBoard[6][6][3]~q  & ( !\sudokuBoard[6][7][2]~q  & ( (!\sudokuBoard[6][7][1]~q  & (!\sudokuBoard[6][5][3]~q  & (!\sudokuBoard[6][6][2]~q  & !\sudokuBoard[6][4][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[6][7][1]~q ),
	.datab(!\sudokuBoard[6][5][3]~q ),
	.datac(!\sudokuBoard[6][6][2]~q ),
	.datad(!\sudokuBoard[6][4][2]~q ),
	.datae(!\sudokuBoard[6][6][3]~q ),
	.dataf(!\sudokuBoard[6][7][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~33 .extended_lut = "off";
defparam \always1~33 .lut_mask = 64'h8000000000000000;
defparam \always1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N48
cyclonev_lcell_comb \sudokuBoard[6][2][3]~0 (
// Equation(s):
// \sudokuBoard[6][2][3]~0_combout  = ( \sudokuBoard[6][2][3]~q  & ( \fixedBoard~73_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[6][2][3]~q  & ( \fixedBoard~73_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[6][2][3]~q  & ( !\fixedBoard~73_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[6][2][3]~q ),
	.dataf(!\fixedBoard~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][2][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][2][3]~0 .extended_lut = "off";
defparam \sudokuBoard[6][2][3]~0 .lut_mask = 64'h0000FF550003FF53;
defparam \sudokuBoard[6][2][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N50
dffeas \sudokuBoard[6][2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][2][3] .is_wysiwyg = "true";
defparam \sudokuBoard[6][2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N21
cyclonev_lcell_comb \sudokuBoard[4][8][2]~0 (
// Equation(s):
// \sudokuBoard[4][8][2]~0_combout  = ( \sudokuBoard[4][8][2]~q  & ( \fixedBoard~75_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard[8][8][2]~4_combout  & state[1]))) # (\sudokuBoard[8][8][2]~3_combout ) ) ) ) # ( !\sudokuBoard[4][8][2]~q  
// & ( \fixedBoard~75_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[4][8][2]~q  & ( !\fixedBoard~75_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~3_combout ),
	.datab(!\sudokuBoard[8][8][2]~4_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[4][8][2]~q ),
	.dataf(!\fixedBoard~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][8][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][8][2]~0 .extended_lut = "off";
defparam \sudokuBoard[4][8][2]~0 .lut_mask = 64'h0000F0FF5555F5FD;
defparam \sudokuBoard[4][8][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N22
dffeas \sudokuBoard[4][8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][8][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][8][2] .is_wysiwyg = "true";
defparam \sudokuBoard[4][8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N15
cyclonev_lcell_comb \sudokuBoard[5][0][3]~0 (
// Equation(s):
// \sudokuBoard[5][0][3]~0_combout  = ( \sudokuBoard[5][0][3]~q  & ( \fixedBoard~23_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[5][0][3]~q  & ( \fixedBoard~23_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[5][0][3]~q  & ( !\fixedBoard~23_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard~8_combout ),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[5][0][3]~q ),
	.dataf(!\fixedBoard~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][0][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][0][3]~0 .extended_lut = "off";
defparam \sudokuBoard[5][0][3]~0 .lut_mask = 64'h0000F0FF0101F1FB;
defparam \sudokuBoard[5][0][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N16
dffeas \sudokuBoard[5][0][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][0][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][0][3] .is_wysiwyg = "true";
defparam \sudokuBoard[5][0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N6
cyclonev_lcell_comb \sudokuBoard[5][1][2]~0 (
// Equation(s):
// \sudokuBoard[5][1][2]~0_combout  = ( \sudokuBoard[5][1][2]~q  & ( \fixedBoard~74_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[5][1][2]~q  
// & ( \fixedBoard~74_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[5][1][2]~q  & ( !\fixedBoard~74_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~3_combout ),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[5][1][2]~q ),
	.dataf(!\fixedBoard~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][1][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][1][2]~0 .extended_lut = "off";
defparam \sudokuBoard[5][1][2]~0 .lut_mask = 64'h0000BBBB0F0FBFAF;
defparam \sudokuBoard[5][1][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N7
dffeas \sudokuBoard[5][1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][1][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][1][2] .is_wysiwyg = "true";
defparam \sudokuBoard[5][1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N12
cyclonev_lcell_comb \sudokuBoard[5][1][3]~0 (
// Equation(s):
// \sudokuBoard[5][1][3]~0_combout  = ( \sudokuBoard[5][1][3]~q  & ( \fixedBoard~74_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[5][1][3]~q  & ( \fixedBoard~74_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[5][1][3]~q  & ( !\fixedBoard~74_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard~8_combout ),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[5][1][3]~q ),
	.dataf(!\fixedBoard~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][1][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][1][3]~0 .extended_lut = "off";
defparam \sudokuBoard[5][1][3]~0 .lut_mask = 64'h0000FF0F0011FF1B;
defparam \sudokuBoard[5][1][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N13
dffeas \sudokuBoard[5][1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][1][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][1][3] .is_wysiwyg = "true";
defparam \sudokuBoard[5][1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N18
cyclonev_lcell_comb \sudokuBoard[6][3][3]~0 (
// Equation(s):
// \sudokuBoard[6][3][3]~0_combout  = ( \sudokuBoard[6][3][3]~q  & ( \fixedBoard~13_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[6][3][3]~q  & ( \fixedBoard~13_combout  & ( (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[6][3][3]~q  & ( !\fixedBoard~13_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard~8_combout ),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[6][3][3]~q ),
	.dataf(!\fixedBoard~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][3][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][3][3]~0 .extended_lut = "off";
defparam \sudokuBoard[6][3][3]~0 .lut_mask = 64'h0000FF0F0011FF1B;
defparam \sudokuBoard[6][3][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N20
dffeas \sudokuBoard[6][3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][3][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][3][3] .is_wysiwyg = "true";
defparam \sudokuBoard[6][3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N6
cyclonev_lcell_comb \always1~32 (
// Equation(s):
// \always1~32_combout  = ( !\sudokuBoard[5][1][3]~q  & ( !\sudokuBoard[6][3][3]~q  & ( (!\sudokuBoard[6][2][3]~q  & (!\sudokuBoard[4][8][2]~q  & (!\sudokuBoard[5][0][3]~q  & !\sudokuBoard[5][1][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[6][2][3]~q ),
	.datab(!\sudokuBoard[4][8][2]~q ),
	.datac(!\sudokuBoard[5][0][3]~q ),
	.datad(!\sudokuBoard[5][1][2]~q ),
	.datae(!\sudokuBoard[5][1][3]~q ),
	.dataf(!\sudokuBoard[6][3][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~32 .extended_lut = "off";
defparam \always1~32 .lut_mask = 64'h8000000000000000;
defparam \always1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N57
cyclonev_lcell_comb \sudokuBoard[4][1][3]~0 (
// Equation(s):
// \sudokuBoard[4][1][3]~0_combout  = ( \sudokuBoard[4][1][3]~q  & ( \fixedBoard~64_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[4][1][3]~q  & ( \fixedBoard~64_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[4][1][3]~q  & ( !\fixedBoard~64_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[4][1][3]~q ),
	.dataf(!\fixedBoard~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][1][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][1][3]~0 .extended_lut = "off";
defparam \sudokuBoard[4][1][3]~0 .lut_mask = 64'h0000F5F50003F5F3;
defparam \sudokuBoard[4][1][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N58
dffeas \sudokuBoard[4][1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][1][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][1][3] .is_wysiwyg = "true";
defparam \sudokuBoard[4][1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N39
cyclonev_lcell_comb \sudokuBoard[4][2][3]~0 (
// Equation(s):
// \sudokuBoard[4][2][3]~0_combout  = ( \sudokuBoard[4][2][3]~q  & ( \fixedBoard~41_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[4][2][3]~q  & ( \fixedBoard~41_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[4][2][3]~q  & ( !\fixedBoard~41_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[4][2][3]~q ),
	.dataf(!\fixedBoard~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][2][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][2][3]~0 .extended_lut = "off";
defparam \sudokuBoard[4][2][3]~0 .lut_mask = 64'h0000F5F50003F5F3;
defparam \sudokuBoard[4][2][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N41
dffeas \sudokuBoard[4][2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][2][3] .is_wysiwyg = "true";
defparam \sudokuBoard[4][2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N9
cyclonev_lcell_comb \sudokuBoard[4][3][2]~0 (
// Equation(s):
// \sudokuBoard[4][3][2]~0_combout  = ( \sudokuBoard[4][3][2]~q  & ( \fixedBoard~68_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[4][3][2]~q  
// & ( \fixedBoard~68_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[4][3][2]~q  & ( !\fixedBoard~68_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~4_combout ),
	.datad(!\sudokuBoard[8][8][2]~3_combout ),
	.datae(!\sudokuBoard[4][3][2]~q ),
	.dataf(!\fixedBoard~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][3][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][3][2]~0 .extended_lut = "off";
defparam \sudokuBoard[4][3][2]~0 .lut_mask = 64'h0000BBBB00FFBAFF;
defparam \sudokuBoard[4][3][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N10
dffeas \sudokuBoard[4][3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][3][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][3][2] .is_wysiwyg = "true";
defparam \sudokuBoard[4][3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N33
cyclonev_lcell_comb \sudokuBoard[4][6][3]~0 (
// Equation(s):
// \sudokuBoard[4][6][3]~0_combout  = ( \sudokuBoard[4][6][3]~q  & ( \fixedBoard~22_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[4][6][3]~q  & ( \fixedBoard~22_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[4][6][3]~q  & ( !\fixedBoard~22_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[4][6][3]~q ),
	.dataf(!\fixedBoard~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][6][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][6][3]~0 .extended_lut = "off";
defparam \sudokuBoard[4][6][3]~0 .lut_mask = 64'h0000F5F50003F5F3;
defparam \sudokuBoard[4][6][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N34
dffeas \sudokuBoard[4][6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][6][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][6][3] .is_wysiwyg = "true";
defparam \sudokuBoard[4][6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N51
cyclonev_lcell_comb \sudokuBoard[4][8][3]~0 (
// Equation(s):
// \sudokuBoard[4][8][3]~0_combout  = ( \sudokuBoard[4][8][3]~q  & ( \fixedBoard~75_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[4][8][3]~q  & ( \fixedBoard~75_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[4][8][3]~q  & ( !\fixedBoard~75_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[4][8][3]~q ),
	.dataf(!\fixedBoard~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][8][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][8][3]~0 .extended_lut = "off";
defparam \sudokuBoard[4][8][3]~0 .lut_mask = 64'h0000F5F50003F5F3;
defparam \sudokuBoard[4][8][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N52
dffeas \sudokuBoard[4][8][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][8][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][8][3] .is_wysiwyg = "true";
defparam \sudokuBoard[4][8][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N54
cyclonev_lcell_comb \sudokuBoard[4][4][3]~0 (
// Equation(s):
// \sudokuBoard[4][4][3]~0_combout  = ( \sudokuBoard[4][4][3]~q  & ( \fixedBoard~60_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[4][4][3]~q  & ( \fixedBoard~60_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[8][8][2]~1_combout )) ) ) ) # ( \sudokuBoard[4][4][3]~q  & ( !\fixedBoard~60_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[4][4][3]~q ),
	.dataf(!\fixedBoard~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][4][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][4][3]~0 .extended_lut = "off";
defparam \sudokuBoard[4][4][3]~0 .lut_mask = 64'h0000FF330005FF35;
defparam \sudokuBoard[4][4][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y10_N56
dffeas \sudokuBoard[4][4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][4][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][4][3] .is_wysiwyg = "true";
defparam \sudokuBoard[4][4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N0
cyclonev_lcell_comb \always1~31 (
// Equation(s):
// \always1~31_combout  = ( !\sudokuBoard[4][8][3]~q  & ( !\sudokuBoard[4][4][3]~q  & ( (!\sudokuBoard[4][1][3]~q  & (!\sudokuBoard[4][2][3]~q  & (!\sudokuBoard[4][3][2]~q  & !\sudokuBoard[4][6][3]~q ))) ) ) )

	.dataa(!\sudokuBoard[4][1][3]~q ),
	.datab(!\sudokuBoard[4][2][3]~q ),
	.datac(!\sudokuBoard[4][3][2]~q ),
	.datad(!\sudokuBoard[4][6][3]~q ),
	.datae(!\sudokuBoard[4][8][3]~q ),
	.dataf(!\sudokuBoard[4][4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~31 .extended_lut = "off";
defparam \always1~31 .lut_mask = 64'h8000000000000000;
defparam \always1~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N21
cyclonev_lcell_comb \sudokuBoard[0][1][1]~0 (
// Equation(s):
// \sudokuBoard[0][1][1]~0_combout  = ( \sudokuBoard[0][1][1]~q  & ( \fixedBoard~80_combout  & ( (!state[0] & (((\sudokuBoard~28_combout )) # (\sudokuBoard~27_combout ))) # (state[0] & (((\Decoder0~1_combout )))) ) ) ) # ( !\sudokuBoard[0][1][1]~q  & ( 
// \fixedBoard~80_combout  & ( (!state[0] & (\sudokuBoard~27_combout )) # (state[0] & ((\Decoder0~1_combout ))) ) ) ) # ( \sudokuBoard[0][1][1]~q  & ( !\fixedBoard~80_combout  & ( (!state[0]) # (\Decoder0~1_combout ) ) ) ) # ( !\sudokuBoard[0][1][1]~q  & ( 
// !\fixedBoard~80_combout  & ( (state[0] & \Decoder0~1_combout ) ) ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(!state[0]),
	.datac(!\Decoder0~1_combout ),
	.datad(!\sudokuBoard~28_combout ),
	.datae(!\sudokuBoard[0][1][1]~q ),
	.dataf(!\fixedBoard~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][1][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][1][1]~0 .extended_lut = "off";
defparam \sudokuBoard[0][1][1]~0 .lut_mask = 64'h0303CFCF474747CF;
defparam \sudokuBoard[0][1][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N22
dffeas \sudokuBoard[0][1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][1][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][1][1] .is_wysiwyg = "true";
defparam \sudokuBoard[0][1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N54
cyclonev_lcell_comb \sudokuBoard~157 (
// Equation(s):
// \sudokuBoard~157_combout  = (!\fixedBoard~32_combout  & (((\sudokuBoard[3][4][1]~q )))) # (\fixedBoard~32_combout  & (((\sudokuBoard~28_combout  & \sudokuBoard[3][4][1]~q )) # (\sudokuBoard~27_combout )))

	.dataa(!\sudokuBoard~27_combout ),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!\fixedBoard~32_combout ),
	.datad(!\sudokuBoard[3][4][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~157 .extended_lut = "off";
defparam \sudokuBoard~157 .lut_mask = 64'h05F705F705F705F7;
defparam \sudokuBoard~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N55
dffeas \sudokuBoard[3][4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~157_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][4][1] .is_wysiwyg = "true";
defparam \sudokuBoard[3][4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N12
cyclonev_lcell_comb \sudokuBoard~158 (
// Equation(s):
// \sudokuBoard~158_combout  = ( \sudokuBoard[7][5][1]~q  & ( \fixedBoard~58_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[7][5][1]~q  & ( \fixedBoard~58_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[7][5][1]~q  & ( !\fixedBoard~58_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~2_combout ),
	.datad(!\sudokuBoard~21_combout ),
	.datae(!\sudokuBoard[7][5][1]~q ),
	.dataf(!\fixedBoard~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~158 .extended_lut = "off";
defparam \sudokuBoard~158 .lut_mask = 64'h0000AFABAAAAABAB;
defparam \sudokuBoard~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N57
cyclonev_lcell_comb \sudokuBoard~159 (
// Equation(s):
// \sudokuBoard~159_combout  = ( !\fixedBoard~58_combout  & ( \sudokuBoard[7][5][1]~q  ) )

	.dataa(!\sudokuBoard[7][5][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~159 .extended_lut = "off";
defparam \sudokuBoard~159 .lut_mask = 64'h5555555500000000;
defparam \sudokuBoard~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N13
dffeas \sudokuBoard[7][5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~158_combout ),
	.asdata(\sudokuBoard~159_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][5][1] .is_wysiwyg = "true";
defparam \sudokuBoard[7][5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y5_N30
cyclonev_lcell_comb \sudokuBoard[0][1][0]~0 (
// Equation(s):
// \sudokuBoard[0][1][0]~0_combout  = ( \sudokuBoard[0][1][0]~q  & ( \fixedBoard~80_combout  & ( (!state[0] & (((!\sudokuBoard[0][6][0]~0_combout )) # (\sudokuBoard[0][0][0]~0_combout ))) # (state[0] & (((\Decoder0~1_combout )))) ) ) ) # ( 
// !\sudokuBoard[0][1][0]~q  & ( \fixedBoard~80_combout  & ( (!state[0] & (!\sudokuBoard[0][6][0]~0_combout )) # (state[0] & ((\Decoder0~1_combout ))) ) ) ) # ( \sudokuBoard[0][1][0]~q  & ( !\fixedBoard~80_combout  & ( (!state[0]) # (\Decoder0~1_combout ) ) 
// ) ) # ( !\sudokuBoard[0][1][0]~q  & ( !\fixedBoard~80_combout  & ( (\Decoder0~1_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard[0][0][0]~0_combout ),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!\Decoder0~1_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[0][1][0]~q ),
	.dataf(!\fixedBoard~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][1][0]~0 .extended_lut = "off";
defparam \sudokuBoard[0][1][0]~0 .lut_mask = 64'h000FFF0FCC0FDD0F;
defparam \sudokuBoard[0][1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y5_N31
dffeas \sudokuBoard[0][1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][1][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][1][0] .is_wysiwyg = "true";
defparam \sudokuBoard[0][1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N15
cyclonev_lcell_comb \sudokuBoard~160 (
// Equation(s):
// \sudokuBoard~160_combout  = ( \sudokuBoard[7][4][1]~q  & ( \fixedBoard~19_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[7][4][1]~q  & ( \fixedBoard~19_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[7][4][1]~q  & ( !\fixedBoard~19_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~21_combout ),
	.datad(!\sudokuBoard~2_combout ),
	.datae(!\sudokuBoard[7][4][1]~q ),
	.dataf(!\fixedBoard~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~160 .extended_lut = "off";
defparam \sudokuBoard~160 .lut_mask = 64'h0000AAFBAAAAAABB;
defparam \sudokuBoard~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N21
cyclonev_lcell_comb \sudokuBoard~161 (
// Equation(s):
// \sudokuBoard~161_combout  = (!\fixedBoard~19_combout  & \sudokuBoard[7][4][1]~q )

	.dataa(!\fixedBoard~19_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[7][4][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~161 .extended_lut = "off";
defparam \sudokuBoard~161 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \sudokuBoard~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N16
dffeas \sudokuBoard[7][4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~160_combout ),
	.asdata(\sudokuBoard~161_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][4][1] .is_wysiwyg = "true";
defparam \sudokuBoard[7][4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N30
cyclonev_lcell_comb \always1~36 (
// Equation(s):
// \always1~36_combout  = ( !\sudokuBoard[7][4][1]~q  & ( \solutionBoard[0][0][0]~DUPLICATE_q  & ( (\sudokuBoard[0][1][1]~q  & (\sudokuBoard[3][4][1]~q  & (!\sudokuBoard[7][5][1]~q  & \sudokuBoard[0][1][0]~q ))) ) ) ) # ( !\sudokuBoard[7][4][1]~q  & ( 
// !\solutionBoard[0][0][0]~DUPLICATE_q  & ( (!\sudokuBoard[0][1][1]~q  & (!\sudokuBoard[3][4][1]~q  & (!\sudokuBoard[7][5][1]~q  & !\sudokuBoard[0][1][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[0][1][1]~q ),
	.datab(!\sudokuBoard[3][4][1]~q ),
	.datac(!\sudokuBoard[7][5][1]~q ),
	.datad(!\sudokuBoard[0][1][0]~q ),
	.datae(!\sudokuBoard[7][4][1]~q ),
	.dataf(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~36 .extended_lut = "off";
defparam \always1~36 .lut_mask = 64'h8000000000100000;
defparam \always1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y7_N24
cyclonev_lcell_comb \always1~37 (
// Equation(s):
// \always1~37_combout  = ( \always1~31_combout  & ( \always1~36_combout  & ( (\always1~34_combout  & (\always1~35_combout  & (\always1~33_combout  & \always1~32_combout ))) ) ) )

	.dataa(!\always1~34_combout ),
	.datab(!\always1~35_combout ),
	.datac(!\always1~33_combout ),
	.datad(!\always1~32_combout ),
	.datae(!\always1~31_combout ),
	.dataf(!\always1~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~37 .extended_lut = "off";
defparam \always1~37 .lut_mask = 64'h0000000000000001;
defparam \always1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N6
cyclonev_lcell_comb \sudokuBoard~87 (
// Equation(s):
// \sudokuBoard~87_combout  = (\fixedBoard~68_combout ) # (\sudokuBoard[4][3][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[4][3][0]~q ),
	.datad(!\fixedBoard~68_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~87 .extended_lut = "off";
defparam \sudokuBoard~87 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \sudokuBoard~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N23
dffeas \sudokuBoard[4][3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~86_combout ),
	.asdata(\sudokuBoard~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][3][0] .is_wysiwyg = "true";
defparam \sudokuBoard[4][3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N51
cyclonev_lcell_comb \sudokuBoard~85 (
// Equation(s):
// \sudokuBoard~85_combout  = ( \sudokuBoard[4][3][0]~q  & ( \fixedBoard~68_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[4][3][0]~q  & ( \fixedBoard~68_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[4][3][0]~q  & ( !\fixedBoard~68_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!\sudokuBoard~9_combout ),
	.datac(!sw_press[4]),
	.datad(!\sudokuBoard~10_combout ),
	.datae(!\sudokuBoard[4][3][0]~q ),
	.dataf(!\fixedBoard~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~85 .extended_lut = "off";
defparam \sudokuBoard~85 .lut_mask = 64'h0000FFFFC0D0C0F0;
defparam \sudokuBoard~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N21
cyclonev_lcell_comb \sudokuBoard~86 (
// Equation(s):
// \sudokuBoard~86_combout  = ( \sudokuBoard~85_combout  & ( (!\fixedBoard~68_combout  & (((!sw_press[2] & !sw_press[3])) # (\sudokuBoard[4][3][0]~q ))) # (\fixedBoard~68_combout  & (!sw_press[2])) ) ) # ( !\sudokuBoard~85_combout  & ( (!sw_press[2] & 
// (sw_press[3] & ((\sudokuBoard[4][3][0]~q ) # (\fixedBoard~68_combout )))) # (sw_press[2] & (((!\fixedBoard~68_combout  & \sudokuBoard[4][3][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!sw_press[3]),
	.datac(!\fixedBoard~68_combout ),
	.datad(!\sudokuBoard[4][3][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~86 .extended_lut = "off";
defparam \sudokuBoard~86 .lut_mask = 64'h027202728AFA8AFA;
defparam \sudokuBoard~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N22
dffeas \sudokuBoard[4][3][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~86_combout ),
	.asdata(\sudokuBoard~87_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][3][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][3][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[4][3][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N3
cyclonev_lcell_comb \sudokuBoard~110 (
// Equation(s):
// \sudokuBoard~110_combout  = ( \sudokuBoard[2][4][1]~DUPLICATE_q  & ( !\fixedBoard~71_combout  ) )

	.dataa(!\fixedBoard~71_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[2][4][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~110 .extended_lut = "off";
defparam \sudokuBoard~110 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sudokuBoard~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N52
dffeas \sudokuBoard[2][4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~109_combout ),
	.asdata(\sudokuBoard~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][4][1] .is_wysiwyg = "true";
defparam \sudokuBoard[2][4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N51
cyclonev_lcell_comb \sudokuBoard~109 (
// Equation(s):
// \sudokuBoard~109_combout  = ( \sudokuBoard[2][4][1]~q  & ( \fixedBoard~71_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[2][4][1]~q  & ( \fixedBoard~71_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[2][4][1]~q  & ( !\fixedBoard~71_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~21_combout ),
	.datac(!\sudokuBoard~20_combout ),
	.datad(!\sudokuBoard~2_combout ),
	.datae(!\sudokuBoard[2][4][1]~q ),
	.dataf(!\fixedBoard~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~109 .extended_lut = "off";
defparam \sudokuBoard~109 .lut_mask = 64'h0000AAEFAAAAAAAF;
defparam \sudokuBoard~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N53
dffeas \sudokuBoard[2][4][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~109_combout ),
	.asdata(\sudokuBoard~110_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][4][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][4][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[2][4][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N36
cyclonev_lcell_comb \sudokuBoard~104 (
// Equation(s):
// \sudokuBoard~104_combout  = ( \sudokuBoard[3][0][1]~q  & ( \fixedBoard~70_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[3][0][1]~q  & ( \fixedBoard~70_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[3][0][1]~q  & ( !\fixedBoard~70_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~21_combout ),
	.datac(!\sudokuBoard~2_combout ),
	.datad(!\sudokuBoard~20_combout ),
	.datae(!\sudokuBoard[3][0][1]~q ),
	.dataf(!\fixedBoard~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~104 .extended_lut = "off";
defparam \sudokuBoard~104 .lut_mask = 64'h0000AEAFAAAAAAAF;
defparam \sudokuBoard~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N24
cyclonev_lcell_comb \sudokuBoard~105 (
// Equation(s):
// \sudokuBoard~105_combout  = ( !\fixedBoard~70_combout  & ( \sudokuBoard[3][0][1]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[3][0][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~105 .extended_lut = "off";
defparam \sudokuBoard~105 .lut_mask = 64'h3333333300000000;
defparam \sudokuBoard~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N37
dffeas \sudokuBoard[3][0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~104_combout ),
	.asdata(\sudokuBoard~105_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][0][1] .is_wysiwyg = "true";
defparam \sudokuBoard[3][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N42
cyclonev_lcell_comb \sudokuBoard~106 (
// Equation(s):
// \sudokuBoard~106_combout  = ( \sudokuBoard[2][7][0]~q  & ( \fixedBoard~28_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[2][7][0]~q  & ( \fixedBoard~28_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[2][7][0]~q  & ( !\fixedBoard~28_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!sw_press[4]),
	.datac(!\sudokuBoard~10_combout ),
	.datad(!\sudokuBoard~9_combout ),
	.datae(!\sudokuBoard[2][7][0]~q ),
	.dataf(!\fixedBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~106 .extended_lut = "off";
defparam \sudokuBoard~106 .lut_mask = 64'h0000FFFFCC04CC0C;
defparam \sudokuBoard~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N9
cyclonev_lcell_comb \sudokuBoard~107 (
// Equation(s):
// \sudokuBoard~107_combout  = ( \fixedBoard~28_combout  & ( (!sw_press[2] & ((\sudokuBoard~106_combout ) # (sw_press[3]))) ) ) # ( !\fixedBoard~28_combout  & ( (!sw_press[2] & ((!sw_press[3] & (\sudokuBoard~106_combout )) # (sw_press[3] & 
// ((\sudokuBoard[2][7][0]~q ))))) # (sw_press[2] & (((\sudokuBoard[2][7][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!sw_press[3]),
	.datac(!\sudokuBoard~106_combout ),
	.datad(!\sudokuBoard[2][7][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~107 .extended_lut = "off";
defparam \sudokuBoard~107 .lut_mask = 64'h087F087F2A2A2A2A;
defparam \sudokuBoard~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N12
cyclonev_lcell_comb \sudokuBoard~108 (
// Equation(s):
// \sudokuBoard~108_combout  = ( \fixedBoard~28_combout  ) # ( !\fixedBoard~28_combout  & ( \sudokuBoard[2][7][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sudokuBoard[2][7][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~108 .extended_lut = "off";
defparam \sudokuBoard~108 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \sudokuBoard~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N10
dffeas \sudokuBoard[2][7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~107_combout ),
	.asdata(\sudokuBoard~108_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][7][0] .is_wysiwyg = "true";
defparam \sudokuBoard[2][7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N30
cyclonev_lcell_comb \sudokuBoard~115 (
// Equation(s):
// \sudokuBoard~115_combout  = ( \sudokuBoard[1][3][1]~q  & ( \fixedBoard~42_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[1][3][1]~q  & ( \fixedBoard~42_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[1][3][1]~q  & ( !\fixedBoard~42_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~2_combout ),
	.datad(!\sudokuBoard~19_combout ),
	.datae(!\sudokuBoard[1][3][1]~q ),
	.dataf(!\fixedBoard~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~115 .extended_lut = "off";
defparam \sudokuBoard~115 .lut_mask = 64'h0000FF0BFF00FF03;
defparam \sudokuBoard~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N3
cyclonev_lcell_comb \sudokuBoard~116 (
// Equation(s):
// \sudokuBoard~116_combout  = ( \sudokuBoard[1][3][1]~q  & ( !\fixedBoard~42_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[1][3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~116 .extended_lut = "off";
defparam \sudokuBoard~116 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sudokuBoard~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N32
dffeas \sudokuBoard[1][3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~115_combout ),
	.asdata(\sudokuBoard~116_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][3][1] .is_wysiwyg = "true";
defparam \sudokuBoard[1][3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N6
cyclonev_lcell_comb \sudokuBoard~111 (
// Equation(s):
// \sudokuBoard~111_combout  = ( \sudokuBoard[2][0][1]~q  & ( \fixedBoard~26_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[2][0][1]~q  & ( \fixedBoard~26_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[2][0][1]~q  & ( !\fixedBoard~26_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~21_combout ),
	.datac(!\sudokuBoard~2_combout ),
	.datad(!\sudokuBoard~20_combout ),
	.datae(!\sudokuBoard[2][0][1]~q ),
	.dataf(!\fixedBoard~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~111 .extended_lut = "off";
defparam \sudokuBoard~111 .lut_mask = 64'h0000AEAFAAAAAAAF;
defparam \sudokuBoard~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N54
cyclonev_lcell_comb \sudokuBoard~112 (
// Equation(s):
// \sudokuBoard~112_combout  = ( !\fixedBoard~26_combout  & ( \sudokuBoard[2][0][1]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[2][0][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~112 .extended_lut = "off";
defparam \sudokuBoard~112 .lut_mask = 64'h0F0F0F0F00000000;
defparam \sudokuBoard~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N7
dffeas \sudokuBoard[2][0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~111_combout ),
	.asdata(\sudokuBoard~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][0][1] .is_wysiwyg = "true";
defparam \sudokuBoard[2][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N30
cyclonev_lcell_comb \sudokuBoard~113 (
// Equation(s):
// \sudokuBoard~113_combout  = ( \sudokuBoard[1][7][1]~q  & ( \sudokuBoard~21_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[1][7][1]~q  & ( \sudokuBoard~21_combout  & ( 
// (\fixedBoard~25_combout  & !\sudokuBoard~19_combout ) ) ) ) # ( \sudokuBoard[1][7][1]~q  & ( !\sudokuBoard~21_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\fixedBoard~25_combout ) # (\sudokuBoard~20_combout )))) ) ) ) # ( 
// !\sudokuBoard[1][7][1]~q  & ( !\sudokuBoard~21_combout  & ( (\fixedBoard~25_combout  & !\sudokuBoard~19_combout ) ) ) )

	.dataa(!\fixedBoard~25_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~19_combout ),
	.datad(!\sudokuBoard~2_combout ),
	.datae(!\sudokuBoard[1][7][1]~q ),
	.dataf(!\sudokuBoard~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~113 .extended_lut = "off";
defparam \sudokuBoard~113 .lut_mask = 64'h5050F0FB5050F0F3;
defparam \sudokuBoard~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N18
cyclonev_lcell_comb \sudokuBoard~114 (
// Equation(s):
// \sudokuBoard~114_combout  = ( !\fixedBoard~25_combout  & ( \sudokuBoard[1][7][1]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[1][7][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~114 .extended_lut = "off";
defparam \sudokuBoard~114 .lut_mask = 64'h3333333300000000;
defparam \sudokuBoard~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N32
dffeas \sudokuBoard[1][7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~113_combout ),
	.asdata(\sudokuBoard~114_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][7][1] .is_wysiwyg = "true";
defparam \sudokuBoard[1][7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N42
cyclonev_lcell_comb \always1~26 (
// Equation(s):
// \always1~26_combout  = ( !\sudokuBoard[2][0][1]~q  & ( !\sudokuBoard[1][7][1]~q  & ( (!\sudokuBoard[2][4][1]~DUPLICATE_q  & (!\sudokuBoard[3][0][1]~q  & (!\sudokuBoard[2][7][0]~q  & !\sudokuBoard[1][3][1]~q ))) ) ) )

	.dataa(!\sudokuBoard[2][4][1]~DUPLICATE_q ),
	.datab(!\sudokuBoard[3][0][1]~q ),
	.datac(!\sudokuBoard[2][7][0]~q ),
	.datad(!\sudokuBoard[1][3][1]~q ),
	.datae(!\sudokuBoard[2][0][1]~q ),
	.dataf(!\sudokuBoard[1][7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~26 .extended_lut = "off";
defparam \always1~26 .lut_mask = 64'h8000000000000000;
defparam \always1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N12
cyclonev_lcell_comb \sudokuBoard~117 (
// Equation(s):
// \sudokuBoard~117_combout  = ( \sudokuBoard[4][3][1]~q  & ( \fixedBoard~68_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[4][3][1]~q  & ( \fixedBoard~68_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[4][3][1]~q  & ( !\fixedBoard~68_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~21_combout ),
	.datad(!\sudokuBoard~2_combout ),
	.datae(!\sudokuBoard[4][3][1]~q ),
	.dataf(!\fixedBoard~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~117 .extended_lut = "off";
defparam \sudokuBoard~117 .lut_mask = 64'h0000AAFBAAAAAABB;
defparam \sudokuBoard~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N0
cyclonev_lcell_comb \sudokuBoard~118 (
// Equation(s):
// \sudokuBoard~118_combout  = ( \sudokuBoard[4][3][1]~q  & ( !\fixedBoard~68_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~68_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[4][3][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~118 .extended_lut = "off";
defparam \sudokuBoard~118 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sudokuBoard~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N13
dffeas \sudokuBoard[4][3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~117_combout ),
	.asdata(\sudokuBoard~118_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][3][1] .is_wysiwyg = "true";
defparam \sudokuBoard[4][3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N45
cyclonev_lcell_comb \sudokuBoard~119 (
// Equation(s):
// \sudokuBoard~119_combout  = ( \sudokuBoard[4][1][0]~q  & ( \fixedBoard~64_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[4][1][0]~q  & ( \fixedBoard~64_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[4][1][0]~q  & ( !\fixedBoard~64_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!sw_press[4]),
	.datac(!\sudokuBoard~9_combout ),
	.datad(!\sudokuBoard~10_combout ),
	.datae(!\sudokuBoard[4][1][0]~q ),
	.dataf(!\fixedBoard~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~119 .extended_lut = "off";
defparam \sudokuBoard~119 .lut_mask = 64'h0000FFFFC0C4C0CC;
defparam \sudokuBoard~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N15
cyclonev_lcell_comb \sudokuBoard~120 (
// Equation(s):
// \sudokuBoard~120_combout  = ( \fixedBoard~64_combout  & ( (!sw_press[2] & ((\sudokuBoard~119_combout ) # (sw_press[3]))) ) ) # ( !\fixedBoard~64_combout  & ( (!sw_press[2] & ((!sw_press[3] & (\sudokuBoard~119_combout )) # (sw_press[3] & 
// ((\sudokuBoard[4][1][0]~q ))))) # (sw_press[2] & (((\sudokuBoard[4][1][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!sw_press[3]),
	.datac(!\sudokuBoard~119_combout ),
	.datad(!\sudokuBoard[4][1][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~120 .extended_lut = "off";
defparam \sudokuBoard~120 .lut_mask = 64'h087F087F2A2A2A2A;
defparam \sudokuBoard~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N54
cyclonev_lcell_comb \sudokuBoard~121 (
// Equation(s):
// \sudokuBoard~121_combout  = ( \fixedBoard~64_combout  ) # ( !\fixedBoard~64_combout  & ( \sudokuBoard[4][1][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sudokuBoard[4][1][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~121 .extended_lut = "off";
defparam \sudokuBoard~121 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \sudokuBoard~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N16
dffeas \sudokuBoard[4][1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~120_combout ),
	.asdata(\sudokuBoard~121_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][1][0] .is_wysiwyg = "true";
defparam \sudokuBoard[4][1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N51
cyclonev_lcell_comb \sudokuBoard~127 (
// Equation(s):
// \sudokuBoard~127_combout  = ( \sudokuBoard[3][2][1]~q  & ( \fixedBoard~72_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[3][2][1]~q  & ( \fixedBoard~72_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[3][2][1]~q  & ( !\fixedBoard~72_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~20_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~21_combout ),
	.datad(!\sudokuBoard~19_combout ),
	.datae(!\sudokuBoard[3][2][1]~q ),
	.dataf(!\fixedBoard~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~127 .extended_lut = "off";
defparam \sudokuBoard~127 .lut_mask = 64'h0000FF31FF00FF11;
defparam \sudokuBoard~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N36
cyclonev_lcell_comb \sudokuBoard~128 (
// Equation(s):
// \sudokuBoard~128_combout  = ( \sudokuBoard[3][2][1]~q  & ( !\fixedBoard~72_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~72_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[3][2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~128 .extended_lut = "off";
defparam \sudokuBoard~128 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sudokuBoard~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N53
dffeas \sudokuBoard[3][2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~127_combout ),
	.asdata(\sudokuBoard~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][2][1] .is_wysiwyg = "true";
defparam \sudokuBoard[3][2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N27
cyclonev_lcell_comb \sudokuBoard~131 (
// Equation(s):
// \sudokuBoard~131_combout  = ( \sudokuBoard[3][0][0]~q  ) # ( !\sudokuBoard[3][0][0]~q  & ( \fixedBoard~70_combout  ) )

	.dataa(!\fixedBoard~70_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[3][0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~131 .extended_lut = "off";
defparam \sudokuBoard~131 .lut_mask = 64'h55555555FFFFFFFF;
defparam \sudokuBoard~131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N26
dffeas \sudokuBoard[3][0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~130_combout ),
	.asdata(\sudokuBoard~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][0][0] .is_wysiwyg = "true";
defparam \sudokuBoard[3][0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N12
cyclonev_lcell_comb \sudokuBoard~129 (
// Equation(s):
// \sudokuBoard~129_combout  = ( \sudokuBoard[3][0][0]~DUPLICATE_q  & ( \fixedBoard~70_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[3][0][0]~DUPLICATE_q  & ( \fixedBoard~70_combout  & ( 
// (!sw_press[4] & ((!\sudokuBoard~9_combout ) # ((\sudokuBoard~10_combout  & sw_press[9])))) ) ) ) # ( \sudokuBoard[3][0][0]~DUPLICATE_q  & ( !\fixedBoard~70_combout  ) )

	.dataa(!\sudokuBoard~10_combout ),
	.datab(!sw_press[4]),
	.datac(!\sudokuBoard~9_combout ),
	.datad(!sw_press[9]),
	.datae(!\sudokuBoard[3][0][0]~DUPLICATE_q ),
	.dataf(!\fixedBoard~70_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~129 .extended_lut = "off";
defparam \sudokuBoard~129 .lut_mask = 64'h0000FFFFC0C4C4C4;
defparam \sudokuBoard~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N24
cyclonev_lcell_comb \sudokuBoard~130 (
// Equation(s):
// \sudokuBoard~130_combout  = ( \sudokuBoard~129_combout  & ( (!\fixedBoard~70_combout  & (((!sw_press[3] & !sw_press[2])) # (\sudokuBoard[3][0][0]~q ))) # (\fixedBoard~70_combout  & (((!sw_press[2])))) ) ) # ( !\sudokuBoard~129_combout  & ( 
// (!\fixedBoard~70_combout  & (\sudokuBoard[3][0][0]~q  & ((sw_press[2]) # (sw_press[3])))) # (\fixedBoard~70_combout  & (sw_press[3] & (!sw_press[2]))) ) )

	.dataa(!\fixedBoard~70_combout ),
	.datab(!sw_press[3]),
	.datac(!sw_press[2]),
	.datad(!\sudokuBoard[3][0][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~129_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~130 .extended_lut = "off";
defparam \sudokuBoard~130 .lut_mask = 64'h103A103AD0FAD0FA;
defparam \sudokuBoard~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N25
dffeas \sudokuBoard[3][0][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~130_combout ),
	.asdata(\sudokuBoard~131_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][0][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][0][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[3][0][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N57
cyclonev_lcell_comb \sudokuBoard~126 (
// Equation(s):
// \sudokuBoard~126_combout  = ( !\fixedBoard~20_combout  & ( \sudokuBoard[3][5][1]~q  ) )

	.dataa(!\sudokuBoard[3][5][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~126 .extended_lut = "off";
defparam \sudokuBoard~126 .lut_mask = 64'h5555555500000000;
defparam \sudokuBoard~126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N35
dffeas \sudokuBoard[3][5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~125_combout ),
	.asdata(\sudokuBoard~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][5][1] .is_wysiwyg = "true";
defparam \sudokuBoard[3][5][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N33
cyclonev_lcell_comb \sudokuBoard~125 (
// Equation(s):
// \sudokuBoard~125_combout  = ( \sudokuBoard[3][5][1]~q  & ( \fixedBoard~20_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[3][5][1]~q  & ( \fixedBoard~20_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[3][5][1]~q  & ( !\fixedBoard~20_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~19_combout ),
	.datad(!\sudokuBoard~2_combout ),
	.datae(!\sudokuBoard[3][5][1]~q ),
	.dataf(!\fixedBoard~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~125 .extended_lut = "off";
defparam \sudokuBoard~125 .lut_mask = 64'h0000F0FBF0F0F0F3;
defparam \sudokuBoard~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N34
dffeas \sudokuBoard[3][5][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~125_combout ),
	.asdata(\sudokuBoard~126_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][5][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][5][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[3][5][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N30
cyclonev_lcell_comb \sudokuBoard~122 (
// Equation(s):
// \sudokuBoard~122_combout  = ( \sudokuBoard[3][7][0]~q  & ( \fixedBoard~21_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[3][7][0]~q  & ( \fixedBoard~21_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[3][7][0]~q  & ( !\fixedBoard~21_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!\sudokuBoard~9_combout ),
	.datac(!\sudokuBoard~10_combout ),
	.datad(!sw_press[4]),
	.datae(!\sudokuBoard[3][7][0]~q ),
	.dataf(!\fixedBoard~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~122 .extended_lut = "off";
defparam \sudokuBoard~122 .lut_mask = 64'h0000FFFFCD00CF00;
defparam \sudokuBoard~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N57
cyclonev_lcell_comb \sudokuBoard~123 (
// Equation(s):
// \sudokuBoard~123_combout  = ( \fixedBoard~21_combout  & ( (!sw_press[2] & ((\sudokuBoard~122_combout ) # (sw_press[3]))) ) ) # ( !\fixedBoard~21_combout  & ( (!sw_press[2] & ((!sw_press[3] & (\sudokuBoard~122_combout )) # (sw_press[3] & 
// ((\sudokuBoard[3][7][0]~q ))))) # (sw_press[2] & (((\sudokuBoard[3][7][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!sw_press[3]),
	.datac(!\sudokuBoard~122_combout ),
	.datad(!\sudokuBoard[3][7][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~123 .extended_lut = "off";
defparam \sudokuBoard~123 .lut_mask = 64'h087F087F2A2A2A2A;
defparam \sudokuBoard~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y5_N18
cyclonev_lcell_comb \sudokuBoard~124 (
// Equation(s):
// \sudokuBoard~124_combout  = ( \fixedBoard~21_combout  ) # ( !\fixedBoard~21_combout  & ( \sudokuBoard[3][7][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[3][7][0]~q ),
	.datad(gnd),
	.datae(!\fixedBoard~21_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~124 .extended_lut = "off";
defparam \sudokuBoard~124 .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \sudokuBoard~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N58
dffeas \sudokuBoard[3][7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~123_combout ),
	.asdata(\sudokuBoard~124_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][7][0] .is_wysiwyg = "true";
defparam \sudokuBoard[3][7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N6
cyclonev_lcell_comb \always1~27 (
// Equation(s):
// \always1~27_combout  = ( !\sudokuBoard[3][5][1]~DUPLICATE_q  & ( !\sudokuBoard[3][7][0]~q  & ( (!\sudokuBoard[4][3][1]~q  & (!\sudokuBoard[4][1][0]~q  & (!\sudokuBoard[3][2][1]~q  & !\sudokuBoard[3][0][0]~DUPLICATE_q ))) ) ) )

	.dataa(!\sudokuBoard[4][3][1]~q ),
	.datab(!\sudokuBoard[4][1][0]~q ),
	.datac(!\sudokuBoard[3][2][1]~q ),
	.datad(!\sudokuBoard[3][0][0]~DUPLICATE_q ),
	.datae(!\sudokuBoard[3][5][1]~DUPLICATE_q ),
	.dataf(!\sudokuBoard[3][7][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~27 .extended_lut = "off";
defparam \always1~27 .lut_mask = 64'h8000000000000000;
defparam \always1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N30
cyclonev_lcell_comb \sudokuBoard~97 (
// Equation(s):
// \sudokuBoard~97_combout  = ( \sudokuBoard[0][2][0]~q  & ( \fixedBoard~51_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[0][2][0]~q  & ( \fixedBoard~51_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[0][2][0]~q  & ( !\fixedBoard~51_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!\sudokuBoard~10_combout ),
	.datac(!sw_press[4]),
	.datad(!\sudokuBoard~9_combout ),
	.datae(!\sudokuBoard[0][2][0]~q ),
	.dataf(!\fixedBoard~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~97 .extended_lut = "off";
defparam \sudokuBoard~97 .lut_mask = 64'h0000FFFFF010F030;
defparam \sudokuBoard~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N6
cyclonev_lcell_comb \sudokuBoard~98 (
// Equation(s):
// \sudokuBoard~98_combout  = ( \sudokuBoard~97_combout  & ( (!\fixedBoard~51_combout  & (((!sw_press[2] & !sw_press[3])) # (\sudokuBoard[0][2][0]~q ))) # (\fixedBoard~51_combout  & (!sw_press[2])) ) ) # ( !\sudokuBoard~97_combout  & ( (!sw_press[2] & 
// (sw_press[3] & ((\sudokuBoard[0][2][0]~q ) # (\fixedBoard~51_combout )))) # (sw_press[2] & (!\fixedBoard~51_combout  & ((\sudokuBoard[0][2][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!\fixedBoard~51_combout ),
	.datac(!sw_press[3]),
	.datad(!\sudokuBoard[0][2][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~98 .extended_lut = "off";
defparam \sudokuBoard~98 .lut_mask = 64'h024E024EA2EEA2EE;
defparam \sudokuBoard~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N9
cyclonev_lcell_comb \sudokuBoard~99 (
// Equation(s):
// \sudokuBoard~99_combout  = (\sudokuBoard[0][2][0]~q ) # (\fixedBoard~51_combout )

	.dataa(gnd),
	.datab(!\fixedBoard~51_combout ),
	.datac(gnd),
	.datad(!\sudokuBoard[0][2][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~99 .extended_lut = "off";
defparam \sudokuBoard~99 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \sudokuBoard~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N7
dffeas \sudokuBoard[0][2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~98_combout ),
	.asdata(\sudokuBoard~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][2][0] .is_wysiwyg = "true";
defparam \sudokuBoard[0][2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N9
cyclonev_lcell_comb \sudokuBoard~91 (
// Equation(s):
// \sudokuBoard~91_combout  = ( \sudokuBoard[0][8][0]~q  & ( \fixedBoard~54_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[0][8][0]~q  & ( \fixedBoard~54_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((\sudokuBoard~10_combout  & sw_press[9])))) ) ) ) # ( \sudokuBoard[0][8][0]~q  & ( !\fixedBoard~54_combout  ) )

	.dataa(!sw_press[4]),
	.datab(!\sudokuBoard~9_combout ),
	.datac(!\sudokuBoard~10_combout ),
	.datad(!sw_press[9]),
	.datae(!\sudokuBoard[0][8][0]~q ),
	.dataf(!\fixedBoard~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~91 .extended_lut = "off";
defparam \sudokuBoard~91 .lut_mask = 64'h0000FFFF888A8A8A;
defparam \sudokuBoard~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N42
cyclonev_lcell_comb \sudokuBoard~92 (
// Equation(s):
// \sudokuBoard~92_combout  = ( \sudokuBoard~91_combout  & ( (!\fixedBoard~54_combout  & (((!sw_press[3] & !sw_press[2])) # (\sudokuBoard[0][8][0]~q ))) # (\fixedBoard~54_combout  & (((!sw_press[2])))) ) ) # ( !\sudokuBoard~91_combout  & ( 
// (!\fixedBoard~54_combout  & (\sudokuBoard[0][8][0]~q  & ((sw_press[2]) # (sw_press[3])))) # (\fixedBoard~54_combout  & (sw_press[3] & (!sw_press[2]))) ) )

	.dataa(!sw_press[3]),
	.datab(!\fixedBoard~54_combout ),
	.datac(!sw_press[2]),
	.datad(!\sudokuBoard[0][8][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~92 .extended_lut = "off";
defparam \sudokuBoard~92 .lut_mask = 64'h105C105CB0FCB0FC;
defparam \sudokuBoard~92 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N21
cyclonev_lcell_comb \sudokuBoard~93 (
// Equation(s):
// \sudokuBoard~93_combout  = (\fixedBoard~54_combout ) # (\sudokuBoard[0][8][0]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[0][8][0]~q ),
	.datad(!\fixedBoard~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~93 .extended_lut = "off";
defparam \sudokuBoard~93 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \sudokuBoard~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N43
dffeas \sudokuBoard[0][8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~92_combout ),
	.asdata(\sudokuBoard~93_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][8][0] .is_wysiwyg = "true";
defparam \sudokuBoard[0][8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N39
cyclonev_lcell_comb \sudokuBoard~102 (
// Equation(s):
// \sudokuBoard~102_combout  = ( \sudokuBoard[0][0][1]~q  & ( \fixedBoard~69_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[0][0][1]~q  & ( \fixedBoard~69_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[0][0][1]~q  & ( !\fixedBoard~69_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~19_combout ),
	.datad(!\sudokuBoard~2_combout ),
	.datae(!\sudokuBoard[0][0][1]~q ),
	.dataf(!\fixedBoard~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~102 .extended_lut = "off";
defparam \sudokuBoard~102 .lut_mask = 64'h0000F0FBF0F0F0F3;
defparam \sudokuBoard~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N45
cyclonev_lcell_comb \sudokuBoard~103 (
// Equation(s):
// \sudokuBoard~103_combout  = ( !\fixedBoard~69_combout  & ( \sudokuBoard[0][0][1]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[0][0][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~103 .extended_lut = "off";
defparam \sudokuBoard~103 .lut_mask = 64'h0F0F0F0F00000000;
defparam \sudokuBoard~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N40
dffeas \sudokuBoard[0][0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~102_combout ),
	.asdata(\sudokuBoard~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][0][1] .is_wysiwyg = "true";
defparam \sudokuBoard[0][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N33
cyclonev_lcell_comb \sudokuBoard~94 (
// Equation(s):
// \sudokuBoard~94_combout  = ( \sudokuBoard[0][3][0]~q  & ( \fixedBoard~52_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[0][3][0]~q  & ( \fixedBoard~52_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[0][3][0]~q  & ( !\fixedBoard~52_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!\sudokuBoard~10_combout ),
	.datac(!\sudokuBoard~9_combout ),
	.datad(!sw_press[4]),
	.datae(!\sudokuBoard[0][3][0]~q ),
	.dataf(!\fixedBoard~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~94 .extended_lut = "off";
defparam \sudokuBoard~94 .lut_mask = 64'h0000FFFFF100F300;
defparam \sudokuBoard~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N24
cyclonev_lcell_comb \sudokuBoard~95 (
// Equation(s):
// \sudokuBoard~95_combout  = ( \sudokuBoard~94_combout  & ( (!\fixedBoard~52_combout  & (((!sw_press[3] & !sw_press[2])) # (\sudokuBoard[0][3][0]~q ))) # (\fixedBoard~52_combout  & (((!sw_press[2])))) ) ) # ( !\sudokuBoard~94_combout  & ( 
// (!\fixedBoard~52_combout  & (\sudokuBoard[0][3][0]~q  & ((sw_press[2]) # (sw_press[3])))) # (\fixedBoard~52_combout  & (sw_press[3] & (!sw_press[2]))) ) )

	.dataa(!\fixedBoard~52_combout ),
	.datab(!sw_press[3]),
	.datac(!sw_press[2]),
	.datad(!\sudokuBoard[0][3][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~94_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~95 .extended_lut = "off";
defparam \sudokuBoard~95 .lut_mask = 64'h103A103AD0FAD0FA;
defparam \sudokuBoard~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N27
cyclonev_lcell_comb \sudokuBoard~96 (
// Equation(s):
// \sudokuBoard~96_combout  = ( \sudokuBoard[0][3][0]~q  ) # ( !\sudokuBoard[0][3][0]~q  & ( \fixedBoard~52_combout  ) )

	.dataa(!\fixedBoard~52_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~96 .extended_lut = "off";
defparam \sudokuBoard~96 .lut_mask = 64'h55555555FFFFFFFF;
defparam \sudokuBoard~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N25
dffeas \sudokuBoard[0][3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~95_combout ),
	.asdata(\sudokuBoard~96_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][3][0] .is_wysiwyg = "true";
defparam \sudokuBoard[0][3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N18
cyclonev_lcell_comb \sudokuBoard~90 (
// Equation(s):
// \sudokuBoard~90_combout  = (\sudokuBoard[1][2][0]~q ) # (\fixedBoard~50_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~50_combout ),
	.datad(!\sudokuBoard[1][2][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~90 .extended_lut = "off";
defparam \sudokuBoard~90 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \sudokuBoard~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N5
dffeas \sudokuBoard[1][2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~89_combout ),
	.asdata(\sudokuBoard~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][2][0] .is_wysiwyg = "true";
defparam \sudokuBoard[1][2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N48
cyclonev_lcell_comb \sudokuBoard~88 (
// Equation(s):
// \sudokuBoard~88_combout  = ( \sudokuBoard[1][2][0]~q  & ( \fixedBoard~50_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[1][2][0]~q  & ( \fixedBoard~50_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[1][2][0]~q  & ( !\fixedBoard~50_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!\sudokuBoard~9_combout ),
	.datac(!\sudokuBoard~10_combout ),
	.datad(!sw_press[4]),
	.datae(!\sudokuBoard[1][2][0]~q ),
	.dataf(!\fixedBoard~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~88 .extended_lut = "off";
defparam \sudokuBoard~88 .lut_mask = 64'h0000FFFFCD00CF00;
defparam \sudokuBoard~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N3
cyclonev_lcell_comb \sudokuBoard~89 (
// Equation(s):
// \sudokuBoard~89_combout  = ( \sudokuBoard~88_combout  & ( (!\fixedBoard~50_combout  & (((!sw_press[2] & !sw_press[3])) # (\sudokuBoard[1][2][0]~q ))) # (\fixedBoard~50_combout  & (!sw_press[2])) ) ) # ( !\sudokuBoard~88_combout  & ( (!sw_press[2] & 
// (sw_press[3] & ((\sudokuBoard[1][2][0]~q ) # (\fixedBoard~50_combout )))) # (sw_press[2] & (((!\fixedBoard~50_combout  & \sudokuBoard[1][2][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!sw_press[3]),
	.datac(!\fixedBoard~50_combout ),
	.datad(!\sudokuBoard[1][2][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~89 .extended_lut = "off";
defparam \sudokuBoard~89 .lut_mask = 64'h027202728AFA8AFA;
defparam \sudokuBoard~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N4
dffeas \sudokuBoard[1][2][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~89_combout ),
	.asdata(\sudokuBoard~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][2][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][2][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[1][2][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N48
cyclonev_lcell_comb \sudokuBoard~100 (
// Equation(s):
// \sudokuBoard~100_combout  = ( \sudokuBoard[0][2][1]~q  & ( \fixedBoard~51_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[0][2][1]~q  & ( \fixedBoard~51_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[0][2][1]~q  & ( !\fixedBoard~51_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~2_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~21_combout ),
	.datad(!\sudokuBoard~19_combout ),
	.datae(!\sudokuBoard[0][2][1]~q ),
	.dataf(!\fixedBoard~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~100 .extended_lut = "off";
defparam \sudokuBoard~100 .lut_mask = 64'h0000FF51FF00FF11;
defparam \sudokuBoard~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N36
cyclonev_lcell_comb \sudokuBoard~101 (
// Equation(s):
// \sudokuBoard~101_combout  = ( \sudokuBoard[0][2][1]~q  & ( !\fixedBoard~51_combout  ) )

	.dataa(gnd),
	.datab(!\fixedBoard~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~101 .extended_lut = "off";
defparam \sudokuBoard~101 .lut_mask = 64'h00000000CCCCCCCC;
defparam \sudokuBoard~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N50
dffeas \sudokuBoard[0][2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~100_combout ),
	.asdata(\sudokuBoard~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][2][1] .is_wysiwyg = "true";
defparam \sudokuBoard[0][2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N42
cyclonev_lcell_comb \always1~25 (
// Equation(s):
// \always1~25_combout  = ( !\sudokuBoard[1][2][0]~DUPLICATE_q  & ( !\sudokuBoard[0][2][1]~q  & ( (!\sudokuBoard[0][2][0]~q  & (!\sudokuBoard[0][8][0]~q  & (!\sudokuBoard[0][0][1]~q  & !\sudokuBoard[0][3][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[0][2][0]~q ),
	.datab(!\sudokuBoard[0][8][0]~q ),
	.datac(!\sudokuBoard[0][0][1]~q ),
	.datad(!\sudokuBoard[0][3][0]~q ),
	.datae(!\sudokuBoard[1][2][0]~DUPLICATE_q ),
	.dataf(!\sudokuBoard[0][2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~25 .extended_lut = "off";
defparam \always1~25 .lut_mask = 64'h8000000000000000;
defparam \always1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N57
cyclonev_lcell_comb \sudokuBoard~138 (
// Equation(s):
// \sudokuBoard~138_combout  = (\sudokuBoard[6][1][0]~q ) # (\fixedBoard~12_combout )

	.dataa(!\fixedBoard~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sudokuBoard[6][1][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~138 .extended_lut = "off";
defparam \sudokuBoard~138 .lut_mask = 64'h55FF55FF55FF55FF;
defparam \sudokuBoard~138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N56
dffeas \sudokuBoard[6][1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~137_combout ),
	.asdata(\sudokuBoard~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][1][0] .is_wysiwyg = "true";
defparam \sudokuBoard[6][1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N21
cyclonev_lcell_comb \sudokuBoard~136 (
// Equation(s):
// \sudokuBoard~136_combout  = ( \sudokuBoard[6][1][0]~q  & ( \fixedBoard~12_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[6][1][0]~q  & ( \fixedBoard~12_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((\sudokuBoard~10_combout  & sw_press[9])))) ) ) ) # ( \sudokuBoard[6][1][0]~q  & ( !\fixedBoard~12_combout  ) )

	.dataa(!sw_press[4]),
	.datab(!\sudokuBoard~9_combout ),
	.datac(!\sudokuBoard~10_combout ),
	.datad(!sw_press[9]),
	.datae(!\sudokuBoard[6][1][0]~q ),
	.dataf(!\fixedBoard~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~136 .extended_lut = "off";
defparam \sudokuBoard~136 .lut_mask = 64'h0000FFFF888A8A8A;
defparam \sudokuBoard~136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N54
cyclonev_lcell_comb \sudokuBoard~137 (
// Equation(s):
// \sudokuBoard~137_combout  = ( sw_press[3] & ( (!\fixedBoard~12_combout  & ((\sudokuBoard[6][1][0]~q ))) # (\fixedBoard~12_combout  & (!sw_press[2])) ) ) # ( !sw_press[3] & ( (!sw_press[2] & (((\sudokuBoard~136_combout )))) # (sw_press[2] & 
// (!\fixedBoard~12_combout  & ((\sudokuBoard[6][1][0]~q )))) ) )

	.dataa(!\fixedBoard~12_combout ),
	.datab(!sw_press[2]),
	.datac(!\sudokuBoard~136_combout ),
	.datad(!\sudokuBoard[6][1][0]~q ),
	.datae(gnd),
	.dataf(!sw_press[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~137 .extended_lut = "off";
defparam \sudokuBoard~137 .lut_mask = 64'h0C2E0C2E44EE44EE;
defparam \sudokuBoard~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N55
dffeas \sudokuBoard[6][1][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~137_combout ),
	.asdata(\sudokuBoard~138_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][1][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][1][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[6][1][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N3
cyclonev_lcell_comb \sudokuBoard~140 (
// Equation(s):
// \sudokuBoard~140_combout  = ( \sudokuBoard[6][0][1]~q  & ( !\fixedBoard~11_combout  ) )

	.dataa(!\fixedBoard~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~140 .extended_lut = "off";
defparam \sudokuBoard~140 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sudokuBoard~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N17
dffeas \sudokuBoard[6][0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~139_combout ),
	.asdata(\sudokuBoard~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][0][1] .is_wysiwyg = "true";
defparam \sudokuBoard[6][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N15
cyclonev_lcell_comb \sudokuBoard~139 (
// Equation(s):
// \sudokuBoard~139_combout  = ( \sudokuBoard[6][0][1]~q  & ( \fixedBoard~11_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[6][0][1]~q  & ( \fixedBoard~11_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[6][0][1]~q  & ( !\fixedBoard~11_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~20_combout ),
	.datac(!\sudokuBoard~2_combout ),
	.datad(!\sudokuBoard~21_combout ),
	.datae(!\sudokuBoard[6][0][1]~q ),
	.dataf(!\fixedBoard~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~139 .extended_lut = "off";
defparam \sudokuBoard~139 .lut_mask = 64'h0000AFABAAAAABAB;
defparam \sudokuBoard~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y6_N16
dffeas \sudokuBoard[6][0][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~139_combout ),
	.asdata(\sudokuBoard~140_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][0][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][0][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[6][0][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N42
cyclonev_lcell_comb \sudokuBoard~133 (
// Equation(s):
// \sudokuBoard~133_combout  = ( !\fixedBoard~3_combout  & ( \sudokuBoard[6][8][1]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[6][8][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~133 .extended_lut = "off";
defparam \sudokuBoard~133 .lut_mask = 64'h0F0F0F0F00000000;
defparam \sudokuBoard~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N50
dffeas \sudokuBoard[6][8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~132_combout ),
	.asdata(\sudokuBoard~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][8][1] .is_wysiwyg = "true";
defparam \sudokuBoard[6][8][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N48
cyclonev_lcell_comb \sudokuBoard~132 (
// Equation(s):
// \sudokuBoard~132_combout  = ( \sudokuBoard[6][8][1]~q  & ( \fixedBoard~3_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[6][8][1]~q  & ( \fixedBoard~3_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[6][8][1]~q  & ( !\fixedBoard~3_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~21_combout ),
	.datad(!\sudokuBoard~20_combout ),
	.datae(!\sudokuBoard[6][8][1]~q ),
	.dataf(!\fixedBoard~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~132 .extended_lut = "off";
defparam \sudokuBoard~132 .lut_mask = 64'h0000BABBAAAAAABB;
defparam \sudokuBoard~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N49
dffeas \sudokuBoard[6][8][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~132_combout ),
	.asdata(\sudokuBoard~133_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][8][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][8][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[6][8][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N15
cyclonev_lcell_comb \sudokuBoard~141 (
// Equation(s):
// \sudokuBoard~141_combout  = ( \sudokuBoard[5][8][0]~q  & ( \fixedBoard~59_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[5][8][0]~q  & ( \fixedBoard~59_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((\sudokuBoard~10_combout  & sw_press[9])))) ) ) ) # ( \sudokuBoard[5][8][0]~q  & ( !\fixedBoard~59_combout  ) )

	.dataa(!\sudokuBoard~10_combout ),
	.datab(!sw_press[4]),
	.datac(!sw_press[9]),
	.datad(!\sudokuBoard~9_combout ),
	.datae(!\sudokuBoard[5][8][0]~q ),
	.dataf(!\fixedBoard~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~141 .extended_lut = "off";
defparam \sudokuBoard~141 .lut_mask = 64'h0000FFFFCC04CC44;
defparam \sudokuBoard~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N0
cyclonev_lcell_comb \sudokuBoard~142 (
// Equation(s):
// \sudokuBoard~142_combout  = ( \sudokuBoard~141_combout  & ( (!\fixedBoard~59_combout  & (((!sw_press[3] & !sw_press[2])) # (\sudokuBoard[5][8][0]~q ))) # (\fixedBoard~59_combout  & (((!sw_press[2])))) ) ) # ( !\sudokuBoard~141_combout  & ( 
// (!\fixedBoard~59_combout  & (\sudokuBoard[5][8][0]~q  & ((sw_press[2]) # (sw_press[3])))) # (\fixedBoard~59_combout  & (sw_press[3] & (!sw_press[2]))) ) )

	.dataa(!\fixedBoard~59_combout ),
	.datab(!sw_press[3]),
	.datac(!sw_press[2]),
	.datad(!\sudokuBoard[5][8][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~142 .extended_lut = "off";
defparam \sudokuBoard~142 .lut_mask = 64'h103A103AD0FAD0FA;
defparam \sudokuBoard~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y5_N3
cyclonev_lcell_comb \sudokuBoard~143 (
// Equation(s):
// \sudokuBoard~143_combout  = ( \fixedBoard~59_combout  ) # ( !\fixedBoard~59_combout  & ( \sudokuBoard[5][8][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sudokuBoard[5][8][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~143 .extended_lut = "off";
defparam \sudokuBoard~143 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \sudokuBoard~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y5_N1
dffeas \sudokuBoard[5][8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~142_combout ),
	.asdata(\sudokuBoard~143_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][8][0] .is_wysiwyg = "true";
defparam \sudokuBoard[5][8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N48
cyclonev_lcell_comb \sudokuBoard~134 (
// Equation(s):
// \sudokuBoard~134_combout  = ( \sudokuBoard[6][2][1]~q  & ( \fixedBoard~73_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[6][2][1]~q  & ( \fixedBoard~73_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[6][2][1]~q  & ( !\fixedBoard~73_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~20_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~19_combout ),
	.datad(!\sudokuBoard~21_combout ),
	.datae(!\sudokuBoard[6][2][1]~q ),
	.dataf(!\fixedBoard~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~134 .extended_lut = "off";
defparam \sudokuBoard~134 .lut_mask = 64'h0000F3F1F0F0F1F1;
defparam \sudokuBoard~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N57
cyclonev_lcell_comb \sudokuBoard~135 (
// Equation(s):
// \sudokuBoard~135_combout  = ( \sudokuBoard[6][2][1]~q  & ( !\fixedBoard~73_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sudokuBoard[6][2][1]~q ),
	.dataf(!\fixedBoard~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~135 .extended_lut = "off";
defparam \sudokuBoard~135 .lut_mask = 64'h0000FFFF00000000;
defparam \sudokuBoard~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y6_N49
dffeas \sudokuBoard[6][2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~134_combout ),
	.asdata(\sudokuBoard~135_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][2][1] .is_wysiwyg = "true";
defparam \sudokuBoard[6][2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N27
cyclonev_lcell_comb \sudokuBoard~145 (
// Equation(s):
// \sudokuBoard~145_combout  = ( !\fixedBoard~10_combout  & ( \sudokuBoard[5][7][1]~q  ) )

	.dataa(!\sudokuBoard[5][7][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~145 .extended_lut = "off";
defparam \sudokuBoard~145 .lut_mask = 64'h5555555500000000;
defparam \sudokuBoard~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N20
dffeas \sudokuBoard[5][7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~144_combout ),
	.asdata(\sudokuBoard~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][7][1] .is_wysiwyg = "true";
defparam \sudokuBoard[5][7][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N18
cyclonev_lcell_comb \sudokuBoard~144 (
// Equation(s):
// \sudokuBoard~144_combout  = ( \sudokuBoard[5][7][1]~q  & ( \fixedBoard~10_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[5][7][1]~q  & ( \fixedBoard~10_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[5][7][1]~q  & ( !\fixedBoard~10_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~21_combout ),
	.datad(!\sudokuBoard~20_combout ),
	.datae(!\sudokuBoard[5][7][1]~q ),
	.dataf(!\fixedBoard~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~144 .extended_lut = "off";
defparam \sudokuBoard~144 .lut_mask = 64'h0000BABBAAAAAABB;
defparam \sudokuBoard~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N19
dffeas \sudokuBoard[5][7][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~144_combout ),
	.asdata(\sudokuBoard~145_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][7][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][7][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[5][7][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y6_N0
cyclonev_lcell_comb \always1~28 (
// Equation(s):
// \always1~28_combout  = ( !\sudokuBoard[6][2][1]~q  & ( !\sudokuBoard[5][7][1]~DUPLICATE_q  & ( (!\sudokuBoard[6][1][0]~DUPLICATE_q  & (!\sudokuBoard[6][0][1]~DUPLICATE_q  & (!\sudokuBoard[6][8][1]~DUPLICATE_q  & !\sudokuBoard[5][8][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[6][1][0]~DUPLICATE_q ),
	.datab(!\sudokuBoard[6][0][1]~DUPLICATE_q ),
	.datac(!\sudokuBoard[6][8][1]~DUPLICATE_q ),
	.datad(!\sudokuBoard[5][8][0]~q ),
	.datae(!\sudokuBoard[6][2][1]~q ),
	.dataf(!\sudokuBoard[5][7][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~28 .extended_lut = "off";
defparam \always1~28 .lut_mask = 64'h8000000000000000;
defparam \always1~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N21
cyclonev_lcell_comb \sudokuBoard~146 (
// Equation(s):
// \sudokuBoard~146_combout  = ( \sudokuBoard[5][6][1]~q  & ( \fixedBoard~9_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[5][6][1]~q  & ( \fixedBoard~9_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[5][6][1]~q  & ( !\fixedBoard~9_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~20_combout ),
	.datad(!\sudokuBoard~21_combout ),
	.datae(!\sudokuBoard[5][6][1]~q ),
	.dataf(!\fixedBoard~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~146 .extended_lut = "off";
defparam \sudokuBoard~146 .lut_mask = 64'h0000BBABAAAAABAB;
defparam \sudokuBoard~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N15
cyclonev_lcell_comb \sudokuBoard~147 (
// Equation(s):
// \sudokuBoard~147_combout  = (\sudokuBoard[5][6][1]~q  & !\fixedBoard~9_combout )

	.dataa(!\sudokuBoard[5][6][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fixedBoard~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~147 .extended_lut = "off";
defparam \sudokuBoard~147 .lut_mask = 64'h5500550055005500;
defparam \sudokuBoard~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N23
dffeas \sudokuBoard[5][6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~146_combout ),
	.asdata(\sudokuBoard~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][6][1] .is_wysiwyg = "true";
defparam \sudokuBoard[5][6][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N51
cyclonev_lcell_comb \sudokuBoard~150 (
// Equation(s):
// \sudokuBoard~150_combout  = ( \sudokuBoard[5][3][1]~q  & ( \fixedBoard~35_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[5][3][1]~q  & ( \fixedBoard~35_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[5][3][1]~q  & ( !\fixedBoard~35_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~20_combout ),
	.datad(!\sudokuBoard~21_combout ),
	.datae(!\sudokuBoard[5][3][1]~q ),
	.dataf(!\fixedBoard~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~150 .extended_lut = "off";
defparam \sudokuBoard~150 .lut_mask = 64'h0000BBABAAAAABAB;
defparam \sudokuBoard~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N45
cyclonev_lcell_comb \sudokuBoard~151 (
// Equation(s):
// \sudokuBoard~151_combout  = (!\fixedBoard~35_combout  & \sudokuBoard[5][3][1]~q )

	.dataa(gnd),
	.datab(!\fixedBoard~35_combout ),
	.datac(!\sudokuBoard[5][3][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~151 .extended_lut = "off";
defparam \sudokuBoard~151 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \sudokuBoard~151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N52
dffeas \sudokuBoard[5][3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~150_combout ),
	.asdata(\sudokuBoard~151_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][3][1] .is_wysiwyg = "true";
defparam \sudokuBoard[5][3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N36
cyclonev_lcell_comb \sudokuBoard~148 (
// Equation(s):
// \sudokuBoard~148_combout  = ( \sudokuBoard[5][5][1]~q  & ( \fixedBoard~37_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[5][5][1]~q  & ( \fixedBoard~37_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[5][5][1]~q  & ( !\fixedBoard~37_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~21_combout ),
	.datad(!\sudokuBoard~20_combout ),
	.datae(!\sudokuBoard[5][5][1]~q ),
	.dataf(!\fixedBoard~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~148 .extended_lut = "off";
defparam \sudokuBoard~148 .lut_mask = 64'h0000BABBAAAAAABB;
defparam \sudokuBoard~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N0
cyclonev_lcell_comb \sudokuBoard~149 (
// Equation(s):
// \sudokuBoard~149_combout  = (\sudokuBoard[5][5][1]~q  & !\fixedBoard~37_combout )

	.dataa(!\sudokuBoard[5][5][1]~q ),
	.datab(!\fixedBoard~37_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~149 .extended_lut = "off";
defparam \sudokuBoard~149 .lut_mask = 64'h4444444444444444;
defparam \sudokuBoard~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N38
dffeas \sudokuBoard[5][5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~148_combout ),
	.asdata(\sudokuBoard~149_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][5][1] .is_wysiwyg = "true";
defparam \sudokuBoard[5][5][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N3
cyclonev_lcell_comb \sudokuBoard~153 (
// Equation(s):
// \sudokuBoard~153_combout  = ( \sudokuBoard[5][1][1]~q  & ( !\fixedBoard~74_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~74_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[5][1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~153 .extended_lut = "off";
defparam \sudokuBoard~153 .lut_mask = 64'h00000000F0F0F0F0;
defparam \sudokuBoard~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N41
dffeas \sudokuBoard[5][1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~152_combout ),
	.asdata(\sudokuBoard~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][1][1] .is_wysiwyg = "true";
defparam \sudokuBoard[5][1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N39
cyclonev_lcell_comb \sudokuBoard~152 (
// Equation(s):
// \sudokuBoard~152_combout  = ( \sudokuBoard[5][1][1]~q  & ( \fixedBoard~74_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[5][1][1]~q  & ( \fixedBoard~74_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[5][1][1]~q  & ( !\fixedBoard~74_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~20_combout ),
	.datad(!\sudokuBoard~21_combout ),
	.datae(!\sudokuBoard[5][1][1]~q ),
	.dataf(!\fixedBoard~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~152 .extended_lut = "off";
defparam \sudokuBoard~152 .lut_mask = 64'h0000BBABAAAAABAB;
defparam \sudokuBoard~152 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N40
dffeas \sudokuBoard[5][1][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~152_combout ),
	.asdata(\sudokuBoard~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][1][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][1][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[5][1][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N6
cyclonev_lcell_comb \sudokuBoard~154 (
// Equation(s):
// \sudokuBoard~154_combout  = ( \sudokuBoard[4][8][1]~q  & ( \fixedBoard~75_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[4][8][1]~q  & ( \fixedBoard~75_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[4][8][1]~q  & ( !\fixedBoard~75_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~21_combout ),
	.datad(!\sudokuBoard~20_combout ),
	.datae(!\sudokuBoard[4][8][1]~q ),
	.dataf(!\fixedBoard~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~154 .extended_lut = "off";
defparam \sudokuBoard~154 .lut_mask = 64'h0000BABBAAAAAABB;
defparam \sudokuBoard~154 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N54
cyclonev_lcell_comb \sudokuBoard~155 (
// Equation(s):
// \sudokuBoard~155_combout  = ( !\fixedBoard~75_combout  & ( \sudokuBoard[4][8][1]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[4][8][1]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~155 .extended_lut = "off";
defparam \sudokuBoard~155 .lut_mask = 64'h3333333300000000;
defparam \sudokuBoard~155 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N8
dffeas \sudokuBoard[4][8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~154_combout ),
	.asdata(\sudokuBoard~155_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][8][1] .is_wysiwyg = "true";
defparam \sudokuBoard[4][8][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y7_N12
cyclonev_lcell_comb \always1~29 (
// Equation(s):
// \always1~29_combout  = ( !\sudokuBoard[4][8][1]~q  & ( (!\sudokuBoard[5][6][1]~q  & (!\sudokuBoard[5][3][1]~q  & (!\sudokuBoard[5][5][1]~q  & !\sudokuBoard[5][1][1]~DUPLICATE_q ))) ) )

	.dataa(!\sudokuBoard[5][6][1]~q ),
	.datab(!\sudokuBoard[5][3][1]~q ),
	.datac(!\sudokuBoard[5][5][1]~q ),
	.datad(!\sudokuBoard[5][1][1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[4][8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~29 .extended_lut = "off";
defparam \always1~29 .lut_mask = 64'h8000800000000000;
defparam \always1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y6_N36
cyclonev_lcell_comb \always1~30 (
// Equation(s):
// \always1~30_combout  = ( \always1~28_combout  & ( \always1~29_combout  & ( (!\sudokuBoard[4][3][0]~DUPLICATE_q  & (\always1~26_combout  & (\always1~27_combout  & \always1~25_combout ))) ) ) )

	.dataa(!\sudokuBoard[4][3][0]~DUPLICATE_q ),
	.datab(!\always1~26_combout ),
	.datac(!\always1~27_combout ),
	.datad(!\always1~25_combout ),
	.datae(!\always1~28_combout ),
	.dataf(!\always1~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~30 .extended_lut = "off";
defparam \always1~30 .lut_mask = 64'h0000000000000002;
defparam \always1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N30
cyclonev_lcell_comb \always1~45 (
// Equation(s):
// \always1~45_combout  = ( \always1~37_combout  & ( \always1~30_combout  & ( (\always1~39_combout  & (\always1~40_combout  & (\always1~44_combout  & \always1~38_combout ))) ) ) )

	.dataa(!\always1~39_combout ),
	.datab(!\always1~40_combout ),
	.datac(!\always1~44_combout ),
	.datad(!\always1~38_combout ),
	.datae(!\always1~37_combout ),
	.dataf(!\always1~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~45 .extended_lut = "off";
defparam \always1~45 .lut_mask = 64'h0000000000000001;
defparam \always1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N51
cyclonev_lcell_comb \sudokuBoard~16 (
// Equation(s):
// \sudokuBoard~16_combout  = ( \sudokuBoard[8][2][0]~q  & ( \fixedBoard~6_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[8][2][0]~q  & ( \fixedBoard~6_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[8][2][0]~q  & ( !\fixedBoard~6_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!\sudokuBoard~10_combout ),
	.datac(!\sudokuBoard~9_combout ),
	.datad(!sw_press[4]),
	.datae(!\sudokuBoard[8][2][0]~q ),
	.dataf(!\fixedBoard~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~16 .extended_lut = "off";
defparam \sudokuBoard~16 .lut_mask = 64'h0000FFFFF100F300;
defparam \sudokuBoard~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N18
cyclonev_lcell_comb \sudokuBoard~17 (
// Equation(s):
// \sudokuBoard~17_combout  = ( \fixedBoard~6_combout  & ( (!sw_press[2] & ((sw_press[3]) # (\sudokuBoard~16_combout ))) ) ) # ( !\fixedBoard~6_combout  & ( (!sw_press[3] & ((!sw_press[2] & (\sudokuBoard~16_combout )) # (sw_press[2] & 
// ((\sudokuBoard[8][2][0]~q ))))) # (sw_press[3] & (((\sudokuBoard[8][2][0]~q )))) ) )

	.dataa(!\sudokuBoard~16_combout ),
	.datab(!sw_press[3]),
	.datac(!sw_press[2]),
	.datad(!\sudokuBoard[8][2][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~17 .extended_lut = "off";
defparam \sudokuBoard~17 .lut_mask = 64'h407F407F70707070;
defparam \sudokuBoard~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y9_N0
cyclonev_lcell_comb \sudokuBoard~18 (
// Equation(s):
// \sudokuBoard~18_combout  = ( \sudokuBoard[8][2][0]~q  ) # ( !\sudokuBoard[8][2][0]~q  & ( \fixedBoard~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[8][2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~18 .extended_lut = "off";
defparam \sudokuBoard~18 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \sudokuBoard~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N19
dffeas \sudokuBoard[8][2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~17_combout ),
	.asdata(\sudokuBoard~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][2][0] .is_wysiwyg = "true";
defparam \sudokuBoard[8][2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y9_N36
cyclonev_lcell_comb \sudokuBoard[8][5][2]~0 (
// Equation(s):
// \sudokuBoard[8][5][2]~0_combout  = ( \sudokuBoard[8][5][2]~q  & ( \sudokuBoard[8][8][2]~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\fixedBoard~7_combout  & ((state[1]))) # (\fixedBoard~7_combout  & (\sudokuBoard[8][8][2]~3_combout ))) ) ) ) # 
// ( !\sudokuBoard[8][5][2]~q  & ( \sudokuBoard[8][8][2]~4_combout  & ( (\sudokuBoard[8][8][2]~3_combout  & \fixedBoard~7_combout ) ) ) ) # ( \sudokuBoard[8][5][2]~q  & ( !\sudokuBoard[8][8][2]~4_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// (((\sudokuBoard[8][8][2]~3_combout  & \fixedBoard~7_combout )) # (state[1])) ) ) ) # ( !\sudokuBoard[8][5][2]~q  & ( !\sudokuBoard[8][8][2]~4_combout  & ( (\sudokuBoard[8][8][2]~3_combout  & \fixedBoard~7_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~3_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\fixedBoard~7_combout ),
	.datae(!\sudokuBoard[8][5][2]~q ),
	.dataf(!\sudokuBoard[8][8][2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][5][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][5][2]~0 .extended_lut = "off";
defparam \sudokuBoard[8][5][2]~0 .lut_mask = 64'h0055CFDF0055CFDD;
defparam \sudokuBoard[8][5][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N37
dffeas \sudokuBoard[8][5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][5][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][5][2] .is_wysiwyg = "true";
defparam \sudokuBoard[8][5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N3
cyclonev_lcell_comb \sudokuBoard~23 (
// Equation(s):
// \sudokuBoard~23_combout  = ( \sudokuBoard[8][5][1]~q  & ( !\fixedBoard~7_combout  ) )

	.dataa(!\fixedBoard~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[8][5][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~23 .extended_lut = "off";
defparam \sudokuBoard~23 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sudokuBoard~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N53
dffeas \sudokuBoard[8][5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~22_combout ),
	.asdata(\sudokuBoard~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][5][1] .is_wysiwyg = "true";
defparam \sudokuBoard[8][5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y7_N51
cyclonev_lcell_comb \sudokuBoard~22 (
// Equation(s):
// \sudokuBoard~22_combout  = ( \sudokuBoard[8][5][1]~q  & ( \fixedBoard~7_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[8][5][1]~q  & ( \fixedBoard~7_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[8][5][1]~q  & ( !\fixedBoard~7_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~21_combout ),
	.datab(!\sudokuBoard~2_combout ),
	.datac(!\sudokuBoard~20_combout ),
	.datad(!\sudokuBoard~19_combout ),
	.datae(!\sudokuBoard[8][5][1]~q ),
	.dataf(!\fixedBoard~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~22 .extended_lut = "off";
defparam \sudokuBoard~22 .lut_mask = 64'h0000FF23FF00FF03;
defparam \sudokuBoard~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N52
dffeas \sudokuBoard[8][5][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~22_combout ),
	.asdata(\sudokuBoard~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][5][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][5][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[8][5][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y9_N4
dffeas \sudokuBoard[8][7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~24_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][7][0] .is_wysiwyg = "true";
defparam \sudokuBoard[8][7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N3
cyclonev_lcell_comb \sudokuBoard~24 (
// Equation(s):
// \sudokuBoard~24_combout  = ( \sudokuBoard[0][0][0]~0_combout  & ( ((\fixedBoard~0_combout  & !\sudokuBoard[0][6][0]~0_combout )) # (\sudokuBoard[8][7][0]~q ) ) ) # ( !\sudokuBoard[0][0][0]~0_combout  & ( (!\fixedBoard~0_combout  & 
// ((\sudokuBoard[8][7][0]~q ))) # (\fixedBoard~0_combout  & (!\sudokuBoard[0][6][0]~0_combout )) ) )

	.dataa(!\fixedBoard~0_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!\sudokuBoard[8][7][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][0][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~24 .extended_lut = "off";
defparam \sudokuBoard~24 .lut_mask = 64'h50FA50FA50FF50FF;
defparam \sudokuBoard~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N5
dffeas \sudokuBoard[8][7][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~24_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][7][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][7][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[8][7][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N42
cyclonev_lcell_comb \sudokuBoard~25 (
// Equation(s):
// \sudokuBoard~25_combout  = ( \fixedBoard~8_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # ((\sudokuBoard[0][0][0]~0_combout  & \sudokuBoard[8][8][0]~q )) ) ) # ( !\fixedBoard~8_combout  & ( \sudokuBoard[8][8][0]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\sudokuBoard[8][8][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~25 .extended_lut = "off";
defparam \sudokuBoard~25 .lut_mask = 64'h00FF00FFCCCFCCCF;
defparam \sudokuBoard~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N44
dffeas \sudokuBoard[8][8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~25_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][8][0] .is_wysiwyg = "true";
defparam \sudokuBoard[8][8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N6
cyclonev_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = ( \sudokuBoard[8][7][0]~DUPLICATE_q  & ( \sudokuBoard[8][8][0]~q  & ( (\solutionBoard[0][4][0]~q  & (\sudokuBoard[8][2][0]~q  & (\sudokuBoard[8][5][2]~q  & \sudokuBoard[8][5][1]~DUPLICATE_q ))) ) ) ) # ( 
// !\sudokuBoard[8][7][0]~DUPLICATE_q  & ( !\sudokuBoard[8][8][0]~q  & ( (!\solutionBoard[0][4][0]~q  & (!\sudokuBoard[8][2][0]~q  & (!\sudokuBoard[8][5][2]~q  & !\sudokuBoard[8][5][1]~DUPLICATE_q ))) ) ) )

	.dataa(!\solutionBoard[0][4][0]~q ),
	.datab(!\sudokuBoard[8][2][0]~q ),
	.datac(!\sudokuBoard[8][5][2]~q ),
	.datad(!\sudokuBoard[8][5][1]~DUPLICATE_q ),
	.datae(!\sudokuBoard[8][7][0]~DUPLICATE_q ),
	.dataf(!\sudokuBoard[8][8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~1 .extended_lut = "off";
defparam \always1~1 .lut_mask = 64'h8000000000000001;
defparam \always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N0
cyclonev_lcell_comb \sudokuBoard~5 (
// Equation(s):
// \sudokuBoard~5_combout  = ( \sudokuBoard[8][8][2]~0_combout  & ( ((\fixedBoard~0_combout  & \sudokuBoard[6][6][2]~0_combout )) # (\sudokuBoard[8][7][2]~q ) ) ) # ( !\sudokuBoard[8][8][2]~0_combout  & ( (!\fixedBoard~0_combout  & ((\sudokuBoard[8][7][2]~q 
// ))) # (\fixedBoard~0_combout  & (\sudokuBoard[6][6][2]~0_combout )) ) )

	.dataa(!\fixedBoard~0_combout ),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(gnd),
	.datad(!\sudokuBoard[8][7][2]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[8][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~5 .extended_lut = "off";
defparam \sudokuBoard~5 .lut_mask = 64'h11BB11BB11FF11FF;
defparam \sudokuBoard~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N2
dffeas \sudokuBoard[8][7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~5_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][7][2] .is_wysiwyg = "true";
defparam \sudokuBoard[8][7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N33
cyclonev_lcell_comb \sudokuBoard~15 (
// Equation(s):
// \sudokuBoard~15_combout  = ( !\Mux10~5_combout  & ( (!\sudokuBoard~7_combout  & \fixedBoard~5_combout ) ) )

	.dataa(!\sudokuBoard~7_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~15 .extended_lut = "off";
defparam \sudokuBoard~15 .lut_mask = 64'h0A0A0A0A00000000;
defparam \sudokuBoard~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N48
cyclonev_lcell_comb \sudokuBoard[7][6][3]~0 (
// Equation(s):
// \sudokuBoard[7][6][3]~0_combout  = ( \sudokuBoard[7][6][3]~q  & ( \sudokuBoard~15_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[7][6][3]~q  & ( 
// \sudokuBoard~15_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[7][6][3]~q  & ( !\sudokuBoard~15_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[7][6][3]~q  & ( !\sudokuBoard~15_combout  & ( (\Decoder0~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & !state[1])) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[7][6][3]~q ),
	.dataf(!\sudokuBoard~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][6][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][6][3]~0 .extended_lut = "off";
defparam \sudokuBoard[7][6][3]~0 .lut_mask = 64'h1100DDFF1303DFCF;
defparam \sudokuBoard[7][6][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N49
dffeas \sudokuBoard[7][6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][6][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][6][3] .is_wysiwyg = "true";
defparam \sudokuBoard[7][6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N54
cyclonev_lcell_comb \sudokuBoard[6][8][0]~0 (
// Equation(s):
// \sudokuBoard[6][8][0]~0_combout  = ( \sudokuBoard[6][8][0]~q  & ( \sudokuBoard[0][0][0]~0_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[6][8][0]~q  & ( \sudokuBoard[0][0][0]~0_combout  & ( (!state[0] & 
// (((!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~3_combout )))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[6][8][0]~q  & ( !\sudokuBoard[0][0][0]~0_combout  & ( (!state[0] & (((!\sudokuBoard[0][6][0]~0_combout ) # 
// (!\fixedBoard~3_combout )))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( !\sudokuBoard[6][8][0]~q  & ( !\sudokuBoard[0][0][0]~0_combout  & ( (!state[0] & (((!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~3_combout )))) # (state[0] & 
// (\Decoder0~0_combout )) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!\fixedBoard~3_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[6][8][0]~q ),
	.dataf(!\sudokuBoard[0][0][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][8][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][8][0]~0 .extended_lut = "off";
defparam \sudokuBoard[6][8][0]~0 .lut_mask = 64'h0C55FC550C55FF55;
defparam \sudokuBoard[6][8][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N55
dffeas \sudokuBoard[6][8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][8][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][8][0] .is_wysiwyg = "true";
defparam \sudokuBoard[6][8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N57
cyclonev_lcell_comb \sudokuBoard[6][4][3]~0 (
// Equation(s):
// \sudokuBoard[6][4][3]~0_combout  = ( \sudokuBoard[6][4][3]~q  & ( \fixedBoard~1_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[6][4][3]~q  & ( \fixedBoard~1_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[6][4][3]~q  & ( !\fixedBoard~1_combout  & ( (!\sudokuBoard[8][8][2]~1_combout 
// ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard~8_combout ),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[6][4][3]~q ),
	.dataf(!\fixedBoard~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][4][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][4][3]~0 .extended_lut = "off";
defparam \sudokuBoard[6][4][3]~0 .lut_mask = 64'h0000BBBB0005BABF;
defparam \sudokuBoard[6][4][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N58
dffeas \sudokuBoard[6][4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][4][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][4][3] .is_wysiwyg = "true";
defparam \sudokuBoard[6][4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N24
cyclonev_lcell_comb \sudokuBoard~13 (
// Equation(s):
// \sudokuBoard~13_combout  = (\sudokuBoard[6][6][0]~q ) # (\fixedBoard~2_combout )

	.dataa(gnd),
	.datab(!\fixedBoard~2_combout ),
	.datac(!\sudokuBoard[6][6][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~13 .extended_lut = "off";
defparam \sudokuBoard~13 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \sudokuBoard~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N29
dffeas \sudokuBoard[6][6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~12_combout ),
	.asdata(\sudokuBoard~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][6][0] .is_wysiwyg = "true";
defparam \sudokuBoard[6][6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N48
cyclonev_lcell_comb \sudokuBoard~11 (
// Equation(s):
// \sudokuBoard~11_combout  = ( \sudokuBoard[6][6][0]~q  & ( \fixedBoard~2_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[6][6][0]~q  & ( \fixedBoard~2_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[6][6][0]~q  & ( !\fixedBoard~2_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!\sudokuBoard~10_combout ),
	.datac(!sw_press[4]),
	.datad(!\sudokuBoard~9_combout ),
	.datae(!\sudokuBoard[6][6][0]~q ),
	.dataf(!\fixedBoard~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~11 .extended_lut = "off";
defparam \sudokuBoard~11 .lut_mask = 64'h0000FFFFF010F030;
defparam \sudokuBoard~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N27
cyclonev_lcell_comb \sudokuBoard~12 (
// Equation(s):
// \sudokuBoard~12_combout  = ( \sudokuBoard~11_combout  & ( (!\fixedBoard~2_combout  & (((!sw_press[2] & !sw_press[3])) # (\sudokuBoard[6][6][0]~q ))) # (\fixedBoard~2_combout  & (!sw_press[2])) ) ) # ( !\sudokuBoard~11_combout  & ( (!sw_press[2] & 
// (sw_press[3] & ((\sudokuBoard[6][6][0]~q ) # (\fixedBoard~2_combout )))) # (sw_press[2] & (!\fixedBoard~2_combout  & ((\sudokuBoard[6][6][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!\fixedBoard~2_combout ),
	.datac(!sw_press[3]),
	.datad(!\sudokuBoard[6][6][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~12 .extended_lut = "off";
defparam \sudokuBoard~12 .lut_mask = 64'h024E024EA2EEA2EE;
defparam \sudokuBoard~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N28
dffeas \sudokuBoard[6][6][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~12_combout ),
	.asdata(\sudokuBoard~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][6][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][6][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[6][6][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N57
cyclonev_lcell_comb \sudokuBoard[7][0][2]~0 (
// Equation(s):
// \sudokuBoard[7][0][2]~0_combout  = ( \sudokuBoard[7][0][2]~q  & ( \fixedBoard~4_combout  & ( (!state[0] & (((\sudokuBoard[8][8][2]~0_combout )) # (\sudokuBoard[6][6][2]~0_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[7][0][2]~q  & ( \fixedBoard~4_combout  & ( (!state[0] & (\sudokuBoard[6][6][2]~0_combout )) # (state[0] & ((\Decoder0~0_combout ))) ) ) ) # ( \sudokuBoard[7][0][2]~q  & ( !\fixedBoard~4_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) 
// # ( !\sudokuBoard[7][0][2]~q  & ( !\fixedBoard~4_combout  & ( (state[0] & \Decoder0~0_combout ) ) ) )

	.dataa(!state[0]),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(!\Decoder0~0_combout ),
	.datad(!\sudokuBoard[8][8][2]~0_combout ),
	.datae(!\sudokuBoard[7][0][2]~q ),
	.dataf(!\fixedBoard~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][0][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][0][2]~0 .extended_lut = "off";
defparam \sudokuBoard[7][0][2]~0 .lut_mask = 64'h0505AFAF272727AF;
defparam \sudokuBoard[7][0][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N58
dffeas \sudokuBoard[7][0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][0][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][0][2] .is_wysiwyg = "true";
defparam \sudokuBoard[7][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N0
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( \sudokuBoard[7][0][2]~q  & ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( (\sudokuBoard[7][6][3]~q  & (\sudokuBoard[6][8][0]~q  & (\sudokuBoard[6][4][3]~q  & \sudokuBoard[6][6][0]~DUPLICATE_q ))) ) ) ) # ( !\sudokuBoard[7][0][2]~q  & ( 
// !\solutionBoard[0][4][3]~DUPLICATE_q  & ( (!\sudokuBoard[7][6][3]~q  & (!\sudokuBoard[6][8][0]~q  & (!\sudokuBoard[6][4][3]~q  & !\sudokuBoard[6][6][0]~DUPLICATE_q ))) ) ) )

	.dataa(!\sudokuBoard[7][6][3]~q ),
	.datab(!\sudokuBoard[6][8][0]~q ),
	.datac(!\sudokuBoard[6][4][3]~q ),
	.datad(!\sudokuBoard[6][6][0]~DUPLICATE_q ),
	.datae(!\sudokuBoard[7][0][2]~q ),
	.dataf(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'h8000000000000001;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N27
cyclonev_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = ( \always1~0_combout  & ( (\always1~1_combout  & (!\solutionBoard[0][0][0]~DUPLICATE_q  $ (\sudokuBoard[8][7][2]~q ))) ) )

	.dataa(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\always1~1_combout ),
	.datad(!\sudokuBoard[8][7][2]~q ),
	.datae(gnd),
	.dataf(!\always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~2 .extended_lut = "off";
defparam \always1~2 .lut_mask = 64'h000000000A050A05;
defparam \always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N33
cyclonev_lcell_comb \sudokuBoard~67 (
// Equation(s):
// \sudokuBoard~67_combout  = ( \fixedBoard~58_combout  & ( (!\Mux10~5_combout  & !\sudokuBoard~7_combout ) ) )

	.dataa(!\Mux10~5_combout ),
	.datab(!\sudokuBoard~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~67 .extended_lut = "off";
defparam \sudokuBoard~67 .lut_mask = 64'h0000000088888888;
defparam \sudokuBoard~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N6
cyclonev_lcell_comb \sudokuBoard[7][5][3]~0 (
// Equation(s):
// \sudokuBoard[7][5][3]~0_combout  = ( \sudokuBoard[7][5][3]~q  & ( \sudokuBoard[2][7][3]~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!\level[0]~DUPLICATE_q ) # (\sudokuBoard~67_combout )) # (state[1])) ) ) ) # ( !\sudokuBoard[7][5][3]~q  & ( 
// \sudokuBoard[2][7][3]~0_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !\level[0]~DUPLICATE_q )) # (\sudokuBoard~67_combout ))) ) ) ) # ( \sudokuBoard[7][5][3]~q  & ( !\sudokuBoard[2][7][3]~0_combout  & ( (!\sudokuBoard[8][8][2]~1_combout 
// ) # ((!state[1] & ((!\level[0]~DUPLICATE_q ))) # (state[1] & (!\sudokuBoard~67_combout ))) ) ) ) # ( !\sudokuBoard[7][5][3]~q  & ( !\sudokuBoard[2][7][3]~0_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!state[1] & !\level[0]~DUPLICATE_q )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard~67_combout ),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(!\sudokuBoard[7][5][3]~q ),
	.dataf(!\sudokuBoard[2][7][3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][5][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][5][3]~0 .extended_lut = "off";
defparam \sudokuBoard[7][5][3]~0 .lut_mask = 64'h4400FEBA4505FFBF;
defparam \sudokuBoard[7][5][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N7
dffeas \sudokuBoard[7][5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][5][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][5][3] .is_wysiwyg = "true";
defparam \sudokuBoard[7][5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N0
cyclonev_lcell_comb \sudokuBoard~69 (
// Equation(s):
// \sudokuBoard~69_combout  = ( !\fixedBoard~5_combout  & ( \sudokuBoard[7][6][1]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[7][6][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~69 .extended_lut = "off";
defparam \sudokuBoard~69 .lut_mask = 64'h0F0F0F0F00000000;
defparam \sudokuBoard~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N50
dffeas \sudokuBoard[7][6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~68_combout ),
	.asdata(\sudokuBoard~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][6][1] .is_wysiwyg = "true";
defparam \sudokuBoard[7][6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N48
cyclonev_lcell_comb \sudokuBoard~68 (
// Equation(s):
// \sudokuBoard~68_combout  = ( \sudokuBoard[7][6][1]~q  & ( \fixedBoard~5_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & \sudokuBoard~20_combout )) ) ) ) # ( !\sudokuBoard[7][6][1]~q  & ( \fixedBoard~5_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[7][6][1]~q  & ( !\fixedBoard~5_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~21_combout ),
	.datac(!\sudokuBoard~2_combout ),
	.datad(!\sudokuBoard~20_combout ),
	.datae(!\sudokuBoard[7][6][1]~q ),
	.dataf(!\fixedBoard~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~68 .extended_lut = "off";
defparam \sudokuBoard~68 .lut_mask = 64'h0000AEAFAAAAAAAF;
defparam \sudokuBoard~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N49
dffeas \sudokuBoard[7][6][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~68_combout ),
	.asdata(\sudokuBoard~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][6][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][6][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][6][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N30
cyclonev_lcell_comb \sudokuBoard~66 (
// Equation(s):
// \sudokuBoard~66_combout  = ( \sudokuBoard[7][3][2]~q  & ( \sudokuBoard[6][6][2]~0_combout  ) ) # ( !\sudokuBoard[7][3][2]~q  & ( \sudokuBoard[6][6][2]~0_combout  & ( \fixedBoard~57_combout  ) ) ) # ( \sudokuBoard[7][3][2]~q  & ( 
// !\sudokuBoard[6][6][2]~0_combout  & ( (!\fixedBoard~57_combout ) # (\sudokuBoard[8][8][2]~0_combout ) ) ) )

	.dataa(!\fixedBoard~57_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[8][8][2]~0_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[7][3][2]~q ),
	.dataf(!\sudokuBoard[6][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~66 .extended_lut = "off";
defparam \sudokuBoard~66 .lut_mask = 64'h0000AFAF5555FFFF;
defparam \sudokuBoard~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N32
dffeas \sudokuBoard[7][3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~66_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][3][2] .is_wysiwyg = "true";
defparam \sudokuBoard[7][3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y9_N53
dffeas \sudokuBoard[7][2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][2][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][2][1] .is_wysiwyg = "true";
defparam \sudokuBoard[7][2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N48
cyclonev_lcell_comb \sudokuBoard~65 (
// Equation(s):
// \sudokuBoard~65_combout  = ( \fixedBoard~18_combout  & ( (!\sudokuBoard~27_combout  & ((!\sudokuBoard~28_combout ) # (!\sudokuBoard[7][2][1]~q ))) ) ) # ( !\fixedBoard~18_combout  & ( !\sudokuBoard[7][2][1]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!\sudokuBoard[7][2][1]~q ),
	.datad(!\sudokuBoard~27_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~65 .extended_lut = "off";
defparam \sudokuBoard~65 .lut_mask = 64'hF0F0F0F0FC00FC00;
defparam \sudokuBoard~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N51
cyclonev_lcell_comb \sudokuBoard[7][2][1]~0 (
// Equation(s):
// \sudokuBoard[7][2][1]~0_combout  = ( \sudokuBoard~65_combout  & ( (state[0] & (!level[1] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~65_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][2][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][2][1]~0 .extended_lut = "off";
defparam \sudokuBoard[7][2][1]~0 .lut_mask = 64'hFAAAFAAA50005000;
defparam \sudokuBoard[7][2][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N52
dffeas \sudokuBoard[7][2][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][2][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][2][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][2][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][2][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N12
cyclonev_lcell_comb \sudokuBoard~64 (
// Equation(s):
// \sudokuBoard~64_combout  = ( \sudokuBoard~28_combout  & ( ((\sudokuBoard~27_combout  & \fixedBoard~2_combout )) # (\sudokuBoard[6][6][1]~q ) ) ) # ( !\sudokuBoard~28_combout  & ( (!\fixedBoard~2_combout  & ((\sudokuBoard[6][6][1]~q ))) # 
// (\fixedBoard~2_combout  & (\sudokuBoard~27_combout )) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~27_combout ),
	.datac(!\fixedBoard~2_combout ),
	.datad(!\sudokuBoard[6][6][1]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~64 .extended_lut = "off";
defparam \sudokuBoard~64 .lut_mask = 64'h03F303F303FF03FF;
defparam \sudokuBoard~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N13
dffeas \sudokuBoard[6][6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~64_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][6][1] .is_wysiwyg = "true";
defparam \sudokuBoard[6][6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N36
cyclonev_lcell_comb \always1~17 (
// Equation(s):
// \always1~17_combout  = ( \sudokuBoard[7][2][1]~DUPLICATE_q  & ( \sudokuBoard[6][6][1]~q  & ( (\sudokuBoard[7][5][3]~q  & (\solutionBoard[0][4][0]~q  & (\sudokuBoard[7][6][1]~DUPLICATE_q  & \sudokuBoard[7][3][2]~q ))) ) ) ) # ( 
// !\sudokuBoard[7][2][1]~DUPLICATE_q  & ( !\sudokuBoard[6][6][1]~q  & ( (!\sudokuBoard[7][5][3]~q  & (!\solutionBoard[0][4][0]~q  & (!\sudokuBoard[7][6][1]~DUPLICATE_q  & !\sudokuBoard[7][3][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[7][5][3]~q ),
	.datab(!\solutionBoard[0][4][0]~q ),
	.datac(!\sudokuBoard[7][6][1]~DUPLICATE_q ),
	.datad(!\sudokuBoard[7][3][2]~q ),
	.datae(!\sudokuBoard[7][2][1]~DUPLICATE_q ),
	.dataf(!\sudokuBoard[6][6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~17 .extended_lut = "off";
defparam \always1~17 .lut_mask = 64'h8000000000000001;
defparam \always1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N21
cyclonev_lcell_comb \sudokuBoard[5][5][0]~0 (
// Equation(s):
// \sudokuBoard[5][5][0]~0_combout  = ( \sudokuBoard[5][5][0]~q  & ( \fixedBoard~37_combout  & ( (!state[0] & (((!\sudokuBoard[0][6][0]~0_combout )) # (\sudokuBoard[0][0][0]~0_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[5][5][0]~q  & ( \fixedBoard~37_combout  & ( (!state[0] & ((!\sudokuBoard[0][6][0]~0_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[5][5][0]~q  & ( !\fixedBoard~37_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) 
// ) ) # ( !\sudokuBoard[5][5][0]~q  & ( !\fixedBoard~37_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard[0][0][0]~0_combout ),
	.datab(!\Decoder0~0_combout ),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[5][5][0]~q ),
	.dataf(!\fixedBoard~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][5][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][5][0]~0 .extended_lut = "off";
defparam \sudokuBoard[5][5][0]~0 .lut_mask = 64'h0033FF33F033F533;
defparam \sudokuBoard[5][5][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N22
dffeas \sudokuBoard[5][5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][5][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][5][0] .is_wysiwyg = "true";
defparam \sudokuBoard[5][5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N3
cyclonev_lcell_comb \sudokuBoard[5][2][2]~0 (
// Equation(s):
// \sudokuBoard[5][2][2]~0_combout  = ( \sudokuBoard[5][2][2]~q  & ( \fixedBoard~34_combout  & ( (!state[0] & (((\sudokuBoard[6][6][2]~0_combout )) # (\sudokuBoard[8][8][2]~0_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[5][2][2]~q  & ( \fixedBoard~34_combout  & ( (!state[0] & ((\sudokuBoard[6][6][2]~0_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[5][2][2]~q  & ( !\fixedBoard~34_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) 
// ) # ( !\sudokuBoard[5][2][2]~q  & ( !\fixedBoard~34_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\Decoder0~0_combout ),
	.datac(!\sudokuBoard[6][6][2]~0_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[5][2][2]~q ),
	.dataf(!\fixedBoard~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][2][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][2][2]~0 .extended_lut = "off";
defparam \sudokuBoard[5][2][2]~0 .lut_mask = 64'h0033FF330F335F33;
defparam \sudokuBoard[5][2][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N4
dffeas \sudokuBoard[5][2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][2][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][2][2] .is_wysiwyg = "true";
defparam \sudokuBoard[5][2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N48
cyclonev_lcell_comb \sudokuBoard[5][3][2]~0 (
// Equation(s):
// \sudokuBoard[5][3][2]~0_combout  = ( \sudokuBoard[5][3][2]~q  & ( \Decoder0~0_combout  & ( ((!\fixedBoard~35_combout ) # ((\sudokuBoard[8][8][2]~0_combout ) # (\sudokuBoard[6][6][2]~0_combout ))) # (state[0]) ) ) ) # ( !\sudokuBoard[5][3][2]~q  & ( 
// \Decoder0~0_combout  & ( ((\fixedBoard~35_combout  & \sudokuBoard[6][6][2]~0_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[5][3][2]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & ((!\fixedBoard~35_combout ) # ((\sudokuBoard[8][8][2]~0_combout ) # 
// (\sudokuBoard[6][6][2]~0_combout )))) ) ) ) # ( !\sudokuBoard[5][3][2]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & (\fixedBoard~35_combout  & \sudokuBoard[6][6][2]~0_combout )) ) ) )

	.dataa(!state[0]),
	.datab(!\fixedBoard~35_combout ),
	.datac(!\sudokuBoard[6][6][2]~0_combout ),
	.datad(!\sudokuBoard[8][8][2]~0_combout ),
	.datae(!\sudokuBoard[5][3][2]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][3][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][3][2]~0 .extended_lut = "off";
defparam \sudokuBoard[5][3][2]~0 .lut_mask = 64'h02028AAA5757DFFF;
defparam \sudokuBoard[5][3][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y7_N49
dffeas \sudokuBoard[5][3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][3][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][3][2] .is_wysiwyg = "true";
defparam \sudokuBoard[5][3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N33
cyclonev_lcell_comb \sudokuBoard~49 (
// Equation(s):
// \sudokuBoard~49_combout  = ( \sudokuBoard[5][4][0]~q  & ( \fixedBoard~36_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[5][4][0]~q  & ( \fixedBoard~36_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[5][4][0]~q  & ( !\fixedBoard~36_combout  ) )

	.dataa(!sw_press[9]),
	.datab(!\sudokuBoard~9_combout ),
	.datac(!sw_press[4]),
	.datad(!\sudokuBoard~10_combout ),
	.datae(!\sudokuBoard[5][4][0]~q ),
	.dataf(!\fixedBoard~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~49 .extended_lut = "off";
defparam \sudokuBoard~49 .lut_mask = 64'h0000FFFFC0D0C0F0;
defparam \sudokuBoard~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N39
cyclonev_lcell_comb \sudokuBoard~50 (
// Equation(s):
// \sudokuBoard~50_combout  = ( \fixedBoard~36_combout  & ( (!sw_press[2] & ((\sudokuBoard~49_combout ) # (sw_press[3]))) ) ) # ( !\fixedBoard~36_combout  & ( (!sw_press[2] & ((!sw_press[3] & (\sudokuBoard~49_combout )) # (sw_press[3] & 
// ((\sudokuBoard[5][4][0]~q ))))) # (sw_press[2] & (((\sudokuBoard[5][4][0]~q )))) ) )

	.dataa(!sw_press[2]),
	.datab(!sw_press[3]),
	.datac(!\sudokuBoard~49_combout ),
	.datad(!\sudokuBoard[5][4][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~50 .extended_lut = "off";
defparam \sudokuBoard~50 .lut_mask = 64'h087F087F2A2A2A2A;
defparam \sudokuBoard~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y5_N0
cyclonev_lcell_comb \sudokuBoard~51 (
// Equation(s):
// \sudokuBoard~51_combout  = (\sudokuBoard[5][4][0]~q ) # (\fixedBoard~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~36_combout ),
	.datad(!\sudokuBoard[5][4][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~51 .extended_lut = "off";
defparam \sudokuBoard~51 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \sudokuBoard~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y5_N40
dffeas \sudokuBoard[5][4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~50_combout ),
	.asdata(\sudokuBoard~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][4][0] .is_wysiwyg = "true";
defparam \sudokuBoard[5][4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N33
cyclonev_lcell_comb \sudokuBoard[4][7][1]~0 (
// Equation(s):
// \sudokuBoard[4][7][1]~0_combout  = ( \sudokuBoard[4][7][1]~q  & ( \fixedBoard~33_combout  & ( (!state[0] & (((\sudokuBoard~28_combout ) # (\sudokuBoard~27_combout )))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( !\sudokuBoard[4][7][1]~q  & ( 
// \fixedBoard~33_combout  & ( (!state[0] & ((\sudokuBoard~27_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[4][7][1]~q  & ( !\fixedBoard~33_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[4][7][1]~q  & ( 
// !\fixedBoard~33_combout  & ( (state[0] & \Decoder0~0_combout ) ) ) )

	.dataa(!state[0]),
	.datab(!\Decoder0~0_combout ),
	.datac(!\sudokuBoard~27_combout ),
	.datad(!\sudokuBoard~28_combout ),
	.datae(!\sudokuBoard[4][7][1]~q ),
	.dataf(!\fixedBoard~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][7][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][7][1]~0 .extended_lut = "off";
defparam \sudokuBoard[4][7][1]~0 .lut_mask = 64'h1111BBBB1B1B1BBB;
defparam \sudokuBoard[4][7][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N34
dffeas \sudokuBoard[4][7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][7][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][7][1] .is_wysiwyg = "true";
defparam \sudokuBoard[4][7][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N30
cyclonev_lcell_comb \always1~10 (
// Equation(s):
// \always1~10_combout  = ( \sudokuBoard[5][4][0]~q  & ( \sudokuBoard[4][7][1]~q  & ( (\sudokuBoard[5][5][0]~q  & (\solutionBoard[0][4][3]~DUPLICATE_q  & (\sudokuBoard[5][2][2]~q  & \sudokuBoard[5][3][2]~q ))) ) ) ) # ( !\sudokuBoard[5][4][0]~q  & ( 
// !\sudokuBoard[4][7][1]~q  & ( (!\sudokuBoard[5][5][0]~q  & (!\solutionBoard[0][4][3]~DUPLICATE_q  & (!\sudokuBoard[5][2][2]~q  & !\sudokuBoard[5][3][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[5][5][0]~q ),
	.datab(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datac(!\sudokuBoard[5][2][2]~q ),
	.datad(!\sudokuBoard[5][3][2]~q ),
	.datae(!\sudokuBoard[5][4][0]~q ),
	.dataf(!\sudokuBoard[4][7][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~10 .extended_lut = "off";
defparam \always1~10 .lut_mask = 64'h8000000000000001;
defparam \always1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N36
cyclonev_lcell_comb \sudokuBoard~46 (
// Equation(s):
// \sudokuBoard~46_combout  = ( \sudokuBoard[3][3][1]~q  & ( ((!\fixedBoard~31_combout ) # (\sudokuBoard~27_combout )) # (\sudokuBoard~28_combout ) ) ) # ( !\sudokuBoard[3][3][1]~q  & ( (\sudokuBoard~27_combout  & \fixedBoard~31_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!\sudokuBoard~27_combout ),
	.datad(!\fixedBoard~31_combout ),
	.datae(!\sudokuBoard[3][3][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~46 .extended_lut = "off";
defparam \sudokuBoard~46 .lut_mask = 64'h000FFF3F000FFF3F;
defparam \sudokuBoard~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N38
dffeas \sudokuBoard[3][3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~46_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][3][1] .is_wysiwyg = "true";
defparam \sudokuBoard[3][3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N51
cyclonev_lcell_comb \sudokuBoard~48 (
// Equation(s):
// \sudokuBoard~48_combout  = ( \sudokuBoard[3][4][2]~q  & ( \fixedBoard~32_combout  & ( (\sudokuBoard[6][6][2]~0_combout ) # (\sudokuBoard[8][8][2]~0_combout ) ) ) ) # ( !\sudokuBoard[3][4][2]~q  & ( \fixedBoard~32_combout  & ( 
// \sudokuBoard[6][6][2]~0_combout  ) ) ) # ( \sudokuBoard[3][4][2]~q  & ( !\fixedBoard~32_combout  ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(!\sudokuBoard[3][4][2]~q ),
	.dataf(!\fixedBoard~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~48 .extended_lut = "off";
defparam \sudokuBoard~48 .lut_mask = 64'h0000FFFF00FF55FF;
defparam \sudokuBoard~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y8_N53
dffeas \sudokuBoard[3][4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~48_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][4][2] .is_wysiwyg = "true";
defparam \sudokuBoard[3][4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N24
cyclonev_lcell_comb \sudokuBoard~47 (
// Equation(s):
// \sudokuBoard~47_combout  = ( \sudokuBoard[3][3][2]~q  & ( \sudokuBoard[8][8][2]~0_combout  ) ) # ( !\sudokuBoard[3][3][2]~q  & ( \sudokuBoard[8][8][2]~0_combout  & ( (\fixedBoard~31_combout  & \sudokuBoard[6][6][2]~0_combout ) ) ) ) # ( 
// \sudokuBoard[3][3][2]~q  & ( !\sudokuBoard[8][8][2]~0_combout  & ( (!\fixedBoard~31_combout ) # (\sudokuBoard[6][6][2]~0_combout ) ) ) ) # ( !\sudokuBoard[3][3][2]~q  & ( !\sudokuBoard[8][8][2]~0_combout  & ( (\fixedBoard~31_combout  & 
// \sudokuBoard[6][6][2]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fixedBoard~31_combout ),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(!\sudokuBoard[3][3][2]~q ),
	.dataf(!\sudokuBoard[8][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~47 .extended_lut = "off";
defparam \sudokuBoard~47 .lut_mask = 64'h000FF0FF000FFFFF;
defparam \sudokuBoard~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N25
dffeas \sudokuBoard[3][3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~47_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][3][2] .is_wysiwyg = "true";
defparam \sudokuBoard[3][3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N30
cyclonev_lcell_comb \sudokuBoard~45 (
// Equation(s):
// \sudokuBoard~45_combout  = ( \sudokuBoard[6][6][2]~0_combout  & ( (\sudokuBoard[2][8][2]~q ) # (\fixedBoard~29_combout ) ) ) # ( !\sudokuBoard[6][6][2]~0_combout  & ( (\sudokuBoard[2][8][2]~q  & ((!\fixedBoard~29_combout ) # 
// (\sudokuBoard[8][8][2]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~29_combout ),
	.datac(!\sudokuBoard[8][8][2]~0_combout ),
	.datad(!\sudokuBoard[2][8][2]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~45 .extended_lut = "off";
defparam \sudokuBoard~45 .lut_mask = 64'h00CF00CF33FF33FF;
defparam \sudokuBoard~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N31
dffeas \sudokuBoard[2][8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~45_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][8][2] .is_wysiwyg = "true";
defparam \sudokuBoard[2][8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N42
cyclonev_lcell_comb \sudokuBoard[3][1][2]~0 (
// Equation(s):
// \sudokuBoard[3][1][2]~0_combout  = ( \sudokuBoard[3][1][2]~q  & ( \fixedBoard~30_combout  & ( (!\sudokuBoard[8][8][2]~0_combout  & !\sudokuBoard[6][6][2]~0_combout ) ) ) ) # ( !\sudokuBoard[3][1][2]~q  & ( \fixedBoard~30_combout  & ( 
// !\sudokuBoard[6][6][2]~0_combout  ) ) ) # ( !\sudokuBoard[3][1][2]~q  & ( !\fixedBoard~30_combout  ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sudokuBoard[3][1][2]~q ),
	.dataf(!\fixedBoard~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][1][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][1][2]~0 .extended_lut = "off";
defparam \sudokuBoard[3][1][2]~0 .lut_mask = 64'hFFFF0000CCCC8888;
defparam \sudokuBoard[3][1][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N3
cyclonev_lcell_comb \sudokuBoard[3][1][2]~1 (
// Equation(s):
// \sudokuBoard[3][1][2]~1_combout  = ( level[1] & ( (!state[0] & !\sudokuBoard[3][1][2]~0_combout ) ) ) # ( !level[1] & ( (!state[0] & (!\sudokuBoard[3][1][2]~0_combout )) # (state[0] & ((!\level[0]~DUPLICATE_q ))) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!\sudokuBoard[3][1][2]~0_combout ),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!level[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][1][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][1][2]~1 .extended_lut = "off";
defparam \sudokuBoard[3][1][2]~1 .lut_mask = 64'hF5A0F5A0A0A0A0A0;
defparam \sudokuBoard[3][1][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N4
dffeas \sudokuBoard[3][1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][1][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][1][2] .is_wysiwyg = "true";
defparam \sudokuBoard[3][1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N42
cyclonev_lcell_comb \always1~8 (
// Equation(s):
// \always1~8_combout  = ( \sudokuBoard[2][8][2]~q  & ( \sudokuBoard[3][1][2]~q  & ( (\solutionBoard[0][0][0]~DUPLICATE_q  & (\sudokuBoard[3][3][1]~q  & (\sudokuBoard[3][4][2]~q  & \sudokuBoard[3][3][2]~q ))) ) ) ) # ( !\sudokuBoard[2][8][2]~q  & ( 
// !\sudokuBoard[3][1][2]~q  & ( (!\solutionBoard[0][0][0]~DUPLICATE_q  & (!\sudokuBoard[3][3][1]~q  & (!\sudokuBoard[3][4][2]~q  & !\sudokuBoard[3][3][2]~q ))) ) ) )

	.dataa(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datab(!\sudokuBoard[3][3][1]~q ),
	.datac(!\sudokuBoard[3][4][2]~q ),
	.datad(!\sudokuBoard[3][3][2]~q ),
	.datae(!\sudokuBoard[2][8][2]~q ),
	.dataf(!\sudokuBoard[3][1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~8 .extended_lut = "off";
defparam \always1~8 .lut_mask = 64'h8000000000000001;
defparam \always1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N27
cyclonev_lcell_comb \sudokuBoard~26 (
// Equation(s):
// \sudokuBoard~26_combout  = ( \fixedBoard~12_combout  & ( (!\Mux10~5_combout  & !\sudokuBoard~7_combout ) ) )

	.dataa(gnd),
	.datab(!\Mux10~5_combout ),
	.datac(!\sudokuBoard~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~26 .extended_lut = "off";
defparam \sudokuBoard~26 .lut_mask = 64'h00000000C0C0C0C0;
defparam \sudokuBoard~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y8_N0
cyclonev_lcell_comb \sudokuBoard[6][1][3]~0 (
// Equation(s):
// \sudokuBoard[6][1][3]~0_combout  = ( \sudokuBoard[6][1][3]~q  & ( \sudokuBoard~26_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[6][1][3]~q  & ( 
// \sudokuBoard~26_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[6][1][3]~q  & ( !\sudokuBoard~26_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[6][1][3]~q  & ( !\sudokuBoard~26_combout  & ( (\Decoder0~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & !state[1])) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[6][1][3]~q ),
	.dataf(!\sudokuBoard~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][1][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][1][3]~0 .extended_lut = "off";
defparam \sudokuBoard[6][1][3]~0 .lut_mask = 64'h1010DFDF1033DCFF;
defparam \sudokuBoard[6][1][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N1
dffeas \sudokuBoard[6][1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][1][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][1][3] .is_wysiwyg = "true";
defparam \sudokuBoard[6][1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N12
cyclonev_lcell_comb \sudokuBoard[6][3][1]~0 (
// Equation(s):
// \sudokuBoard[6][3][1]~0_combout  = ( \sudokuBoard[6][3][1]~q  & ( \fixedBoard~13_combout  & ( (!state[0] & (((\sudokuBoard~28_combout ) # (\sudokuBoard~27_combout )))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( !\sudokuBoard[6][3][1]~q  & ( 
// \fixedBoard~13_combout  & ( (!state[0] & ((\sudokuBoard~27_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[6][3][1]~q  & ( !\fixedBoard~13_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[6][3][1]~q  & ( 
// !\fixedBoard~13_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!state[0]),
	.datac(!\sudokuBoard~27_combout ),
	.datad(!\sudokuBoard~28_combout ),
	.datae(!\sudokuBoard[6][3][1]~q ),
	.dataf(!\fixedBoard~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][3][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][3][1]~0 .extended_lut = "off";
defparam \sudokuBoard[6][3][1]~0 .lut_mask = 64'h1111DDDD1D1D1DDD;
defparam \sudokuBoard[6][3][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N13
dffeas \sudokuBoard[6][3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][3][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][3][1] .is_wysiwyg = "true";
defparam \sudokuBoard[6][3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y10_N3
cyclonev_lcell_comb \sudokuBoard[5][7][3]~0 (
// Equation(s):
// \sudokuBoard[5][7][3]~0_combout  = ( \sudokuBoard[5][7][3]~q  & ( \fixedBoard~10_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & (state[1])) # (\sudokuBoard~8_combout  & ((\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[5][7][3]~q  & ( \fixedBoard~10_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (\sudokuBoard~8_combout  & \sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( \sudokuBoard[5][7][3]~q  & ( !\fixedBoard~10_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\sudokuBoard~8_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[5][7][3]~q ),
	.dataf(!\fixedBoard~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][7][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][7][3]~0 .extended_lut = "off";
defparam \sudokuBoard[5][7][3]~0 .lut_mask = 64'h0000AFAF0011AEBF;
defparam \sudokuBoard[5][7][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N4
dffeas \sudokuBoard[5][7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][7][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][7][3] .is_wysiwyg = "true";
defparam \sudokuBoard[5][7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N30
cyclonev_lcell_comb \sudokuBoard[6][0][2]~0 (
// Equation(s):
// \sudokuBoard[6][0][2]~0_combout  = ( \sudokuBoard[6][0][2]~q  & ( \Decoder0~0_combout  & ( (((!\fixedBoard~11_combout ) # (\sudokuBoard[8][8][2]~0_combout )) # (\sudokuBoard[6][6][2]~0_combout )) # (state[0]) ) ) ) # ( !\sudokuBoard[6][0][2]~q  & ( 
// \Decoder0~0_combout  & ( ((\sudokuBoard[6][6][2]~0_combout  & \fixedBoard~11_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[6][0][2]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & (((!\fixedBoard~11_combout ) # (\sudokuBoard[8][8][2]~0_combout )) # 
// (\sudokuBoard[6][6][2]~0_combout ))) ) ) ) # ( !\sudokuBoard[6][0][2]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & (\sudokuBoard[6][6][2]~0_combout  & \fixedBoard~11_combout )) ) ) )

	.dataa(!state[0]),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(!\sudokuBoard[8][8][2]~0_combout ),
	.datad(!\fixedBoard~11_combout ),
	.datae(!\sudokuBoard[6][0][2]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][0][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][0][2]~0 .extended_lut = "off";
defparam \sudokuBoard[6][0][2]~0 .lut_mask = 64'h0022AA2A5577FF7F;
defparam \sudokuBoard[6][0][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y5_N31
dffeas \sudokuBoard[6][0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][0][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][0][2] .is_wysiwyg = "true";
defparam \sudokuBoard[6][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y7_N7
dffeas \sudokuBoard[5][6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][6][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][6][0] .is_wysiwyg = "true";
defparam \sudokuBoard[5][6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N6
cyclonev_lcell_comb \sudokuBoard[5][6][0]~0 (
// Equation(s):
// \sudokuBoard[5][6][0]~0_combout  = ( \sudokuBoard[5][6][0]~q  & ( \Decoder0~0_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # (((!\fixedBoard~9_combout ) # (state[0])) # (\sudokuBoard[0][0][0]~0_combout )) ) ) ) # ( !\sudokuBoard[5][6][0]~q  & ( 
// \Decoder0~0_combout  & ( ((!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~9_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[5][6][0]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & ((!\sudokuBoard[0][6][0]~0_combout ) # ((!\fixedBoard~9_combout ) # 
// (\sudokuBoard[0][0][0]~0_combout )))) ) ) ) # ( !\sudokuBoard[5][6][0]~q  & ( !\Decoder0~0_combout  & ( (!\sudokuBoard[0][6][0]~0_combout  & (!state[0] & \fixedBoard~9_combout )) ) ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(!\sudokuBoard[0][0][0]~0_combout ),
	.datac(!state[0]),
	.datad(!\fixedBoard~9_combout ),
	.datae(!\sudokuBoard[5][6][0]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][6][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][6][0]~0 .extended_lut = "off";
defparam \sudokuBoard[5][6][0]~0 .lut_mask = 64'h00A0F0B00FAFFFBF;
defparam \sudokuBoard[5][6][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y7_N8
dffeas \sudokuBoard[5][6][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][6][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][6][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][6][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[5][6][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N36
cyclonev_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = ( \sudokuBoard[6][0][2]~q  & ( \sudokuBoard[5][6][0]~DUPLICATE_q  & ( (\sudokuBoard[6][1][3]~q  & (\sudokuBoard[6][3][1]~q  & (\sudokuBoard[5][7][3]~q  & \solutionBoard[0][4][3]~DUPLICATE_q ))) ) ) ) # ( !\sudokuBoard[6][0][2]~q  & ( 
// !\sudokuBoard[5][6][0]~DUPLICATE_q  & ( (!\sudokuBoard[6][1][3]~q  & (!\sudokuBoard[6][3][1]~q  & (!\sudokuBoard[5][7][3]~q  & !\solutionBoard[0][4][3]~DUPLICATE_q ))) ) ) )

	.dataa(!\sudokuBoard[6][1][3]~q ),
	.datab(!\sudokuBoard[6][3][1]~q ),
	.datac(!\sudokuBoard[5][7][3]~q ),
	.datad(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.datae(!\sudokuBoard[6][0][2]~q ),
	.dataf(!\sudokuBoard[5][6][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~3 .extended_lut = "off";
defparam \always1~3 .lut_mask = 64'h8000000000000001;
defparam \always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N24
cyclonev_lcell_comb \sudokuBoard[7][7][0]~0 (
// Equation(s):
// \sudokuBoard[7][7][0]~0_combout  = ( \fixedBoard~14_combout  & ( (\sudokuBoard[0][6][0]~0_combout  & ((!\sudokuBoard[7][7][0]~q ) # (!\sudokuBoard[0][0][0]~0_combout ))) ) ) # ( !\fixedBoard~14_combout  & ( !\sudokuBoard[7][7][0]~q  ) )

	.dataa(!\sudokuBoard[7][7][0]~q ),
	.datab(gnd),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!\sudokuBoard[0][0][0]~0_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][7][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][7][0]~0 .extended_lut = "off";
defparam \sudokuBoard[7][7][0]~0 .lut_mask = 64'hAAAAAAAA0F0A0F0A;
defparam \sudokuBoard[7][7][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N27
cyclonev_lcell_comb \sudokuBoard[7][7][0]~1 (
// Equation(s):
// \sudokuBoard[7][7][0]~1_combout  = ( \sudokuBoard[7][7][0]~0_combout  & ( (!\level[0]~DUPLICATE_q  & (state[0] & !level[1])) ) ) # ( !\sudokuBoard[7][7][0]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(gnd),
	.datab(!\level[0]~DUPLICATE_q ),
	.datac(!state[0]),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[7][7][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][7][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][7][0]~1 .extended_lut = "off";
defparam \sudokuBoard[7][7][0]~1 .lut_mask = 64'hFCF0FCF00C000C00;
defparam \sudokuBoard[7][7][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N29
dffeas \sudokuBoard[7][7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][7][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][7][0] .is_wysiwyg = "true";
defparam \sudokuBoard[7][7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N9
cyclonev_lcell_comb \sudokuBoard~29 (
// Equation(s):
// \sudokuBoard~29_combout  = ( \fixedBoard~14_combout  & ( (!\sudokuBoard~27_combout  & ((!\sudokuBoard~28_combout ) # (!\sudokuBoard[7][7][1]~q ))) ) ) # ( !\fixedBoard~14_combout  & ( !\sudokuBoard[7][7][1]~q  ) )

	.dataa(!\sudokuBoard~28_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[7][7][1]~q ),
	.datad(!\sudokuBoard~27_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~29 .extended_lut = "off";
defparam \sudokuBoard~29 .lut_mask = 64'hF0F0F0F0FA00FA00;
defparam \sudokuBoard~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N6
cyclonev_lcell_comb \sudokuBoard[7][7][1]~0 (
// Equation(s):
// \sudokuBoard[7][7][1]~0_combout  = ( \sudokuBoard~29_combout  & ( (state[0] & (!level[1] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~29_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!level[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][7][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][7][1]~0 .extended_lut = "off";
defparam \sudokuBoard[7][7][1]~0 .lut_mask = 64'hFCCCFCCC30003000;
defparam \sudokuBoard[7][7][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N8
dffeas \sudokuBoard[7][7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][7][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][7][1] .is_wysiwyg = "true";
defparam \sudokuBoard[7][7][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N9
cyclonev_lcell_comb \sudokuBoard~31 (
// Equation(s):
// \sudokuBoard~31_combout  = ( \sudokuBoard~28_combout  & ( ((\sudokuBoard~27_combout  & \fixedBoard~15_combout )) # (\sudokuBoard[8][0][1]~q ) ) ) # ( !\sudokuBoard~28_combout  & ( (!\fixedBoard~15_combout  & ((\sudokuBoard[8][0][1]~q ))) # 
// (\fixedBoard~15_combout  & (\sudokuBoard~27_combout )) ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~15_combout ),
	.datad(!\sudokuBoard[8][0][1]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~31 .extended_lut = "off";
defparam \sudokuBoard~31 .lut_mask = 64'h05F505F505FF05FF;
defparam \sudokuBoard~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N10
dffeas \sudokuBoard[8][0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~31_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][0][1] .is_wysiwyg = "true";
defparam \sudokuBoard[8][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N0
cyclonev_lcell_comb \sudokuBoard~30 (
// Equation(s):
// \sudokuBoard~30_combout  = ( \sudokuBoard[8][0][0]~q  & ( \fixedBoard~15_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # (\sudokuBoard[0][0][0]~0_combout ) ) ) ) # ( !\sudokuBoard[8][0][0]~q  & ( \fixedBoard~15_combout  & ( 
// !\sudokuBoard[0][6][0]~0_combout  ) ) ) # ( \sudokuBoard[8][0][0]~q  & ( !\fixedBoard~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!\sudokuBoard[0][0][0]~0_combout ),
	.datae(!\sudokuBoard[8][0][0]~q ),
	.dataf(!\fixedBoard~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~30 .extended_lut = "off";
defparam \sudokuBoard~30 .lut_mask = 64'h0000FFFFF0F0F0FF;
defparam \sudokuBoard~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N1
dffeas \sudokuBoard[8][0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~30_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][0][0] .is_wysiwyg = "true";
defparam \sudokuBoard[8][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N24
cyclonev_lcell_comb \sudokuBoard~32 (
// Equation(s):
// \sudokuBoard~32_combout  = ( \fixedBoard~16_combout  & ( ((\sudokuBoard[8][8][2]~0_combout  & \sudokuBoard[8][1][2]~q )) # (\sudokuBoard[6][6][2]~0_combout ) ) ) # ( !\fixedBoard~16_combout  & ( \sudokuBoard[8][1][2]~q  ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(gnd),
	.datad(!\sudokuBoard[8][1][2]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~32 .extended_lut = "off";
defparam \sudokuBoard~32 .lut_mask = 64'h00FF00FF33773377;
defparam \sudokuBoard~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N25
dffeas \sudokuBoard[8][1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~32_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][1][2] .is_wysiwyg = "true";
defparam \sudokuBoard[8][1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N12
cyclonev_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = ( \sudokuBoard[8][0][0]~q  & ( \sudokuBoard[8][1][2]~q  & ( (\sudokuBoard[7][7][0]~q  & (\sudokuBoard[7][7][1]~q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & \sudokuBoard[8][0][1]~q ))) ) ) ) # ( !\sudokuBoard[8][0][0]~q  & ( 
// !\sudokuBoard[8][1][2]~q  & ( (!\sudokuBoard[7][7][0]~q  & (!\sudokuBoard[7][7][1]~q  & (!\solutionBoard[0][0][0]~DUPLICATE_q  & !\sudokuBoard[8][0][1]~q ))) ) ) )

	.dataa(!\sudokuBoard[7][7][0]~q ),
	.datab(!\sudokuBoard[7][7][1]~q ),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(!\sudokuBoard[8][0][1]~q ),
	.datae(!\sudokuBoard[8][0][0]~q ),
	.dataf(!\sudokuBoard[8][1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~4 .extended_lut = "off";
defparam \always1~4 .lut_mask = 64'h8000000000000001;
defparam \always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N12
cyclonev_lcell_comb \sudokuBoard~44 (
// Equation(s):
// \sudokuBoard~44_combout  = ( \fixedBoard~27_combout  & ( ((\sudokuBoard~28_combout  & \sudokuBoard[2][5][1]~q )) # (\sudokuBoard~27_combout ) ) ) # ( !\fixedBoard~27_combout  & ( \sudokuBoard[2][5][1]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!\sudokuBoard~27_combout ),
	.datad(!\sudokuBoard[2][5][1]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~44 .extended_lut = "off";
defparam \sudokuBoard~44 .lut_mask = 64'h00FF00FF0F3F0F3F;
defparam \sudokuBoard~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N13
dffeas \sudokuBoard[2][5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~44_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][5][1] .is_wysiwyg = "true";
defparam \sudokuBoard[2][5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N39
cyclonev_lcell_comb \sudokuBoard~43 (
// Equation(s):
// \sudokuBoard~43_combout  = ( \sudokuBoard[2][0][0]~q  & ( ((!\sudokuBoard[0][6][0]~0_combout ) # (!\fixedBoard~26_combout )) # (\sudokuBoard[0][0][0]~0_combout ) ) ) # ( !\sudokuBoard[2][0][0]~q  & ( (!\sudokuBoard[0][6][0]~0_combout  & 
// \fixedBoard~26_combout ) ) )

	.dataa(!\sudokuBoard[0][0][0]~0_combout ),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!\fixedBoard~26_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[2][0][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~43 .extended_lut = "off";
defparam \sudokuBoard~43 .lut_mask = 64'h0C0CFDFD0C0CFDFD;
defparam \sudokuBoard~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N40
dffeas \sudokuBoard[2][0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~43_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][0][0] .is_wysiwyg = "true";
defparam \sudokuBoard[2][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N27
cyclonev_lcell_comb \sudokuBoard~42 (
// Equation(s):
// \sudokuBoard~42_combout  = (!\fixedBoard~25_combout  & (((\sudokuBoard[1][7][2]~q )))) # (\fixedBoard~25_combout  & (((\sudokuBoard[8][8][2]~0_combout  & \sudokuBoard[1][7][2]~q )) # (\sudokuBoard[6][6][2]~0_combout )))

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(!\fixedBoard~25_combout ),
	.datad(!\sudokuBoard[1][7][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~42 .extended_lut = "off";
defparam \sudokuBoard~42 .lut_mask = 64'h03F703F703F703F7;
defparam \sudokuBoard~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N28
dffeas \sudokuBoard[1][7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~42_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][7][2] .is_wysiwyg = "true";
defparam \sudokuBoard[1][7][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N42
cyclonev_lcell_comb \sudokuBoard~41 (
// Equation(s):
// \sudokuBoard~41_combout  = ( \fixedBoard~24_combout  & ( (!\sudokuBoard~27_combout  & ((!\sudokuBoard[1][6][1]~q ) # (!\sudokuBoard~28_combout ))) ) ) # ( !\fixedBoard~24_combout  & ( !\sudokuBoard[1][6][1]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[1][6][1]~q ),
	.datac(!\sudokuBoard~27_combout ),
	.datad(!\sudokuBoard~28_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~41 .extended_lut = "off";
defparam \sudokuBoard~41 .lut_mask = 64'hCCCCCCCCF0C0F0C0;
defparam \sudokuBoard~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N45
cyclonev_lcell_comb \sudokuBoard[1][6][1]~0 (
// Equation(s):
// \sudokuBoard[1][6][1]~0_combout  = ( \sudokuBoard~41_combout  & ( (state[0] & (!level[1] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~41_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][6][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][6][1]~0 .extended_lut = "off";
defparam \sudokuBoard[1][6][1]~0 .lut_mask = 64'hFAAAFAAA50005000;
defparam \sudokuBoard[1][6][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N47
dffeas \sudokuBoard[1][6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][6][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][6][1] .is_wysiwyg = "true";
defparam \sudokuBoard[1][6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y10_N8
dffeas \sudokuBoard[2][7][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][7][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][7][2] .is_wysiwyg = "true";
defparam \sudokuBoard[2][7][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N9
cyclonev_lcell_comb \sudokuBoard[2][7][2]~0 (
// Equation(s):
// \sudokuBoard[2][7][2]~0_combout  = ( \fixedBoard~28_combout  & ( (!\sudokuBoard[6][6][2]~0_combout  & ((!\sudokuBoard[8][8][2]~0_combout ) # (!\sudokuBoard[2][7][2]~q ))) ) ) # ( !\fixedBoard~28_combout  & ( !\sudokuBoard[2][7][2]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[8][8][2]~0_combout ),
	.datac(!\sudokuBoard[2][7][2]~q ),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][7][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][7][2]~0 .extended_lut = "off";
defparam \sudokuBoard[2][7][2]~0 .lut_mask = 64'hF0F0F0F0FC00FC00;
defparam \sudokuBoard[2][7][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N6
cyclonev_lcell_comb \sudokuBoard[2][7][2]~1 (
// Equation(s):
// \sudokuBoard[2][7][2]~1_combout  = ( \sudokuBoard[2][7][2]~0_combout  & ( (state[0] & (!\level[0]~DUPLICATE_q  & !level[1])) ) ) # ( !\sudokuBoard[2][7][2]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[2][7][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][7][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][7][2]~1 .extended_lut = "off";
defparam \sudokuBoard[2][7][2]~1 .lut_mask = 64'hFAAAFAAA50005000;
defparam \sudokuBoard[2][7][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N7
dffeas \sudokuBoard[2][7][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][7][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][7][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][7][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[2][7][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N0
cyclonev_lcell_comb \always1~7 (
// Equation(s):
// \always1~7_combout  = ( \sudokuBoard[1][6][1]~q  & ( \sudokuBoard[2][7][2]~DUPLICATE_q  & ( (\sudokuBoard[2][5][1]~q  & (\sudokuBoard[2][0][0]~q  & (\sudokuBoard[1][7][2]~q  & \solutionBoard[0][0][0]~DUPLICATE_q ))) ) ) ) # ( !\sudokuBoard[1][6][1]~q  & ( 
// !\sudokuBoard[2][7][2]~DUPLICATE_q  & ( (!\sudokuBoard[2][5][1]~q  & (!\sudokuBoard[2][0][0]~q  & (!\sudokuBoard[1][7][2]~q  & !\solutionBoard[0][0][0]~DUPLICATE_q ))) ) ) )

	.dataa(!\sudokuBoard[2][5][1]~q ),
	.datab(!\sudokuBoard[2][0][0]~q ),
	.datac(!\sudokuBoard[1][7][2]~q ),
	.datad(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datae(!\sudokuBoard[1][6][1]~q ),
	.dataf(!\sudokuBoard[2][7][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~7 .extended_lut = "off";
defparam \always1~7 .lut_mask = 64'h8000000000000001;
defparam \always1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N0
cyclonev_lcell_comb \sudokuBoard~39 (
// Equation(s):
// \sudokuBoard~39_combout  = ( \sudokuBoard[5][0][0]~q  & ( (!\fixedBoard~23_combout ) # ((!\sudokuBoard[0][6][0]~0_combout ) # (\sudokuBoard[0][0][0]~0_combout )) ) ) # ( !\sudokuBoard[5][0][0]~q  & ( (\fixedBoard~23_combout  & 
// !\sudokuBoard[0][6][0]~0_combout ) ) )

	.dataa(!\fixedBoard~23_combout ),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[5][0][0]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~39 .extended_lut = "off";
defparam \sudokuBoard~39 .lut_mask = 64'h4444EFEF4444EFEF;
defparam \sudokuBoard~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N2
dffeas \sudokuBoard[5][0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~39_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][0][0] .is_wysiwyg = "true";
defparam \sudokuBoard[5][0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N29
dffeas \sudokuBoard[3][7][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][7][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][7][1] .is_wysiwyg = "true";
defparam \sudokuBoard[3][7][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N24
cyclonev_lcell_comb \sudokuBoard~37 (
// Equation(s):
// \sudokuBoard~37_combout  = ( \sudokuBoard~28_combout  & ( (!\sudokuBoard[3][7][1]~q  & ((!\sudokuBoard~27_combout ) # (!\fixedBoard~21_combout ))) ) ) # ( !\sudokuBoard~28_combout  & ( (!\fixedBoard~21_combout  & ((!\sudokuBoard[3][7][1]~q ))) # 
// (\fixedBoard~21_combout  & (!\sudokuBoard~27_combout )) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~27_combout ),
	.datac(!\fixedBoard~21_combout ),
	.datad(!\sudokuBoard[3][7][1]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~37 .extended_lut = "off";
defparam \sudokuBoard~37 .lut_mask = 64'hFC0CFC0CFC00FC00;
defparam \sudokuBoard~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N27
cyclonev_lcell_comb \sudokuBoard[3][7][1]~0 (
// Equation(s):
// \sudokuBoard[3][7][1]~0_combout  = ( \sudokuBoard~37_combout  & ( (state[0] & (!level[1] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~37_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][7][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][7][1]~0 .extended_lut = "off";
defparam \sudokuBoard[3][7][1]~0 .lut_mask = 64'hFAAAFAAA50005000;
defparam \sudokuBoard[3][7][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N28
dffeas \sudokuBoard[3][7][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][7][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][7][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][7][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[3][7][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N42
cyclonev_lcell_comb \sudokuBoard~40 (
// Equation(s):
// \sudokuBoard~40_combout  = ( \sudokuBoard[5][0][2]~q  & ( \sudokuBoard[8][8][2]~0_combout  ) ) # ( !\sudokuBoard[5][0][2]~q  & ( \sudokuBoard[8][8][2]~0_combout  & ( (\sudokuBoard[6][6][2]~0_combout  & \fixedBoard~23_combout ) ) ) ) # ( 
// \sudokuBoard[5][0][2]~q  & ( !\sudokuBoard[8][8][2]~0_combout  & ( (!\fixedBoard~23_combout ) # (\sudokuBoard[6][6][2]~0_combout ) ) ) ) # ( !\sudokuBoard[5][0][2]~q  & ( !\sudokuBoard[8][8][2]~0_combout  & ( (\sudokuBoard[6][6][2]~0_combout  & 
// \fixedBoard~23_combout ) ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(!\fixedBoard~23_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[5][0][2]~q ),
	.dataf(!\sudokuBoard[8][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~40 .extended_lut = "off";
defparam \sudokuBoard~40 .lut_mask = 64'h0303F3F30303FFFF;
defparam \sudokuBoard~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N44
dffeas \sudokuBoard[5][0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~40_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][0][2] .is_wysiwyg = "true";
defparam \sudokuBoard[5][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N18
cyclonev_lcell_comb \sudokuBoard~38 (
// Equation(s):
// \sudokuBoard~38_combout  = ( \sudokuBoard[4][6][2]~q  & ( \fixedBoard~22_combout  & ( (\sudokuBoard[6][6][2]~0_combout ) # (\sudokuBoard[8][8][2]~0_combout ) ) ) ) # ( !\sudokuBoard[4][6][2]~q  & ( \fixedBoard~22_combout  & ( 
// \sudokuBoard[6][6][2]~0_combout  ) ) ) # ( \sudokuBoard[4][6][2]~q  & ( !\fixedBoard~22_combout  ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sudokuBoard[4][6][2]~q ),
	.dataf(!\fixedBoard~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~38 .extended_lut = "off";
defparam \sudokuBoard~38 .lut_mask = 64'h0000FFFF33337777;
defparam \sudokuBoard~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N19
dffeas \sudokuBoard[4][6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~38_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][6][2] .is_wysiwyg = "true";
defparam \sudokuBoard[4][6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y7_N29
dffeas \sudokuBoard[3][5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~36_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][5][0] .is_wysiwyg = "true";
defparam \sudokuBoard[3][5][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N27
cyclonev_lcell_comb \sudokuBoard~36 (
// Equation(s):
// \sudokuBoard~36_combout  = ( \sudokuBoard[3][5][0]~q  & ( \fixedBoard~20_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # (\sudokuBoard[0][0][0]~0_combout ) ) ) ) # ( !\sudokuBoard[3][5][0]~q  & ( \fixedBoard~20_combout  & ( 
// !\sudokuBoard[0][6][0]~0_combout  ) ) ) # ( \sudokuBoard[3][5][0]~q  & ( !\fixedBoard~20_combout  ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[3][5][0]~q ),
	.dataf(!\fixedBoard~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~36 .extended_lut = "off";
defparam \sudokuBoard~36 .lut_mask = 64'h0000FFFFAAAAAFAF;
defparam \sudokuBoard~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y7_N28
dffeas \sudokuBoard[3][5][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~36_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][5][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][5][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[3][5][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N45
cyclonev_lcell_comb \always1~6 (
// Equation(s):
// \always1~6_combout  = ( \sudokuBoard[4][6][2]~q  & ( \sudokuBoard[3][5][0]~DUPLICATE_q  & ( (\sudokuBoard[5][0][0]~q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & (\sudokuBoard[3][7][1]~DUPLICATE_q  & \sudokuBoard[5][0][2]~q ))) ) ) ) # ( 
// !\sudokuBoard[4][6][2]~q  & ( !\sudokuBoard[3][5][0]~DUPLICATE_q  & ( (!\sudokuBoard[5][0][0]~q  & (!\solutionBoard[0][0][0]~DUPLICATE_q  & (!\sudokuBoard[3][7][1]~DUPLICATE_q  & !\sudokuBoard[5][0][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[5][0][0]~q ),
	.datab(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datac(!\sudokuBoard[3][7][1]~DUPLICATE_q ),
	.datad(!\sudokuBoard[5][0][2]~q ),
	.datae(!\sudokuBoard[4][6][2]~q ),
	.dataf(!\sudokuBoard[3][5][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~6 .extended_lut = "off";
defparam \always1~6 .lut_mask = 64'h8000000000000001;
defparam \always1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N33
cyclonev_lcell_comb \sudokuBoard~34 (
// Equation(s):
// \sudokuBoard~34_combout  = ( \sudokuBoard[6][5][2]~q  & ( \fixedBoard~17_combout  & ( (\sudokuBoard[8][8][2]~0_combout ) # (\sudokuBoard[6][6][2]~0_combout ) ) ) ) # ( !\sudokuBoard[6][5][2]~q  & ( \fixedBoard~17_combout  & ( 
// \sudokuBoard[6][6][2]~0_combout  ) ) ) # ( \sudokuBoard[6][5][2]~q  & ( !\fixedBoard~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[6][6][2]~0_combout ),
	.datad(!\sudokuBoard[8][8][2]~0_combout ),
	.datae(!\sudokuBoard[6][5][2]~q ),
	.dataf(!\fixedBoard~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~34 .extended_lut = "off";
defparam \sudokuBoard~34 .lut_mask = 64'h0000FFFF0F0F0FFF;
defparam \sudokuBoard~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N34
dffeas \sudokuBoard[6][5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~34_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][5][2] .is_wysiwyg = "true";
defparam \sudokuBoard[6][5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N36
cyclonev_lcell_comb \sudokuBoard~35 (
// Equation(s):
// \sudokuBoard~35_combout  = ( \sudokuBoard~27_combout  & ( (\sudokuBoard[7][0][1]~q ) # (\fixedBoard~4_combout ) ) ) # ( !\sudokuBoard~27_combout  & ( (\sudokuBoard[7][0][1]~q  & ((!\fixedBoard~4_combout ) # (\sudokuBoard~28_combout ))) ) )

	.dataa(!\sudokuBoard~28_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~4_combout ),
	.datad(!\sudokuBoard[7][0][1]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~35 .extended_lut = "off";
defparam \sudokuBoard~35 .lut_mask = 64'h00F500F50FFF0FFF;
defparam \sudokuBoard~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N38
dffeas \sudokuBoard[7][0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~35_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][0][1] .is_wysiwyg = "true";
defparam \sudokuBoard[7][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N24
cyclonev_lcell_comb \sudokuBoard~33 (
// Equation(s):
// \sudokuBoard~33_combout  = ( \fixedBoard~13_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # ((\sudokuBoard[0][0][0]~0_combout  & \sudokuBoard[6][3][0]~q )) ) ) # ( !\fixedBoard~13_combout  & ( \sudokuBoard[6][3][0]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\sudokuBoard[6][3][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~33 .extended_lut = "off";
defparam \sudokuBoard~33 .lut_mask = 64'h00FF00FFCCCFCCCF;
defparam \sudokuBoard~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N25
dffeas \sudokuBoard[6][3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~33_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][3][0] .is_wysiwyg = "true";
defparam \sudokuBoard[6][3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y11_N27
cyclonev_lcell_comb \sudokuBoard[7][4][0]~0 (
// Equation(s):
// \sudokuBoard[7][4][0]~0_combout  = ( \sudokuBoard[7][4][0]~q  & ( \fixedBoard~19_combout  & ( (!state[0] & ((!\sudokuBoard[0][6][0]~0_combout ) # ((\sudokuBoard[0][0][0]~0_combout )))) # (state[0] & (((\Decoder0~1_combout )))) ) ) ) # ( 
// !\sudokuBoard[7][4][0]~q  & ( \fixedBoard~19_combout  & ( (!state[0] & (!\sudokuBoard[0][6][0]~0_combout )) # (state[0] & ((\Decoder0~1_combout ))) ) ) ) # ( \sudokuBoard[7][4][0]~q  & ( !\fixedBoard~19_combout  & ( (!state[0]) # (\Decoder0~1_combout ) ) 
// ) ) # ( !\sudokuBoard[7][4][0]~q  & ( !\fixedBoard~19_combout  & ( (\Decoder0~1_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(!\sudokuBoard[0][0][0]~0_combout ),
	.datac(!\Decoder0~1_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[7][4][0]~q ),
	.dataf(!\fixedBoard~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][4][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][4][0]~0 .extended_lut = "off";
defparam \sudokuBoard[7][4][0]~0 .lut_mask = 64'h000FFF0FAA0FBB0F;
defparam \sudokuBoard[7][4][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y11_N28
dffeas \sudokuBoard[7][4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][4][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][4][0] .is_wysiwyg = "true";
defparam \sudokuBoard[7][4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y10_N50
dffeas \sudokuBoard[7][2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][2][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][2][0] .is_wysiwyg = "true";
defparam \sudokuBoard[7][2][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N51
cyclonev_lcell_comb \sudokuBoard[7][2][0]~0 (
// Equation(s):
// \sudokuBoard[7][2][0]~0_combout  = ( \sudokuBoard[0][0][0]~0_combout  & ( (!\sudokuBoard[7][2][0]~q  & ((!\fixedBoard~18_combout ) # (\sudokuBoard[0][6][0]~0_combout ))) ) ) # ( !\sudokuBoard[0][0][0]~0_combout  & ( (!\fixedBoard~18_combout  & 
// (!\sudokuBoard[7][2][0]~q )) # (\fixedBoard~18_combout  & ((\sudokuBoard[0][6][0]~0_combout ))) ) )

	.dataa(!\sudokuBoard[7][2][0]~q ),
	.datab(gnd),
	.datac(!\fixedBoard~18_combout ),
	.datad(!\sudokuBoard[0][6][0]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][0][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][2][0]~0 .extended_lut = "off";
defparam \sudokuBoard[7][2][0]~0 .lut_mask = 64'hA0AFA0AFA0AAA0AA;
defparam \sudokuBoard[7][2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N48
cyclonev_lcell_comb \sudokuBoard[7][2][0]~1 (
// Equation(s):
// \sudokuBoard[7][2][0]~1_combout  = ( \sudokuBoard[7][2][0]~0_combout  & ( (state[0] & (!\level[0]~DUPLICATE_q  & !level[1])) ) ) # ( !\sudokuBoard[7][2][0]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[7][2][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[7][2][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[7][2][0]~1 .extended_lut = "off";
defparam \sudokuBoard[7][2][0]~1 .lut_mask = 64'hFCCCFCCC30003000;
defparam \sudokuBoard[7][2][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N49
dffeas \sudokuBoard[7][2][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][2][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][2][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][2][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][2][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N24
cyclonev_lcell_comb \always1~5 (
// Equation(s):
// \always1~5_combout  = ( \sudokuBoard[7][4][0]~q  & ( \sudokuBoard[7][2][0]~DUPLICATE_q  & ( (\sudokuBoard[6][5][2]~q  & (\sudokuBoard[7][0][1]~q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & \sudokuBoard[6][3][0]~q ))) ) ) ) # ( !\sudokuBoard[7][4][0]~q  & ( 
// !\sudokuBoard[7][2][0]~DUPLICATE_q  & ( (!\sudokuBoard[6][5][2]~q  & (!\sudokuBoard[7][0][1]~q  & (!\solutionBoard[0][0][0]~DUPLICATE_q  & !\sudokuBoard[6][3][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[6][5][2]~q ),
	.datab(!\sudokuBoard[7][0][1]~q ),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(!\sudokuBoard[6][3][0]~q ),
	.datae(!\sudokuBoard[7][4][0]~q ),
	.dataf(!\sudokuBoard[7][2][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~5 .extended_lut = "off";
defparam \always1~5 .lut_mask = 64'h8000000000000001;
defparam \always1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N30
cyclonev_lcell_comb \always1~9 (
// Equation(s):
// \always1~9_combout  = ( \always1~6_combout  & ( \always1~5_combout  & ( (\always1~8_combout  & (\always1~3_combout  & (\always1~4_combout  & \always1~7_combout ))) ) ) )

	.dataa(!\always1~8_combout ),
	.datab(!\always1~3_combout ),
	.datac(!\always1~4_combout ),
	.datad(!\always1~7_combout ),
	.datae(!\always1~6_combout ),
	.dataf(!\always1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~9 .extended_lut = "off";
defparam \always1~9 .lut_mask = 64'h0000000000000001;
defparam \always1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N54
cyclonev_lcell_comb \sudokuBoard[0][4][3]~0 (
// Equation(s):
// \sudokuBoard[0][4][3]~0_combout  = ( \sudokuBoard[0][4][3]~q  & ( \fixedBoard~46_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((!\sudokuBoard~8_combout  & ((state[1]))) # (\sudokuBoard~8_combout  & (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( 
// !\sudokuBoard[0][4][3]~q  & ( \fixedBoard~46_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard[8][8][2]~1_combout  & \sudokuBoard~8_combout )) ) ) ) # ( \sudokuBoard[0][4][3]~q  & ( !\fixedBoard~46_combout  & ( 
// (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard~8_combout ),
	.datae(!\sudokuBoard[0][4][3]~q ),
	.dataf(!\fixedBoard~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][4][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][4][3]~0 .extended_lut = "off";
defparam \sudokuBoard[0][4][3]~0 .lut_mask = 64'h0000CFCF0011CFDD;
defparam \sudokuBoard[0][4][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N55
dffeas \sudokuBoard[0][4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][4][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][4][3] .is_wysiwyg = "true";
defparam \sudokuBoard[0][4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N15
cyclonev_lcell_comb \sudokuBoard[0][5][1]~0 (
// Equation(s):
// \sudokuBoard[0][5][1]~0_combout  = ( \sudokuBoard[0][5][1]~q  & ( \fixedBoard~47_combout  & ( (!state[0] & (((\sudokuBoard~28_combout )) # (\sudokuBoard~27_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( !\sudokuBoard[0][5][1]~q  & ( 
// \fixedBoard~47_combout  & ( (!state[0] & (\sudokuBoard~27_combout )) # (state[0] & ((\Decoder0~0_combout ))) ) ) ) # ( \sudokuBoard[0][5][1]~q  & ( !\fixedBoard~47_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[0][5][1]~q  & ( 
// !\fixedBoard~47_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!\Decoder0~0_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[0][5][1]~q ),
	.dataf(!\fixedBoard~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][5][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][5][1]~0 .extended_lut = "off";
defparam \sudokuBoard[0][5][1]~0 .lut_mask = 64'h000FFF0F550F770F;
defparam \sudokuBoard[0][5][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N17
dffeas \sudokuBoard[0][5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][5][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][5][1] .is_wysiwyg = "true";
defparam \sudokuBoard[0][5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N30
cyclonev_lcell_comb \sudokuBoard[1][0][0]~0 (
// Equation(s):
// \sudokuBoard[1][0][0]~0_combout  = ( \sudokuBoard[1][0][0]~q  & ( \fixedBoard~49_combout  & ( (!state[0] & ((!\sudokuBoard[0][6][0]~0_combout ) # ((\sudokuBoard[0][0][0]~0_combout )))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( 
// !\sudokuBoard[1][0][0]~q  & ( \fixedBoard~49_combout  & ( (!state[0] & (!\sudokuBoard[0][6][0]~0_combout )) # (state[0] & ((\Decoder0~0_combout ))) ) ) ) # ( \sudokuBoard[1][0][0]~q  & ( !\fixedBoard~49_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) 
// ) ) # ( !\sudokuBoard[1][0][0]~q  & ( !\fixedBoard~49_combout  & ( (state[0] & \Decoder0~0_combout ) ) ) )

	.dataa(!state[0]),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\Decoder0~0_combout ),
	.datae(!\sudokuBoard[1][0][0]~q ),
	.dataf(!\fixedBoard~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][0][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][0][0]~0 .extended_lut = "off";
defparam \sudokuBoard[1][0][0]~0 .lut_mask = 64'h0055AAFF88DD8ADF;
defparam \sudokuBoard[1][0][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N31
dffeas \sudokuBoard[1][0][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][0][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][0][0] .is_wysiwyg = "true";
defparam \sudokuBoard[1][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N9
cyclonev_lcell_comb \sudokuBoard~57 (
// Equation(s):
// \sudokuBoard~57_combout  = ( \sudokuBoard[0][6][1]~q  & ( \fixedBoard~48_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[0][6][1]~q  & ( \fixedBoard~48_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[0][6][1]~q  & ( !\fixedBoard~48_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~21_combout ),
	.datac(!\sudokuBoard~20_combout ),
	.datad(!\sudokuBoard~2_combout ),
	.datae(!\sudokuBoard[0][6][1]~q ),
	.dataf(!\fixedBoard~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~57 .extended_lut = "off";
defparam \sudokuBoard~57 .lut_mask = 64'h0000AAEFAAAAAAAF;
defparam \sudokuBoard~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N57
cyclonev_lcell_comb \sudokuBoard~58 (
// Equation(s):
// \sudokuBoard~58_combout  = ( \sudokuBoard[0][6][1]~q  & ( !\fixedBoard~48_combout  ) )

	.dataa(!\fixedBoard~48_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~58 .extended_lut = "off";
defparam \sudokuBoard~58 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sudokuBoard~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N11
dffeas \sudokuBoard[0][6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~57_combout ),
	.asdata(\sudokuBoard~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][6][1] .is_wysiwyg = "true";
defparam \sudokuBoard[0][6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N30
cyclonev_lcell_comb \sudokuBoard~59 (
// Equation(s):
// \sudokuBoard~59_combout  = (!\Mux10~5_combout  & (!\sudokuBoard~7_combout  & \fixedBoard~50_combout ))

	.dataa(!\Mux10~5_combout ),
	.datab(!\sudokuBoard~7_combout ),
	.datac(!\fixedBoard~50_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~59 .extended_lut = "off";
defparam \sudokuBoard~59 .lut_mask = 64'h0808080808080808;
defparam \sudokuBoard~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N27
cyclonev_lcell_comb \sudokuBoard[1][2][3]~0 (
// Equation(s):
// \sudokuBoard[1][2][3]~0_combout  = ( \sudokuBoard[1][2][3]~q  & ( \sudokuBoard~59_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((\Decoder0~0_combout  & !state[1]))) # (\sudokuBoard[2][7][3]~0_combout ) ) ) ) # ( !\sudokuBoard[1][2][3]~q  & ( 
// \sudokuBoard~59_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((\Decoder0~0_combout  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[1][2][3]~q  & ( !\sudokuBoard~59_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # 
// (state[1])) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[1][2][3]~q  & ( !\sudokuBoard~59_combout  & ( (\Decoder0~0_combout  & (!state[1] & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\sudokuBoard[2][7][3]~0_combout ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[1][2][3]~q ),
	.dataf(!\sudokuBoard~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][2][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][2][3]~0 .extended_lut = "off";
defparam \sudokuBoard[1][2][3]~0 .lut_mask = 64'h0050FF5F0073FF73;
defparam \sudokuBoard[1][2][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N28
dffeas \sudokuBoard[1][2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][2][3] .is_wysiwyg = "true";
defparam \sudokuBoard[1][2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N36
cyclonev_lcell_comb \always1~13 (
// Equation(s):
// \always1~13_combout  = ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( \sudokuBoard[1][2][3]~q  & ( (\sudokuBoard[0][4][3]~q  & (\sudokuBoard[0][5][1]~q  & (\sudokuBoard[1][0][0]~q  & \sudokuBoard[0][6][1]~q ))) ) ) ) # ( !\solutionBoard[0][4][3]~DUPLICATE_q  
// & ( !\sudokuBoard[1][2][3]~q  & ( (!\sudokuBoard[0][4][3]~q  & (!\sudokuBoard[0][5][1]~q  & (!\sudokuBoard[1][0][0]~q  & !\sudokuBoard[0][6][1]~q ))) ) ) )

	.dataa(!\sudokuBoard[0][4][3]~q ),
	.datab(!\sudokuBoard[0][5][1]~q ),
	.datac(!\sudokuBoard[1][0][0]~q ),
	.datad(!\sudokuBoard[0][6][1]~q ),
	.datae(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.dataf(!\sudokuBoard[1][2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~13 .extended_lut = "off";
defparam \always1~13 .lut_mask = 64'h8000000000000001;
defparam \always1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N48
cyclonev_lcell_comb \sudokuBoard[1][4][2]~0 (
// Equation(s):
// \sudokuBoard[1][4][2]~0_combout  = ( \sudokuBoard[1][4][2]~q  & ( \Decoder0~0_combout  & ( (!\fixedBoard~43_combout ) # (((\sudokuBoard[6][6][2]~0_combout ) # (state[0])) # (\sudokuBoard[8][8][2]~0_combout )) ) ) ) # ( !\sudokuBoard[1][4][2]~q  & ( 
// \Decoder0~0_combout  & ( ((\fixedBoard~43_combout  & \sudokuBoard[6][6][2]~0_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[1][4][2]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & ((!\fixedBoard~43_combout ) # ((\sudokuBoard[6][6][2]~0_combout ) # 
// (\sudokuBoard[8][8][2]~0_combout )))) ) ) ) # ( !\sudokuBoard[1][4][2]~q  & ( !\Decoder0~0_combout  & ( (\fixedBoard~43_combout  & (!state[0] & \sudokuBoard[6][6][2]~0_combout )) ) ) )

	.dataa(!\fixedBoard~43_combout ),
	.datab(!\sudokuBoard[8][8][2]~0_combout ),
	.datac(!state[0]),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(!\sudokuBoard[1][4][2]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][4][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][4][2]~0 .extended_lut = "off";
defparam \sudokuBoard[1][4][2]~0 .lut_mask = 64'h0050B0F00F5FBFFF;
defparam \sudokuBoard[1][4][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N50
dffeas \sudokuBoard[1][4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][4][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][4][2] .is_wysiwyg = "true";
defparam \sudokuBoard[1][4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y6_N0
cyclonev_lcell_comb \sudokuBoard[1][3][2]~0 (
// Equation(s):
// \sudokuBoard[1][3][2]~0_combout  = ( \sudokuBoard[1][3][2]~q  & ( \fixedBoard~42_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((state[1] & !\sudokuBoard[8][8][2]~4_combout )) # (\sudokuBoard[8][8][2]~3_combout )) ) ) ) # ( !\sudokuBoard[1][3][2]~q  
// & ( \fixedBoard~42_combout  & ( \sudokuBoard[8][8][2]~3_combout  ) ) ) # ( \sudokuBoard[1][3][2]~q  & ( !\fixedBoard~42_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (state[1]) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!state[1]),
	.datac(!\sudokuBoard[8][8][2]~3_combout ),
	.datad(!\sudokuBoard[8][8][2]~4_combout ),
	.datae(!\sudokuBoard[1][3][2]~q ),
	.dataf(!\fixedBoard~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][3][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][3][2]~0 .extended_lut = "off";
defparam \sudokuBoard[1][3][2]~0 .lut_mask = 64'h0000BBBB0F0FBFAF;
defparam \sudokuBoard[1][3][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y6_N1
dffeas \sudokuBoard[1][3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][3][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][3][2] .is_wysiwyg = "true";
defparam \sudokuBoard[1][3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N27
cyclonev_lcell_comb \sudokuBoard[1][8][0]~0 (
// Equation(s):
// \sudokuBoard[1][8][0]~0_combout  = ( \sudokuBoard[1][8][0]~q  & ( \Decoder0~0_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # ((!\fixedBoard~44_combout ) # ((state[0]) # (\sudokuBoard[0][0][0]~0_combout ))) ) ) ) # ( !\sudokuBoard[1][8][0]~q  & ( 
// \Decoder0~0_combout  & ( ((!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~44_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[1][8][0]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & ((!\sudokuBoard[0][6][0]~0_combout ) # ((!\fixedBoard~44_combout ) # 
// (\sudokuBoard[0][0][0]~0_combout )))) ) ) ) # ( !\sudokuBoard[1][8][0]~q  & ( !\Decoder0~0_combout  & ( (!\sudokuBoard[0][6][0]~0_combout  & (\fixedBoard~44_combout  & !state[0])) ) ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(!\fixedBoard~44_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[1][8][0]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][8][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][8][0]~0 .extended_lut = "off";
defparam \sudokuBoard[1][8][0]~0 .lut_mask = 64'h2200EF0022FFEFFF;
defparam \sudokuBoard[1][8][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N28
dffeas \sudokuBoard[1][8][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][8][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][8][0] .is_wysiwyg = "true";
defparam \sudokuBoard[1][8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N6
cyclonev_lcell_comb \sudokuBoard~54 (
// Equation(s):
// \sudokuBoard~54_combout  = ( \sudokuBoard[2][2][0]~q  & ( \fixedBoard~45_combout  & ( (!sw_press[4] & ((!\sudokuBoard~9_combout ) # (\sudokuBoard~10_combout ))) ) ) ) # ( !\sudokuBoard[2][2][0]~q  & ( \fixedBoard~45_combout  & ( (!sw_press[4] & 
// ((!\sudokuBoard~9_combout ) # ((sw_press[9] & \sudokuBoard~10_combout )))) ) ) ) # ( \sudokuBoard[2][2][0]~q  & ( !\fixedBoard~45_combout  ) )

	.dataa(!sw_press[4]),
	.datab(!\sudokuBoard~9_combout ),
	.datac(!sw_press[9]),
	.datad(!\sudokuBoard~10_combout ),
	.datae(!\sudokuBoard[2][2][0]~q ),
	.dataf(!\fixedBoard~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~54 .extended_lut = "off";
defparam \sudokuBoard~54 .lut_mask = 64'h0000FFFF888A88AA;
defparam \sudokuBoard~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N12
cyclonev_lcell_comb \sudokuBoard~55 (
// Equation(s):
// \sudokuBoard~55_combout  = ( \sudokuBoard~54_combout  & ( (!\fixedBoard~45_combout  & (((!sw_press[3] & !sw_press[2])) # (\sudokuBoard[2][2][0]~q ))) # (\fixedBoard~45_combout  & (((!sw_press[2])))) ) ) # ( !\sudokuBoard~54_combout  & ( 
// (!\fixedBoard~45_combout  & (\sudokuBoard[2][2][0]~q  & ((sw_press[2]) # (sw_press[3])))) # (\fixedBoard~45_combout  & (sw_press[3] & (!sw_press[2]))) ) )

	.dataa(!sw_press[3]),
	.datab(!\fixedBoard~45_combout ),
	.datac(!sw_press[2]),
	.datad(!\sudokuBoard[2][2][0]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~55 .extended_lut = "off";
defparam \sudokuBoard~55 .lut_mask = 64'h105C105CB0FCB0FC;
defparam \sudokuBoard~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y7_N15
cyclonev_lcell_comb \sudokuBoard~56 (
// Equation(s):
// \sudokuBoard~56_combout  = (\sudokuBoard[2][2][0]~q ) # (\fixedBoard~45_combout )

	.dataa(gnd),
	.datab(!\fixedBoard~45_combout ),
	.datac(gnd),
	.datad(!\sudokuBoard[2][2][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~56 .extended_lut = "off";
defparam \sudokuBoard~56 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \sudokuBoard~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y7_N13
dffeas \sudokuBoard[2][2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~55_combout ),
	.asdata(\sudokuBoard~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][2][0] .is_wysiwyg = "true";
defparam \sudokuBoard[2][2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N6
cyclonev_lcell_comb \sudokuBoard[2][5][0]~0 (
// Equation(s):
// \sudokuBoard[2][5][0]~0_combout  = ( \sudokuBoard[2][5][0]~q  & ( \Decoder0~0_combout  & ( ((!\sudokuBoard[0][6][0]~0_combout ) # ((!\fixedBoard~27_combout ) # (state[0]))) # (\sudokuBoard[0][0][0]~0_combout ) ) ) ) # ( !\sudokuBoard[2][5][0]~q  & ( 
// \Decoder0~0_combout  & ( ((!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~27_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[2][5][0]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & (((!\sudokuBoard[0][6][0]~0_combout ) # (!\fixedBoard~27_combout )) # 
// (\sudokuBoard[0][0][0]~0_combout ))) ) ) ) # ( !\sudokuBoard[2][5][0]~q  & ( !\Decoder0~0_combout  & ( (!\sudokuBoard[0][6][0]~0_combout  & (\fixedBoard~27_combout  & !state[0])) ) ) )

	.dataa(!\sudokuBoard[0][0][0]~0_combout ),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!\fixedBoard~27_combout ),
	.datad(!state[0]),
	.datae(!\sudokuBoard[2][5][0]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][5][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][5][0]~0 .extended_lut = "off";
defparam \sudokuBoard[2][5][0]~0 .lut_mask = 64'h0C00FD000CFFFDFF;
defparam \sudokuBoard[2][5][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N7
dffeas \sudokuBoard[2][5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][5][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][5][0] .is_wysiwyg = "true";
defparam \sudokuBoard[2][5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N42
cyclonev_lcell_comb \always1~12 (
// Equation(s):
// \always1~12_combout  = ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( \sudokuBoard[2][5][0]~q  & ( (\sudokuBoard[1][4][2]~q  & (\sudokuBoard[1][3][2]~q  & (\sudokuBoard[1][8][0]~q  & \sudokuBoard[2][2][0]~q ))) ) ) ) # ( !\solutionBoard[0][4][3]~DUPLICATE_q  
// & ( !\sudokuBoard[2][5][0]~q  & ( (!\sudokuBoard[1][4][2]~q  & (!\sudokuBoard[1][3][2]~q  & (!\sudokuBoard[1][8][0]~q  & !\sudokuBoard[2][2][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[1][4][2]~q ),
	.datab(!\sudokuBoard[1][3][2]~q ),
	.datac(!\sudokuBoard[1][8][0]~q ),
	.datad(!\sudokuBoard[2][2][0]~q ),
	.datae(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.dataf(!\sudokuBoard[2][5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~12 .extended_lut = "off";
defparam \always1~12 .lut_mask = 64'h8000000000000001;
defparam \always1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y11_N18
cyclonev_lcell_comb \sudokuBoard[8][1][1]~0 (
// Equation(s):
// \sudokuBoard[8][1][1]~0_combout  = ( \sudokuBoard[8][1][1]~q  & ( \fixedBoard~16_combout  & ( (!state[0] & (((\sudokuBoard~28_combout )) # (\sudokuBoard~27_combout ))) # (state[0] & (((\Decoder0~0_combout )))) ) ) ) # ( !\sudokuBoard[8][1][1]~q  & ( 
// \fixedBoard~16_combout  & ( (!state[0] & (\sudokuBoard~27_combout )) # (state[0] & ((\Decoder0~0_combout ))) ) ) ) # ( \sudokuBoard[8][1][1]~q  & ( !\fixedBoard~16_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[8][1][1]~q  & ( 
// !\fixedBoard~16_combout  & ( (state[0] & \Decoder0~0_combout ) ) ) )

	.dataa(!\sudokuBoard~27_combout ),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!state[0]),
	.datad(!\Decoder0~0_combout ),
	.datae(!\sudokuBoard[8][1][1]~q ),
	.dataf(!\fixedBoard~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][1][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][1][1]~0 .extended_lut = "off";
defparam \sudokuBoard[8][1][1]~0 .lut_mask = 64'h000FF0FF505F707F;
defparam \sudokuBoard[8][1][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N19
dffeas \sudokuBoard[8][1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][1][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][1][1] .is_wysiwyg = "true";
defparam \sudokuBoard[8][1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N9
cyclonev_lcell_comb \sudokuBoard[8][3][0]~0 (
// Equation(s):
// \sudokuBoard[8][3][0]~0_combout  = ( \sudokuBoard[8][3][0]~q  & ( \Decoder0~0_combout  & ( ((!\sudokuBoard[0][6][0]~0_combout ) # ((!\fixedBoard~55_combout ) # (\sudokuBoard[0][0][0]~0_combout ))) # (state[0]) ) ) ) # ( !\sudokuBoard[8][3][0]~q  & ( 
// \Decoder0~0_combout  & ( ((!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~55_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[8][3][0]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & ((!\sudokuBoard[0][6][0]~0_combout ) # ((!\fixedBoard~55_combout ) # 
// (\sudokuBoard[0][0][0]~0_combout )))) ) ) ) # ( !\sudokuBoard[8][3][0]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & (!\sudokuBoard[0][6][0]~0_combout  & \fixedBoard~55_combout )) ) ) )

	.dataa(!state[0]),
	.datab(!\sudokuBoard[0][6][0]~0_combout ),
	.datac(!\fixedBoard~55_combout ),
	.datad(!\sudokuBoard[0][0][0]~0_combout ),
	.datae(!\sudokuBoard[8][3][0]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][3][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][3][0]~0 .extended_lut = "off";
defparam \sudokuBoard[8][3][0]~0 .lut_mask = 64'h0808A8AA5D5DFDFF;
defparam \sudokuBoard[8][3][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N11
dffeas \sudokuBoard[8][3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][3][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][3][0] .is_wysiwyg = "true";
defparam \sudokuBoard[8][3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y9_N15
cyclonev_lcell_comb \sudokuBoard[8][8][1]~0 (
// Equation(s):
// \sudokuBoard[8][8][1]~0_combout  = ( \sudokuBoard[8][8][1]~q  & ( \fixedBoard~8_combout  & ( (!state[0] & (((\sudokuBoard~27_combout ) # (\sudokuBoard~28_combout )))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( !\sudokuBoard[8][8][1]~q  & ( 
// \fixedBoard~8_combout  & ( (!state[0] & ((\sudokuBoard~27_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[8][8][1]~q  & ( !\fixedBoard~8_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) ) ) # ( !\sudokuBoard[8][8][1]~q  & ( 
// !\fixedBoard~8_combout  & ( (\Decoder0~0_combout  & state[0]) ) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!state[0]),
	.datac(!\sudokuBoard~28_combout ),
	.datad(!\sudokuBoard~27_combout ),
	.datae(!\sudokuBoard[8][8][1]~q ),
	.dataf(!\fixedBoard~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][8][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][8][1]~0 .extended_lut = "off";
defparam \sudokuBoard[8][8][1]~0 .lut_mask = 64'h1111DDDD11DD1DDD;
defparam \sudokuBoard[8][8][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N17
dffeas \sudokuBoard[8][8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][8][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][8][1] .is_wysiwyg = "true";
defparam \sudokuBoard[8][8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N33
cyclonev_lcell_comb \sudokuBoard[8][6][2]~0 (
// Equation(s):
// \sudokuBoard[8][6][2]~0_combout  = ( \sudokuBoard[8][6][2]~q  & ( \Decoder0~0_combout  & ( ((!\fixedBoard~56_combout ) # ((\sudokuBoard[6][6][2]~0_combout ) # (state[0]))) # (\sudokuBoard[8][8][2]~0_combout ) ) ) ) # ( !\sudokuBoard[8][6][2]~q  & ( 
// \Decoder0~0_combout  & ( ((\fixedBoard~56_combout  & \sudokuBoard[6][6][2]~0_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[8][6][2]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & (((!\fixedBoard~56_combout ) # (\sudokuBoard[6][6][2]~0_combout )) # 
// (\sudokuBoard[8][8][2]~0_combout ))) ) ) ) # ( !\sudokuBoard[8][6][2]~q  & ( !\Decoder0~0_combout  & ( (\fixedBoard~56_combout  & (!state[0] & \sudokuBoard[6][6][2]~0_combout )) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\fixedBoard~56_combout ),
	.datac(!state[0]),
	.datad(!\sudokuBoard[6][6][2]~0_combout ),
	.datae(!\sudokuBoard[8][6][2]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[8][6][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[8][6][2]~0 .extended_lut = "off";
defparam \sudokuBoard[8][6][2]~0 .lut_mask = 64'h0030D0F00F3FDFFF;
defparam \sudokuBoard[8][6][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N34
dffeas \sudokuBoard[8][6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][6][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][6][2] .is_wysiwyg = "true";
defparam \sudokuBoard[8][6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N24
cyclonev_lcell_comb \always1~15 (
// Equation(s):
// \always1~15_combout  = ( \solutionBoard[0][4][3]~DUPLICATE_q  & ( \sudokuBoard[8][6][2]~q  & ( (\sudokuBoard[8][1][1]~q  & (\sudokuBoard[8][3][0]~q  & \sudokuBoard[8][8][1]~q )) ) ) ) # ( !\solutionBoard[0][4][3]~DUPLICATE_q  & ( !\sudokuBoard[8][6][2]~q  
// & ( (!\sudokuBoard[8][1][1]~q  & (!\sudokuBoard[8][3][0]~q  & !\sudokuBoard[8][8][1]~q )) ) ) )

	.dataa(!\sudokuBoard[8][1][1]~q ),
	.datab(!\sudokuBoard[8][3][0]~q ),
	.datac(!\sudokuBoard[8][8][1]~q ),
	.datad(gnd),
	.datae(!\solutionBoard[0][4][3]~DUPLICATE_q ),
	.dataf(!\sudokuBoard[8][6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~15 .extended_lut = "off";
defparam \always1~15 .lut_mask = 64'h8080000000000101;
defparam \always1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N9
cyclonev_lcell_comb \sudokuBoard[1][6][0]~0 (
// Equation(s):
// \sudokuBoard[1][6][0]~0_combout  = ( \fixedBoard~24_combout  & ( (\sudokuBoard[0][6][0]~0_combout  & ((!\sudokuBoard[0][0][0]~0_combout ) # (!\sudokuBoard[1][6][0]~q ))) ) ) # ( !\fixedBoard~24_combout  & ( !\sudokuBoard[1][6][0]~q  ) )

	.dataa(!\sudokuBoard[0][0][0]~0_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[1][6][0]~q ),
	.datad(!\sudokuBoard[0][6][0]~0_combout ),
	.datae(gnd),
	.dataf(!\fixedBoard~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][6][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][6][0]~0 .extended_lut = "off";
defparam \sudokuBoard[1][6][0]~0 .lut_mask = 64'hF0F0F0F000FA00FA;
defparam \sudokuBoard[1][6][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y7_N6
cyclonev_lcell_comb \sudokuBoard[1][6][0]~1 (
// Equation(s):
// \sudokuBoard[1][6][0]~1_combout  = ( \sudokuBoard[1][6][0]~0_combout  & ( (state[0] & (!level[1] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard[1][6][0]~0_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!level[1]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[1][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][6][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][6][0]~1 .extended_lut = "off";
defparam \sudokuBoard[1][6][0]~1 .lut_mask = 64'hFCCCFCCC30003000;
defparam \sudokuBoard[1][6][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y7_N8
dffeas \sudokuBoard[1][6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][6][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][6][0] .is_wysiwyg = "true";
defparam \sudokuBoard[1][6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y6_N48
cyclonev_lcell_comb \sudokuBoard~63 (
// Equation(s):
// \sudokuBoard~63_combout  = ( \sudokuBoard[0][8][1]~q  & ( ((!\fixedBoard~54_combout ) # (\sudokuBoard~28_combout )) # (\sudokuBoard~27_combout ) ) ) # ( !\sudokuBoard[0][8][1]~q  & ( (\sudokuBoard~27_combout  & \fixedBoard~54_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~27_combout ),
	.datac(!\sudokuBoard~28_combout ),
	.datad(!\fixedBoard~54_combout ),
	.datae(!\sudokuBoard[0][8][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~63 .extended_lut = "off";
defparam \sudokuBoard~63 .lut_mask = 64'h0033FF3F0033FF3F;
defparam \sudokuBoard~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y6_N49
dffeas \sudokuBoard[0][8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~63_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][8][1] .is_wysiwyg = "true";
defparam \sudokuBoard[0][8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N15
cyclonev_lcell_comb \sudokuBoard~61 (
// Equation(s):
// \sudokuBoard~61_combout  = ( \sudokuBoard[0][3][2]~q  & ( \sudokuBoard[8][8][2]~0_combout  ) ) # ( !\sudokuBoard[0][3][2]~q  & ( \sudokuBoard[8][8][2]~0_combout  & ( (\sudokuBoard[6][6][2]~0_combout  & \fixedBoard~52_combout ) ) ) ) # ( 
// \sudokuBoard[0][3][2]~q  & ( !\sudokuBoard[8][8][2]~0_combout  & ( (!\fixedBoard~52_combout ) # (\sudokuBoard[6][6][2]~0_combout ) ) ) ) # ( !\sudokuBoard[0][3][2]~q  & ( !\sudokuBoard[8][8][2]~0_combout  & ( (\sudokuBoard[6][6][2]~0_combout  & 
// \fixedBoard~52_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[6][6][2]~0_combout ),
	.datad(!\fixedBoard~52_combout ),
	.datae(!\sudokuBoard[0][3][2]~q ),
	.dataf(!\sudokuBoard[8][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~61 .extended_lut = "off";
defparam \sudokuBoard~61 .lut_mask = 64'h000FFF0F000FFFFF;
defparam \sudokuBoard~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N16
dffeas \sudokuBoard[0][3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~61_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][3][2] .is_wysiwyg = "true";
defparam \sudokuBoard[0][3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y11_N45
cyclonev_lcell_comb \sudokuBoard~62 (
// Equation(s):
// \sudokuBoard~62_combout  = ( \sudokuBoard[0][7][0]~q  & ( \sudokuBoard[0][6][0]~0_combout  & ( (!\fixedBoard~53_combout ) # (\sudokuBoard[0][0][0]~0_combout ) ) ) ) # ( \sudokuBoard[0][7][0]~q  & ( !\sudokuBoard[0][6][0]~0_combout  ) ) # ( 
// !\sudokuBoard[0][7][0]~q  & ( !\sudokuBoard[0][6][0]~0_combout  & ( \fixedBoard~53_combout  ) ) )

	.dataa(!\fixedBoard~53_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[0][7][0]~q ),
	.dataf(!\sudokuBoard[0][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~62 .extended_lut = "off";
defparam \sudokuBoard~62 .lut_mask = 64'h5555FFFF0000AFAF;
defparam \sudokuBoard~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N46
dffeas \sudokuBoard[0][7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~62_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][7][0] .is_wysiwyg = "true";
defparam \sudokuBoard[0][7][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N39
cyclonev_lcell_comb \sudokuBoard~60 (
// Equation(s):
// \sudokuBoard~60_combout  = ( \sudokuBoard[0][2][2]~q  & ( \sudokuBoard[6][6][2]~0_combout  ) ) # ( !\sudokuBoard[0][2][2]~q  & ( \sudokuBoard[6][6][2]~0_combout  & ( \fixedBoard~51_combout  ) ) ) # ( \sudokuBoard[0][2][2]~q  & ( 
// !\sudokuBoard[6][6][2]~0_combout  & ( (!\fixedBoard~51_combout ) # (\sudokuBoard[8][8][2]~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\fixedBoard~51_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sudokuBoard[0][2][2]~q ),
	.dataf(!\sudokuBoard[6][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~60 .extended_lut = "off";
defparam \sudokuBoard~60 .lut_mask = 64'h0000DDDD3333FFFF;
defparam \sudokuBoard~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y9_N40
dffeas \sudokuBoard[0][2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~60_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][2][2] .is_wysiwyg = "true";
defparam \sudokuBoard[0][2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N3
cyclonev_lcell_comb \always1~14 (
// Equation(s):
// \always1~14_combout  = ( \sudokuBoard[0][7][0]~q  & ( \sudokuBoard[0][2][2]~q  & ( (\sudokuBoard[1][6][0]~q  & (\sudokuBoard[0][8][1]~q  & (\solutionBoard[0][0][0]~DUPLICATE_q  & \sudokuBoard[0][3][2]~q ))) ) ) ) # ( !\sudokuBoard[0][7][0]~q  & ( 
// !\sudokuBoard[0][2][2]~q  & ( (!\sudokuBoard[1][6][0]~q  & (!\sudokuBoard[0][8][1]~q  & (!\solutionBoard[0][0][0]~DUPLICATE_q  & !\sudokuBoard[0][3][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[1][6][0]~q ),
	.datab(!\sudokuBoard[0][8][1]~q ),
	.datac(!\solutionBoard[0][0][0]~DUPLICATE_q ),
	.datad(!\sudokuBoard[0][3][2]~q ),
	.datae(!\sudokuBoard[0][7][0]~q ),
	.dataf(!\sudokuBoard[0][2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~14 .extended_lut = "off";
defparam \always1~14 .lut_mask = 64'h8000000000000001;
defparam \always1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N12
cyclonev_lcell_comb \sudokuBoard[3][6][1]~0 (
// Equation(s):
// \sudokuBoard[3][6][1]~0_combout  = ( \sudokuBoard[3][6][1]~q  & ( \Decoder0~0_combout  & ( ((!\fixedBoard~39_combout ) # ((\sudokuBoard~27_combout ) # (\sudokuBoard~28_combout ))) # (state[0]) ) ) ) # ( !\sudokuBoard[3][6][1]~q  & ( \Decoder0~0_combout  & 
// ( ((\fixedBoard~39_combout  & \sudokuBoard~27_combout )) # (state[0]) ) ) ) # ( \sudokuBoard[3][6][1]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & ((!\fixedBoard~39_combout ) # ((\sudokuBoard~27_combout ) # (\sudokuBoard~28_combout )))) ) ) ) # ( 
// !\sudokuBoard[3][6][1]~q  & ( !\Decoder0~0_combout  & ( (!state[0] & (\fixedBoard~39_combout  & \sudokuBoard~27_combout )) ) ) )

	.dataa(!state[0]),
	.datab(!\fixedBoard~39_combout ),
	.datac(!\sudokuBoard~28_combout ),
	.datad(!\sudokuBoard~27_combout ),
	.datae(!\sudokuBoard[3][6][1]~q ),
	.dataf(!\Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][6][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][6][1]~0 .extended_lut = "off";
defparam \sudokuBoard[3][6][1]~0 .lut_mask = 64'h00228AAA5577DFFF;
defparam \sudokuBoard[3][6][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y7_N13
dffeas \sudokuBoard[3][6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][6][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][6][1] .is_wysiwyg = "true";
defparam \sudokuBoard[3][6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N39
cyclonev_lcell_comb \sudokuBoard~52 (
// Equation(s):
// \sudokuBoard~52_combout  = ( \sudokuBoard[4][0][1]~q  & ( \fixedBoard~40_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~20_combout  & \sudokuBoard~2_combout )) ) ) ) # ( !\sudokuBoard[4][0][1]~q  & ( \fixedBoard~40_combout  & ( 
// !\sudokuBoard~19_combout  ) ) ) # ( \sudokuBoard[4][0][1]~q  & ( !\fixedBoard~40_combout  & ( (!\sudokuBoard~19_combout ) # ((\sudokuBoard~2_combout  & ((!\sudokuBoard~21_combout ) # (\sudokuBoard~20_combout )))) ) ) )

	.dataa(!\sudokuBoard~19_combout ),
	.datab(!\sudokuBoard~21_combout ),
	.datac(!\sudokuBoard~20_combout ),
	.datad(!\sudokuBoard~2_combout ),
	.datae(!\sudokuBoard[4][0][1]~q ),
	.dataf(!\fixedBoard~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~52 .extended_lut = "off";
defparam \sudokuBoard~52 .lut_mask = 64'h0000AAEFAAAAAAAF;
defparam \sudokuBoard~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N41
dffeas \sudokuBoard[4][0][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~52_combout ),
	.asdata(\sudokuBoard~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][0][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][0][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[4][0][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y6_N27
cyclonev_lcell_comb \sudokuBoard~53 (
// Equation(s):
// \sudokuBoard~53_combout  = ( \sudokuBoard[4][0][1]~DUPLICATE_q  & ( !\fixedBoard~40_combout  ) )

	.dataa(!\fixedBoard~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[4][0][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~53 .extended_lut = "off";
defparam \sudokuBoard~53 .lut_mask = 64'h00000000AAAAAAAA;
defparam \sudokuBoard~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y6_N40
dffeas \sudokuBoard[4][0][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~52_combout ),
	.asdata(\sudokuBoard~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][0][1] .is_wysiwyg = "true";
defparam \sudokuBoard[4][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N24
cyclonev_lcell_comb \sudokuBoard[2][6][3]~0 (
// Equation(s):
// \sudokuBoard[2][6][3]~0_combout  = ( \sudokuBoard[2][6][3]~q  & ( \sudokuBoard[8][8][2]~1_combout  & ( (!\sudokuBoard~8_combout  & (((state[1])))) # (\sudokuBoard~8_combout  & ((!\fixedBoard~38_combout  & ((state[1]))) # (\fixedBoard~38_combout  & 
// (\sudokuBoard[2][7][3]~0_combout )))) ) ) ) # ( !\sudokuBoard[2][6][3]~q  & ( \sudokuBoard[8][8][2]~1_combout  & ( (\sudokuBoard[2][7][3]~0_combout  & (\sudokuBoard~8_combout  & \fixedBoard~38_combout )) ) ) ) # ( \sudokuBoard[2][6][3]~q  & ( 
// !\sudokuBoard[8][8][2]~1_combout  ) )

	.dataa(!\sudokuBoard[2][7][3]~0_combout ),
	.datab(!\sudokuBoard~8_combout ),
	.datac(!\fixedBoard~38_combout ),
	.datad(!state[1]),
	.datae(!\sudokuBoard[2][6][3]~q ),
	.dataf(!\sudokuBoard[8][8][2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][6][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][6][3]~0 .extended_lut = "off";
defparam \sudokuBoard[2][6][3]~0 .lut_mask = 64'h0000FFFF010101FD;
defparam \sudokuBoard[2][6][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N25
dffeas \sudokuBoard[2][6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][6][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][6][3] .is_wysiwyg = "true";
defparam \sudokuBoard[2][6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N57
cyclonev_lcell_comb \sudokuBoard[3][6][0]~0 (
// Equation(s):
// \sudokuBoard[3][6][0]~0_combout  = ( \sudokuBoard[3][6][0]~q  & ( \fixedBoard~39_combout  & ( (!state[0] & (((!\sudokuBoard[0][6][0]~0_combout ) # (\sudokuBoard[0][0][0]~0_combout )))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( 
// !\sudokuBoard[3][6][0]~q  & ( \fixedBoard~39_combout  & ( (!state[0] & ((!\sudokuBoard[0][6][0]~0_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[3][6][0]~q  & ( !\fixedBoard~39_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) 
// ) ) # ( !\sudokuBoard[3][6][0]~q  & ( !\fixedBoard~39_combout  & ( (state[0] & \Decoder0~0_combout ) ) ) )

	.dataa(!state[0]),
	.datab(!\Decoder0~0_combout ),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!\sudokuBoard[0][0][0]~0_combout ),
	.datae(!\sudokuBoard[3][6][0]~q ),
	.dataf(!\fixedBoard~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][6][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][6][0]~0 .extended_lut = "off";
defparam \sudokuBoard[3][6][0]~0 .lut_mask = 64'h1111BBBBB1B1B1BB;
defparam \sudokuBoard[3][6][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N59
dffeas \sudokuBoard[3][6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][6][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][6][0] .is_wysiwyg = "true";
defparam \sudokuBoard[3][6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N54
cyclonev_lcell_comb \sudokuBoard[4][2][0]~0 (
// Equation(s):
// \sudokuBoard[4][2][0]~0_combout  = ( \sudokuBoard[4][2][0]~q  & ( \fixedBoard~41_combout  & ( (!state[0] & (((!\sudokuBoard[0][6][0]~0_combout ) # (\sudokuBoard[0][0][0]~0_combout )))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( 
// !\sudokuBoard[4][2][0]~q  & ( \fixedBoard~41_combout  & ( (!state[0] & ((!\sudokuBoard[0][6][0]~0_combout ))) # (state[0] & (\Decoder0~0_combout )) ) ) ) # ( \sudokuBoard[4][2][0]~q  & ( !\fixedBoard~41_combout  & ( (!state[0]) # (\Decoder0~0_combout ) ) 
// ) ) # ( !\sudokuBoard[4][2][0]~q  & ( !\fixedBoard~41_combout  & ( (state[0] & \Decoder0~0_combout ) ) ) )

	.dataa(!state[0]),
	.datab(!\Decoder0~0_combout ),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\sudokuBoard[0][6][0]~0_combout ),
	.datae(!\sudokuBoard[4][2][0]~q ),
	.dataf(!\fixedBoard~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][2][0]~0 .extended_lut = "off";
defparam \sudokuBoard[4][2][0]~0 .lut_mask = 64'h1111BBBBBB11BB1B;
defparam \sudokuBoard[4][2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N56
dffeas \sudokuBoard[4][2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][2][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][2][0] .is_wysiwyg = "true";
defparam \sudokuBoard[4][2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N0
cyclonev_lcell_comb \always1~11 (
// Equation(s):
// \always1~11_combout  = ( \sudokuBoard[4][2][0]~q  & ( \solutionBoard[0][4][3]~q  & ( (\sudokuBoard[3][6][1]~q  & (\sudokuBoard[4][0][1]~q  & (\sudokuBoard[2][6][3]~q  & \sudokuBoard[3][6][0]~q ))) ) ) ) # ( !\sudokuBoard[4][2][0]~q  & ( 
// !\solutionBoard[0][4][3]~q  & ( (!\sudokuBoard[3][6][1]~q  & (!\sudokuBoard[4][0][1]~q  & (!\sudokuBoard[2][6][3]~q  & !\sudokuBoard[3][6][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[3][6][1]~q ),
	.datab(!\sudokuBoard[4][0][1]~q ),
	.datac(!\sudokuBoard[2][6][3]~q ),
	.datad(!\sudokuBoard[3][6][0]~q ),
	.datae(!\sudokuBoard[4][2][0]~q ),
	.dataf(!\solutionBoard[0][4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~11 .extended_lut = "off";
defparam \always1~11 .lut_mask = 64'h8000000000000001;
defparam \always1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N54
cyclonev_lcell_comb \always1~16 (
// Equation(s):
// \always1~16_combout  = ( \always1~14_combout  & ( \always1~11_combout  & ( (\always1~13_combout  & (\always1~12_combout  & \always1~15_combout )) ) ) )

	.dataa(!\always1~13_combout ),
	.datab(!\always1~12_combout ),
	.datac(!\always1~15_combout ),
	.datad(gnd),
	.datae(!\always1~14_combout ),
	.dataf(!\always1~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~16 .extended_lut = "off";
defparam \always1~16 .lut_mask = 64'h0000000000000101;
defparam \always1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N18
cyclonev_lcell_comb \sudokuBoard~73 (
// Equation(s):
// \sudokuBoard~73_combout  = ( \fixedBoard~33_combout  & ( (!\Mux10~5_combout  & !\sudokuBoard~7_combout ) ) )

	.dataa(!\Mux10~5_combout ),
	.datab(!\sudokuBoard~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fixedBoard~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~73 .extended_lut = "off";
defparam \sudokuBoard~73 .lut_mask = 64'h0000000088888888;
defparam \sudokuBoard~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N30
cyclonev_lcell_comb \sudokuBoard[4][7][3]~0 (
// Equation(s):
// \sudokuBoard[4][7][3]~0_combout  = ( \sudokuBoard[4][7][3]~q  & ( \sudokuBoard~73_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((\Mux73~0_combout ) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[4][7][3]~q  & ( \sudokuBoard~73_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\Mux73~0_combout ) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[4][7][3]~q  & ( !\sudokuBoard~73_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (\Mux73~0_combout )) # (state[1]) ) ) ) # ( 
// !\sudokuBoard[4][7][3]~q  & ( !\sudokuBoard~73_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\Mux73~0_combout ),
	.datae(!\sudokuBoard[4][7][3]~q ),
	.dataf(!\sudokuBoard~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][7][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][7][3]~0 .extended_lut = "off";
defparam \sudokuBoard[4][7][3]~0 .lut_mask = 64'h0033DDFF0333CFFF;
defparam \sudokuBoard[4][7][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N31
dffeas \sudokuBoard[4][7][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][7][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][7][3] .is_wysiwyg = "true";
defparam \sudokuBoard[4][7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N51
cyclonev_lcell_comb \sudokuBoard[4][4][2]~0 (
// Equation(s):
// \sudokuBoard[4][4][2]~0_combout  = ( \sudokuBoard[8][8][2]~0_combout  & ( (!\sudokuBoard[4][4][2]~q  & ((!\fixedBoard~60_combout ) # (!\sudokuBoard[6][6][2]~0_combout ))) ) ) # ( !\sudokuBoard[8][8][2]~0_combout  & ( (!\fixedBoard~60_combout  & 
// ((!\sudokuBoard[4][4][2]~q ))) # (\fixedBoard~60_combout  & (!\sudokuBoard[6][6][2]~0_combout )) ) )

	.dataa(!\fixedBoard~60_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[6][6][2]~0_combout ),
	.datad(!\sudokuBoard[4][4][2]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[8][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][4][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][4][2]~0 .extended_lut = "off";
defparam \sudokuBoard[4][4][2]~0 .lut_mask = 64'hFA50FA50FA00FA00;
defparam \sudokuBoard[4][4][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N48
cyclonev_lcell_comb \sudokuBoard[4][4][2]~1 (
// Equation(s):
// \sudokuBoard[4][4][2]~1_combout  = ( \sudokuBoard[4][4][2]~0_combout  & ( (!\level[0]~DUPLICATE_q  & (state[0] & !level[1])) ) ) # ( !\sudokuBoard[4][4][2]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(gnd),
	.datab(!\level[0]~DUPLICATE_q ),
	.datac(!state[0]),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[4][4][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][4][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][4][2]~1 .extended_lut = "off";
defparam \sudokuBoard[4][4][2]~1 .lut_mask = 64'hFCF0FCF00C000C00;
defparam \sudokuBoard[4][4][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N49
dffeas \sudokuBoard[4][4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][4][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][4][2] .is_wysiwyg = "true";
defparam \sudokuBoard[4][4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N9
cyclonev_lcell_comb \sudokuBoard[4][4][0]~0 (
// Equation(s):
// \sudokuBoard[4][4][0]~0_combout  = ( \fixedBoard~60_combout  & ( (\sudokuBoard[0][6][0]~0_combout  & ((!\sudokuBoard[0][0][0]~0_combout ) # (!\sudokuBoard[4][4][0]~q ))) ) ) # ( !\fixedBoard~60_combout  & ( !\sudokuBoard[4][4][0]~q  ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(!\sudokuBoard[4][4][0]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][4][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][4][0]~0 .extended_lut = "off";
defparam \sudokuBoard[4][4][0]~0 .lut_mask = 64'hFF00FF0055505550;
defparam \sudokuBoard[4][4][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N6
cyclonev_lcell_comb \sudokuBoard[4][4][0]~1 (
// Equation(s):
// \sudokuBoard[4][4][0]~1_combout  = ( \sudokuBoard[4][4][0]~0_combout  & ( (!level[1] & (state[0] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard[4][4][0]~0_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!level[1]),
	.datac(!state[0]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[4][4][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][4][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][4][0]~1 .extended_lut = "off";
defparam \sudokuBoard[4][4][0]~1 .lut_mask = 64'hFCF0FCF00C000C00;
defparam \sudokuBoard[4][4][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N7
dffeas \sudokuBoard[4][4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][4][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][4][0] .is_wysiwyg = "true";
defparam \sudokuBoard[4][4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y8_N47
dffeas \sudokuBoard[4][5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~72_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][5][1] .is_wysiwyg = "true";
defparam \sudokuBoard[4][5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N45
cyclonev_lcell_comb \sudokuBoard~72 (
// Equation(s):
// \sudokuBoard~72_combout  = ( \sudokuBoard~28_combout  & ( ((\fixedBoard~61_combout  & \sudokuBoard~27_combout )) # (\sudokuBoard[4][5][1]~q ) ) ) # ( !\sudokuBoard~28_combout  & ( (!\fixedBoard~61_combout  & ((\sudokuBoard[4][5][1]~q ))) # 
// (\fixedBoard~61_combout  & (\sudokuBoard~27_combout )) ) )

	.dataa(!\fixedBoard~61_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard~27_combout ),
	.datad(!\sudokuBoard[4][5][1]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~72 .extended_lut = "off";
defparam \sudokuBoard~72 .lut_mask = 64'h05AF05AF05FF05FF;
defparam \sudokuBoard~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N46
dffeas \sudokuBoard[4][5][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~72_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][5][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][5][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[4][5][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N57
cyclonev_lcell_comb \sudokuBoard[4][6][0]~0 (
// Equation(s):
// \sudokuBoard[4][6][0]~0_combout  = ( \sudokuBoard[0][0][0]~0_combout  & ( (!\sudokuBoard[4][6][0]~q  & ((!\fixedBoard~22_combout ) # (\sudokuBoard[0][6][0]~0_combout ))) ) ) # ( !\sudokuBoard[0][0][0]~0_combout  & ( (!\fixedBoard~22_combout  & 
// ((!\sudokuBoard[4][6][0]~q ))) # (\fixedBoard~22_combout  & (\sudokuBoard[0][6][0]~0_combout )) ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[4][6][0]~q ),
	.datad(!\fixedBoard~22_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][0][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][6][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][6][0]~0 .extended_lut = "off";
defparam \sudokuBoard[4][6][0]~0 .lut_mask = 64'hF055F055F050F050;
defparam \sudokuBoard[4][6][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N54
cyclonev_lcell_comb \sudokuBoard[4][6][0]~1 (
// Equation(s):
// \sudokuBoard[4][6][0]~1_combout  = ( \sudokuBoard[4][6][0]~0_combout  & ( (!\level[0]~DUPLICATE_q  & (state[0] & !level[1])) ) ) # ( !\sudokuBoard[4][6][0]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(gnd),
	.datab(!\level[0]~DUPLICATE_q ),
	.datac(!state[0]),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[4][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][6][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][6][0]~1 .extended_lut = "off";
defparam \sudokuBoard[4][6][0]~1 .lut_mask = 64'hFCF0FCF00C000C00;
defparam \sudokuBoard[4][6][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N55
dffeas \sudokuBoard[4][6][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][6][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][6][0] .is_wysiwyg = "true";
defparam \sudokuBoard[4][6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N36
cyclonev_lcell_comb \always1~19 (
// Equation(s):
// \always1~19_combout  = ( \sudokuBoard[4][6][0]~q  & ( \solutionBoard[0][4][0]~DUPLICATE_q  & ( (\sudokuBoard[4][7][3]~q  & (\sudokuBoard[4][4][2]~q  & (\sudokuBoard[4][4][0]~q  & \sudokuBoard[4][5][1]~DUPLICATE_q ))) ) ) ) # ( !\sudokuBoard[4][6][0]~q  & 
// ( !\solutionBoard[0][4][0]~DUPLICATE_q  & ( (!\sudokuBoard[4][7][3]~q  & (!\sudokuBoard[4][4][2]~q  & (!\sudokuBoard[4][4][0]~q  & !\sudokuBoard[4][5][1]~DUPLICATE_q ))) ) ) )

	.dataa(!\sudokuBoard[4][7][3]~q ),
	.datab(!\sudokuBoard[4][4][2]~q ),
	.datac(!\sudokuBoard[4][4][0]~q ),
	.datad(!\sudokuBoard[4][5][1]~DUPLICATE_q ),
	.datae(!\sudokuBoard[4][6][0]~q ),
	.dataf(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~19 .extended_lut = "off";
defparam \always1~19 .lut_mask = 64'h8000000000000001;
defparam \always1~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N51
cyclonev_lcell_comb \sudokuBoard~75 (
// Equation(s):
// \sudokuBoard~75_combout  = ( \sudokuBoard~28_combout  & ( (!\sudokuBoard[3][8][1]~q  & ((!\sudokuBoard~27_combout ) # (!\fixedBoard~63_combout ))) ) ) # ( !\sudokuBoard~28_combout  & ( (!\fixedBoard~63_combout  & (!\sudokuBoard[3][8][1]~q )) # 
// (\fixedBoard~63_combout  & ((!\sudokuBoard~27_combout ))) ) )

	.dataa(!\sudokuBoard[3][8][1]~q ),
	.datab(gnd),
	.datac(!\sudokuBoard~27_combout ),
	.datad(!\fixedBoard~63_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~75 .extended_lut = "off";
defparam \sudokuBoard~75 .lut_mask = 64'hAAF0AAF0AAA0AAA0;
defparam \sudokuBoard~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N48
cyclonev_lcell_comb \sudokuBoard[3][8][1]~0 (
// Equation(s):
// \sudokuBoard[3][8][1]~0_combout  = ( \sudokuBoard~75_combout  & ( (!level[1] & (state[0] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~75_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!level[1]),
	.datac(!state[0]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][8][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][8][1]~0 .extended_lut = "off";
defparam \sudokuBoard[3][8][1]~0 .lut_mask = 64'hFCF0FCF00C000C00;
defparam \sudokuBoard[3][8][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N50
dffeas \sudokuBoard[3][8][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][8][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][8][1] .is_wysiwyg = "true";
defparam \sudokuBoard[3][8][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N57
cyclonev_lcell_comb \sudokuBoard~76 (
// Equation(s):
// \sudokuBoard~76_combout  = ( \fixedBoard~64_combout  & ( (!\sudokuBoard~27_combout  & ((!\sudokuBoard~28_combout ) # (!\sudokuBoard[4][1][1]~q ))) ) ) # ( !\fixedBoard~64_combout  & ( !\sudokuBoard[4][1][1]~q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~27_combout ),
	.datac(!\sudokuBoard~28_combout ),
	.datad(!\sudokuBoard[4][1][1]~q ),
	.datae(gnd),
	.dataf(!\fixedBoard~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~76 .extended_lut = "off";
defparam \sudokuBoard~76 .lut_mask = 64'hFF00FF00CCC0CCC0;
defparam \sudokuBoard~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N54
cyclonev_lcell_comb \sudokuBoard[4][1][1]~0 (
// Equation(s):
// \sudokuBoard[4][1][1]~0_combout  = ( \sudokuBoard~76_combout  & ( (!level[1] & (state[0] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~76_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!level[1]),
	.datab(gnd),
	.datac(!state[0]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][1][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][1][1]~0 .extended_lut = "off";
defparam \sudokuBoard[4][1][1]~0 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \sudokuBoard[4][1][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N55
dffeas \sudokuBoard[4][1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][1][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][1][1] .is_wysiwyg = "true";
defparam \sudokuBoard[4][1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N33
cyclonev_lcell_comb \sudokuBoard[3][3][0]~0 (
// Equation(s):
// \sudokuBoard[3][3][0]~0_combout  = ( \sudokuBoard[0][6][0]~0_combout  & ( (!\sudokuBoard[3][3][0]~q ) # ((\fixedBoard~31_combout  & !\sudokuBoard[0][0][0]~0_combout )) ) ) # ( !\sudokuBoard[0][6][0]~0_combout  & ( (!\sudokuBoard[3][3][0]~q  & 
// !\fixedBoard~31_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[3][3][0]~q ),
	.datac(!\fixedBoard~31_combout ),
	.datad(!\sudokuBoard[0][0][0]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][6][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][3][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][3][0]~0 .extended_lut = "off";
defparam \sudokuBoard[3][3][0]~0 .lut_mask = 64'hC0C0C0C0CFCCCFCC;
defparam \sudokuBoard[3][3][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y9_N30
cyclonev_lcell_comb \sudokuBoard[3][3][0]~1 (
// Equation(s):
// \sudokuBoard[3][3][0]~1_combout  = ( \sudokuBoard[3][3][0]~0_combout  & ( (!level[1] & (state[0] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard[3][3][0]~0_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!level[1]),
	.datab(gnd),
	.datac(!state[0]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[3][3][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[3][3][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[3][3][0]~1 .extended_lut = "off";
defparam \sudokuBoard[3][3][0]~1 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \sudokuBoard[3][3][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y9_N32
dffeas \sudokuBoard[3][3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][3][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][3][0] .is_wysiwyg = "true";
defparam \sudokuBoard[3][3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N6
cyclonev_lcell_comb \sudokuBoard[4][2][2]~0 (
// Equation(s):
// \sudokuBoard[4][2][2]~0_combout  = ( \sudokuBoard[6][6][2]~0_combout  & ( (!\sudokuBoard[4][2][2]~q  & !\fixedBoard~41_combout ) ) ) # ( !\sudokuBoard[6][6][2]~0_combout  & ( (!\sudokuBoard[4][2][2]~q ) # ((!\sudokuBoard[8][8][2]~0_combout  & 
// \fixedBoard~41_combout )) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[8][8][2]~0_combout ),
	.datac(!\sudokuBoard[4][2][2]~q ),
	.datad(!\fixedBoard~41_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][2][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][2][2]~0 .extended_lut = "off";
defparam \sudokuBoard[4][2][2]~0 .lut_mask = 64'hF0FCF0FCF000F000;
defparam \sudokuBoard[4][2][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N9
cyclonev_lcell_comb \sudokuBoard[4][2][2]~1 (
// Equation(s):
// \sudokuBoard[4][2][2]~1_combout  = ( \sudokuBoard[4][2][2]~0_combout  & ( (!\level[0]~DUPLICATE_q  & (!level[1] & state[0])) ) ) # ( !\sudokuBoard[4][2][2]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!level[1]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!\sudokuBoard[4][2][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[4][2][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[4][2][2]~1 .extended_lut = "off";
defparam \sudokuBoard[4][2][2]~1 .lut_mask = 64'hFFA0FFA000A000A0;
defparam \sudokuBoard[4][2][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y7_N10
dffeas \sudokuBoard[4][2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][2][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][2][2] .is_wysiwyg = "true";
defparam \sudokuBoard[4][2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y8_N32
dffeas \sudokuBoard[2][3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][3][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][3][1] .is_wysiwyg = "true";
defparam \sudokuBoard[2][3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N33
cyclonev_lcell_comb \sudokuBoard~74 (
// Equation(s):
// \sudokuBoard~74_combout  = ( \sudokuBoard~28_combout  & ( (!\sudokuBoard[2][3][1]~q  & ((!\sudokuBoard~27_combout ) # (!\fixedBoard~62_combout ))) ) ) # ( !\sudokuBoard~28_combout  & ( (!\fixedBoard~62_combout  & ((!\sudokuBoard[2][3][1]~q ))) # 
// (\fixedBoard~62_combout  & (!\sudokuBoard~27_combout )) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~27_combout ),
	.datac(!\sudokuBoard[2][3][1]~q ),
	.datad(!\fixedBoard~62_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~74 .extended_lut = "off";
defparam \sudokuBoard~74 .lut_mask = 64'hF0CCF0CCF0C0F0C0;
defparam \sudokuBoard~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N30
cyclonev_lcell_comb \sudokuBoard[2][3][1]~0 (
// Equation(s):
// \sudokuBoard[2][3][1]~0_combout  = ( \sudokuBoard~74_combout  & ( (!level[1] & (state[0] & !\level[0]~DUPLICATE_q )) ) ) # ( !\sudokuBoard~74_combout  & ( (!state[0]) # ((!level[1] & !\level[0]~DUPLICATE_q )) ) )

	.dataa(!level[1]),
	.datab(gnd),
	.datac(!state[0]),
	.datad(!\level[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\sudokuBoard~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][3][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][3][1]~0 .extended_lut = "off";
defparam \sudokuBoard[2][3][1]~0 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \sudokuBoard[2][3][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N31
dffeas \sudokuBoard[2][3][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][3][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][3][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][3][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[2][3][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N0
cyclonev_lcell_comb \always1~20 (
// Equation(s):
// \always1~20_combout  = ( \solutionBoard[0][4][0]~q  & ( \sudokuBoard[2][3][1]~DUPLICATE_q  & ( (\sudokuBoard[3][8][1]~q  & (\sudokuBoard[4][1][1]~q  & (\sudokuBoard[3][3][0]~q  & \sudokuBoard[4][2][2]~q ))) ) ) ) # ( !\solutionBoard[0][4][0]~q  & ( 
// !\sudokuBoard[2][3][1]~DUPLICATE_q  & ( (!\sudokuBoard[3][8][1]~q  & (!\sudokuBoard[4][1][1]~q  & (!\sudokuBoard[3][3][0]~q  & !\sudokuBoard[4][2][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[3][8][1]~q ),
	.datab(!\sudokuBoard[4][1][1]~q ),
	.datac(!\sudokuBoard[3][3][0]~q ),
	.datad(!\sudokuBoard[4][2][2]~q ),
	.datae(!\solutionBoard[0][4][0]~q ),
	.dataf(!\sudokuBoard[2][3][1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~20 .extended_lut = "off";
defparam \always1~20 .lut_mask = 64'h8000000000000001;
defparam \always1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N24
cyclonev_lcell_comb \sudokuBoard[5][7][0]~0 (
// Equation(s):
// \sudokuBoard[5][7][0]~0_combout  = ( \sudokuBoard[0][0][0]~0_combout  & ( (!\sudokuBoard[5][7][0]~q  & ((!\fixedBoard~10_combout ) # (\sudokuBoard[0][6][0]~0_combout ))) ) ) # ( !\sudokuBoard[0][0][0]~0_combout  & ( (!\fixedBoard~10_combout  & 
// (!\sudokuBoard[5][7][0]~q )) # (\fixedBoard~10_combout  & ((\sudokuBoard[0][6][0]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~10_combout ),
	.datac(!\sudokuBoard[5][7][0]~q ),
	.datad(!\sudokuBoard[0][6][0]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][0][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][7][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][7][0]~0 .extended_lut = "off";
defparam \sudokuBoard[5][7][0]~0 .lut_mask = 64'hC0F3C0F3C0F0C0F0;
defparam \sudokuBoard[5][7][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N27
cyclonev_lcell_comb \sudokuBoard[5][7][0]~1 (
// Equation(s):
// \sudokuBoard[5][7][0]~1_combout  = ( \sudokuBoard[5][7][0]~0_combout  & ( (!\level[0]~DUPLICATE_q  & (state[0] & !level[1])) ) ) # ( !\sudokuBoard[5][7][0]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!state[0]),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[5][7][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][7][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][7][0]~1 .extended_lut = "off";
defparam \sudokuBoard[5][7][0]~1 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \sudokuBoard[5][7][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N29
dffeas \sudokuBoard[5][7][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][7][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][7][0] .is_wysiwyg = "true";
defparam \sudokuBoard[5][7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N18
cyclonev_lcell_comb \sudokuBoard~71 (
// Equation(s):
// \sudokuBoard~71_combout  = ( \sudokuBoard[6][4][1]~q  & ( (!\sudokuBoard~28_combout  & (!\sudokuBoard~27_combout  & \fixedBoard~1_combout )) ) ) # ( !\sudokuBoard[6][4][1]~q  & ( (!\sudokuBoard~27_combout ) # (!\fixedBoard~1_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!\sudokuBoard~27_combout ),
	.datad(!\fixedBoard~1_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][4][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~71 .extended_lut = "off";
defparam \sudokuBoard~71 .lut_mask = 64'hFFF0FFF000C000C0;
defparam \sudokuBoard~71 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N21
cyclonev_lcell_comb \sudokuBoard[6][4][1]~0 (
// Equation(s):
// \sudokuBoard[6][4][1]~0_combout  = ( \sudokuBoard~71_combout  & ( (!\level[0]~DUPLICATE_q  & (state[0] & !level[1])) ) ) # ( !\sudokuBoard~71_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!state[0]),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][4][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][4][1]~0 .extended_lut = "off";
defparam \sudokuBoard[6][4][1]~0 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \sudokuBoard[6][4][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N22
dffeas \sudokuBoard[6][4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][4][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][4][1] .is_wysiwyg = "true";
defparam \sudokuBoard[6][4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y8_N0
cyclonev_lcell_comb \sudokuBoard~70 (
// Equation(s):
// \sudokuBoard~70_combout  = ( \sudokuBoard[6][6][2]~0_combout  & ( (\sudokuBoard[5][8][2]~q ) # (\fixedBoard~59_combout ) ) ) # ( !\sudokuBoard[6][6][2]~0_combout  & ( (\sudokuBoard[5][8][2]~q  & ((!\fixedBoard~59_combout ) # 
// (\sudokuBoard[8][8][2]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[8][8][2]~0_combout ),
	.datac(!\fixedBoard~59_combout ),
	.datad(!\sudokuBoard[5][8][2]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~70 .extended_lut = "off";
defparam \sudokuBoard~70 .lut_mask = 64'h00F300F30FFF0FFF;
defparam \sudokuBoard~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N1
dffeas \sudokuBoard[5][8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~70_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][8][2] .is_wysiwyg = "true";
defparam \sudokuBoard[5][8][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N42
cyclonev_lcell_comb \sudokuBoard[5][2][0]~0 (
// Equation(s):
// \sudokuBoard[5][2][0]~0_combout  = ( \sudokuBoard[0][0][0]~0_combout  & ( (!\sudokuBoard[5][2][0]~q  & ((!\fixedBoard~34_combout ) # (\sudokuBoard[0][6][0]~0_combout ))) ) ) # ( !\sudokuBoard[0][0][0]~0_combout  & ( (!\fixedBoard~34_combout  & 
// (!\sudokuBoard[5][2][0]~q )) # (\fixedBoard~34_combout  & ((\sudokuBoard[0][6][0]~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[5][2][0]~q ),
	.datac(!\sudokuBoard[0][6][0]~0_combout ),
	.datad(!\fixedBoard~34_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[0][0][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][2][0]~0 .extended_lut = "off";
defparam \sudokuBoard[5][2][0]~0 .lut_mask = 64'hCC0FCC0FCC0CCC0C;
defparam \sudokuBoard[5][2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N45
cyclonev_lcell_comb \sudokuBoard[5][2][0]~1 (
// Equation(s):
// \sudokuBoard[5][2][0]~1_combout  = ( \sudokuBoard[5][2][0]~0_combout  & ( (!\level[0]~DUPLICATE_q  & (state[0] & !level[1])) ) ) # ( !\sudokuBoard[5][2][0]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!state[0]),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[5][2][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[5][2][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[5][2][0]~1 .extended_lut = "off";
defparam \sudokuBoard[5][2][0]~1 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \sudokuBoard[5][2][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N46
dffeas \sudokuBoard[5][2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][2][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][2][0] .is_wysiwyg = "true";
defparam \sudokuBoard[5][2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N18
cyclonev_lcell_comb \sudokuBoard[6][1][2]~0 (
// Equation(s):
// \sudokuBoard[6][1][2]~0_combout  = ( !\sudokuBoard[8][8][2]~0_combout  & ( \sudokuBoard[6][1][2]~q  & ( (\fixedBoard~12_combout  & !\sudokuBoard[6][6][2]~0_combout ) ) ) ) # ( \sudokuBoard[8][8][2]~0_combout  & ( !\sudokuBoard[6][1][2]~q  & ( 
// (!\fixedBoard~12_combout ) # (!\sudokuBoard[6][6][2]~0_combout ) ) ) ) # ( !\sudokuBoard[8][8][2]~0_combout  & ( !\sudokuBoard[6][1][2]~q  & ( (!\fixedBoard~12_combout ) # (!\sudokuBoard[6][6][2]~0_combout ) ) ) )

	.dataa(!\fixedBoard~12_combout ),
	.datab(!\sudokuBoard[6][6][2]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sudokuBoard[8][8][2]~0_combout ),
	.dataf(!\sudokuBoard[6][1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][1][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][1][2]~0 .extended_lut = "off";
defparam \sudokuBoard[6][1][2]~0 .lut_mask = 64'hEEEEEEEE44440000;
defparam \sudokuBoard[6][1][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y10_N3
cyclonev_lcell_comb \sudokuBoard[6][1][2]~1 (
// Equation(s):
// \sudokuBoard[6][1][2]~1_combout  = ( level[1] & ( (!state[0] & !\sudokuBoard[6][1][2]~0_combout ) ) ) # ( !level[1] & ( (!state[0] & ((!\sudokuBoard[6][1][2]~0_combout ))) # (state[0] & (!\level[0]~DUPLICATE_q )) ) )

	.dataa(!state[0]),
	.datab(!\level[0]~DUPLICATE_q ),
	.datac(!\sudokuBoard[6][1][2]~0_combout ),
	.datad(gnd),
	.datae(!level[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[6][1][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[6][1][2]~1 .extended_lut = "off";
defparam \sudokuBoard[6][1][2]~1 .lut_mask = 64'hE4E4A0A0E4E4A0A0;
defparam \sudokuBoard[6][1][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N4
dffeas \sudokuBoard[6][1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][1][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][1][2] .is_wysiwyg = "true";
defparam \sudokuBoard[6][1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N36
cyclonev_lcell_comb \always1~18 (
// Equation(s):
// \always1~18_combout  = ( \sudokuBoard[6][1][2]~q  & ( \solutionBoard[0][4][0]~DUPLICATE_q  & ( (\sudokuBoard[5][7][0]~q  & (\sudokuBoard[6][4][1]~q  & (\sudokuBoard[5][8][2]~q  & \sudokuBoard[5][2][0]~q ))) ) ) ) # ( !\sudokuBoard[6][1][2]~q  & ( 
// !\solutionBoard[0][4][0]~DUPLICATE_q  & ( (!\sudokuBoard[5][7][0]~q  & (!\sudokuBoard[6][4][1]~q  & (!\sudokuBoard[5][8][2]~q  & !\sudokuBoard[5][2][0]~q ))) ) ) )

	.dataa(!\sudokuBoard[5][7][0]~q ),
	.datab(!\sudokuBoard[6][4][1]~q ),
	.datac(!\sudokuBoard[5][8][2]~q ),
	.datad(!\sudokuBoard[5][2][0]~q ),
	.datae(!\sudokuBoard[6][1][2]~q ),
	.dataf(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~18 .extended_lut = "off";
defparam \always1~18 .lut_mask = 64'h8000000000000001;
defparam \always1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N30
cyclonev_lcell_comb \sudokuBoard~83 (
// Equation(s):
// \sudokuBoard~83_combout  = ( !\Mux10~5_combout  & ( (!\sudokuBoard~7_combout  & \fixedBoard~67_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~7_combout ),
	.datac(!\fixedBoard~67_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~83 .extended_lut = "off";
defparam \sudokuBoard~83 .lut_mask = 64'h0C0C0C0C00000000;
defparam \sudokuBoard~83 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N36
cyclonev_lcell_comb \sudokuBoard[2][1][3]~0 (
// Equation(s):
// \sudokuBoard[2][1][3]~0_combout  = ( \sudokuBoard[2][1][3]~q  & ( \sudokuBoard~83_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!state[1] & !\level[0]~DUPLICATE_q )) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[2][1][3]~q  & ( 
// \sudokuBoard~83_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !\level[0]~DUPLICATE_q )) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[2][1][3]~q  & ( !\sudokuBoard~83_combout  & ( ((!\level[0]~DUPLICATE_q ) # 
// (!\sudokuBoard[8][8][2]~1_combout )) # (state[1]) ) ) ) # ( !\sudokuBoard[2][1][3]~q  & ( !\sudokuBoard~83_combout  & ( (!state[1] & (!\level[0]~DUPLICATE_q  & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!state[1]),
	.datab(!\level[0]~DUPLICATE_q ),
	.datac(!\sudokuBoard[8][8][2]~1_combout ),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[2][1][3]~q ),
	.dataf(!\sudokuBoard~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][1][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][1][3]~0 .extended_lut = "off";
defparam \sudokuBoard[2][1][3]~0 .lut_mask = 64'h0808FDFD080FF8FF;
defparam \sudokuBoard[2][1][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N38
dffeas \sudokuBoard[2][1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][1][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][1][3] .is_wysiwyg = "true";
defparam \sudokuBoard[2][1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N45
cyclonev_lcell_comb \sudokuBoard~82 (
// Equation(s):
// \sudokuBoard~82_combout  = ( \sudokuBoard[1][5][2]~q  & ( \sudokuBoard[6][6][2]~0_combout  ) ) # ( !\sudokuBoard[1][5][2]~q  & ( \sudokuBoard[6][6][2]~0_combout  & ( \fixedBoard~66_combout  ) ) ) # ( \sudokuBoard[1][5][2]~q  & ( 
// !\sudokuBoard[6][6][2]~0_combout  & ( (!\fixedBoard~66_combout ) # (\sudokuBoard[8][8][2]~0_combout ) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~0_combout ),
	.datab(!\fixedBoard~66_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sudokuBoard[1][5][2]~q ),
	.dataf(!\sudokuBoard[6][6][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~82 .extended_lut = "off";
defparam \sudokuBoard~82 .lut_mask = 64'h0000DDDD3333FFFF;
defparam \sudokuBoard~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N46
dffeas \sudokuBoard[1][5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~82_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][5][2] .is_wysiwyg = "true";
defparam \sudokuBoard[1][5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N27
cyclonev_lcell_comb \sudokuBoard~80 (
// Equation(s):
// \sudokuBoard~80_combout  = ( \sudokuBoard[1][3][0]~q  & ( \fixedBoard~42_combout  & ( (!\sudokuBoard[0][6][0]~0_combout ) # (\sudokuBoard[0][0][0]~0_combout ) ) ) ) # ( !\sudokuBoard[1][3][0]~q  & ( \fixedBoard~42_combout  & ( 
// !\sudokuBoard[0][6][0]~0_combout  ) ) ) # ( \sudokuBoard[1][3][0]~q  & ( !\fixedBoard~42_combout  ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[0][0][0]~0_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[1][3][0]~q ),
	.dataf(!\fixedBoard~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~80 .extended_lut = "off";
defparam \sudokuBoard~80 .lut_mask = 64'h0000FFFFAAAAAFAF;
defparam \sudokuBoard~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N28
dffeas \sudokuBoard[1][3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~80_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][3][0] .is_wysiwyg = "true";
defparam \sudokuBoard[1][3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y11_N48
cyclonev_lcell_comb \sudokuBoard~81 (
// Equation(s):
// \sudokuBoard~81_combout  = ( !\Mux10~5_combout  & ( (!\sudokuBoard~7_combout  & \fixedBoard~43_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~7_combout ),
	.datac(!\fixedBoard~43_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~81 .extended_lut = "off";
defparam \sudokuBoard~81 .lut_mask = 64'h0C0C0C0C00000000;
defparam \sudokuBoard~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N6
cyclonev_lcell_comb \sudokuBoard[1][4][3]~0 (
// Equation(s):
// \sudokuBoard[1][4][3]~0_combout  = ( \sudokuBoard[1][4][3]~q  & ( \sudokuBoard~81_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # (((!\level[0]~DUPLICATE_q  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout )) ) ) ) # ( !\sudokuBoard[1][4][3]~q  & ( 
// \sudokuBoard~81_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!\level[0]~DUPLICATE_q  & !state[1])) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[1][4][3]~q  & ( !\sudokuBoard~81_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # 
// ((!\level[0]~DUPLICATE_q ) # (state[1])) ) ) ) # ( !\sudokuBoard[1][4][3]~q  & ( !\sudokuBoard~81_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (!\level[0]~DUPLICATE_q  & !state[1])) ) ) )

	.dataa(!\sudokuBoard[8][8][2]~1_combout ),
	.datab(!\level[0]~DUPLICATE_q ),
	.datac(!state[1]),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[1][4][3]~q ),
	.dataf(!\sudokuBoard~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][4][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][4][3]~0 .extended_lut = "off";
defparam \sudokuBoard[1][4][3]~0 .lut_mask = 64'h4040EFEF4055EAFF;
defparam \sudokuBoard[1][4][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N7
dffeas \sudokuBoard[1][4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][4][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][4][3] .is_wysiwyg = "true";
defparam \sudokuBoard[1][4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N15
cyclonev_lcell_comb \sudokuBoard~84 (
// Equation(s):
// \sudokuBoard~84_combout  = ( !\Mux10~5_combout  & ( (\fixedBoard~45_combout  & !\sudokuBoard~7_combout ) ) )

	.dataa(!\fixedBoard~45_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mux10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~84 .extended_lut = "off";
defparam \sudokuBoard~84 .lut_mask = 64'h5050505000000000;
defparam \sudokuBoard~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N39
cyclonev_lcell_comb \sudokuBoard[2][2][3]~0 (
// Equation(s):
// \sudokuBoard[2][2][3]~0_combout  = ( \sudokuBoard[2][2][3]~q  & ( \sudokuBoard~84_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # ((!state[1] & !\level[0]~DUPLICATE_q ))) # (\sudokuBoard[2][7][3]~0_combout ) ) ) ) # ( !\sudokuBoard[2][2][3]~q  & ( 
// \sudokuBoard~84_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & (((!state[1] & !\level[0]~DUPLICATE_q )) # (\sudokuBoard[2][7][3]~0_combout ))) ) ) ) # ( \sudokuBoard[2][2][3]~q  & ( !\sudokuBoard~84_combout  & ( ((!\level[0]~DUPLICATE_q ) # 
// (!\sudokuBoard[8][8][2]~1_combout )) # (state[1]) ) ) ) # ( !\sudokuBoard[2][2][3]~q  & ( !\sudokuBoard~84_combout  & ( (!state[1] & (!\level[0]~DUPLICATE_q  & \sudokuBoard[8][8][2]~1_combout )) ) ) )

	.dataa(!state[1]),
	.datab(!\level[0]~DUPLICATE_q ),
	.datac(!\sudokuBoard[2][7][3]~0_combout ),
	.datad(!\sudokuBoard[8][8][2]~1_combout ),
	.datae(!\sudokuBoard[2][2][3]~q ),
	.dataf(!\sudokuBoard~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[2][2][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[2][2][3]~0 .extended_lut = "off";
defparam \sudokuBoard[2][2][3]~0 .lut_mask = 64'h0088FFDD008FFF8F;
defparam \sudokuBoard[2][2][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N40
dffeas \sudokuBoard[2][2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][2][3] .is_wysiwyg = "true";
defparam \sudokuBoard[2][2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y11_N21
cyclonev_lcell_comb \always1~22 (
// Equation(s):
// \always1~22_combout  = ( \sudokuBoard[2][2][3]~q  & ( \solutionBoard[0][4][0]~q  & ( (\sudokuBoard[2][1][3]~q  & (\sudokuBoard[1][5][2]~q  & (\sudokuBoard[1][3][0]~q  & \sudokuBoard[1][4][3]~q ))) ) ) ) # ( !\sudokuBoard[2][2][3]~q  & ( 
// !\solutionBoard[0][4][0]~q  & ( (!\sudokuBoard[2][1][3]~q  & (!\sudokuBoard[1][5][2]~q  & (!\sudokuBoard[1][3][0]~q  & !\sudokuBoard[1][4][3]~q ))) ) ) )

	.dataa(!\sudokuBoard[2][1][3]~q ),
	.datab(!\sudokuBoard[1][5][2]~q ),
	.datac(!\sudokuBoard[1][3][0]~q ),
	.datad(!\sudokuBoard[1][4][3]~q ),
	.datae(!\sudokuBoard[2][2][3]~q ),
	.dataf(!\solutionBoard[0][4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~22 .extended_lut = "off";
defparam \always1~22 .lut_mask = 64'h8000000000000001;
defparam \always1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N21
cyclonev_lcell_comb \sudokuBoard~78 (
// Equation(s):
// \sudokuBoard~78_combout  = (!\Mux10~5_combout  & (!\sudokuBoard~7_combout  & \fixedBoard~47_combout ))

	.dataa(!\Mux10~5_combout ),
	.datab(!\sudokuBoard~7_combout ),
	.datac(!\fixedBoard~47_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~78 .extended_lut = "off";
defparam \sudokuBoard~78 .lut_mask = 64'h0808080808080808;
defparam \sudokuBoard~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y6_N33
cyclonev_lcell_comb \sudokuBoard[0][5][3]~0 (
// Equation(s):
// \sudokuBoard[0][5][3]~0_combout  = ( \sudokuBoard[0][5][3]~q  & ( \sudokuBoard~78_combout  & ( (!\sudokuBoard[8][8][2]~1_combout ) # ((\sudokuBoard[2][7][3]~0_combout ) # (\Mux73~0_combout )) ) ) ) # ( !\sudokuBoard[0][5][3]~q  & ( \sudokuBoard~78_combout 
//  & ( (\sudokuBoard[8][8][2]~1_combout  & ((\sudokuBoard[2][7][3]~0_combout ) # (\Mux73~0_combout ))) ) ) ) # ( \sudokuBoard[0][5][3]~q  & ( !\sudokuBoard~78_combout  & ( ((!\sudokuBoard[8][8][2]~1_combout ) # (\Mux73~0_combout )) # (state[1]) ) ) ) # ( 
// !\sudokuBoard[0][5][3]~q  & ( !\sudokuBoard~78_combout  & ( (\sudokuBoard[8][8][2]~1_combout  & \Mux73~0_combout ) ) ) )

	.dataa(!state[1]),
	.datab(!\sudokuBoard[8][8][2]~1_combout ),
	.datac(!\Mux73~0_combout ),
	.datad(!\sudokuBoard[2][7][3]~0_combout ),
	.datae(!\sudokuBoard[0][5][3]~q ),
	.dataf(!\sudokuBoard~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[0][5][3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[0][5][3]~0 .extended_lut = "off";
defparam \sudokuBoard[0][5][3]~0 .lut_mask = 64'h0303DFDF0333CFFF;
defparam \sudokuBoard[0][5][3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y6_N34
dffeas \sudokuBoard[0][5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][5][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][5][3] .is_wysiwyg = "true";
defparam \sudokuBoard[0][5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y10_N41
dffeas \sudokuBoard[0][4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~77_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][4][1] .is_wysiwyg = "true";
defparam \sudokuBoard[0][4][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N39
cyclonev_lcell_comb \sudokuBoard~77 (
// Equation(s):
// \sudokuBoard~77_combout  = ( \sudokuBoard[0][4][1]~q  & ( ((!\fixedBoard~46_combout ) # (\sudokuBoard~27_combout )) # (\sudokuBoard~28_combout ) ) ) # ( !\sudokuBoard[0][4][1]~q  & ( (\fixedBoard~46_combout  & \sudokuBoard~27_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard~28_combout ),
	.datac(!\fixedBoard~46_combout ),
	.datad(!\sudokuBoard~27_combout ),
	.datae(!\sudokuBoard[0][4][1]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~77 .extended_lut = "off";
defparam \sudokuBoard~77 .lut_mask = 64'h000FF3FF000FF3FF;
defparam \sudokuBoard~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N40
dffeas \sudokuBoard[0][4][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~77_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][4][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][4][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[0][4][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N33
cyclonev_lcell_comb \sudokuBoard[1][1][0]~0 (
// Equation(s):
// \sudokuBoard[1][1][0]~0_combout  = ( \sudokuBoard[1][1][0]~q  & ( (\sudokuBoard[0][6][0]~0_combout  & (\fixedBoard~65_combout  & !\sudokuBoard[0][0][0]~0_combout )) ) ) # ( !\sudokuBoard[1][1][0]~q  & ( (!\fixedBoard~65_combout ) # 
// (\sudokuBoard[0][6][0]~0_combout ) ) )

	.dataa(!\sudokuBoard[0][6][0]~0_combout ),
	.datab(gnd),
	.datac(!\fixedBoard~65_combout ),
	.datad(!\sudokuBoard[0][0][0]~0_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[1][1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][1][0]~0 .extended_lut = "off";
defparam \sudokuBoard[1][1][0]~0 .lut_mask = 64'hF5F5F5F505000500;
defparam \sudokuBoard[1][1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N30
cyclonev_lcell_comb \sudokuBoard[1][1][0]~1 (
// Equation(s):
// \sudokuBoard[1][1][0]~1_combout  = ( \sudokuBoard[1][1][0]~0_combout  & ( (state[0] & (!\level[0]~DUPLICATE_q  & !level[1])) ) ) # ( !\sudokuBoard[1][1][0]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(gnd),
	.datab(!state[0]),
	.datac(!\level[0]~DUPLICATE_q ),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[1][1][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][1][0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][1][0]~1 .extended_lut = "off";
defparam \sudokuBoard[1][1][0]~1 .lut_mask = 64'hFCCCFCCC30003000;
defparam \sudokuBoard[1][1][0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N31
dffeas \sudokuBoard[1][1][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][1][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][1][0] .is_wysiwyg = "true";
defparam \sudokuBoard[1][1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N54
cyclonev_lcell_comb \sudokuBoard~79 (
// Equation(s):
// \sudokuBoard~79_combout  = ( \sudokuBoard[1][0][2]~q  & ( \sudokuBoard[8][8][2]~0_combout  ) ) # ( !\sudokuBoard[1][0][2]~q  & ( \sudokuBoard[8][8][2]~0_combout  & ( (\fixedBoard~49_combout  & \sudokuBoard[6][6][2]~0_combout ) ) ) ) # ( 
// \sudokuBoard[1][0][2]~q  & ( !\sudokuBoard[8][8][2]~0_combout  & ( (!\fixedBoard~49_combout ) # (\sudokuBoard[6][6][2]~0_combout ) ) ) ) # ( !\sudokuBoard[1][0][2]~q  & ( !\sudokuBoard[8][8][2]~0_combout  & ( (\fixedBoard~49_combout  & 
// \sudokuBoard[6][6][2]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~49_combout ),
	.datac(!\sudokuBoard[6][6][2]~0_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[1][0][2]~q ),
	.dataf(!\sudokuBoard[8][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard~79 .extended_lut = "off";
defparam \sudokuBoard~79 .lut_mask = 64'h0303CFCF0303FFFF;
defparam \sudokuBoard~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N55
dffeas \sudokuBoard[1][0][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~79_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][0][2] .is_wysiwyg = "true";
defparam \sudokuBoard[1][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N42
cyclonev_lcell_comb \sudokuBoard[1][1][2]~0 (
// Equation(s):
// \sudokuBoard[1][1][2]~0_combout  = ( \sudokuBoard[8][8][2]~0_combout  & ( (!\sudokuBoard[1][1][2]~q  & ((!\fixedBoard~65_combout ) # (!\sudokuBoard[6][6][2]~0_combout ))) ) ) # ( !\sudokuBoard[8][8][2]~0_combout  & ( (!\fixedBoard~65_combout  & 
// ((!\sudokuBoard[1][1][2]~q ))) # (\fixedBoard~65_combout  & (!\sudokuBoard[6][6][2]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\fixedBoard~65_combout ),
	.datac(!\sudokuBoard[6][6][2]~0_combout ),
	.datad(!\sudokuBoard[1][1][2]~q ),
	.datae(gnd),
	.dataf(!\sudokuBoard[8][8][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][1][2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][1][2]~0 .extended_lut = "off";
defparam \sudokuBoard[1][1][2]~0 .lut_mask = 64'hFC30FC30FC00FC00;
defparam \sudokuBoard[1][1][2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N45
cyclonev_lcell_comb \sudokuBoard[1][1][2]~1 (
// Equation(s):
// \sudokuBoard[1][1][2]~1_combout  = ( \sudokuBoard[1][1][2]~0_combout  & ( (!\level[0]~DUPLICATE_q  & (state[0] & !level[1])) ) ) # ( !\sudokuBoard[1][1][2]~0_combout  & ( (!state[0]) # ((!\level[0]~DUPLICATE_q  & !level[1])) ) )

	.dataa(!\level[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!state[0]),
	.datad(!level[1]),
	.datae(gnd),
	.dataf(!\sudokuBoard[1][1][2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sudokuBoard[1][1][2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sudokuBoard[1][1][2]~1 .extended_lut = "off";
defparam \sudokuBoard[1][1][2]~1 .lut_mask = 64'hFAF0FAF00A000A00;
defparam \sudokuBoard[1][1][2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N47
dffeas \sudokuBoard[1][1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][1][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][1][2] .is_wysiwyg = "true";
defparam \sudokuBoard[1][1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N48
cyclonev_lcell_comb \always1~21 (
// Equation(s):
// \always1~21_combout  = ( \sudokuBoard[1][1][2]~q  & ( \solutionBoard[0][4][0]~DUPLICATE_q  & ( (\sudokuBoard[0][5][3]~q  & (\sudokuBoard[0][4][1]~DUPLICATE_q  & (\sudokuBoard[1][1][0]~q  & \sudokuBoard[1][0][2]~q ))) ) ) ) # ( !\sudokuBoard[1][1][2]~q  & 
// ( !\solutionBoard[0][4][0]~DUPLICATE_q  & ( (!\sudokuBoard[0][5][3]~q  & (!\sudokuBoard[0][4][1]~DUPLICATE_q  & (!\sudokuBoard[1][1][0]~q  & !\sudokuBoard[1][0][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[0][5][3]~q ),
	.datab(!\sudokuBoard[0][4][1]~DUPLICATE_q ),
	.datac(!\sudokuBoard[1][1][0]~q ),
	.datad(!\sudokuBoard[1][0][2]~q ),
	.datae(!\sudokuBoard[1][1][2]~q ),
	.dataf(!\solutionBoard[0][4][0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~21 .extended_lut = "off";
defparam \always1~21 .lut_mask = 64'h8000000000000001;
defparam \always1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y10_N54
cyclonev_lcell_comb \always1~23 (
// Equation(s):
// \always1~23_combout  = ( \always1~21_combout  & ( (\always1~19_combout  & (\always1~20_combout  & (\always1~18_combout  & \always1~22_combout ))) ) )

	.dataa(!\always1~19_combout ),
	.datab(!\always1~20_combout ),
	.datac(!\always1~18_combout ),
	.datad(!\always1~22_combout ),
	.datae(gnd),
	.dataf(!\always1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~23 .extended_lut = "off";
defparam \always1~23 .lut_mask = 64'h0000000000010001;
defparam \always1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y10_N0
cyclonev_lcell_comb \always1~24 (
// Equation(s):
// \always1~24_combout  = ( \always1~16_combout  & ( \always1~23_combout  & ( (\always1~2_combout  & (\always1~17_combout  & (\always1~10_combout  & \always1~9_combout ))) ) ) )

	.dataa(!\always1~2_combout ),
	.datab(!\always1~17_combout ),
	.datac(!\always1~10_combout ),
	.datad(!\always1~9_combout ),
	.datae(!\always1~16_combout ),
	.dataf(!\always1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~24 .extended_lut = "off";
defparam \always1~24 .lut_mask = 64'h0000000000000001;
defparam \always1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N24
cyclonev_lcell_comb \state[1]~0 (
// Equation(s):
// \state[1]~0_combout  = ( \debounce_sw[0].db_sw_inst|button_out~DUPLICATE_q  & ( \always1~24_combout  & ( (!state[1] & (!\sw0_prev~q )) # (state[1] & (((\always1~76_combout  & \always1~45_combout )))) ) ) ) # ( 
// !\debounce_sw[0].db_sw_inst|button_out~DUPLICATE_q  & ( \always1~24_combout  & ( (\always1~76_combout  & (state[1] & \always1~45_combout )) ) ) ) # ( \debounce_sw[0].db_sw_inst|button_out~DUPLICATE_q  & ( !\always1~24_combout  & ( (!\sw0_prev~q  & 
// !state[1]) ) ) )

	.dataa(!\sw0_prev~q ),
	.datab(!\always1~76_combout ),
	.datac(!state[1]),
	.datad(!\always1~45_combout ),
	.datae(!\debounce_sw[0].db_sw_inst|button_out~DUPLICATE_q ),
	.dataf(!\always1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[1]~0 .extended_lut = "off";
defparam \state[1]~0 .lut_mask = 64'h0000A0A00003A0A3;
defparam \state[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N39
cyclonev_lcell_comb \state[0]~1 (
// Equation(s):
// \state[0]~1_combout  = ( !state[0] & ( \state[1]~0_combout  & ( !\debug_key0_held~reg0_q  ) ) )

	.dataa(!\debug_key0_held~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!state[0]),
	.dataf(!\state[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state[0]~1 .extended_lut = "off";
defparam \state[0]~1 .lut_mask = 64'h00000000AAAA0000;
defparam \state[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y8_N41
dffeas \state[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\state[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y3_N25
dffeas \key0_counter[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[18] .is_wysiwyg = "true";
defparam \key0_counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N0
cyclonev_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = ( !\key0_counter[14]~DUPLICATE_q  & ( (!key0_counter[16] & (!key0_counter[15] & (!key0_counter[18] & !key0_counter[17]))) ) )

	.dataa(!key0_counter[16]),
	.datab(!key0_counter[15]),
	.datac(!key0_counter[18]),
	.datad(!key0_counter[17]),
	.datae(gnd),
	.dataf(!\key0_counter[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~1 .extended_lut = "off";
defparam \always0~1 .lut_mask = 64'h8000800000000000;
defparam \always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N6
cyclonev_lcell_comb \always0~2 (
// Equation(s):
// \always0~2_combout  = ( !key0_counter[4] & ( (!key0_counter[11] & (!key0_counter[3] & (!key0_counter[2] & !key0_counter[5]))) ) )

	.dataa(!key0_counter[11]),
	.datab(!key0_counter[3]),
	.datac(!key0_counter[2]),
	.datad(!key0_counter[5]),
	.datae(gnd),
	.dataf(!key0_counter[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~2 .extended_lut = "off";
defparam \always0~2 .lut_mask = 64'h8000800000000000;
defparam \always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N31
dffeas \key0_counter[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\debounce_keys[0].db_inst|button_out~q ),
	.sload(gnd),
	.ena(\key0_counter[11]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(key0_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \key0_counter[0] .is_wysiwyg = "true";
defparam \key0_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N54
cyclonev_lcell_comb \always0~3 (
// Equation(s):
// \always0~3_combout  = ( !key0_counter[0] & ( (!key0_counter[23] & (!key0_counter[22] & !key0_counter[1])) ) )

	.dataa(gnd),
	.datab(!key0_counter[23]),
	.datac(!key0_counter[22]),
	.datad(!key0_counter[1]),
	.datae(gnd),
	.dataf(!key0_counter[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~3 .extended_lut = "off";
defparam \always0~3 .lut_mask = 64'hC000C00000000000;
defparam \always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y3_N51
cyclonev_lcell_comb \always0~4 (
// Equation(s):
// \always0~4_combout  = ( !key0_counter[21] & ( (!key0_counter[19] & (!key0_counter[20] & (\always0~2_combout  & \always0~3_combout ))) ) )

	.dataa(!key0_counter[19]),
	.datab(!key0_counter[20]),
	.datac(!\always0~2_combout ),
	.datad(!\always0~3_combout ),
	.datae(gnd),
	.dataf(!key0_counter[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~4 .extended_lut = "off";
defparam \always0~4 .lut_mask = 64'h0008000800000000;
defparam \always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N24
cyclonev_lcell_comb \always0~5 (
// Equation(s):
// \always0~5_combout  = ( !key0_counter[13] & ( \LessThan1~0_combout  & ( (\always0~1_combout  & (\always0~4_combout  & !key0_counter[12])) ) ) )

	.dataa(!\always0~1_combout ),
	.datab(!\always0~4_combout ),
	.datac(!key0_counter[12]),
	.datad(gnd),
	.datae(!key0_counter[13]),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~5 .extended_lut = "off";
defparam \always0~5 .lut_mask = 64'h0000000010100000;
defparam \always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \always0~6 (
// Equation(s):
// \always0~6_combout  = ( \always0~5_combout  & ( (!\key0_counter[25]~DUPLICATE_q  & (!\debug_key0_held~reg0_q  & (key0_counter[24] & \always0~0_combout ))) ) ) # ( !\always0~5_combout  & ( (!\key0_counter[25]~DUPLICATE_q  & (!\debug_key0_held~reg0_q  & 
// ((!key0_counter[24]) # (\always0~0_combout )))) ) )

	.dataa(!\key0_counter[25]~DUPLICATE_q ),
	.datab(!\debug_key0_held~reg0_q ),
	.datac(!key0_counter[24]),
	.datad(!\always0~0_combout ),
	.datae(gnd),
	.dataf(!\always0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always0~6 .extended_lut = "off";
defparam \always0~6 .lut_mask = 64'h8088808800080008;
defparam \always0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y4_N19
dffeas key0_short_press(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\always0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\debounce_keys[0].db_inst|button_out~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key0_short_press~q ),
	.prn(vcc));
// synopsys translate_off
defparam key0_short_press.is_wysiwyg = "true";
defparam key0_short_press.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N24
cyclonev_lcell_comb \cursor_row[3]~1 (
// Equation(s):
// \cursor_row[3]~1_combout  = ( \Add2~0_combout  & ( cursor_row[3] & ( (!state[0] & state[1]) ) ) ) # ( \Add2~0_combout  & ( !cursor_row[3] & ( (!state[0] & state[1]) ) ) ) # ( !\Add2~0_combout  & ( !cursor_row[3] & ( (!state[0] & (\key0_short_press~q  & 
// state[1])) ) ) )

	.dataa(!state[0]),
	.datab(!\key0_short_press~q ),
	.datac(!state[1]),
	.datad(gnd),
	.datae(!\Add2~0_combout ),
	.dataf(!cursor_row[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_row[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_row[3]~1 .extended_lut = "off";
defparam \cursor_row[3]~1 .lut_mask = 64'h02020A0A00000A0A;
defparam \cursor_row[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N45
cyclonev_lcell_comb \cursor_row[3]~2 (
// Equation(s):
// \cursor_row[3]~2_combout  = ( \debug_key0_held~reg0_q  & ( \cursor_row[3]~1_combout  ) ) # ( !\debug_key0_held~reg0_q  & ( \cursor_row[3]~1_combout  ) ) # ( \debug_key0_held~reg0_q  & ( !\cursor_row[3]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\debug_key0_held~reg0_q ),
	.dataf(!\cursor_row[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cursor_row[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cursor_row[3]~2 .extended_lut = "off";
defparam \cursor_row[3]~2 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \cursor_row[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N5
dffeas \cursor_row[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\cursor_row~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cursor_row[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cursor_row[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cursor_row[0] .is_wysiwyg = "true";
defparam \cursor_row[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N24
cyclonev_lcell_comb \LessThan24~0 (
// Equation(s):
// \LessThan24~0_combout  = ( \yCounter|countValue [0] & ( \yCounter|countValue [1] & ( (!\yCounter|countValue [2] & !\yCounter|countValue [3]) ) ) ) # ( !\yCounter|countValue [0] & ( \yCounter|countValue [1] & ( (!\yCounter|countValue [2] & 
// !\yCounter|countValue [3]) ) ) ) # ( \yCounter|countValue [0] & ( !\yCounter|countValue [1] & ( (!\yCounter|countValue [2] & !\yCounter|countValue [3]) ) ) ) # ( !\yCounter|countValue [0] & ( !\yCounter|countValue [1] & ( !\yCounter|countValue [3] ) ) )

	.dataa(gnd),
	.datab(!\yCounter|countValue [2]),
	.datac(!\yCounter|countValue [3]),
	.datad(gnd),
	.datae(!\yCounter|countValue [0]),
	.dataf(!\yCounter|countValue [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan24~0 .extended_lut = "off";
defparam \LessThan24~0 .lut_mask = 64'hF0F0C0C0C0C0C0C0;
defparam \LessThan24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N57
cyclonev_lcell_comb \LessThan24~1 (
// Equation(s):
// \LessThan24~1_combout  = ( !\yCounter|countValue [6] & ( (!\yCounter|countValue [5] & (!\yCounter|countValue [7] & ((!\yCounter|countValue [4]) # (\LessThan24~0_combout )))) ) )

	.dataa(!\yCounter|countValue [4]),
	.datab(!\LessThan24~0_combout ),
	.datac(!\yCounter|countValue [5]),
	.datad(!\yCounter|countValue [7]),
	.datae(gnd),
	.dataf(!\yCounter|countValue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan24~1 .extended_lut = "off";
defparam \LessThan24~1 .lut_mask = 64'hB000B00000000000;
defparam \LessThan24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N42
cyclonev_lcell_comb \LessThan23~0 (
// Equation(s):
// \LessThan23~0_combout  = ( \yCounter|countValue [5] & ( \yCounter|countValue [4] ) ) # ( \yCounter|countValue [5] & ( !\yCounter|countValue [4] & ( (\yCounter|countValue [3] & (((\yCounter|countValue [0] & \yCounter|countValue [1])) # 
// (\yCounter|countValue [2]))) ) ) )

	.dataa(!\yCounter|countValue [2]),
	.datab(!\yCounter|countValue [3]),
	.datac(!\yCounter|countValue [0]),
	.datad(!\yCounter|countValue [1]),
	.datae(!\yCounter|countValue [5]),
	.dataf(!\yCounter|countValue [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan23~0 .extended_lut = "off";
defparam \LessThan23~0 .lut_mask = 64'h000011130000FFFF;
defparam \LessThan23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N24
cyclonev_lcell_comb \cellY[1]~1 (
// Equation(s):
// \cellY[1]~1_combout  = ( \yCounter|countValue [6] & ( (\yCounter|countValue [8] & !\LessThan24~1_combout ) ) ) # ( !\yCounter|countValue [6] & ( (!\yCounter|countValue [8] & (((!\LessThan23~0_combout  & !\yCounter|countValue [7])))) # 
// (\yCounter|countValue [8] & (!\LessThan24~1_combout )) ) )

	.dataa(!\yCounter|countValue [8]),
	.datab(!\LessThan24~1_combout ),
	.datac(!\LessThan23~0_combout ),
	.datad(!\yCounter|countValue [7]),
	.datae(gnd),
	.dataf(!\yCounter|countValue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cellY[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cellY[1]~1 .extended_lut = "off";
defparam \cellY[1]~1 .lut_mask = 64'hE444E44444444444;
defparam \cellY[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N30
cyclonev_lcell_comb \Add8~9 (
// Equation(s):
// \Add8~9_sumout  = SUM(( \yCounter|countValue [0] ) + ( VCC ) + ( !VCC ))
// \Add8~10  = CARRY(( \yCounter|countValue [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\yCounter|countValue [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~9_sumout ),
	.cout(\Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \Add8~9 .extended_lut = "off";
defparam \Add8~9 .lut_mask = 64'h00000000000000FF;
defparam \Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N33
cyclonev_lcell_comb \Add8~13 (
// Equation(s):
// \Add8~13_sumout  = SUM(( \yCounter|countValue [1] ) + ( GND ) + ( \Add8~10  ))
// \Add8~14  = CARRY(( \yCounter|countValue [1] ) + ( GND ) + ( \Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\yCounter|countValue [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~13_sumout ),
	.cout(\Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \Add8~13 .extended_lut = "off";
defparam \Add8~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N36
cyclonev_lcell_comb \Add8~5 (
// Equation(s):
// \Add8~5_sumout  = SUM(( \yCounter|countValue [2] ) + ( VCC ) + ( \Add8~14  ))
// \Add8~6  = CARRY(( \yCounter|countValue [2] ) + ( VCC ) + ( \Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\yCounter|countValue [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~5_sumout ),
	.cout(\Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \Add8~5 .extended_lut = "off";
defparam \Add8~5 .lut_mask = 64'h00000000000000FF;
defparam \Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N39
cyclonev_lcell_comb \Add8~1 (
// Equation(s):
// \Add8~1_sumout  = SUM(( \yCounter|countValue [3] ) + ( GND ) + ( \Add8~6  ))
// \Add8~2  = CARRY(( \yCounter|countValue [3] ) + ( GND ) + ( \Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\yCounter|countValue [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~1_sumout ),
	.cout(\Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \Add8~1 .extended_lut = "off";
defparam \Add8~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N42
cyclonev_lcell_comb \Add8~17 (
// Equation(s):
// \Add8~17_sumout  = SUM(( \yCounter|countValue [4] ) + ( VCC ) + ( \Add8~2  ))
// \Add8~18  = CARRY(( \yCounter|countValue [4] ) + ( VCC ) + ( \Add8~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\yCounter|countValue [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~17_sumout ),
	.cout(\Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \Add8~17 .extended_lut = "off";
defparam \Add8~17 .lut_mask = 64'h00000000000000FF;
defparam \Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N45
cyclonev_lcell_comb \Add8~21 (
// Equation(s):
// \Add8~21_sumout  = SUM(( \yCounter|countValue [5] ) + ( GND ) + ( \Add8~18  ))
// \Add8~22  = CARRY(( \yCounter|countValue [5] ) + ( GND ) + ( \Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\yCounter|countValue [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~21_sumout ),
	.cout(\Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \Add8~21 .extended_lut = "off";
defparam \Add8~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N48
cyclonev_lcell_comb \Add8~25 (
// Equation(s):
// \Add8~25_sumout  = SUM(( \yCounter|countValue [6] ) + ( VCC ) + ( \Add8~22  ))
// \Add8~26  = CARRY(( \yCounter|countValue [6] ) + ( VCC ) + ( \Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yCounter|countValue [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~25_sumout ),
	.cout(\Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \Add8~25 .extended_lut = "off";
defparam \Add8~25 .lut_mask = 64'h0000000000000F0F;
defparam \Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N51
cyclonev_lcell_comb \Add8~29 (
// Equation(s):
// \Add8~29_sumout  = SUM(( \yCounter|countValue [7] ) + ( VCC ) + ( \Add8~26  ))
// \Add8~30  = CARRY(( \yCounter|countValue [7] ) + ( VCC ) + ( \Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\yCounter|countValue [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~29_sumout ),
	.cout(\Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \Add8~29 .extended_lut = "off";
defparam \Add8~29 .lut_mask = 64'h00000000000000FF;
defparam \Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N54
cyclonev_lcell_comb \Add8~33 (
// Equation(s):
// \Add8~33_sumout  = SUM(( \yCounter|countValue [8] ) + ( VCC ) + ( \Add8~30  ))
// \Add8~34  = CARRY(( \yCounter|countValue [8] ) + ( VCC ) + ( \Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yCounter|countValue [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~33_sumout ),
	.cout(\Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \Add8~33 .extended_lut = "off";
defparam \Add8~33 .lut_mask = 64'h0000000000000F0F;
defparam \Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N57
cyclonev_lcell_comb \Add8~37 (
// Equation(s):
// \Add8~37_sumout  = SUM(( VCC ) + ( GND ) + ( \Add8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add8~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add8~37 .extended_lut = "off";
defparam \Add8~37 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout  = SUM(( \Add8~33_sumout  ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~6  = CARRY(( \Add8~33_sumout  ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~6 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~13_sumout  = SUM(( \Add8~37_sumout  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~6  ))
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~14  = CARRY(( \Add8~37_sumout  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~6  ))
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~6 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~7 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~14 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~15 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~13 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout  = SUM(( !\Add8~37_sumout  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~18  = CARRY(( !\Add8~37_sumout  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~19  = SHARE(\Add8~37_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~14 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~15 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~18 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~19 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17 .lut_mask = 64'h000000FF0000FF00;
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout  = SUM(( GND ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~22  = CARRY(( GND ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~18 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~19 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~22 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~23 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21 .lut_mask = 64'h0000000000000000;
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~25_sumout  = SUM(( GND ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~23  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~22  ))
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~26  = CARRY(( GND ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~23  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~22  ))
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~22 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~23 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~26 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~27 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~25 .lut_mask = 64'h0000000000000000;
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~10_cout  = CARRY(( !\Add8~37_sumout  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~27  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~26  ))
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~11  = SHARE(\Add8~37_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~26 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~27 ),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~10_cout ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~11 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~10 .lut_mask = 64'h000000FF0000FF00;
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~10 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~10_cout ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_23_result_int[5]~11 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[139]~39 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[139]~39_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~13_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[139]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[139]~39 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[139]~39 .lut_mask = 64'h5555555500000000;
defparam \Div1|auto_generated|divider|divider|StageOut[139]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y7_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[140]~34 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[140]~34_combout  = ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( \Add8~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[140]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[140]~34 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[140]~34 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[140]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_18~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~18 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_18~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~5_sumout  = SUM(( \Add8~29_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~18_cout  ))
// \Div1|auto_generated|divider|divider|op_18~6  = CARRY(( \Add8~29_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & (\Add8~33_sumout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~6  ))
// \Div1|auto_generated|divider|divider|op_18~10  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & (\Add8~33_sumout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~6  ))

	.dataa(gnd),
	.datab(!\Add8~33_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_18~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~9 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div1|auto_generated|divider|divider|op_18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~21_sumout  = SUM(( (\Div1|auto_generated|divider|divider|StageOut[140]~34_combout ) # (\Div1|auto_generated|divider|divider|StageOut[139]~39_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~10 
//  ))
// \Div1|auto_generated|divider|divider|op_18~22  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[140]~34_combout ) # (\Div1|auto_generated|divider|divider|StageOut[139]~39_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_18~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[139]~39_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[140]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_18~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~21 .lut_mask = 64'h0000000000000FFF;
defparam \Div1|auto_generated|divider|divider|op_18~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & (\Add8~37_sumout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~22  ))
// \Div1|auto_generated|divider|divider|op_18~26  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & (\Add8~37_sumout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~22  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datac(!\Add8~37_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_18~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_18~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ) ) + ( GND ) + ( 
// \Div1|auto_generated|divider|divider|op_18~26  ))
// \Div1|auto_generated|divider|divider|op_18~30  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ) ) + ( GND ) + ( 
// \Div1|auto_generated|divider|divider|op_18~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_18~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_18~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~29 .lut_mask = 64'h0000FFFF000000F0;
defparam \Div1|auto_generated|divider|divider|op_18~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~14_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~25_sumout ) ) + ( VCC ) + ( 
// \Div1|auto_generated|divider|divider|op_18~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[4]~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_18~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~14 .lut_mask = 64'h00000000000000F0;
defparam \Div1|auto_generated|divider|divider|op_18~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_18~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_18~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[147]~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[147]~33_combout  = ( !\Div1|auto_generated|divider|divider|op_18~1_sumout  & ( \Div1|auto_generated|divider|divider|op_18~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_18~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[147]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[147]~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[147]~33 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[147]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[140]~35 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[140]~35_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[140]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[140]~35 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[140]~35 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[140]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[139]~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[139]~30_combout  = ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( \Add8~37_sumout  ) ) # ( !\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~37_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[1]~13_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[139]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[139]~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[139]~30 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[139]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[138]~20 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[138]~20_combout  = ( \Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( \Add8~33_sumout  ) ) # ( !\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~33_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[138]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[138]~20 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[138]~20 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[138]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_19~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_19~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~9_sumout  = SUM(( \Add8~25_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~22_cout  ))
// \Div1|auto_generated|divider|divider|op_19~10  = CARRY(( \Add8~25_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_19~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~5_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & (\Add8~29_sumout )) ) 
// + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~10  ))
// \Div1|auto_generated|divider|divider|op_19~6  = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & (\Add8~29_sumout )) ) + ( 
// GND ) + ( \Div1|auto_generated|divider|divider|op_19~10  ))

	.dataa(gnd),
	.datab(!\Add8~29_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div1|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~13_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[138]~20_combout )) ) + ( \Div1|auto_generated|divider|divider|op_19~6  ))
// \Div1|auto_generated|divider|divider|op_19~14  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[138]~20_combout )) ) + ( \Div1|auto_generated|divider|divider|op_19~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[138]~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_18~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_19~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_19~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~25_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[139]~30_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~14  ))
// \Div1|auto_generated|divider|divider|op_19~26  = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & ((\Div1|auto_generated|divider|divider|op_18~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[139]~30_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[139]~30_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_18~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_19~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_19~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\Div1|auto_generated|divider|divider|op_18~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[140]~34_combout )) # (\Div1|auto_generated|divider|divider|StageOut[140]~35_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~26  ))
// \Div1|auto_generated|divider|divider|op_19~30  = CARRY(( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\Div1|auto_generated|divider|divider|op_18~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[140]~34_combout )) # (\Div1|auto_generated|divider|divider|StageOut[140]~35_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~26  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[140]~35_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_18~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[140]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_19~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_19~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~29 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_19~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~18_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout  & (((\Div1|auto_generated|divider|divider|op_18~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout  & (!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ))) ) + ( \Div1|auto_generated|divider|divider|op_19~30  ))

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_18~29_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_19~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~18 .lut_mask = 64'h0000FB0B0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_19~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_19~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_19~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[147]~36 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[147]~36_combout  = ( \Div1|auto_generated|divider|divider|StageOut[140]~35_combout  & ( \Div1|auto_generated|divider|divider|op_18~1_sumout  ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[140]~35_combout  & ( (\Div1|auto_generated|divider|divider|op_18~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[140]~34_combout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[140]~34_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[140]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[147]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[147]~36 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[147]~36 .lut_mask = 64'h0055005555555555;
defparam \Div1|auto_generated|divider|divider|StageOut[147]~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[146]~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[146]~29_combout  = ( !\Div1|auto_generated|divider|divider|op_18~1_sumout  & ( \Div1|auto_generated|divider|divider|op_18~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_18~21_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[146]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[146]~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[146]~29 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[146]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[146]~31 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[146]~31_combout  = ( \Div1|auto_generated|divider|divider|op_18~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[139]~30_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[139]~30_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[146]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[146]~31 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[146]~31 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[146]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[145]~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[145]~21_combout  = ( \Div1|auto_generated|divider|divider|op_18~9_sumout  & ( (!\Div1|auto_generated|divider|divider|op_18~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[138]~20_combout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_18~9_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[138]~20_combout  & \Div1|auto_generated|divider|divider|op_18~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[138]~20_combout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_18~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[145]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[145]~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[145]~21 .lut_mask = 64'h00330033FF33FF33;
defparam \Div1|auto_generated|divider|divider|StageOut[145]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y7_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[144]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[144]~2_combout  = ( \Add8~29_sumout  & ( (\Div1|auto_generated|divider|divider|op_18~1_sumout ) # (\Div1|auto_generated|divider|divider|op_18~5_sumout ) ) ) # ( !\Add8~29_sumout  & ( 
// (\Div1|auto_generated|divider|divider|op_18~5_sumout  & !\Div1|auto_generated|divider|divider|op_18~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_18~5_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(!\Add8~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[144]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[144]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[144]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Div1|auto_generated|divider|divider|StageOut[144]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_20~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_20~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~13_sumout  = SUM(( \Add8~21_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~26_cout  ))
// \Div1|auto_generated|divider|divider|op_20~14  = CARRY(( \Add8~21_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\Div1|auto_generated|divider|divider|op_19~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & (\Add8~25_sumout )) ) 
// + ( GND ) + ( \Div1|auto_generated|divider|divider|op_20~14  ))
// \Div1|auto_generated|divider|divider|op_20~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\Div1|auto_generated|divider|divider|op_19~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & (\Add8~25_sumout )) ) + ( 
// GND ) + ( \Div1|auto_generated|divider|divider|op_20~14  ))

	.dataa(!\Add8~25_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Div1|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~5_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\Div1|auto_generated|divider|divider|op_19~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[144]~2_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~10  ))
// \Div1|auto_generated|divider|divider|op_20~6  = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\Div1|auto_generated|divider|divider|op_19~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[144]~2_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~10  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[144]~2_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h00000000000003CF;
defparam \Div1|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~17_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\Div1|auto_generated|divider|divider|op_19~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[145]~21_combout )) ) + ( \Div1|auto_generated|divider|divider|op_20~6  ))
// \Div1|auto_generated|divider|divider|op_20~18  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & ((\Div1|auto_generated|divider|divider|op_19~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[145]~21_combout )) ) + ( \Div1|auto_generated|divider|divider|op_20~6  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[145]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_19~13_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_20~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~17 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_20~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~29_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\Div1|auto_generated|divider|divider|op_19~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[146]~31_combout )) # (\Div1|auto_generated|divider|divider|StageOut[146]~29_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_20~18  ))
// \Div1|auto_generated|divider|divider|op_20~30  = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\Div1|auto_generated|divider|divider|op_19~25_sumout )))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[146]~31_combout )) # (\Div1|auto_generated|divider|divider|StageOut[146]~29_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_20~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[146]~29_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_19~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[146]~31_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_20~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_20~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Div1|auto_generated|divider|divider|op_20~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~22_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_19~1_sumout  & (((\Div1|auto_generated|divider|divider|op_19~29_sumout )))) # (\Div1|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[147]~36_combout )) # (\Div1|auto_generated|divider|divider|StageOut[147]~33_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_20~30  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[147]~33_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_19~29_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[147]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_20~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~22 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_20~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_20~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_20~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[151]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[151]~3_combout  = ( \Div1|auto_generated|divider|divider|StageOut[144]~2_combout  & ( (\Div1|auto_generated|divider|divider|op_19~1_sumout ) # (\Div1|auto_generated|divider|divider|op_19~5_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[144]~2_combout  & ( (\Div1|auto_generated|divider|divider|op_19~5_sumout  & !\Div1|auto_generated|divider|divider|op_19~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_19~5_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[144]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[151]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[151]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[151]~3 .lut_mask = 64'h3300330033FF33FF;
defparam \Div1|auto_generated|divider|divider|StageOut[151]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[150]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[150]~8_combout  = ( \Div1|auto_generated|divider|divider|op_19~9_sumout  & ( \Div1|auto_generated|divider|divider|op_19~1_sumout  & ( \Add8~25_sumout  ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_19~9_sumout  & ( \Div1|auto_generated|divider|divider|op_19~1_sumout  & ( \Add8~25_sumout  ) ) ) # ( \Div1|auto_generated|divider|divider|op_19~9_sumout  & ( !\Div1|auto_generated|divider|divider|op_19~1_sumout  ) 
// )

	.dataa(gnd),
	.datab(!\Add8~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_19~9_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[150]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[150]~8 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[150]~8 .lut_mask = 64'h0000FFFF33333333;
defparam \Div1|auto_generated|divider|divider|StageOut[150]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_21~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_21~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~25_sumout  = SUM(( \Add8~17_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~30_cout  ))
// \Div1|auto_generated|divider|divider|op_21~26  = CARRY(( \Add8~17_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_21~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~25 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & (\Add8~21_sumout )) 
// ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~26  ))
// \Div1|auto_generated|divider|divider|op_21~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & (\Add8~21_sumout )) ) + 
// ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~26  ))

	.dataa(gnd),
	.datab(!\Add8~21_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~13 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div1|auto_generated|divider|divider|op_21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[150]~8_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~14  ))
// \Div1|auto_generated|divider|divider|op_21~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[150]~8_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[150]~8_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h00000000000005AF;
defparam \Div1|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~5_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[151]~3_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~10  ))
// \Div1|auto_generated|divider|divider|op_21~6  = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & ((\Div1|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[151]~3_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[151]~3_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[153]~28 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[153]~28_combout  = (\Div1|auto_generated|divider|divider|op_19~25_sumout  & !\Div1|auto_generated|divider|divider|op_19~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_19~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[153]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[153]~28 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[153]~28 .lut_mask = 64'h0F000F000F000F00;
defparam \Div1|auto_generated|divider|divider|StageOut[153]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[153]~32 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[153]~32_combout  = ( \Div1|auto_generated|divider|divider|op_19~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[146]~31_combout ) # (\Div1|auto_generated|divider|divider|StageOut[146]~29_combout ) 
// ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[146]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[146]~31_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[153]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[153]~32 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[153]~32 .lut_mask = 64'h0000000055FF55FF;
defparam \Div1|auto_generated|divider|divider|StageOut[153]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[152]~19 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[152]~19_combout  = ( \Div1|auto_generated|divider|divider|op_19~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_19~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[152]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[152]~19 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[152]~19 .lut_mask = 64'h00000000FF00FF00;
defparam \Div1|auto_generated|divider|divider|StageOut[152]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[152]~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[152]~22_combout  = ( \Div1|auto_generated|divider|divider|StageOut[145]~21_combout  & ( \Div1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_19~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[145]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[152]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[152]~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[152]~22 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[152]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\Div1|auto_generated|divider|divider|op_20~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[152]~22_combout )) # (\Div1|auto_generated|divider|divider|StageOut[152]~19_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~6  ))
// \Div1|auto_generated|divider|divider|op_21~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & (((\Div1|auto_generated|divider|divider|op_20~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[152]~22_combout )) # (\Div1|auto_generated|divider|divider|StageOut[152]~19_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~6  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[152]~19_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_20~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[152]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_21~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_21~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~22_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_20~1_sumout  & (\Div1|auto_generated|divider|divider|op_20~29_sumout )) # (\Div1|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[153]~32_combout ) # (\Div1|auto_generated|divider|divider|StageOut[153]~28_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_21~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_20~29_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[153]~28_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[153]~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_21~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~22 .lut_mask = 64'h000000000000535F;
defparam \Div1|auto_generated|divider|divider|op_21~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_21~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_21~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[165]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[165]~0_combout  = ( !\Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \Div1|auto_generated|divider|divider|op_21~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[165]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[165]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[165]~0 .lut_mask = 64'h00FF00FF00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[165]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[158]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[158]~1_combout  = ( \Div1|auto_generated|divider|divider|op_20~5_sumout  & ( !\Div1|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_20~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[158]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[158]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[158]~1 .lut_mask = 64'h00000000FF00FF00;
defparam \Div1|auto_generated|divider|divider|StageOut[158]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[158]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[158]~4_combout  = ( \Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[151]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[151]~3_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[158]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[158]~4 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[158]~4 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[158]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[157]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[157]~9_combout  = ( \Div1|auto_generated|divider|divider|op_20~9_sumout  & ( \Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[150]~8_combout  ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_20~9_sumout  & ( \Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[150]~8_combout  ) ) ) # ( \Div1|auto_generated|divider|divider|op_20~9_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[150]~8_combout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_20~9_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[157]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[157]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[157]~9 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[157]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[156]~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[156]~14_combout  = ( \Div1|auto_generated|divider|divider|op_20~13_sumout  & ( \Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \Add8~21_sumout  ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_20~13_sumout  & ( \Div1|auto_generated|divider|divider|op_20~1_sumout  & ( \Add8~21_sumout  ) ) ) # ( \Div1|auto_generated|divider|divider|op_20~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_20~1_sumout  
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~21_sumout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_20~13_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[156]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[156]~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[156]~14 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[156]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_22~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_22~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~25_sumout  = SUM(( \Add8~1_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~30_cout  ))
// \Div1|auto_generated|divider|divider|op_22~26  = CARRY(( \Add8~1_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~30_cout  ))

	.dataa(!\Add8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_22~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_22~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~25 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_22~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & (\Add8~17_sumout )) 
// ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~26  ))
// \Div1|auto_generated|divider|divider|op_22~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & (\Add8~17_sumout )) ) + 
// ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~26  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\Add8~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_21~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[156]~14_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~22  ))
// \Div1|auto_generated|divider|divider|op_22~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[156]~14_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[156]~14_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_22~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_22~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~17 .lut_mask = 64'h0000000000001D1D;
defparam \Div1|auto_generated|divider|divider|op_22~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~13_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[157]~9_combout )) ) + ( \Div1|auto_generated|divider|divider|op_22~18  ))
// \Div1|auto_generated|divider|divider|op_22~14  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & ((\Div1|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[157]~9_combout )) ) + ( \Div1|auto_generated|divider|divider|op_22~18  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[157]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h0000FC3000000000;
defparam \Div1|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & (\Div1|auto_generated|divider|divider|op_21~5_sumout )) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[158]~4_combout ) # (\Div1|auto_generated|divider|divider|StageOut[158]~1_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~14  ))
// \Div1|auto_generated|divider|divider|op_22~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & (\Div1|auto_generated|divider|divider|op_21~5_sumout )) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[158]~4_combout ) # (\Div1|auto_generated|divider|divider|StageOut[158]~1_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_21~5_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[158]~1_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[158]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FFFF00004777;
defparam \Div1|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y7_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[159]~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[159]~18_combout  = ( \Div1|auto_generated|divider|divider|op_20~17_sumout  & ( !\Div1|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_20~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[159]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[159]~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[159]~18 .lut_mask = 64'h00000000FF00FF00;
defparam \Div1|auto_generated|divider|divider|StageOut[159]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[159]~23 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[159]~23_combout  = ( \Div1|auto_generated|divider|divider|op_20~1_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[152]~22_combout ) # (\Div1|auto_generated|divider|divider|StageOut[152]~19_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[152]~19_combout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[152]~22_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[159]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[159]~23 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[159]~23 .lut_mask = 64'h0000000033FF33FF;
defparam \Div1|auto_generated|divider|divider|StageOut[159]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_21~1_sumout  & (((\Div1|auto_generated|divider|divider|op_21~17_sumout )))) # (\Div1|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[159]~23_combout )) # (\Div1|auto_generated|divider|divider|StageOut[159]~18_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_22~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[159]~18_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_21~17_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[159]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_22~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~6 .lut_mask = 64'h000000000000353F;
defparam \Div1|auto_generated|divider|divider|op_22~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_22~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_22~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[165]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[165]~5_combout  = ( \Div1|auto_generated|divider|divider|StageOut[158]~1_combout  & ( \Div1|auto_generated|divider|divider|op_21~1_sumout  ) ) # ( !\Div1|auto_generated|divider|divider|StageOut[158]~1_combout  
// & ( (\Div1|auto_generated|divider|divider|op_21~1_sumout  & \Div1|auto_generated|divider|divider|StageOut[158]~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[158]~4_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[158]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[165]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[165]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[165]~5 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[165]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[164]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[164]~7_combout  = ( \Div1|auto_generated|divider|divider|op_21~9_sumout  & ( !\Div1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[164]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[164]~7 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[164]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div1|auto_generated|divider|divider|StageOut[164]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[164]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[164]~10_combout  = ( \Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[157]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[157]~9_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[164]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[164]~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[164]~10 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[164]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[163]~15 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[163]~15_combout  = ( \Div1|auto_generated|divider|divider|op_21~13_sumout  & ( \Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[156]~14_combout  ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_21~13_sumout  & ( \Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[156]~14_combout  ) ) ) # ( \Div1|auto_generated|divider|divider|op_21~13_sumout  & ( 
// !\Div1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[156]~14_combout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_21~13_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[163]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[163]~15 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[163]~15 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[163]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[162]~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[162]~25_combout  = ( \Div1|auto_generated|divider|divider|op_21~1_sumout  & ( \Add8~17_sumout  ) ) # ( !\Div1|auto_generated|divider|divider|op_21~1_sumout  & ( 
// \Div1|auto_generated|divider|divider|op_21~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~17_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_21~25_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[162]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[162]~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[162]~25 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[162]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_23~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_23~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~25_sumout  = SUM(( \Add8~5_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~30_cout  ))
// \Div1|auto_generated|divider|divider|op_23~26  = CARRY(( \Add8~5_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~30_cout  ))

	.dataa(!\Add8~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_23~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~25 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_23~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & (\Add8~1_sumout )) 
// ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~26  ))
// \Div1|auto_generated|divider|divider|op_23~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & (\Add8~1_sumout )) ) + ( 
// GND ) + ( \Div1|auto_generated|divider|divider|op_23~26  ))

	.dataa(gnd),
	.datab(!\Add8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_22~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~21 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div1|auto_generated|divider|divider|op_23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[162]~25_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~22  ))
// \Div1|auto_generated|divider|divider|op_23~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[162]~25_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[162]~25_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h00000000000005AF;
defparam \Div1|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[163]~15_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~18  ))
// \Div1|auto_generated|divider|divider|op_23~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Div1|auto_generated|divider|divider|op_22~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[163]~15_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[163]~15_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_22~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\Div1|auto_generated|divider|divider|op_22~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[164]~10_combout )) # (\Div1|auto_generated|divider|divider|StageOut[164]~7_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~14  ))
// \Div1|auto_generated|divider|divider|op_23~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\Div1|auto_generated|divider|divider|op_22~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[164]~10_combout )) # (\Div1|auto_generated|divider|divider|StageOut[164]~7_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[164]~7_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_22~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[164]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & (((\Div1|auto_generated|divider|divider|op_22~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[165]~5_combout )) # (\Div1|auto_generated|divider|divider|StageOut[165]~0_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_23~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[165]~0_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_22~9_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[165]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_23~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~6 .lut_mask = 64'h000000000000353F;
defparam \Div1|auto_generated|divider|divider|op_23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_23~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_23~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[170]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[170]~13_combout  = ( !\Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \Div1|auto_generated|divider|divider|op_22~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_22~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[170]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[170]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[170]~13 .lut_mask = 64'h00000000FFFF0000;
defparam \Div1|auto_generated|divider|divider|StageOut[170]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[170]~16 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[170]~16_combout  = ( \Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[163]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[163]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[170]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[170]~16 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[170]~16 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[170]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[169]~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[169]~26_combout  = ( \Div1|auto_generated|divider|divider|StageOut[162]~25_combout  & ( (\Div1|auto_generated|divider|divider|op_22~1_sumout ) # (\Div1|auto_generated|divider|divider|op_22~21_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[162]~25_combout  & ( (\Div1|auto_generated|divider|divider|op_22~21_sumout  & !\Div1|auto_generated|divider|divider|op_22~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_22~21_sumout ),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[162]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[169]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[169]~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[169]~26 .lut_mask = 64'h3300330033FF33FF;
defparam \Div1|auto_generated|divider|divider|StageOut[169]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[168]~37 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[168]~37_combout  = (!\Div1|auto_generated|divider|divider|op_22~1_sumout  & (\Div1|auto_generated|divider|divider|op_22~25_sumout )) # (\Div1|auto_generated|divider|divider|op_22~1_sumout  & ((\Add8~1_sumout 
// )))

	.dataa(!\Div1|auto_generated|divider|divider|op_22~25_sumout ),
	.datab(gnd),
	.datac(!\Add8~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[168]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[168]~37 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[168]~37 .lut_mask = 64'h550F550F550F550F;
defparam \Div1|auto_generated|divider|divider|StageOut[168]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_25~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_25~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~25_sumout  = SUM(( \Add8~13_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~30_cout  ))
// \Div1|auto_generated|divider|divider|op_25~26  = CARRY(( \Add8~13_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_25~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_25~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~25 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_25~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & (\Add8~5_sumout )) 
// ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~26  ))
// \Div1|auto_generated|divider|divider|op_25~22  = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & (\Add8~5_sumout )) ) + ( 
// GND ) + ( \Div1|auto_generated|divider|divider|op_25~26  ))

	.dataa(gnd),
	.datab(!\Add8~5_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_23~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_25~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_25~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~21 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div1|auto_generated|divider|divider|op_25~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~17_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[168]~37_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~22  ))
// \Div1|auto_generated|divider|divider|op_25~18  = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[168]~37_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[168]~37_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h00000000000005AF;
defparam \Div1|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[169]~26_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~18  ))
// \Div1|auto_generated|divider|divider|op_25~14  = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & ((\Div1|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[169]~26_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[169]~26_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\Div1|auto_generated|divider|divider|op_23~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[170]~16_combout )) # (\Div1|auto_generated|divider|divider|StageOut[170]~13_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~14  ))
// \Div1|auto_generated|divider|divider|op_25~10  = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & (((\Div1|auto_generated|divider|divider|op_23~13_sumout )))) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[170]~16_combout )) # (\Div1|auto_generated|divider|divider|StageOut[170]~13_combout ))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~14  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[170]~13_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_23~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[170]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div1|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[177]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[177]~12_combout  = (\Div1|auto_generated|divider|divider|op_23~13_sumout  & !\Div1|auto_generated|divider|divider|op_23~1_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_23~13_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[177]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[177]~12 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[177]~12 .lut_mask = 64'h0F000F000F000F00;
defparam \Div1|auto_generated|divider|divider|StageOut[177]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y7_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[171]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[171]~6_combout  = ( \Div1|auto_generated|divider|divider|op_22~13_sumout  & ( !\Div1|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_22~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[171]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[171]~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[171]~6 .lut_mask = 64'h00000000FF00FF00;
defparam \Div1|auto_generated|divider|divider|StageOut[171]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[171]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[171]~11_combout  = ( \Div1|auto_generated|divider|divider|StageOut[164]~10_combout  & ( \Div1|auto_generated|divider|divider|op_22~1_sumout  ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[164]~10_combout  & ( (\Div1|auto_generated|divider|divider|StageOut[164]~7_combout  & \Div1|auto_generated|divider|divider|op_22~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[164]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[164]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[171]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[171]~11 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[171]~11 .lut_mask = 64'h0055005500FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[171]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_23~1_sumout  & (\Div1|auto_generated|divider|divider|op_23~9_sumout )) # (\Div1|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[171]~11_combout ) # (\Div1|auto_generated|divider|divider|StageOut[171]~6_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_23~9_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[171]~6_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[171]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_25~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~6 .lut_mask = 64'h000000000000535F;
defparam \Div1|auto_generated|divider|divider|op_25~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_25~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_25~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[177]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[177]~17_combout  = ( \Div1|auto_generated|divider|divider|StageOut[170]~13_combout  & ( \Div1|auto_generated|divider|divider|op_23~1_sumout  ) ) # ( 
// !\Div1|auto_generated|divider|divider|StageOut[170]~13_combout  & ( \Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \Div1|auto_generated|divider|divider|StageOut[170]~16_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[170]~16_combout ),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|StageOut[170]~13_combout ),
	.dataf(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[177]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[177]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[177]~17 .lut_mask = 64'h000000000F0FFFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[177]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[176]~24 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[176]~24_combout  = ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  & ( \Div1|auto_generated|divider|divider|op_23~17_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_23~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[176]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[176]~24 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[176]~24 .lut_mask = 64'h5555555500000000;
defparam \Div1|auto_generated|divider|divider|StageOut[176]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[176]~27 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[176]~27_combout  = ( \Div1|auto_generated|divider|divider|StageOut[169]~26_combout  & ( \Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[169]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[176]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[176]~27 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[176]~27 .lut_mask = 64'h0000000000FF00FF;
defparam \Div1|auto_generated|divider|divider|StageOut[176]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[175]~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[175]~38_combout  = ( \Div1|auto_generated|divider|divider|op_23~21_sumout  & ( (!\Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\Div1|auto_generated|divider|divider|StageOut[168]~37_combout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_23~21_sumout  & ( (\Div1|auto_generated|divider|divider|StageOut[168]~37_combout  & \Div1|auto_generated|divider|divider|op_23~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[168]~37_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_23~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[175]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[175]~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[175]~38 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Div1|auto_generated|divider|divider|StageOut[175]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[174]~40 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[174]~40_combout  = ( \Add8~5_sumout  & ( (\Div1|auto_generated|divider|divider|op_23~1_sumout ) # (\Div1|auto_generated|divider|divider|op_23~25_sumout ) ) ) # ( !\Add8~5_sumout  & ( 
// (\Div1|auto_generated|divider|divider|op_23~25_sumout  & !\Div1|auto_generated|divider|divider|op_23~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_23~25_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\Add8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[174]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[174]~40 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[174]~40 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Div1|auto_generated|divider|divider|StageOut[174]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_26~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~26_cout  = CARRY(( \Add8~9_sumout  ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~30_cout  ))

	.dataa(!\Add8~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~22_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\Div1|auto_generated|divider|divider|op_25~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Add8~13_sumout )) ) + ( \Div1|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(!\Add8~13_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_25~25_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~22 .lut_mask = 64'h0000FA0A00000000;
defparam \Div1|auto_generated|divider|divider|op_26~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~18_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\Div1|auto_generated|divider|divider|op_25~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[174]~40_combout )) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~22_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[174]~40_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|op_25~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~18 .lut_mask = 64'h00000000000003F3;
defparam \Div1|auto_generated|divider|divider|op_26~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~14_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout  & ((\Div1|auto_generated|divider|divider|op_25~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[175]~38_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_26~18_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[175]~38_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_25~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~14 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_26~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~10_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout  & (\Div1|auto_generated|divider|divider|op_25~13_sumout )) # (\Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[176]~27_combout ) # (\Div1|auto_generated|divider|divider|StageOut[176]~24_combout )))) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_26~14_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_25~13_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[176]~24_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[176]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~10 .lut_mask = 64'h0000FFFF00004777;
defparam \Div1|auto_generated|divider|divider|op_26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_25~1_sumout  & (\Div1|auto_generated|divider|divider|op_25~9_sumout )) # (\Div1|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[177]~17_combout ) # (\Div1|auto_generated|divider|divider|StageOut[177]~12_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_26~10_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_25~9_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[177]~12_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[177]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_26~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~6 .lut_mask = 64'h000000000000535F;
defparam \Div1|auto_generated|divider|divider|op_26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_26~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_26~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N6
cyclonev_lcell_comb \cellY[1]~3 (
// Equation(s):
// \cellY[1]~3_combout  = ( !\Div1|auto_generated|divider|divider|op_25~1_sumout  & ( !\cellY[1]~1_combout  ) )

	.dataa(!\cellY[1]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cellY[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cellY[1]~3 .extended_lut = "off";
defparam \cellY[1]~3 .lut_mask = 64'hAAAAAAAA00000000;
defparam \cellY[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N27
cyclonev_lcell_comb \LessThan24~2 (
// Equation(s):
// \LessThan24~2_combout  = (\yCounter|countValue [8] & !\LessThan24~1_combout )

	.dataa(!\yCounter|countValue [8]),
	.datab(!\LessThan24~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan24~2 .extended_lut = "off";
defparam \LessThan24~2 .lut_mask = 64'h4444444444444444;
defparam \LessThan24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N42
cyclonev_lcell_comb \cellY[3]~0 (
// Equation(s):
// \cellY[3]~0_combout  = ( !\LessThan23~0_combout  & ( !\yCounter|countValue [6] & ( (!\yCounter|countValue [8] & !\yCounter|countValue [7]) ) ) )

	.dataa(!\yCounter|countValue [8]),
	.datab(gnd),
	.datac(!\yCounter|countValue [7]),
	.datad(gnd),
	.datae(!\LessThan23~0_combout ),
	.dataf(!\yCounter|countValue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cellY[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cellY[3]~0 .extended_lut = "off";
defparam \cellY[3]~0 .lut_mask = 64'hA0A0000000000000;
defparam \cellY[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N54
cyclonev_lcell_comb \always7~0 (
// Equation(s):
// \always7~0_combout  = ( !\cellY[3]~0_combout  & ( !\LessThan24~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan24~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cellY[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~0 .extended_lut = "off";
defparam \always7~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \always7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N12
cyclonev_lcell_comb \LessThan17~0 (
// Equation(s):
// \LessThan17~0_combout  = ( !\xCounter|countValue [6] & ( (!\xCounter|countValue [3] & (!\xCounter|countValue [2] & (!\xCounter|countValue [4] & !\xCounter|countValue [5]))) ) )

	.dataa(!\xCounter|countValue [3]),
	.datab(!\xCounter|countValue [2]),
	.datac(!\xCounter|countValue [4]),
	.datad(!\xCounter|countValue [5]),
	.datae(gnd),
	.dataf(!\xCounter|countValue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan17~0 .extended_lut = "off";
defparam \LessThan17~0 .lut_mask = 64'h8000800000000000;
defparam \LessThan17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N27
cyclonev_lcell_comb \cellX[3]~2 (
// Equation(s):
// \cellX[3]~2_combout  = ( \LessThan17~0_combout  & ( (!\xCounter|countValue [7] & ((!\xCounter|countValue [1]) # (!\xCounter|countValue [0]))) ) )

	.dataa(!\xCounter|countValue [1]),
	.datab(gnd),
	.datac(!\xCounter|countValue [7]),
	.datad(!\xCounter|countValue [0]),
	.datae(gnd),
	.dataf(!\LessThan17~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cellX[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cellX[3]~2 .extended_lut = "off";
defparam \cellX[3]~2 .lut_mask = 64'h00000000F0A0F0A0;
defparam \cellX[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N15
cyclonev_lcell_comb \LessThan22~0 (
// Equation(s):
// \LessThan22~0_combout  = ( \xCounter|countValue [1] & ( (\xCounter|countValue [3] & \xCounter|countValue [2]) ) ) # ( !\xCounter|countValue [1] & ( (\xCounter|countValue [3] & (\xCounter|countValue [0] & \xCounter|countValue [2])) ) )

	.dataa(!\xCounter|countValue [3]),
	.datab(gnd),
	.datac(!\xCounter|countValue [0]),
	.datad(!\xCounter|countValue [2]),
	.datae(gnd),
	.dataf(!\xCounter|countValue [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan22~0 .extended_lut = "off";
defparam \LessThan22~0 .lut_mask = 64'h0005000500550055;
defparam \LessThan22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N24
cyclonev_lcell_comb \LessThan22~1 (
// Equation(s):
// \LessThan22~1_combout  = ( \LessThan22~0_combout  & ( (\xCounter|countValue [6] & \xCounter|countValue [5]) ) ) # ( !\LessThan22~0_combout  & ( (\xCounter|countValue [4] & (\xCounter|countValue [6] & \xCounter|countValue [5])) ) )

	.dataa(gnd),
	.datab(!\xCounter|countValue [4]),
	.datac(!\xCounter|countValue [6]),
	.datad(!\xCounter|countValue [5]),
	.datae(gnd),
	.dataf(!\LessThan22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan22~1 .extended_lut = "off";
defparam \LessThan22~1 .lut_mask = 64'h00030003000F000F;
defparam \LessThan22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N54
cyclonev_lcell_comb \LessThan22~2 (
// Equation(s):
// \LessThan22~2_combout  = (\LessThan22~1_combout  & \xCounter|countValue [7])

	.dataa(!\LessThan22~1_combout ),
	.datab(!\xCounter|countValue [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan22~2 .extended_lut = "off";
defparam \LessThan22~2 .lut_mask = 64'h1111111111111111;
defparam \LessThan22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N6
cyclonev_lcell_comb \always7~5 (
// Equation(s):
// \always7~5_combout  = ( !\LessThan22~2_combout  & ( (\always7~0_combout  & !\cellX[3]~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always7~0_combout ),
	.datad(!\cellX[3]~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~5 .extended_lut = "off";
defparam \always7~5 .lut_mask = 64'h0F000F0000000000;
defparam \always7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N57
cyclonev_lcell_comb \always7~1 (
// Equation(s):
// \always7~1_combout  = ( \xCounter|countValue [1] & ( (!\xCounter|countValue [7] & (((!\LessThan17~0_combout ) # (\xCounter|countValue [0])))) # (\xCounter|countValue [7] & (!\LessThan22~1_combout )) ) ) # ( !\xCounter|countValue [1] & ( 
// (!\xCounter|countValue [7] & ((!\LessThan17~0_combout ))) # (\xCounter|countValue [7] & (!\LessThan22~1_combout )) ) )

	.dataa(!\LessThan22~1_combout ),
	.datab(!\xCounter|countValue [7]),
	.datac(!\LessThan17~0_combout ),
	.datad(!\xCounter|countValue [0]),
	.datae(gnd),
	.dataf(!\xCounter|countValue [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~1 .extended_lut = "off";
defparam \always7~1 .lut_mask = 64'hE2E2E2E2E2EEE2EE;
defparam \always7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N30
cyclonev_lcell_comb \Add7~1 (
// Equation(s):
// \Add7~1_sumout  = SUM(( \xCounter|countValue [0] ) + ( VCC ) + ( !VCC ))
// \Add7~2  = CARRY(( \xCounter|countValue [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\xCounter|countValue [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~1_sumout ),
	.cout(\Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \Add7~1 .extended_lut = "off";
defparam \Add7~1 .lut_mask = 64'h0000000000003333;
defparam \Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N33
cyclonev_lcell_comb \Add7~13 (
// Equation(s):
// \Add7~13_sumout  = SUM(( \xCounter|countValue [1] ) + ( GND ) + ( \Add7~2  ))
// \Add7~14  = CARRY(( \xCounter|countValue [1] ) + ( GND ) + ( \Add7~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xCounter|countValue [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~13_sumout ),
	.cout(\Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \Add7~13 .extended_lut = "off";
defparam \Add7~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N36
cyclonev_lcell_comb \Add7~9 (
// Equation(s):
// \Add7~9_sumout  = SUM(( \xCounter|countValue [2] ) + ( VCC ) + ( \Add7~14  ))
// \Add7~10  = CARRY(( \xCounter|countValue [2] ) + ( VCC ) + ( \Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xCounter|countValue [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~9_sumout ),
	.cout(\Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \Add7~9 .extended_lut = "off";
defparam \Add7~9 .lut_mask = 64'h0000000000000F0F;
defparam \Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N39
cyclonev_lcell_comb \Add7~5 (
// Equation(s):
// \Add7~5_sumout  = SUM(( \xCounter|countValue [3] ) + ( VCC ) + ( \Add7~10  ))
// \Add7~6  = CARRY(( \xCounter|countValue [3] ) + ( VCC ) + ( \Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xCounter|countValue [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~5_sumout ),
	.cout(\Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \Add7~5 .extended_lut = "off";
defparam \Add7~5 .lut_mask = 64'h00000000000000FF;
defparam \Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N42
cyclonev_lcell_comb \Add7~17 (
// Equation(s):
// \Add7~17_sumout  = SUM(( \xCounter|countValue [4] ) + ( VCC ) + ( \Add7~6  ))
// \Add7~18  = CARRY(( \xCounter|countValue [4] ) + ( VCC ) + ( \Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xCounter|countValue [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~17_sumout ),
	.cout(\Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \Add7~17 .extended_lut = "off";
defparam \Add7~17 .lut_mask = 64'h00000000000000FF;
defparam \Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N45
cyclonev_lcell_comb \Add7~21 (
// Equation(s):
// \Add7~21_sumout  = SUM(( \xCounter|countValue [5] ) + ( VCC ) + ( \Add7~18  ))
// \Add7~22  = CARRY(( \xCounter|countValue [5] ) + ( VCC ) + ( \Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xCounter|countValue [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~21_sumout ),
	.cout(\Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \Add7~21 .extended_lut = "off";
defparam \Add7~21 .lut_mask = 64'h00000000000000FF;
defparam \Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N48
cyclonev_lcell_comb \Add7~25 (
// Equation(s):
// \Add7~25_sumout  = SUM(( \xCounter|countValue [6] ) + ( VCC ) + ( \Add7~22  ))
// \Add7~26  = CARRY(( \xCounter|countValue [6] ) + ( VCC ) + ( \Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xCounter|countValue [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~25_sumout ),
	.cout(\Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \Add7~25 .extended_lut = "off";
defparam \Add7~25 .lut_mask = 64'h0000000000000F0F;
defparam \Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N51
cyclonev_lcell_comb \Add7~29 (
// Equation(s):
// \Add7~29_sumout  = SUM(( \xCounter|countValue [7] ) + ( VCC ) + ( \Add7~26  ))
// \Add7~30  = CARRY(( \xCounter|countValue [7] ) + ( VCC ) + ( \Add7~26  ))

	.dataa(!\xCounter|countValue [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~29_sumout ),
	.cout(\Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \Add7~29 .extended_lut = "off";
defparam \Add7~29 .lut_mask = 64'h0000000000005555;
defparam \Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N54
cyclonev_lcell_comb \Add7~33 (
// Equation(s):
// \Add7~33_sumout  = SUM(( VCC ) + ( GND ) + ( \Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add7~33 .extended_lut = "off";
defparam \Add7~33 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~9_sumout  = SUM(( \Add7~29_sumout  ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_18~10  = CARRY(( \Add7~29_sumout  ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|op_18~11  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_18~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_18~10 ),
	.shareout(\Div0|auto_generated|divider|divider|op_18~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Div0|auto_generated|divider|divider|op_18~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~5_sumout  = SUM(( \Add7~33_sumout  ) + ( \Div0|auto_generated|divider|divider|op_18~11  ) + ( \Div0|auto_generated|divider|divider|op_18~10  ))
// \Div0|auto_generated|divider|divider|op_18~6  = CARRY(( \Add7~33_sumout  ) + ( \Div0|auto_generated|divider|divider|op_18~11  ) + ( \Div0|auto_generated|divider|divider|op_18~10  ))
// \Div0|auto_generated|divider|divider|op_18~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_18~10 ),
	.sharein(\Div0|auto_generated|divider|divider|op_18~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_18~6 ),
	.shareout(\Div0|auto_generated|divider|divider|op_18~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_18~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~17_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~7  ) + ( \Div0|auto_generated|divider|divider|op_18~6  ))
// \Div0|auto_generated|divider|divider|op_18~18  = CARRY(( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~7  ) + ( \Div0|auto_generated|divider|divider|op_18~6  ))
// \Div0|auto_generated|divider|divider|op_18~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_18~6 ),
	.sharein(\Div0|auto_generated|divider|divider|op_18~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_18~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_18~18 ),
	.shareout(\Div0|auto_generated|divider|divider|op_18~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~17 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_18~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~21_sumout  = SUM(( \Add7~33_sumout  ) + ( \Div0|auto_generated|divider|divider|op_18~19  ) + ( \Div0|auto_generated|divider|divider|op_18~18  ))
// \Div0|auto_generated|divider|divider|op_18~22  = CARRY(( \Add7~33_sumout  ) + ( \Div0|auto_generated|divider|divider|op_18~19  ) + ( \Div0|auto_generated|divider|divider|op_18~18  ))
// \Div0|auto_generated|divider|divider|op_18~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_18~18 ),
	.sharein(\Div0|auto_generated|divider|divider|op_18~19 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_18~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_18~22 ),
	.shareout(\Div0|auto_generated|divider|divider|op_18~23 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~21 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_18~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~13_sumout  = SUM(( \Add7~33_sumout  ) + ( \Div0|auto_generated|divider|divider|op_18~23  ) + ( \Div0|auto_generated|divider|divider|op_18~22  ))
// \Div0|auto_generated|divider|divider|op_18~14  = CARRY(( \Add7~33_sumout  ) + ( \Div0|auto_generated|divider|divider|op_18~23  ) + ( \Div0|auto_generated|divider|divider|op_18~22  ))
// \Div0|auto_generated|divider|divider|op_18~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_18~22 ),
	.sharein(\Div0|auto_generated|divider|divider|op_18~23 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_18~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_18~14 ),
	.shareout(\Div0|auto_generated|divider|divider|op_18~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~13 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_18~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|op_18~15  ) + ( \Div0|auto_generated|divider|divider|op_18~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_18~14 ),
	.sharein(\Div0|auto_generated|divider|divider|op_18~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_18~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[147]~31 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[147]~31_combout  = ( \Div0|auto_generated|divider|divider|op_18~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_18~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[147]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[147]~31 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[147]~31 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Div0|auto_generated|divider|divider|StageOut[147]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[145]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[145]~27_combout  = ( !\Div0|auto_generated|divider|divider|op_18~1_sumout  & ( \Div0|auto_generated|divider|divider|op_18~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_18~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[145]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[145]~27 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[145]~27 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[145]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[145]~28 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[145]~28_combout  = ( \Div0|auto_generated|divider|divider|op_18~1_sumout  & ( \Add7~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[145]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[145]~28 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[145]~28 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[145]~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_19~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_19~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~5_sumout  = SUM(( \Add7~25_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~22_cout  ))
// \Div0|auto_generated|divider|divider|op_19~6  = CARRY(( \Add7~25_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\Div0|auto_generated|divider|divider|op_18~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & (\Add7~29_sumout )) 
// ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~6  ))
// \Div0|auto_generated|divider|divider|op_19~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\Div0|auto_generated|divider|divider|op_18~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & (\Add7~29_sumout )) ) + ( 
// GND ) + ( \Div0|auto_generated|divider|divider|op_19~6  ))

	.dataa(!\Add7~29_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_18~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~13 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div0|auto_generated|divider|divider|op_19~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~9_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[145]~28_combout ) # (\Div0|auto_generated|divider|divider|StageOut[145]~27_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~14  
// ))
// \Div0|auto_generated|divider|divider|op_19~10  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[145]~28_combout ) # (\Div0|auto_generated|divider|divider|StageOut[145]~27_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[145]~27_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[145]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h0000000000000FFF;
defparam \Div0|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & \Div0|auto_generated|divider|divider|op_18~17_sumout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~10  ))
// \Div0|auto_generated|divider|divider|op_19~26  = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & \Div0|auto_generated|divider|divider|op_18~17_sumout ) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_18~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~25 .lut_mask = 64'h0000FFFF000000F0;
defparam \Div0|auto_generated|divider|divider|op_19~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\Div0|auto_generated|divider|divider|op_18~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & (\Add7~33_sumout )) 
// ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~26  ))
// \Div0|auto_generated|divider|divider|op_19~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\Div0|auto_generated|divider|divider|op_18~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & (\Add7~33_sumout )) ) + 
// ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\Add7~33_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_18~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_19~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~29 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_19~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~18_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_18~1_sumout  & ((\Div0|auto_generated|divider|divider|op_18~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_18~1_sumout  & (\Add7~33_sumout )) 
// ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_19~30  ))

	.dataa(!\Add7~33_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_18~13_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_19~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~18 .lut_mask = 64'h0000000000003535;
defparam \Div0|auto_generated|divider|divider|op_19~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_19~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_19~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[145]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[145]~14_combout  = ( \Div0|auto_generated|divider|divider|op_18~1_sumout  & ( \Add7~33_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|op_18~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_18~5_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_18~5_sumout ),
	.datab(gnd),
	.datac(!\Add7~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[145]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[145]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[145]~14 .lut_mask = 64'h555555550F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[145]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[144]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[144]~19_combout  = ( \Div0|auto_generated|divider|divider|op_18~1_sumout  & ( \Add7~29_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|op_18~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_18~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_18~9_sumout ),
	.datad(!\Add7~29_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[144]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[144]~19 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[144]~19 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[144]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_20~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_20~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~5_sumout  = SUM(( \Add7~21_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~26_cout  ))
// \Div0|auto_generated|divider|divider|op_20~6  = CARRY(( \Add7~21_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Add7~25_sumout )) ) + ( \Div0|auto_generated|divider|divider|op_20~6  ))
// \Div0|auto_generated|divider|divider|op_20~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Add7~25_sumout )) ) + ( \Div0|auto_generated|divider|divider|op_20~6  ))

	.dataa(gnd),
	.datab(!\Add7~25_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h0000FC0C00000000;
defparam \Div0|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~17_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[144]~19_combout )) ) + ( \Div0|auto_generated|divider|divider|op_20~10  ))
// \Div0|auto_generated|divider|divider|op_20~18  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[144]~19_combout )) ) + ( \Div0|auto_generated|divider|divider|op_20~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[144]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~13_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~17 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div0|auto_generated|divider|divider|op_20~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[145]~14_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~18  ))
// \Div0|auto_generated|divider|divider|op_20~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & ((\Div0|auto_generated|divider|divider|op_19~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[145]~14_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[145]~14_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~29_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & (((\Div0|auto_generated|divider|divider|op_19~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_18~17_sumout  & (!\Div0|auto_generated|divider|divider|op_18~1_sumout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~14  ))
// \Div0|auto_generated|divider|divider|op_20~30  = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & (((\Div0|auto_generated|divider|divider|op_19~25_sumout )))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_18~17_sumout  & (!\Div0|auto_generated|divider|divider|op_18~1_sumout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|op_18~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_19~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_20~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~29 .lut_mask = 64'h0000FFFF000010BA;
defparam \Div0|auto_generated|divider|divider|op_20~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~22_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_19~1_sumout  & (((\Div0|auto_generated|divider|divider|op_19~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[145]~28_combout )) # (\Div0|auto_generated|divider|divider|StageOut[147]~31_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_20~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[147]~31_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_19~29_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[145]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_20~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~22 .lut_mask = 64'h000000000000353F;
defparam \Div0|auto_generated|divider|divider|op_20~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_20~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_20~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[153]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[153]~29_combout  = ( !\Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \Div0|auto_generated|divider|divider|op_19~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_19~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[153]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[153]~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[153]~29 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[153]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[153]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[153]~30_combout  = ( \Div0|auto_generated|divider|divider|op_19~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_18~17_sumout  & !\Div0|auto_generated|divider|divider|op_18~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_18~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[153]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[153]~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[153]~30 .lut_mask = 64'h000000000F000F00;
defparam \Div0|auto_generated|divider|divider|StageOut[153]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[152]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[152]~13_combout  = ( !\Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \Div0|auto_generated|divider|divider|op_19~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_19~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[152]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[152]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[152]~13 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[152]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[152]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[152]~15_combout  = ( \Div0|auto_generated|divider|divider|StageOut[145]~14_combout  & ( \Div0|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[145]~14_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[152]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[152]~15 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[152]~15 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[152]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[151]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[151]~20_combout  = ( \Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[144]~19_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_19~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_19~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_19~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[144]~19_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[151]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[151]~20 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[151]~20 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[151]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[150]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[150]~8_combout  = ( \Div0|auto_generated|divider|divider|op_19~1_sumout  & ( \Add7~25_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|op_19~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_19~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_19~5_sumout ),
	.datad(!\Add7~25_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[150]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[150]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[150]~8 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[150]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_21~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_21~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~25_sumout  = SUM(( \Add7~17_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~30_cout  ))
// \Div0|auto_generated|divider|divider|op_21~26  = CARRY(( \Add7~17_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~30_cout  ))

	.dataa(!\Add7~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~25 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & (\Add7~21_sumout )) ) 
// + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~26  ))
// \Div0|auto_generated|divider|divider|op_21~6  = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & (\Add7~21_sumout )) ) + ( 
// GND ) + ( \Div0|auto_generated|divider|divider|op_21~26  ))

	.dataa(gnd),
	.datab(!\Add7~21_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div0|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[150]~8_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~6  ))
// \Div0|auto_generated|divider|divider|op_21~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[150]~8_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_21~6  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[150]~8_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~9 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_21~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[151]~20_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~10  ))
// \Div0|auto_generated|divider|divider|op_21~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & ((\Div0|auto_generated|divider|divider|op_20~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[151]~20_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[151]~20_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_20~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\Div0|auto_generated|divider|divider|op_20~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[152]~15_combout )) # (\Div0|auto_generated|divider|divider|StageOut[152]~13_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~18  ))
// \Div0|auto_generated|divider|divider|op_21~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\Div0|auto_generated|divider|divider|op_20~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[152]~15_combout )) # (\Div0|auto_generated|divider|divider|StageOut[152]~13_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[152]~13_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[152]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_21~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~13 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~22_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout  & (((\Div0|auto_generated|divider|divider|op_20~29_sumout )))) # (\Div0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[153]~30_combout )) # (\Div0|auto_generated|divider|divider|StageOut[153]~29_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_21~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[153]~29_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_20~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[153]~30_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_21~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~22 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div0|auto_generated|divider|divider|op_21~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_21~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_21~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[158]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[158]~18_combout  = ( !\Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \Div0|auto_generated|divider|divider|op_20~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_20~17_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[158]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[158]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[158]~18 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[158]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[158]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[158]~21_combout  = ( \Div0|auto_generated|divider|divider|op_20~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[151]~20_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[151]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[158]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[158]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[158]~21 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[158]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[157]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[157]~9_combout  = ( \Div0|auto_generated|divider|divider|op_20~9_sumout  & ( (!\Div0|auto_generated|divider|divider|op_20~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[150]~8_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_20~9_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[150]~8_combout  & \Div0|auto_generated|divider|divider|op_20~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[150]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[157]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[157]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[157]~9 .lut_mask = 64'h00550055FF55FF55;
defparam \Div0|auto_generated|divider|divider|StageOut[157]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[156]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[156]~2_combout  = ( \Add7~21_sumout  & ( (\Div0|auto_generated|divider|divider|op_20~1_sumout ) # (\Div0|auto_generated|divider|divider|op_20~5_sumout ) ) ) # ( !\Add7~21_sumout  & ( 
// (\Div0|auto_generated|divider|divider|op_20~5_sumout  & !\Div0|auto_generated|divider|divider|op_20~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_20~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Add7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[156]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[156]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[156]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[156]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_22~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_22~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~25_sumout  = SUM(( \Add7~5_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~30_cout  ))
// \Div0|auto_generated|divider|divider|op_22~26  = CARRY(( \Add7~5_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~30_cout  ))

	.dataa(!\Add7~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~25 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_22~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & (\Add7~17_sumout )) 
// ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~26  ))
// \Div0|auto_generated|divider|divider|op_22~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & (\Add7~17_sumout )) ) + 
// ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~26  ))

	.dataa(gnd),
	.datab(!\Add7~17_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_21~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h0000FFFF000003F3;
defparam \Div0|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[156]~2_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~22  ))
// \Div0|auto_generated|divider|divider|op_22~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[156]~2_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[156]~2_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~13_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[157]~9_combout )) ) + ( \Div0|auto_generated|divider|divider|op_22~10  ))
// \Div0|auto_generated|divider|divider|op_22~14  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & ((\Div0|auto_generated|divider|divider|op_21~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[157]~9_combout )) ) + ( \Div0|auto_generated|divider|divider|op_22~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[157]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~13 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_22~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\Div0|auto_generated|divider|divider|op_21~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[158]~21_combout )) # (\Div0|auto_generated|divider|divider|StageOut[158]~18_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~14  ))
// \Div0|auto_generated|divider|divider|op_22~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & (((\Div0|auto_generated|divider|divider|op_21~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[158]~21_combout )) # (\Div0|auto_generated|divider|divider|StageOut[158]~18_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[158]~18_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_21~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[158]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_22~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~17 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_22~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[165]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[165]~17_combout  = ( \Div0|auto_generated|divider|divider|op_21~17_sumout  & ( !\Div0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[165]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[165]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[165]~17 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[165]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y12_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[159]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[159]~12_combout  = ( \Div0|auto_generated|divider|divider|op_20~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[159]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[159]~12 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[159]~12 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[159]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[159]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[159]~16_combout  = ( \Div0|auto_generated|divider|divider|op_20~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[152]~15_combout ) # (\Div0|auto_generated|divider|divider|StageOut[152]~13_combout ) 
// ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[152]~13_combout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[152]~15_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[159]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[159]~16 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[159]~16 .lut_mask = 64'h0000000033FF33FF;
defparam \Div0|auto_generated|divider|divider|StageOut[159]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_21~1_sumout  & (\Div0|auto_generated|divider|divider|op_21~13_sumout )) # (\Div0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[159]~16_combout ) # (\Div0|auto_generated|divider|divider|StageOut[159]~12_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_22~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_21~13_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[159]~12_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[159]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_22~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~6 .lut_mask = 64'h000000000000535F;
defparam \Div0|auto_generated|divider|divider|op_22~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_22~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_22~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[165]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[165]~22_combout  = ( \Div0|auto_generated|divider|divider|op_21~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[158]~18_combout ) # (\Div0|auto_generated|divider|divider|StageOut[158]~21_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[158]~21_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[158]~18_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[165]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[165]~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[165]~22 .lut_mask = 64'h000000000FFF0FFF;
defparam \Div0|auto_generated|divider|divider|StageOut[165]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[164]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[164]~7_combout  = ( !\Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \Div0|auto_generated|divider|divider|op_21~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_21~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[164]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[164]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[164]~7 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[164]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[164]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[164]~10_combout  = ( \Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[157]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[157]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[164]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[164]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[164]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[164]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[163]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[163]~3_combout  = ( \Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[156]~2_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_21~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[156]~2_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[163]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[163]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[163]~3 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[163]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[162]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[162]~24_combout  = ( \Div0|auto_generated|divider|divider|op_21~1_sumout  & ( \Add7~17_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|op_21~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_21~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_21~25_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[162]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[162]~24 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[162]~24 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[162]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_23~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_23~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~25_sumout  = SUM(( \Add7~9_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~30_cout  ))
// \Div0|auto_generated|divider|divider|op_23~26  = CARRY(( \Add7~9_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~30_cout  ))

	.dataa(!\Add7~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~25 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_23~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~21_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Add7~5_sumout )) ) + ( \Div0|auto_generated|divider|divider|op_23~26  ))
// \Div0|auto_generated|divider|divider|op_23~22  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Add7~5_sumout )) ) + ( \Div0|auto_generated|divider|divider|op_23~26  ))

	.dataa(gnd),
	.datab(!\Add7~5_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~25_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~21 .lut_mask = 64'h0000FC0C00000000;
defparam \Div0|auto_generated|divider|divider|op_23~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[162]~24_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~22  ))
// \Div0|auto_generated|divider|divider|op_23~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[162]~24_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[162]~24_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~17 .lut_mask = 64'h00000000000005F5;
defparam \Div0|auto_generated|divider|divider|op_23~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[163]~3_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~18  ))
// \Div0|auto_generated|divider|divider|op_23~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & ((\Div0|auto_generated|divider|divider|op_22~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[163]~3_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~18  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[163]~3_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~13_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\Div0|auto_generated|divider|divider|op_22~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[164]~10_combout )) # (\Div0|auto_generated|divider|divider|StageOut[164]~7_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_23~10  ))
// \Div0|auto_generated|divider|divider|op_23~14  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & (((\Div0|auto_generated|divider|divider|op_22~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[164]~10_combout )) # (\Div0|auto_generated|divider|divider|StageOut[164]~7_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_23~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[164]~7_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[164]~10_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000E2C000000000;
defparam \Div0|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_22~1_sumout  & (\Div0|auto_generated|divider|divider|op_22~17_sumout )) # (\Div0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[165]~22_combout ) # (\Div0|auto_generated|divider|divider|StageOut[165]~17_combout )))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_23~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_22~17_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[165]~17_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[165]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_23~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~6 .lut_mask = 64'h000000000000535F;
defparam \Div0|auto_generated|divider|divider|op_23~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_23~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_23~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N51
cyclonev_lcell_comb \cellX[2]~4 (
// Equation(s):
// \cellX[2]~4_combout  = ( \always7~1_combout  & ( !\Div0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\always7~1_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cellX[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cellX[2]~4 .extended_lut = "off";
defparam \cellX[2]~4 .lut_mask = 64'h0000FFFF00000000;
defparam \cellX[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N39
cyclonev_lcell_comb \cellX[3]~3 (
// Equation(s):
// \cellX[3]~3_combout  = ( \Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \LessThan22~2_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_22~1_sumout  & ( !\cellX[3]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan22~2_combout ),
	.datad(!\cellX[3]~2_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cellX[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cellX[3]~3 .extended_lut = "off";
defparam \cellX[3]~3 .lut_mask = 64'hFF00FF000F0F0F0F;
defparam \cellX[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N48
cyclonev_lcell_comb \always7~9 (
// Equation(s):
// \always7~9_combout  = ( \cellX[3]~3_combout  & ( (\cursor_col[3]~DUPLICATE_q  & (\always7~5_combout  & (!\cursor_col[2]~DUPLICATE_q  $ (\cellX[2]~4_combout )))) ) ) # ( !\cellX[3]~3_combout  & ( (!\cursor_col[3]~DUPLICATE_q  & (\always7~5_combout  & 
// (!\cursor_col[2]~DUPLICATE_q  $ (\cellX[2]~4_combout )))) ) )

	.dataa(!\cursor_col[3]~DUPLICATE_q ),
	.datab(!\cursor_col[2]~DUPLICATE_q ),
	.datac(!\always7~5_combout ),
	.datad(!\cellX[2]~4_combout ),
	.datae(gnd),
	.dataf(!\cellX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~9 .extended_lut = "off";
defparam \always7~9 .lut_mask = 64'h0802080204010401;
defparam \always7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N48
cyclonev_lcell_comb \cellY[3]~4 (
// Equation(s):
// \cellY[3]~4_combout  = ( \Div1|auto_generated|divider|divider|op_22~1_sumout  & ( \LessThan24~2_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_22~1_sumout  & ( !\cellY[3]~0_combout  ) )

	.dataa(!\LessThan24~2_combout ),
	.datab(gnd),
	.datac(!\cellY[3]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cellY[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cellY[3]~4 .extended_lut = "off";
defparam \cellY[3]~4 .lut_mask = 64'hF0F0F0F055555555;
defparam \cellY[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y12_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[171]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[171]~6_combout  = ( \Div0|auto_generated|divider|divider|op_22~13_sumout  & ( !\Div0|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[171]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[171]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[171]~6 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[171]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[171]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[171]~11_combout  = ( \Div0|auto_generated|divider|divider|StageOut[164]~7_combout  & ( \Div0|auto_generated|divider|divider|op_22~1_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[164]~7_combout 
//  & ( (\Div0|auto_generated|divider|divider|StageOut[164]~10_combout  & \Div0|auto_generated|divider|divider|op_22~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[164]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[164]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[171]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[171]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[171]~11 .lut_mask = 64'h0055005500FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[171]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[170]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[170]~1_combout  = ( !\Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \Div0|auto_generated|divider|divider|op_22~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_22~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[170]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[170]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[170]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[170]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[170]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[170]~4_combout  = ( \Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[163]~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[163]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[170]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[170]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[170]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[170]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[169]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[169]~25_combout  = ( \Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[162]~24_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_22~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_22~21_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[162]~24_combout ),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_22~21_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[169]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[169]~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[169]~25 .lut_mask = 64'h00FF00FF33333333;
defparam \Div0|auto_generated|divider|divider|StageOut[169]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[168]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[168]~32_combout  = ( \Div0|auto_generated|divider|divider|op_22~1_sumout  & ( \Add7~5_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|op_22~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_22~25_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_22~25_sumout ),
	.datab(gnd),
	.datac(!\Add7~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[168]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[168]~32 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[168]~32 .lut_mask = 64'h555555550F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[168]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_25~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_25~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~25_sumout  = SUM(( \Add7~13_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~30_cout  ))
// \Div0|auto_generated|divider|divider|op_25~26  = CARRY(( \Add7~13_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~25 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_25~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~21_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Add7~9_sumout )) 
// ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~26  ))
// \Div0|auto_generated|divider|divider|op_25~22  = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Add7~9_sumout )) ) + ( 
// GND ) + ( \Div0|auto_generated|divider|divider|op_25~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Add7~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_23~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~21 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_25~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[168]~32_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~22  ))
// \Div0|auto_generated|divider|divider|op_25~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[168]~32_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[168]~32_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000000000001B1B;
defparam \Div0|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[169]~25_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~18  ))
// \Div0|auto_generated|divider|divider|op_25~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|op_23~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[169]~25_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[169]~25_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & (((\Div0|auto_generated|divider|divider|op_23~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[170]~4_combout )) # (\Div0|auto_generated|divider|divider|StageOut[170]~1_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~14  ))
// \Div0|auto_generated|divider|divider|op_25~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & (((\Div0|auto_generated|divider|divider|op_23~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[170]~4_combout )) # (\Div0|auto_generated|divider|divider|StageOut[170]~1_combout ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[170]~1_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_23~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[170]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & (((\Div0|auto_generated|divider|divider|op_23~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[171]~11_combout )) # (\Div0|auto_generated|divider|divider|StageOut[171]~6_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[171]~6_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_23~13_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[171]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_25~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~6 .lut_mask = 64'h000000000000353F;
defparam \Div0|auto_generated|divider|divider|op_25~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_25~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_25~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N30
cyclonev_lcell_comb \cellX[1]~1 (
// Equation(s):
// \cellX[1]~1_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( \always7~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\always7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cellX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cellX[1]~1 .extended_lut = "off";
defparam \cellX[1]~1 .lut_mask = 64'h00000000FFFF0000;
defparam \cellX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N18
cyclonev_lcell_comb \always7~10 (
// Equation(s):
// \always7~10_combout  = ( \cellX[1]~1_combout  & ( (\always7~9_combout  & (\cursor_col[1]~DUPLICATE_q  & (!cursor_row[3] $ (\cellY[3]~4_combout )))) ) ) # ( !\cellX[1]~1_combout  & ( (\always7~9_combout  & (!\cursor_col[1]~DUPLICATE_q  & (!cursor_row[3] $ 
// (\cellY[3]~4_combout )))) ) )

	.dataa(!\always7~9_combout ),
	.datab(!\cursor_col[1]~DUPLICATE_q ),
	.datac(!cursor_row[3]),
	.datad(!\cellY[3]~4_combout ),
	.datae(gnd),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~10 .extended_lut = "off";
defparam \always7~10 .lut_mask = 64'h4004400410011001;
defparam \always7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y6_N48
cyclonev_lcell_comb \cellY[2]~2 (
// Equation(s):
// \cellY[2]~2_combout  = ( !\cellY[1]~1_combout  & ( !\Div1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\cellY[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cellY[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cellY[2]~2 .extended_lut = "off";
defparam \cellY[2]~2 .lut_mask = 64'hFF00FF0000000000;
defparam \cellY[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y10_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[177]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[177]~0_combout  = ( \Div0|auto_generated|divider|divider|op_23~9_sumout  & ( !\Div0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[177]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[177]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[177]~0 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[177]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[177]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[177]~5_combout  = (\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[170]~4_combout ) # (\Div0|auto_generated|divider|divider|StageOut[170]~1_combout )))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[170]~1_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[170]~4_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[177]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[177]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[177]~5 .lut_mask = 64'h005F005F005F005F;
defparam \Div0|auto_generated|divider|divider|StageOut[177]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[176]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[176]~23_combout  = ( \Div0|auto_generated|divider|divider|op_23~17_sumout  & ( !\Div0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_23~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[176]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[176]~23 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[176]~23 .lut_mask = 64'h00000000FF00FF00;
defparam \Div0|auto_generated|divider|divider|StageOut[176]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[176]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[176]~26_combout  = ( \Div0|auto_generated|divider|divider|StageOut[169]~25_combout  & ( \Div0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[169]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[176]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[176]~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[176]~26 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[176]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y12_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[175]~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[175]~33_combout  = ( \Div0|auto_generated|divider|divider|op_23~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[168]~32_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_23~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_23~21_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[168]~32_combout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_23~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[175]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[175]~33 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[175]~33 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Div0|auto_generated|divider|divider|StageOut[175]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y10_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[174]~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[174]~34_combout  = (!\Div0|auto_generated|divider|divider|op_23~1_sumout  & (\Div0|auto_generated|divider|divider|op_23~25_sumout )) # (\Div0|auto_generated|divider|divider|op_23~1_sumout  & ((\Add7~9_sumout 
// )))

	.dataa(!\Div0|auto_generated|divider|divider|op_23~25_sumout ),
	.datab(gnd),
	.datac(!\Add7~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[174]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[174]~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[174]~34 .lut_mask = 64'h550F550F550F550F;
defparam \Div0|auto_generated|divider|divider|StageOut[174]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_26~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~26_cout  = CARRY(( \Add7~1_sumout  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~22_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\Div0|auto_generated|divider|divider|op_25~25_sumout ))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Add7~13_sumout )) ) + ( \Div0|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(gnd),
	.datab(!\Add7~13_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_25~25_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~22 .lut_mask = 64'h0000FC0C00000000;
defparam \Div0|auto_generated|divider|divider|op_26~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~18_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\Div0|auto_generated|divider|divider|op_25~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[174]~34_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_26~22_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[174]~34_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_25~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~18 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_26~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & ((\Div0|auto_generated|divider|divider|op_25~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[175]~33_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~18_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[175]~33_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_25~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~14 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_26~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~10_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & (((\Div0|auto_generated|divider|divider|op_25~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[176]~26_combout )) # (\Div0|auto_generated|divider|divider|StageOut[176]~23_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_26~14_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[176]~23_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_25~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[176]~26_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~10 .lut_mask = 64'h0000E4A000000000;
defparam \Div0|auto_generated|divider|divider|op_26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_25~1_sumout  & (((\Div0|auto_generated|divider|divider|op_25~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[177]~5_combout )) # (\Div0|auto_generated|divider|divider|StageOut[177]~0_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_26~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[177]~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_25~9_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[177]~5_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_26~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~6 .lut_mask = 64'h0000CAC00000FFFF;
defparam \Div0|auto_generated|divider|divider|op_26~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_26~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_26~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N18
cyclonev_lcell_comb \cellX[0]~0 (
// Equation(s):
// \cellX[0]~0_combout  = ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( \always7~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always7~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cellX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cellX[0]~0 .extended_lut = "off";
defparam \cellX[0]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cellX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y7_N0
cyclonev_lcell_comb \always7~11 (
// Equation(s):
// \always7~11_combout  = ( \cellX[0]~0_combout  & ( (\cursor_col[0]~DUPLICATE_q  & (\always7~10_combout  & (!\cursor_row[2]~DUPLICATE_q  $ (\cellY[2]~2_combout )))) ) ) # ( !\cellX[0]~0_combout  & ( (!\cursor_col[0]~DUPLICATE_q  & (\always7~10_combout  & 
// (!\cursor_row[2]~DUPLICATE_q  $ (\cellY[2]~2_combout )))) ) )

	.dataa(!\cursor_col[0]~DUPLICATE_q ),
	.datab(!\cursor_row[2]~DUPLICATE_q ),
	.datac(!\always7~10_combout ),
	.datad(!\cellY[2]~2_combout ),
	.datae(gnd),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~11 .extended_lut = "off";
defparam \always7~11 .lut_mask = 64'h0802080204010401;
defparam \always7~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N18
cyclonev_lcell_comb \always7~12 (
// Equation(s):
// \always7~12_combout  = ( \cellY[1]~3_combout  & ( \always7~11_combout  & ( (cursor_row[1] & (!cursor_row[0] $ (((!\cellY[1]~1_combout  & !\Div1|auto_generated|divider|divider|op_26~1_sumout ))))) ) ) ) # ( !\cellY[1]~3_combout  & ( \always7~11_combout  & 
// ( (!cursor_row[1] & (!cursor_row[0] $ (((!\cellY[1]~1_combout  & !\Div1|auto_generated|divider|divider|op_26~1_sumout ))))) ) ) )

	.dataa(!cursor_row[0]),
	.datab(!\cellY[1]~1_combout ),
	.datac(!cursor_row[1]),
	.datad(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\cellY[1]~3_combout ),
	.dataf(!\always7~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~12 .extended_lut = "off";
defparam \always7~12 .lut_mask = 64'h0000000060A0060A;
defparam \always7~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N54
cyclonev_lcell_comb \LessThan19~0 (
// Equation(s):
// \LessThan19~0_combout  = ( !\yCounter|countValue [4] & ( (!\yCounter|countValue [3]) # ((!\yCounter|countValue [2] & (!\yCounter|countValue [1] & !\yCounter|countValue [0]))) ) )

	.dataa(!\yCounter|countValue [2]),
	.datab(!\yCounter|countValue [1]),
	.datac(!\yCounter|countValue [0]),
	.datad(!\yCounter|countValue [3]),
	.datae(gnd),
	.dataf(!\yCounter|countValue [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan19~0 .extended_lut = "off";
defparam \LessThan19~0 .lut_mask = 64'hFF80FF8000000000;
defparam \LessThan19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N51
cyclonev_lcell_comb \LessThan19~1 (
// Equation(s):
// \LessThan19~1_combout  = ( \LessThan19~0_combout  & ( (!\yCounter|countValue [8] & (!\yCounter|countValue [6] & !\yCounter|countValue [7])) ) ) # ( !\LessThan19~0_combout  & ( (!\yCounter|countValue [8] & (!\yCounter|countValue [5] & 
// (!\yCounter|countValue [6] & !\yCounter|countValue [7]))) ) )

	.dataa(!\yCounter|countValue [8]),
	.datab(!\yCounter|countValue [5]),
	.datac(!\yCounter|countValue [6]),
	.datad(!\yCounter|countValue [7]),
	.datae(gnd),
	.dataf(!\LessThan19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan19~1 .extended_lut = "off";
defparam \LessThan19~1 .lut_mask = 64'h80008000A000A000;
defparam \LessThan19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y12_N3
cyclonev_lcell_comb \always7~7 (
// Equation(s):
// \always7~7_combout  = ( \xCounter|countValue [1] & ( !\xCounter|LessThan0~2_combout  ) ) # ( !\xCounter|countValue [1] & ( (!\xCounter|LessThan0~2_combout  & (((!\LessThan17~0_combout ) # (\xCounter|countValue [0])) # (\xCounter|countValue [7]))) ) )

	.dataa(!\xCounter|LessThan0~2_combout ),
	.datab(!\xCounter|countValue [7]),
	.datac(!\LessThan17~0_combout ),
	.datad(!\xCounter|countValue [0]),
	.datae(gnd),
	.dataf(!\xCounter|countValue [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~7 .extended_lut = "off";
defparam \always7~7 .lut_mask = 64'hA2AAA2AAAAAAAAAA;
defparam \always7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y10_N57
cyclonev_lcell_comb \LessThan20~0 (
// Equation(s):
// \LessThan20~0_combout  = ( \yCounter|countValue [4] & ( ((\yCounter|countValue [2] & (\yCounter|countValue [1] & \yCounter|countValue [0]))) # (\yCounter|countValue [3]) ) )

	.dataa(!\yCounter|countValue [2]),
	.datab(!\yCounter|countValue [1]),
	.datac(!\yCounter|countValue [3]),
	.datad(!\yCounter|countValue [0]),
	.datae(gnd),
	.dataf(!\yCounter|countValue [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan20~0 .extended_lut = "off";
defparam \LessThan20~0 .lut_mask = 64'h000000000F1F0F1F;
defparam \LessThan20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N48
cyclonev_lcell_comb \always7~6 (
// Equation(s):
// \always7~6_combout  = ( \yCounter|countValue [6] & ( \yCounter|countValue [8] ) ) # ( !\yCounter|countValue [6] & ( (\yCounter|countValue [8] & (((\yCounter|countValue [7]) # (\LessThan20~0_combout )) # (\yCounter|countValue [5]))) ) )

	.dataa(!\yCounter|countValue [8]),
	.datab(!\yCounter|countValue [5]),
	.datac(!\LessThan20~0_combout ),
	.datad(!\yCounter|countValue [7]),
	.datae(gnd),
	.dataf(!\yCounter|countValue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~6 .extended_lut = "off";
defparam \always7~6 .lut_mask = 64'h1555155555555555;
defparam \always7~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y11_N6
cyclonev_lcell_comb \always7~8 (
// Equation(s):
// \always7~8_combout  = ( \always7~0_combout  & ( !\always7~6_combout  & ( (!\LessThan19~1_combout  & (\always7~7_combout  & !\always7~1_combout )) ) ) ) # ( !\always7~0_combout  & ( !\always7~6_combout  & ( (!\LessThan19~1_combout  & \always7~7_combout ) ) 
// ) )

	.dataa(!\LessThan19~1_combout ),
	.datab(!\always7~7_combout ),
	.datac(!\always7~1_combout ),
	.datad(gnd),
	.datae(!\always7~0_combout ),
	.dataf(!\always7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~8 .extended_lut = "off";
defparam \always7~8 .lut_mask = 64'h2222202000000000;
defparam \always7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_21~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_21~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_21~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_21~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_21~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_21~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_21~5_sumout  = SUM(( \Add8~17_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_21~14_cout  ))
// \Mod1|auto_generated|divider|divider|op_21~6  = CARRY(( \Add8~17_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_21~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_21~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h00000000000000FF;
defparam \Mod1|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout  = SUM(( \Add8~33_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~6  = CARRY(( \Add8~33_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~6 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9_sumout  = SUM(( \Add8~37_sumout  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~10  = CARRY(( \Add8~37_sumout  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~6 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~10 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9 .lut_mask = 64'h00000000000000FF;
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout  = SUM(( !\Add8~37_sumout  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~18  = CARRY(( !\Add8~37_sumout  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~19  = SHARE(\Add8~37_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~10 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~18 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17 .lut_mask = 64'h000000FF0000FF00;
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout  = SUM(( GND ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~18  ))
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~22  = CARRY(( GND ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~18  ))
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~18 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~19 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~22 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~23 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21 .lut_mask = 64'h0000000000000000;
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~25_sumout  = SUM(( GND ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~23  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~22  ))
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~26  = CARRY(( GND ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~23  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~22  ))
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~27  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~22 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~23 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~26 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~27 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~25 .lut_mask = 64'h0000000000000000;
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~14_cout  = CARRY(( !\Add8~37_sumout  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~27  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~26  ))
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~15  = SHARE(\Add8~37_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~26 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~27 ),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~14_cout ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~14 .lut_mask = 64'h000000FF0000FF00;
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~14 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~15  ) + ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~14_cout ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~15 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[139]~42 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[139]~42_combout  = ( !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[139]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[139]~42 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[139]~42 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[139]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[139]~43 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[139]~43_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( \Add8~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~37_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[139]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[139]~43 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[139]~43 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[139]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_18~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_18~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_18~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_18~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_18~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_18~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_18~5_sumout  = SUM(( \Add8~29_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_18~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_18~6  = CARRY(( \Add8~29_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_18~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_18~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_18~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h00000000000000FF;
defparam \Mod1|auto_generated|divider|divider|op_18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_18~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_18~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & (\Add8~33_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_18~6  ))
// \Mod1|auto_generated|divider|divider|op_18~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & (\Add8~33_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_18~6  ))

	.dataa(!\Add8~33_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_18~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_18~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_18~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_18~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_18~9 .lut_mask = 64'h0000FFFF000005F5;
defparam \Mod1|auto_generated|divider|divider|op_18~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_18~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_18~13_sumout  = SUM(( (\Mod1|auto_generated|divider|divider|StageOut[139]~43_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[139]~42_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_18~10 
//  ))
// \Mod1|auto_generated|divider|divider|op_18~14  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[139]~43_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[139]~42_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_18~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[139]~42_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[139]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_18~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_18~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_18~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_18~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_18~13 .lut_mask = 64'h0000000000000FFF;
defparam \Mod1|auto_generated|divider|divider|op_18~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_18~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_18~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & (\Add8~37_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_18~14  ))
// \Mod1|auto_generated|divider|divider|op_18~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & (\Add8~37_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_18~14  ))

	.dataa(gnd),
	.datab(!\Add8~37_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_18~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_18~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_18~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_18~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_18~25 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod1|auto_generated|divider|divider|op_18~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_18~29 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_18~29_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ) ) + ( GND ) + ( 
// \Mod1|auto_generated|divider|divider|op_18~26  ))
// \Mod1|auto_generated|divider|divider|op_18~30  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ) ) + ( GND ) + ( 
// \Mod1|auto_generated|divider|divider|op_18~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_18~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_18~29_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_18~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_18~29 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_18~29 .lut_mask = 64'h0000FFFF00000A0A;
defparam \Mod1|auto_generated|divider|divider|op_18~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_18~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_18~18_cout  = CARRY(( (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~25_sumout  & !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ) ) + ( VCC ) + ( 
// \Mod1|auto_generated|divider|divider|op_18~30  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~25_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_18~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_18~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_18~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_18~18 .lut_mask = 64'h0000000000003030;
defparam \Mod1|auto_generated|divider|divider|op_18~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_18~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_18~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[140]~45 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[140]~45_combout  = ( !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~17_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[140]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[140]~45 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[140]~45 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[140]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[139]~39 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[139]~39_combout  = ( \Add8~37_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  ) ) # ( \Add8~37_sumout  & ( 
// !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9_sumout  ) ) ) # ( !\Add8~37_sumout  & ( !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & 
// ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~9_sumout ),
	.datae(!\Add8~37_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[139]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[139]~39 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[139]~39 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[139]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[138]~33 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[138]~33_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( \Add8~33_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[0]~5_sumout ),
	.datad(!\Add8~33_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[138]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[138]~33 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[138]~33 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[138]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_19~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_19~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_19~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_19~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_19~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_19~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_19~5_sumout  = SUM(( \Add8~25_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_19~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_19~6  = CARRY(( \Add8~25_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_19~26_cout  ))

	.dataa(!\Add8~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_19~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_19~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_18~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_18~1_sumout  & (\Add8~29_sumout )) ) 
// + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_19~6  ))
// \Mod1|auto_generated|divider|divider|op_19~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_18~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_18~1_sumout  & (\Add8~29_sumout )) ) + ( 
// GND ) + ( \Mod1|auto_generated|divider|divider|op_19~6  ))

	.dataa(gnd),
	.datab(!\Add8~29_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_18~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod1|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_19~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_19~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_18~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[138]~33_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_19~10  ))
// \Mod1|auto_generated|divider|divider|op_19~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_18~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[138]~33_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_19~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[138]~33_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_18~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_19~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_19~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_19~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_19~13 .lut_mask = 64'h00000000000005AF;
defparam \Mod1|auto_generated|divider|divider|op_19~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_19~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_19~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_18~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[139]~39_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_19~14  ))
// \Mod1|auto_generated|divider|divider|op_19~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_18~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_18~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[139]~39_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_19~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[139]~39_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_18~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_19~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_19~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_19~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_19~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_19~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_19~29 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_19~29_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_18~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[139]~43_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[140]~45_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_19~18  ))
// \Mod1|auto_generated|divider|divider|op_19~30  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_18~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_18~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[139]~43_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[140]~45_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_19~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[140]~45_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_18~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[139]~43_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_19~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_19~29_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_19~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_19~29 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_19~29 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Mod1|auto_generated|divider|divider|op_19~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_19~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_19~22_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_18~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_18~29_sumout )))) # (\Mod1|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout  & (!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_19~30  ))

	.dataa(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~21_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_18~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_19~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_19~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_19~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_19~22 .lut_mask = 64'h00000000000004F4;
defparam \Mod1|auto_generated|divider|divider|op_19~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_19~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_19~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[153]~37 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[153]~37_combout  = ( \Mod1|auto_generated|divider|divider|op_19~17_sumout  & ( !\Mod1|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_19~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[153]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[153]~37 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[153]~37 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod1|auto_generated|divider|divider|StageOut[153]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[146]~38 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[146]~38_combout  = ( \Mod1|auto_generated|divider|divider|op_18~13_sumout  & ( !\Mod1|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_18~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[146]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[146]~38 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[146]~38 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod1|auto_generated|divider|divider|StageOut[146]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y8_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[146]~40 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[146]~40_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[139]~39_combout  & ( \Mod1|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[139]~39_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[146]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[146]~40 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[146]~40 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[146]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[145]~34 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[145]~34_combout  = ( \Mod1|auto_generated|divider|divider|op_18~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[138]~33_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_18~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_18~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[138]~33_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_18~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[145]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[145]~34 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[145]~34 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[145]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[144]~27 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[144]~27_combout  = ( \Mod1|auto_generated|divider|divider|op_18~1_sumout  & ( \Add8~29_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_18~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_18~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~29_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_18~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[144]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[144]~27 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[144]~27 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[144]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_20~30 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_20~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_20~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_20~30 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_20~30 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_20~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_20~5_sumout  = SUM(( \Add8~21_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_20~30_cout  ))
// \Mod1|auto_generated|divider|divider|op_20~6  = CARRY(( \Add8~21_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_20~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add8~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_20~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h00000000000000FF;
defparam \Mod1|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_20~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_19~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_19~1_sumout  & (\Add8~25_sumout )) ) 
// + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_20~6  ))
// \Mod1|auto_generated|divider|divider|op_20~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_19~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_19~1_sumout  & (\Add8~25_sumout )) ) + ( 
// GND ) + ( \Mod1|auto_generated|divider|divider|op_20~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Add8~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_19~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_20~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_19~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[144]~27_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_20~10  ))
// \Mod1|auto_generated|divider|divider|op_20~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_19~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[144]~27_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_20~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[144]~27_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_19~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h00000000000005F5;
defparam \Mod1|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_20~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_20~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_19~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[145]~34_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_20~14  ))
// \Mod1|auto_generated|divider|divider|op_20~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_19~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[145]~34_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_20~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[145]~34_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_19~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_20~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_20~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_20~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_20~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_20~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_20~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_20~21_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_19~17_sumout )))) # (\Mod1|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[146]~40_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[146]~38_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_20~18  ))
// \Mod1|auto_generated|divider|divider|op_20~22  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_19~17_sumout )))) # (\Mod1|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[146]~40_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[146]~38_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_20~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[146]~38_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_19~17_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[146]~40_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_20~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_20~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_20~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_20~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Mod1|auto_generated|divider|divider|op_20~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y7_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[147]~44 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[147]~44_combout  = ( !\Mod1|auto_generated|divider|divider|op_18~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_18~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_18~25_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[147]~44 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[147]~44 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[147]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[147]~46 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[147]~46_combout  = ( \Mod1|auto_generated|divider|divider|op_18~1_sumout  & ( (\Mod1|auto_generated|divider|divider|StageOut[139]~43_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[140]~45_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[140]~45_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[139]~43_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[147]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[147]~46 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[147]~46 .lut_mask = 64'h000000000FFF0FFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[147]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_20~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_20~26_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_19~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_19~29_sumout )))) # (\Mod1|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[147]~46_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[147]~44_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_20~22  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[147]~44_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_19~29_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[147]~46_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_20~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_20~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_20~26 .lut_mask = 64'h000000000000353F;
defparam \Mod1|auto_generated|divider|divider|op_20~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_20~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_20~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[153]~41 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[153]~41_combout  = ( \Mod1|auto_generated|divider|divider|op_19~1_sumout  & ( (\Mod1|auto_generated|divider|divider|StageOut[146]~40_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[146]~38_combout ) 
// ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[146]~38_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[146]~40_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[153]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[153]~41 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[153]~41 .lut_mask = 64'h0000000055FF55FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[153]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[152]~32 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[152]~32_combout  = ( !\Mod1|auto_generated|divider|divider|op_19~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_19~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_19~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[152]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[152]~32 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[152]~32 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[152]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[152]~35 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[152]~35_combout  = ( \Mod1|auto_generated|divider|divider|op_19~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[145]~34_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[145]~34_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[152]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[152]~35 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[152]~35 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[152]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[151]~28 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[151]~28_combout  = ( \Mod1|auto_generated|divider|divider|op_19~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[144]~27_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_19~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_19~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_19~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[144]~27_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[151]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[151]~28 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[151]~28 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[151]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y7_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[150]~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[150]~21_combout  = ( \Mod1|auto_generated|divider|divider|op_19~1_sumout  & ( \Add8~25_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_19~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_19~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_19~5_sumout ),
	.datac(!\Add8~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[150]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[150]~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[150]~21 .lut_mask = 64'h333333330F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[150]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_21~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_21~17_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_20~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Add8~21_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_21~6  ))
// \Mod1|auto_generated|divider|divider|op_21~18  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_20~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Add8~21_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_21~6  ))

	.dataa(!\Add8~21_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_20~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_21~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_21~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_21~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_21~17 .lut_mask = 64'h0000FA0A00000000;
defparam \Mod1|auto_generated|divider|divider|op_21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_21~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_21~21_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_20~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[150]~21_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_21~18  ))
// \Mod1|auto_generated|divider|divider|op_21~22  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_20~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[150]~21_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_21~18  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[150]~21_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_20~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_21~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_21~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_21~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_21~21 .lut_mask = 64'h00000000000003F3;
defparam \Mod1|auto_generated|divider|divider|op_21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_21~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_21~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_20~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[151]~28_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_21~22  ))
// \Mod1|auto_generated|divider|divider|op_21~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_20~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[151]~28_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_21~22  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[151]~28_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_21~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_21~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_21~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_21~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_21~29 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_21~29_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_20~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_20~17_sumout )))) # (\Mod1|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[152]~35_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[152]~32_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_21~26  ))
// \Mod1|auto_generated|divider|divider|op_21~30  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_20~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_20~17_sumout )))) # (\Mod1|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[152]~35_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[152]~32_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_21~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[152]~32_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_20~17_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[152]~35_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_21~29_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_21~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_21~29 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_21~29 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Mod1|auto_generated|divider|divider|op_21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_21~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_21~10_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_20~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_20~21_sumout )))) # (\Mod1|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[153]~41_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[153]~37_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_21~30  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[153]~37_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_20~21_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[153]~41_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_21~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_21~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_21~10 .lut_mask = 64'h000000000000353F;
defparam \Mod1|auto_generated|divider|divider|op_21~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_21~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_21~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[162]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[162]~9_combout  = ( \Mod1|auto_generated|divider|divider|op_21~1_sumout  & ( \Add8~17_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_21~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_21~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~17_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[162]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[162]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[162]~9 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[162]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[159]~31 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[159]~31_combout  = ( !\Mod1|auto_generated|divider|divider|op_20~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_20~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_20~17_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[159]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[159]~31 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[159]~31 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[159]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[159]~36 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[159]~36_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[152]~35_combout  & ( \Mod1|auto_generated|divider|divider|op_20~1_sumout  ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[152]~35_combout  & ( \Mod1|auto_generated|divider|divider|op_20~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[152]~32_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[152]~32_combout ),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[152]~35_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[159]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[159]~36 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[159]~36 .lut_mask = 64'h000000000F0FFFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[159]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[158]~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[158]~26_combout  = ( !\Mod1|auto_generated|divider|divider|op_20~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_20~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[158]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[158]~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[158]~26 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[158]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[158]~29 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[158]~29_combout  = ( \Mod1|auto_generated|divider|divider|op_20~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[151]~28_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[151]~28_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[158]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[158]~29 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[158]~29 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[158]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[157]~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[157]~22_combout  = ( \Mod1|auto_generated|divider|divider|op_20~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[150]~21_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_20~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_20~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_20~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[150]~21_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[157]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[157]~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[157]~22 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[157]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y8_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[156]~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[156]~15_combout  = ( \Mod1|auto_generated|divider|divider|op_20~5_sumout  & ( \Mod1|auto_generated|divider|divider|op_20~1_sumout  & ( \Add8~21_sumout  ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_20~5_sumout  & ( \Mod1|auto_generated|divider|divider|op_20~1_sumout  & ( \Add8~21_sumout  ) ) ) # ( \Mod1|auto_generated|divider|divider|op_20~5_sumout  & ( !\Mod1|auto_generated|divider|divider|op_20~1_sumout  ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~21_sumout ),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|op_20~5_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_20~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[156]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[156]~15 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[156]~15 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[156]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_22~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_22~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_22~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_22~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_22~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_22~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_22~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_22~5_sumout  = SUM(( \Add8~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_22~18_cout  ))
// \Mod1|auto_generated|divider|divider|op_22~6  = CARRY(( \Add8~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_22~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_22~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_22~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_22~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_22~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_22~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_22~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_21~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\Add8~17_sumout )) ) 
// + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_22~6  ))
// \Mod1|auto_generated|divider|divider|op_22~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_21~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\Add8~17_sumout )) ) + ( 
// GND ) + ( \Mod1|auto_generated|divider|divider|op_22~6  ))

	.dataa(!\Add8~17_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FFFF000005F5;
defparam \Mod1|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_22~21_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_21~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[156]~15_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_22~10  ))
// \Mod1|auto_generated|divider|divider|op_22~22  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_21~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[156]~15_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_22~10  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[156]~15_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_21~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h00000000000003F3;
defparam \Mod1|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_22~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_22~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_21~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[157]~22_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_22~22  ))
// \Mod1|auto_generated|divider|divider|op_22~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_21~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[157]~22_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_22~22  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[157]~22_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_21~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_22~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_22~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_22~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_22~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_22~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_22~29 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_22~29_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_21~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_21~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[158]~29_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[158]~26_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_22~26  ))
// \Mod1|auto_generated|divider|divider|op_22~30  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_21~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_21~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[158]~29_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[158]~26_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_22~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[158]~26_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_21~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[158]~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_22~29_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_22~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_22~29 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_22~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Mod1|auto_generated|divider|divider|op_22~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_22~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_22~14_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_21~1_sumout  & (\Mod1|auto_generated|divider|divider|op_21~29_sumout )) # (\Mod1|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[159]~36_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[159]~31_combout )))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_22~30  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_21~29_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[159]~31_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[159]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_22~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_22~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_22~14 .lut_mask = 64'h000000000000535F;
defparam \Mod1|auto_generated|divider|divider|op_22~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_22~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_22~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[169]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[169]~10_combout  = ( \Mod1|auto_generated|divider|divider|op_22~9_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_22~1_sumout ) # (\Mod1|auto_generated|divider|divider|StageOut[162]~9_combout ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_22~9_sumout  & ( (\Mod1|auto_generated|divider|divider|StageOut[162]~9_combout  & \Mod1|auto_generated|divider|divider|op_22~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[162]~9_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_22~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[169]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[169]~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[169]~10 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[169]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[165]~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[165]~25_combout  = ( !\Mod1|auto_generated|divider|divider|op_21~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_21~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_21~25_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[165]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[165]~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[165]~25 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[165]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[165]~30 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[165]~30_combout  = ( \Mod1|auto_generated|divider|divider|op_21~1_sumout  & ( (\Mod1|auto_generated|divider|divider|StageOut[158]~26_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[158]~29_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[158]~29_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[158]~26_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[165]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[165]~30 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[165]~30 .lut_mask = 64'h000000000FFF0FFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[165]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y8_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[164]~20 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[164]~20_combout  = ( \Mod1|auto_generated|divider|divider|op_21~21_sumout  & ( !\Mod1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_21~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[164]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[164]~20 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[164]~20 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod1|auto_generated|divider|divider|StageOut[164]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[164]~23 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[164]~23_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[157]~22_combout  & ( \Mod1|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[157]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[164]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[164]~23 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[164]~23 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[164]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[163]~16 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[163]~16_combout  = ( \Mod1|auto_generated|divider|divider|op_21~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[156]~15_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_21~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_21~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[156]~15_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_21~17_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[163]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[163]~16 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[163]~16 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[163]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_23~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_23~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_23~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_23~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_23~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_23~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_23~9_sumout  = SUM(( \Add8~5_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_23~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_23~10  = CARRY(( \Add8~5_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_23~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_23~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_23~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_23~5_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_22~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\Add8~1_sumout )) ) 
// + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_23~10  ))
// \Mod1|auto_generated|divider|divider|op_23~6  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_22~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\Add8~1_sumout )) ) + ( 
// GND ) + ( \Mod1|auto_generated|divider|divider|op_23~10  ))

	.dataa(gnd),
	.datab(!\Add8~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_22~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_23~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_23~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_23~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_23~5 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod1|auto_generated|divider|divider|op_23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_23~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_22~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[162]~9_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_23~6  ))
// \Mod1|auto_generated|divider|divider|op_23~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_22~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[162]~9_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_23~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[162]~9_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_22~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_23~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h00000000000005AF;
defparam \Mod1|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_23~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_23~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_22~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[163]~16_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_23~14  ))
// \Mod1|auto_generated|divider|divider|op_23~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_22~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[163]~16_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_23~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[163]~16_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_22~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_23~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_23~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_23~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_23~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_23~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_23~29 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_23~29_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_22~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_22~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[164]~23_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[164]~20_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_23~26  ))
// \Mod1|auto_generated|divider|divider|op_23~30  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_22~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_22~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[164]~23_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[164]~20_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_23~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[164]~20_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_22~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[164]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_23~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_23~29_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_23~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_23~29 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_23~29 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Mod1|auto_generated|divider|divider|op_23~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_23~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_23~18_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_22~1_sumout  & (\Mod1|auto_generated|divider|divider|op_22~29_sumout )) # (\Mod1|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[165]~30_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[165]~25_combout )))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_23~30  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_22~29_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[165]~25_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[165]~30_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_23~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_23~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_23~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_23~18 .lut_mask = 64'h000000000000535F;
defparam \Mod1|auto_generated|divider|divider|op_23~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_23~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_23~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[176]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[176]~11_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[169]~10_combout  & ( \Mod1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[169]~10_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[176]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[176]~11 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[176]~11 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[176]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[168]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[168]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_22~1_sumout  & ( \Add8~1_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_22~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_22~5_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_22~5_sumout ),
	.datab(gnd),
	.datac(!\Add8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[168]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[168]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[168]~0 .lut_mask = 64'h555555550F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[168]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_25~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_25~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_25~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_25~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~13_sumout  = SUM(( \Add8~13_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_25~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_25~14  = CARRY(( \Add8~13_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_25~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_25~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~9_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_23~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Add8~5_sumout )) ) + ( \Mod1|auto_generated|divider|divider|op_25~14  ))
// \Mod1|auto_generated|divider|divider|op_25~10  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_23~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_23~1_sumout  & (\Add8~5_sumout 
// )) ) + ( \Mod1|auto_generated|divider|divider|op_25~14  ))

	.dataa(gnd),
	.datab(!\Add8~5_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FC0C00000000;
defparam \Mod1|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_25~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~5_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_23~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[168]~0_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_25~10  ))
// \Mod1|auto_generated|divider|divider|op_25~6  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_23~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[168]~0_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[168]~0_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_23~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_25~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_25~5 .lut_mask = 64'h00000000000005F5;
defparam \Mod1|auto_generated|divider|divider|op_25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_23~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[169]~10_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_25~6  ))
// \Mod1|auto_generated|divider|divider|op_25~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_23~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[169]~10_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_25~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[169]~10_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_23~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_25~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[176]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[176]~8_combout  = ( !\Mod1|auto_generated|divider|divider|op_23~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_23~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_23~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[176]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[176]~8 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[176]~8 .lut_mask = 64'h00000000FFFF0000;
defparam \Mod1|auto_generated|divider|divider|StageOut[176]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[171]~19 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[171]~19_combout  = ( !\Mod1|auto_generated|divider|divider|op_22~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_22~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_22~25_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[171]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[171]~19 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[171]~19 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[171]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[171]~24 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[171]~24_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[164]~20_combout  & ( \Mod1|auto_generated|divider|divider|op_22~1_sumout  ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[164]~20_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[164]~23_combout  & \Mod1|auto_generated|divider|divider|op_22~1_sumout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[164]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[164]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[171]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[171]~24 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[171]~24 .lut_mask = 64'h0055005500FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[171]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[170]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[170]~14_combout  = ( \Mod1|auto_generated|divider|divider|op_22~21_sumout  & ( !\Mod1|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[170]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[170]~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[170]~14 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod1|auto_generated|divider|divider|StageOut[170]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y8_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[170]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[170]~17_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[163]~16_combout  & ( \Mod1|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[163]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[170]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[170]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[170]~17 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[170]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_25~29 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~29_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_23~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[170]~17_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[170]~14_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_25~18  ))
// \Mod1|auto_generated|divider|divider|op_25~30  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_23~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[170]~17_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[170]~14_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[170]~14_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_23~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[170]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_25~29_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_25~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~29 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_25~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Mod1|auto_generated|divider|divider|op_25~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_25~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~22_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_23~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_23~29_sumout )))) # (\Mod1|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[171]~24_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[171]~19_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_25~30  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[171]~19_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_23~29_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[171]~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_25~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_25~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_25~22 .lut_mask = 64'h0000000000001D3F;
defparam \Mod1|auto_generated|divider|divider|op_25~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_25~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_25~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[190]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[190]~12_combout  = ( !\Mod1|auto_generated|divider|divider|StageOut[176]~8_combout  & ( \Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( !\Mod1|auto_generated|divider|divider|StageOut[176]~11_combout  
// ) ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[176]~8_combout  & ( !\Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( !\Mod1|auto_generated|divider|divider|op_25~17_sumout  ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|StageOut[176]~8_combout  & ( !\Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( !\Mod1|auto_generated|divider|divider|op_25~17_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[176]~11_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_25~17_sumout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[176]~8_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[190]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[190]~12 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[190]~12 .lut_mask = 64'hFF00FF00F0F00000;
defparam \Mod1|auto_generated|divider|divider|StageOut[190]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[175]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[175]~1_combout  = ( \Mod1|auto_generated|divider|divider|op_23~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[168]~0_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_23~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_23~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_23~5_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[168]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[175]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[175]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[175]~1 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[175]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[174]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[174]~4_combout  = ( \Mod1|auto_generated|divider|divider|op_23~1_sumout  & ( \Add8~5_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_23~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_23~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_23~9_sumout ),
	.datad(!\Add8~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[174]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[174]~4 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[174]~4 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[174]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_26~30 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_26~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_26~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_26~30 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_26~30 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_26~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_26~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_26~13_sumout  = SUM(( \Add8~9_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_26~30_cout  ))
// \Mod1|auto_generated|divider|divider|op_26~14  = CARRY(( \Add8~9_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_26~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_26~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_26~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_26~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_26~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_26~13 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_26~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_26~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_26~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_25~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_25~1_sumout  & (\Add8~13_sumout )) 
// ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_26~14  ))
// \Mod1|auto_generated|divider|divider|op_26~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_25~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_25~1_sumout  & (\Add8~13_sumout )) ) + 
// ( GND ) + ( \Mod1|auto_generated|divider|divider|op_26~14  ))

	.dataa(gnd),
	.datab(!\Add8~13_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_25~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_26~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_26~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_26~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_26~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_26~17 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod1|auto_generated|divider|divider|op_26~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_26~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_26~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_25~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[174]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_26~18  ))
// \Mod1|auto_generated|divider|divider|op_26~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_25~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[174]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_26~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[174]~4_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_25~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_26~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_26~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_26~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_26~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_26~9 .lut_mask = 64'h00000000000005AF;
defparam \Mod1|auto_generated|divider|divider|op_26~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_26~1_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_25~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[175]~1_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_26~10  ))
// \Mod1|auto_generated|divider|divider|op_26~2  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_25~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[175]~1_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_26~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[175]~1_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_25~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_26~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_26~2 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_26~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_26~21_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_25~17_sumout )))) # (\Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[176]~11_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[176]~8_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_26~2  ))
// \Mod1|auto_generated|divider|divider|op_26~22  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_25~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_25~17_sumout )))) # (\Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[176]~11_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[176]~8_combout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_26~2  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[176]~8_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_25~17_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[176]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_26~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_26~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_26~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_26~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_26~21 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Mod1|auto_generated|divider|divider|op_26~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[177]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[177]~13_combout  = ( \Mod1|auto_generated|divider|divider|op_23~25_sumout  & ( !\Mod1|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|op_23~25_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[177]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[177]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[177]~13 .lut_mask = 64'h0000FFFF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[177]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[177]~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[177]~18_combout  = ( \Mod1|auto_generated|divider|divider|op_23~1_sumout  & ( (\Mod1|auto_generated|divider|divider|StageOut[170]~17_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[170]~14_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[170]~14_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[170]~17_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[177]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[177]~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[177]~18 .lut_mask = 64'h000000000FFF0FFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[177]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_26~26_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_25~1_sumout  & (\Mod1|auto_generated|divider|divider|op_25~29_sumout )) # (\Mod1|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[177]~18_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[177]~13_combout )))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_26~22  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_25~29_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[177]~13_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[177]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_26~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h000000000000535F;
defparam \Mod1|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_26~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_26~5_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_26~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_26~5 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_26~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N6
cyclonev_lcell_comb \localY[4]~0 (
// Equation(s):
// \localY[4]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (\always7~0_combout  & !\Mod1|auto_generated|divider|divider|StageOut[190]~12_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( 
// (\always7~0_combout  & \Mod1|auto_generated|divider|divider|op_26~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\always7~0_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[190]~12_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_26~21_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\localY[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \localY[4]~0 .extended_lut = "off";
defparam \localY[4]~0 .lut_mask = 64'h0033003330303030;
defparam \localY[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[188]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[188]~5_combout  = ( \Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[174]~4_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_25~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_25~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[174]~4_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[188]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[188]~5 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[188]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y8_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[187]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[187]~7_combout  = ( \Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( \Add8~13_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_25~13_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_25~13_sumout ),
	.datac(!\Add8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[187]~7 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[187]~7 .lut_mask = 64'h333333330F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[187]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N30
cyclonev_lcell_comb \Equal99~0 (
// Equation(s):
// \Equal99~0_combout  = ( \Mod1|auto_generated|divider|divider|op_26~9_sumout  & ( \Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (\always7~0_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[188]~5_combout ))) ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_26~9_sumout  & ( \Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (\always7~0_combout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[188]~5_combout ))) ) ) ) # ( \Mod1|auto_generated|divider|divider|op_26~9_sumout  & ( !\Mod1|auto_generated|divider|divider|op_26~5_sumout  & 
// ( \always7~0_combout  ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_26~9_sumout  & ( !\Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (\always7~0_combout  & \Mod1|auto_generated|divider|divider|op_26~17_sumout ) ) ) )

	.dataa(!\always7~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_26~17_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ),
	.datae(!\Mod1|auto_generated|divider|divider|op_26~9_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal99~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal99~0 .extended_lut = "off";
defparam \Equal99~0 .lut_mask = 64'h1111555505550555;
defparam \Equal99~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N42
cyclonev_lcell_comb \localY[0]~2 (
// Equation(s):
// \localY[0]~2_combout  = ( \Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (\always7~0_combout  & \Add8~9_sumout ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (\Mod1|auto_generated|divider|divider|op_26~13_sumout  & 
// \always7~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_26~13_sumout ),
	.datac(!\always7~0_combout ),
	.datad(!\Add8~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\localY[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \localY[0]~2 .extended_lut = "off";
defparam \localY[0]~2 .lut_mask = 64'h03030303000F000F;
defparam \localY[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[189]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[189]~2_combout  = ( \Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[175]~1_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_25~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_25~5_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_25~5_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[175]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_25~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[189]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[189]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[189]~2 .lut_mask = 64'h555555550F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[189]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[189]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[189]~3_combout  = ( \Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[189]~2_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_26~1_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[189]~2_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[189]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[189]~3 .lut_mask = 64'h5555555500FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[189]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N48
cyclonev_lcell_comb \Equal99~1 (
// Equation(s):
// \Equal99~1_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[189]~3_combout  & ( (\localY[4]~0_combout  & (!\Equal99~0_combout  & (\always7~0_combout  & \localY[0]~2_combout ))) ) )

	.dataa(!\localY[4]~0_combout ),
	.datab(!\Equal99~0_combout ),
	.datac(!\always7~0_combout ),
	.datad(!\localY[0]~2_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal99~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal99~1 .extended_lut = "off";
defparam \Equal99~1 .lut_mask = 64'h0000000000040004;
defparam \Equal99~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_18~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_18~5_sumout  = SUM(( \Add7~29_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_18~6  = CARRY(( \Add7~29_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|op_18~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_18~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_18~6 ),
	.shareout(\Mod0|auto_generated|divider|divider|op_18~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_18~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_18~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod0|auto_generated|divider|divider|op_18~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_18~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_18~9_sumout  = SUM(( \Add7~33_sumout  ) + ( \Mod0|auto_generated|divider|divider|op_18~7  ) + ( \Mod0|auto_generated|divider|divider|op_18~6  ))
// \Mod0|auto_generated|divider|divider|op_18~10  = CARRY(( \Add7~33_sumout  ) + ( \Mod0|auto_generated|divider|divider|op_18~7  ) + ( \Mod0|auto_generated|divider|divider|op_18~6  ))
// \Mod0|auto_generated|divider|divider|op_18~11  = SHARE(GND)

	.dataa(!\Add7~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_18~6 ),
	.sharein(\Mod0|auto_generated|divider|divider|op_18~7 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_18~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_18~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|op_18~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_18~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_18~9 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_18~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_18~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_18~13_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|op_18~11  ) + ( \Mod0|auto_generated|divider|divider|op_18~10  ))
// \Mod0|auto_generated|divider|divider|op_18~14  = CARRY(( VCC ) + ( \Mod0|auto_generated|divider|divider|op_18~11  ) + ( \Mod0|auto_generated|divider|divider|op_18~10  ))
// \Mod0|auto_generated|divider|divider|op_18~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_18~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|op_18~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_18~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|op_18~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_18~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_18~13 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_18~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_18~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_18~21_sumout  = SUM(( \Add7~33_sumout  ) + ( \Mod0|auto_generated|divider|divider|op_18~15  ) + ( \Mod0|auto_generated|divider|divider|op_18~14  ))
// \Mod0|auto_generated|divider|divider|op_18~22  = CARRY(( \Add7~33_sumout  ) + ( \Mod0|auto_generated|divider|divider|op_18~15  ) + ( \Mod0|auto_generated|divider|divider|op_18~14  ))
// \Mod0|auto_generated|divider|divider|op_18~23  = SHARE(GND)

	.dataa(!\Add7~33_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_18~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|op_18~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_18~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_18~22 ),
	.shareout(\Mod0|auto_generated|divider|divider|op_18~23 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_18~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_18~21 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_18~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_18~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_18~17_sumout  = SUM(( \Add7~33_sumout  ) + ( \Mod0|auto_generated|divider|divider|op_18~23  ) + ( \Mod0|auto_generated|divider|divider|op_18~22  ))
// \Mod0|auto_generated|divider|divider|op_18~18  = CARRY(( \Add7~33_sumout  ) + ( \Mod0|auto_generated|divider|divider|op_18~23  ) + ( \Mod0|auto_generated|divider|divider|op_18~22  ))
// \Mod0|auto_generated|divider|divider|op_18~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_18~22 ),
	.sharein(\Mod0|auto_generated|divider|divider|op_18~23 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_18~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_18~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|op_18~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_18~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_18~17 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_18~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_18~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_18~1_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|op_18~19  ) + ( \Mod0|auto_generated|divider|divider|op_18~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_18~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|op_18~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_18~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_18~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_18~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[147]~39 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[147]~39_combout  = ( \Mod0|auto_generated|divider|divider|op_18~21_sumout  & ( !\Mod0|auto_generated|divider|divider|op_18~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_18~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[147]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[147]~39 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[147]~39 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[147]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[145]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[145]~37_combout  = ( !\Mod0|auto_generated|divider|divider|op_18~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_18~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_18~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[145]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[145]~37 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[145]~37 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[145]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[145]~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[145]~38_combout  = ( \Mod0|auto_generated|divider|divider|op_18~1_sumout  & ( \Add7~33_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[145]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[145]~38 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[145]~38 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[145]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_19~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_19~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_19~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_19~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_19~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_19~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_19~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_19~5_sumout  = SUM(( \Add7~25_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_19~26_cout  ))
// \Mod0|auto_generated|divider|divider|op_19~6  = CARRY(( \Add7~25_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_19~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_19~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_19~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_19~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_19~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_19~5 .lut_mask = 64'h00000000000000FF;
defparam \Mod0|auto_generated|divider|divider|op_19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_19~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_19~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_18~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\Add7~29_sumout )) ) 
// + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_19~6  ))
// \Mod0|auto_generated|divider|divider|op_19~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_18~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\Add7~29_sumout )) ) + ( 
// GND ) + ( \Mod0|auto_generated|divider|divider|op_19~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\Add7~29_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_18~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_19~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_19~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_19~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_19~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_19~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_19~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_19~13_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[145]~38_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[145]~37_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_19~10 
//  ))
// \Mod0|auto_generated|divider|divider|op_19~14  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[145]~38_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[145]~37_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_19~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[145]~37_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[145]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_19~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_19~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_19~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_19~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_19~13 .lut_mask = 64'h0000000000000FFF;
defparam \Mod0|auto_generated|divider|divider|op_19~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_19~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_19~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & \Mod0|auto_generated|divider|divider|op_18~13_sumout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_19~14  ))
// \Mod0|auto_generated|divider|divider|op_19~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & \Mod0|auto_generated|divider|divider|op_18~13_sumout ) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_19~14  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_19~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_19~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_19~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_19~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_19~17 .lut_mask = 64'h0000FFFF000000CC;
defparam \Mod0|auto_generated|divider|divider|op_19~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_19~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_19~29_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_18~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\Add7~33_sumout )) 
// ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_19~18  ))
// \Mod0|auto_generated|divider|divider|op_19~30  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_18~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\Add7~33_sumout )) ) + 
// ( GND ) + ( \Mod0|auto_generated|divider|divider|op_19~18  ))

	.dataa(!\Add7~33_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_18~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_19~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_19~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_19~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_19~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_19~29 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Mod0|auto_generated|divider|divider|op_19~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_19~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_19~22_cout  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_18~17_sumout ))) # (\Mod0|auto_generated|divider|divider|op_18~1_sumout  & 
// (\Add7~33_sumout )) ) + ( \Mod0|auto_generated|divider|divider|op_19~30  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\Add7~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_18~17_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_19~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_19~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_19~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_19~22 .lut_mask = 64'h0000FC300000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_19~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_19~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_19~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_19~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_19~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_19~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_19~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[145]~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[145]~32_combout  = ( \Add7~33_sumout  & ( (\Mod0|auto_generated|divider|divider|op_18~9_sumout ) # (\Mod0|auto_generated|divider|divider|op_18~1_sumout ) ) ) # ( !\Add7~33_sumout  & ( 
// (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & \Mod0|auto_generated|divider|divider|op_18~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_18~9_sumout ),
	.datae(gnd),
	.dataf(!\Add7~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[145]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[145]~32 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[145]~32 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[145]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[144]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[144]~26_combout  = ( \Add7~29_sumout  & ( (\Mod0|auto_generated|divider|divider|op_18~5_sumout ) # (\Mod0|auto_generated|divider|divider|op_18~1_sumout ) ) ) # ( !\Add7~29_sumout  & ( 
// (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & \Mod0|auto_generated|divider|divider|op_18~5_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_18~5_sumout ),
	.datae(gnd),
	.dataf(!\Add7~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[144]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[144]~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[144]~26 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[144]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_20~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_20~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_20~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_20~30 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_20~30 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_20~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_20~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_20~5_sumout  = SUM(( \Add7~21_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_20~30_cout  ))
// \Mod0|auto_generated|divider|divider|op_20~6  = CARRY(( \Add7~21_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_20~30_cout  ))

	.dataa(!\Add7~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_20~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_20~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_20~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_20~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_20~5 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_20~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_20~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_19~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_19~1_sumout  & (\Add7~25_sumout )) ) 
// + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_20~6  ))
// \Mod0|auto_generated|divider|divider|op_20~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_19~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_19~1_sumout  & (\Add7~25_sumout )) ) + ( 
// GND ) + ( \Mod0|auto_generated|divider|divider|op_20~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\Add7~25_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_19~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_20~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_20~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_20~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_20~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_20~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod0|auto_generated|divider|divider|op_20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_20~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_20~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_19~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[144]~26_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_20~10  ))
// \Mod0|auto_generated|divider|divider|op_20~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_19~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[144]~26_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_20~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[144]~26_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_19~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_20~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_20~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_20~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_20~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_20~13 .lut_mask = 64'h0000000000001B1B;
defparam \Mod0|auto_generated|divider|divider|op_20~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_20~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_20~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_19~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[145]~32_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_20~14  ))
// \Mod0|auto_generated|divider|divider|op_20~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_19~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_19~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[145]~32_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_20~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[145]~32_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_19~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_20~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_20~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_20~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_20~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_20~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod0|auto_generated|divider|divider|op_20~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_20~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_20~21_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_19~17_sumout )))) # (\Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\Mod0|auto_generated|divider|divider|op_18~13_sumout ))) ) + ( \Mod0|auto_generated|divider|divider|op_20~18  ))
// \Mod0|auto_generated|divider|divider|op_20~22  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_19~17_sumout )))) # (\Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & (\Mod0|auto_generated|divider|divider|op_18~13_sumout ))) ) + ( \Mod0|auto_generated|divider|divider|op_20~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_19~17_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_20~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_20~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_20~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_20~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_20~21 .lut_mask = 64'h0000FB5100000000;
defparam \Mod0|auto_generated|divider|divider|op_20~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_20~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_20~26_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_19~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_19~29_sumout )))) # (\Mod0|auto_generated|divider|divider|op_19~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[145]~38_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[147]~39_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_20~22  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[147]~39_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_19~29_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[145]~38_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_20~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_20~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_20~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_20~26 .lut_mask = 64'h000000000000353F;
defparam \Mod0|auto_generated|divider|divider|op_20~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_20~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_20~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_20~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_20~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_20~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_20~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[159]~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[159]~30_combout  = ( \Mod0|auto_generated|divider|divider|op_20~17_sumout  & ( !\Mod0|auto_generated|divider|divider|op_20~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_20~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[159]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[159]~30 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[159]~30 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod0|auto_generated|divider|divider|StageOut[159]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[152]~31 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[152]~31_combout  = ( \Mod0|auto_generated|divider|divider|op_19~13_sumout  & ( !\Mod0|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_19~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[152]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[152]~31 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[152]~31 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[152]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[152]~33 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[152]~33_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[145]~32_combout  & ( \Mod0|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[145]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[152]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[152]~33 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[152]~33 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[152]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y12_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[151]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[151]~27_combout  = ( \Mod0|auto_generated|divider|divider|op_19~9_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_19~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[144]~26_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_19~9_sumout  & ( (\Mod0|auto_generated|divider|divider|op_19~1_sumout  & \Mod0|auto_generated|divider|divider|StageOut[144]~26_combout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[144]~26_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_19~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[151]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[151]~27 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[151]~27 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[151]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[150]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[150]~20_combout  = ( \Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( \Add7~25_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( 
// \Mod0|auto_generated|divider|divider|op_19~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~25_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_19~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[150]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[150]~20 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[150]~20 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[150]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_21~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_21~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_21~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_21~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_21~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~5_sumout  = SUM(( \Add7~17_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_21~14_cout  ))
// \Mod0|auto_generated|divider|divider|op_21~6  = CARRY(( \Add7~17_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_21~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_21~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_21~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_21~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_21~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_20~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\Add7~21_sumout )) 
// ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_21~6  ))
// \Mod0|auto_generated|divider|divider|op_21~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_20~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_20~1_sumout  & (\Add7~21_sumout )) ) + ( 
// GND ) + ( \Mod0|auto_generated|divider|divider|op_21~6  ))

	.dataa(!\Add7~21_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_20~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_21~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_21~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_21~17 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Mod0|auto_generated|divider|divider|op_21~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_21~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~21_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_20~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[150]~20_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_21~18  ))
// \Mod0|auto_generated|divider|divider|op_21~22  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_20~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[150]~20_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_21~18  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[150]~20_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_20~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_21~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_21~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_21~21 .lut_mask = 64'h00000000000003CF;
defparam \Mod0|auto_generated|divider|divider|op_21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_21~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~25_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_20~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[151]~27_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_21~22  ))
// \Mod0|auto_generated|divider|divider|op_21~26  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_20~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_20~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[151]~27_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_21~22  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[151]~27_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_21~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_21~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_21~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_21~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~29_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_20~17_sumout )))) # (\Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[152]~33_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[152]~31_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_21~26  ))
// \Mod0|auto_generated|divider|divider|op_21~30  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_20~17_sumout )))) # (\Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[152]~33_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[152]~31_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_21~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[152]~31_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_20~17_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[152]~33_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_21~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_21~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_21~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_21~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Mod0|auto_generated|divider|divider|op_21~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[153]~35 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[153]~35_combout  = ( \Mod0|auto_generated|divider|divider|op_19~17_sumout  & ( !\Mod0|auto_generated|divider|divider|op_19~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_19~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[153]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[153]~35 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[153]~35 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[153]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[153]~36 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[153]~36_combout  = ( \Mod0|auto_generated|divider|divider|op_19~1_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_18~1_sumout  & \Mod0|auto_generated|divider|divider|op_18~13_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_18~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_18~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_19~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[153]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[153]~36 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[153]~36 .lut_mask = 64'h000000000C0C0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[153]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_21~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~10_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_20~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_20~21_sumout )))) # (\Mod0|auto_generated|divider|divider|op_20~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[153]~36_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[153]~35_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_21~30  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[153]~35_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_20~21_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[153]~36_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_21~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_21~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_21~10 .lut_mask = 64'h0000000000001D3F;
defparam \Mod0|auto_generated|divider|divider|op_21~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_21~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_21~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_21~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_21~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_21~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_21~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[159]~34 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[159]~34_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[152]~33_combout  & ( \Mod0|auto_generated|divider|divider|op_20~1_sumout  ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[152]~33_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[152]~31_combout  & \Mod0|auto_generated|divider|divider|op_20~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[152]~31_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[152]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[159]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[159]~34 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[159]~34 .lut_mask = 64'h000F000F00FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[159]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[158]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[158]~25_combout  = (!\Mod0|auto_generated|divider|divider|op_20~1_sumout  & \Mod0|auto_generated|divider|divider|op_20~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_20~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[158]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[158]~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[158]~25 .lut_mask = 64'h00F000F000F000F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[158]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[158]~28 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[158]~28_combout  = (\Mod0|auto_generated|divider|divider|op_20~1_sumout  & \Mod0|auto_generated|divider|divider|StageOut[151]~27_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[151]~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[158]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[158]~28 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[158]~28 .lut_mask = 64'h000F000F000F000F;
defparam \Mod0|auto_generated|divider|divider|StageOut[158]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[157]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[157]~21_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[150]~20_combout  & ( (\Mod0|auto_generated|divider|divider|op_20~1_sumout ) # (\Mod0|auto_generated|divider|divider|op_20~9_sumout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[150]~20_combout  & ( (\Mod0|auto_generated|divider|divider|op_20~9_sumout  & !\Mod0|auto_generated|divider|divider|op_20~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_20~9_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[150]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[157]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[157]~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[157]~21 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[157]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[156]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[156]~14_combout  = ( \Mod0|auto_generated|divider|divider|op_20~5_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_20~1_sumout ) # (\Add7~21_sumout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_20~5_sumout  & ( (\Add7~21_sumout  & \Mod0|auto_generated|divider|divider|op_20~1_sumout ) ) )

	.dataa(!\Add7~21_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_20~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_20~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[156]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[156]~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[156]~14 .lut_mask = 64'h00550055FF55FF55;
defparam \Mod0|auto_generated|divider|divider|StageOut[156]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_22~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_22~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_22~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_22~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_22~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_22~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_22~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_22~5_sumout  = SUM(( \Add7~5_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_22~18_cout  ))
// \Mod0|auto_generated|divider|divider|op_22~6  = CARRY(( \Add7~5_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_22~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_22~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_22~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_22~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_22~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_22~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_22~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_22~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_22~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_21~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_21~1_sumout  & (\Add7~17_sumout )) ) 
// + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_22~6  ))
// \Mod0|auto_generated|divider|divider|op_22~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_21~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_21~1_sumout  & (\Add7~17_sumout )) ) + ( 
// GND ) + ( \Mod0|auto_generated|divider|divider|op_22~6  ))

	.dataa(gnd),
	.datab(!\Add7~17_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_22~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_22~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_22~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_22~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_22~9 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod0|auto_generated|divider|divider|op_22~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_22~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_22~21_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_21~17_sumout ))) # (\Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[156]~14_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_22~10  ))
// \Mod0|auto_generated|divider|divider|op_22~22  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_21~17_sumout ))) # (\Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[156]~14_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_22~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[156]~14_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_21~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_22~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_22~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_22~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_22~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_22~21 .lut_mask = 64'h00000000000005AF;
defparam \Mod0|auto_generated|divider|divider|op_22~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_22~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_22~25_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_21~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[157]~21_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_22~22  ))
// \Mod0|auto_generated|divider|divider|op_22~26  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_21~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_21~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[157]~21_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_22~22  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[157]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_21~21_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_22~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_22~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_22~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_22~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_22~25 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_22~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_22~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_22~29_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_21~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[158]~28_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[158]~25_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_22~26  ))
// \Mod0|auto_generated|divider|divider|op_22~30  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_21~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[158]~28_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[158]~25_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_22~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[158]~25_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_21~25_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[158]~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_22~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_22~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_22~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_22~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_22~29 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Mod0|auto_generated|divider|divider|op_22~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_22~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_22~14_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_21~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_21~29_sumout )))) # (\Mod0|auto_generated|divider|divider|op_21~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[159]~34_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[159]~30_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_22~30  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[159]~30_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_21~29_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[159]~34_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_22~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_22~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_22~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_22~14 .lut_mask = 64'h000000000000353F;
defparam \Mod0|auto_generated|divider|divider|op_22~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_22~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_22~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_22~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_22~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_22~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_22~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[171]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[171]~18_combout  = (!\Mod0|auto_generated|divider|divider|op_22~1_sumout  & \Mod0|auto_generated|divider|divider|op_22~25_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_22~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[171]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[171]~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[171]~18 .lut_mask = 64'h00F000F000F000F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[171]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[164]~19 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[164]~19_combout  = ( \Mod0|auto_generated|divider|divider|op_21~21_sumout  & ( !\Mod0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_21~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[164]~19 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[164]~19 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod0|auto_generated|divider|divider|StageOut[164]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[164]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[164]~22_combout  = ( \Mod0|auto_generated|divider|divider|op_21~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[157]~21_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[157]~21_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[164]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[164]~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[164]~22 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[164]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[163]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[163]~15_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[156]~14_combout  & ( \Mod0|auto_generated|divider|divider|op_21~1_sumout  ) ) # ( 
// \Mod0|auto_generated|divider|divider|StageOut[156]~14_combout  & ( !\Mod0|auto_generated|divider|divider|op_21~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_21~17_sumout  ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[156]~14_combout  & 
// ( !\Mod0|auto_generated|divider|divider|op_21~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_21~17_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_21~17_sumout ),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[156]~14_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[163]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[163]~15 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[163]~15 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[163]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[162]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[162]~8_combout  = ( \Mod0|auto_generated|divider|divider|op_21~1_sumout  & ( \Add7~17_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|op_21~1_sumout  & ( 
// \Mod0|auto_generated|divider|divider|op_21~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Add7~17_sumout ),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_21~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[162]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[162]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[162]~8 .lut_mask = 64'h00FF00FF33333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[162]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_23~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_23~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_23~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_23~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_23~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~9_sumout  = SUM(( \Add7~9_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_23~22_cout  ))
// \Mod0|auto_generated|divider|divider|op_23~10  = CARRY(( \Add7~9_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_23~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_23~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_23~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_23~9 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_23~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_23~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~5_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_22~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\Add7~5_sumout )) ) 
// + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_23~10  ))
// \Mod0|auto_generated|divider|divider|op_23~6  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_22~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_22~1_sumout  & (\Add7~5_sumout )) ) + ( 
// GND ) + ( \Mod0|auto_generated|divider|divider|op_23~10  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Add7~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_22~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_23~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_23~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_23~5 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_23~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_23~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_22~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[162]~8_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_23~6  ))
// \Mod0|auto_generated|divider|divider|op_23~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_22~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[162]~8_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_23~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[162]~8_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_22~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_23~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_23~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_23~13 .lut_mask = 64'h0000000000001D1D;
defparam \Mod0|auto_generated|divider|divider|op_23~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_23~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~25_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_22~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[163]~15_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_23~14  ))
// \Mod0|auto_generated|divider|divider|op_23~26  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_22~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_22~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[163]~15_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_23~14  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[163]~15_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_22~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_23~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_23~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_23~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_23~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_23~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~29_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_22~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[164]~22_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_23~26  ))
// \Mod0|auto_generated|divider|divider|op_23~30  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_22~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[164]~22_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_23~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_22~25_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[164]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_23~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_23~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_23~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_23~29 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Mod0|auto_generated|divider|divider|op_23~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[165]~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[165]~24_combout  = ( \Mod0|auto_generated|divider|divider|op_21~25_sumout  & ( !\Mod0|auto_generated|divider|divider|op_21~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_21~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[165]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[165]~24 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[165]~24 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[165]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y12_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[165]~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[165]~29_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[158]~25_combout  & ( \Mod0|auto_generated|divider|divider|op_21~1_sumout  ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[158]~25_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[158]~28_combout  & \Mod0|auto_generated|divider|divider|op_21~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[158]~28_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_21~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[158]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[165]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[165]~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[165]~29 .lut_mask = 64'h000F000F00FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[165]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_23~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~18_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_22~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_22~29_sumout )))) # (\Mod0|auto_generated|divider|divider|op_22~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[165]~29_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[165]~24_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_23~30  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[165]~24_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_22~29_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[165]~29_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_23~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_23~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_23~18 .lut_mask = 64'h0000000000001D3F;
defparam \Mod0|auto_generated|divider|divider|op_23~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_23~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_23~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_23~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_23~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_23~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_23~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y12_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[171]~23 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[171]~23_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[164]~19_combout  & ( \Mod0|auto_generated|divider|divider|op_22~1_sumout  ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[164]~19_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[164]~22_combout  & \Mod0|auto_generated|divider|divider|op_22~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[164]~22_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[164]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[171]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[171]~23 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[171]~23 .lut_mask = 64'h000F000F00FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[171]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[170]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[170]~13_combout  = ( \Mod0|auto_generated|divider|divider|op_22~21_sumout  & ( !\Mod0|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_22~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[170]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[170]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[170]~13 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[170]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[170]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[170]~16_combout  = ( \Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[163]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[163]~15_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[170]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[170]~16 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[170]~16 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[170]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[169]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[169]~9_combout  = ( \Mod0|auto_generated|divider|divider|op_22~9_sumout  & ( \Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[162]~8_combout  ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_22~9_sumout  & ( \Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[162]~8_combout  ) ) ) # ( \Mod0|auto_generated|divider|divider|op_22~9_sumout  & ( 
// !\Mod0|auto_generated|divider|divider|op_22~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[162]~8_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_22~9_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[169]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[169]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[169]~9 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[169]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[168]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[168]~1_combout  = ( \Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( \Add7~5_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|op_22~1_sumout  & ( 
// \Mod0|auto_generated|divider|divider|op_22~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_22~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_22~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[168]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[168]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[168]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[168]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_25~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_25~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_25~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_25~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_25~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~13_sumout  = SUM(( \Add7~13_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_25~26_cout  ))
// \Mod0|auto_generated|divider|divider|op_25~14  = CARRY(( \Add7~13_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_25~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_25~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_25~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_25~13 .lut_mask = 64'h00000000000000FF;
defparam \Mod0|auto_generated|divider|divider|op_25~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_25~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~9_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_23~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Add7~9_sumout )) ) + ( \Mod0|auto_generated|divider|divider|op_25~14  ))
// \Mod0|auto_generated|divider|divider|op_25~10  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_23~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout  & (\Add7~9_sumout 
// )) ) + ( \Mod0|auto_generated|divider|divider|op_25~14  ))

	.dataa(gnd),
	.datab(!\Add7~9_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_23~9_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_25~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_25~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_25~9 .lut_mask = 64'h0000FC0C00000000;
defparam \Mod0|auto_generated|divider|divider|op_25~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_25~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~5_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_23~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[168]~1_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_25~10  ))
// \Mod0|auto_generated|divider|divider|op_25~6  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_23~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[168]~1_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_25~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[168]~1_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_23~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_25~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_25~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_25~5 .lut_mask = 64'h00000000000005AF;
defparam \Mod0|auto_generated|divider|divider|op_25~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_25~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_23~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[169]~9_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_25~6  ))
// \Mod0|auto_generated|divider|divider|op_25~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_23~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[169]~9_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_25~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[169]~9_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_23~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_25~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_25~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_25~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod0|auto_generated|divider|divider|op_25~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_25~29 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~29_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_23~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[170]~16_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[170]~13_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_25~18  ))
// \Mod0|auto_generated|divider|divider|op_25~30  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_23~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[170]~16_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[170]~13_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_25~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[170]~13_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_23~25_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[170]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_25~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_25~29_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_25~30 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~29 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_25~29 .lut_mask = 64'h0000FFFF00001B5F;
defparam \Mod0|auto_generated|divider|divider|op_25~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_25~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~22_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_23~29_sumout )))) # (\Mod0|auto_generated|divider|divider|op_23~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[171]~23_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[171]~18_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_25~30  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[171]~18_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_23~29_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[171]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_25~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_25~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_25~22 .lut_mask = 64'h000000000000353F;
defparam \Mod0|auto_generated|divider|divider|op_25~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_25~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_25~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_25~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_25~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_25~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_25~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[174]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[174]~4_combout  = ( \Mod0|auto_generated|divider|divider|op_23~1_sumout  & ( \Add7~9_sumout  ) ) # ( !\Mod0|auto_generated|divider|divider|op_23~1_sumout  & ( 
// \Mod0|auto_generated|divider|divider|op_23~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~9_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_23~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[174]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[174]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[174]~4 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[174]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_26~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_26~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_26~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_26~30 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_26~30 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_26~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_26~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_26~5_sumout  = SUM(( \Add7~1_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_26~30_cout  ))
// \Mod0|auto_generated|divider|divider|op_26~6  = CARRY(( \Add7~1_sumout  ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_26~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_26~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_26~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_26~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_26~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_26~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_26~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_26~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_26~17_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_25~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Add7~13_sumout )) ) + ( \Mod0|auto_generated|divider|divider|op_26~6  ))
// \Mod0|auto_generated|divider|divider|op_26~18  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_25~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Add7~13_sumout )) ) + ( \Mod0|auto_generated|divider|divider|op_26~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Add7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_25~13_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_26~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_26~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_26~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_26~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_26~17 .lut_mask = 64'h0000FC3000000000;
defparam \Mod0|auto_generated|divider|divider|op_26~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_26~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_26~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_25~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[174]~4_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_26~18  ))
// \Mod0|auto_generated|divider|divider|op_26~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_25~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[174]~4_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_26~18  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[174]~4_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_25~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_26~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_26~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_26~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_26~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_26~13 .lut_mask = 64'h00000000000003CF;
defparam \Mod0|auto_generated|divider|divider|op_26~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[177]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[177]~12_combout  = ( \Mod0|auto_generated|divider|divider|op_23~25_sumout  & ( !\Mod0|auto_generated|divider|divider|op_23~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_23~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[177]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[177]~12 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[177]~12 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Mod0|auto_generated|divider|divider|StageOut[177]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[177]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[177]~17_combout  = ( \Mod0|auto_generated|divider|divider|op_23~1_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[170]~13_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[170]~16_combout ) 
// ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[170]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[170]~13_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[177]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[177]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[177]~17 .lut_mask = 64'h0000000055FF55FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[177]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[176]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[176]~7_combout  = ( !\Mod0|auto_generated|divider|divider|op_23~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_23~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_23~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[176]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[176]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[176]~7 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[176]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y11_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[176]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[176]~10_combout  = ( \Mod0|auto_generated|divider|divider|op_23~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[169]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[169]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[176]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[176]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[176]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[176]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[175]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[175]~2_combout  = ( \Mod0|auto_generated|divider|divider|op_23~5_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_23~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[168]~1_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_23~5_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[168]~1_combout  & \Mod0|auto_generated|divider|divider|op_23~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[168]~1_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_23~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_23~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[175]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[175]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[175]~2 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[175]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_26~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_26~9_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_25~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[175]~2_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_26~14  ))
// \Mod0|auto_generated|divider|divider|op_26~10  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_25~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[175]~2_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_26~14  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[175]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_25~5_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_26~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_26~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_26~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_26~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_26~9 .lut_mask = 64'h0000FC3000000000;
defparam \Mod0|auto_generated|divider|divider|op_26~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_26~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_26~21_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_25~17_sumout )))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[176]~10_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[176]~7_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_26~10  ))
// \Mod0|auto_generated|divider|divider|op_26~22  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_25~17_sumout )))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[176]~10_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[176]~7_combout ))) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_26~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[176]~7_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_25~17_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[176]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_26~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_26~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_26~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_26~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_26~21 .lut_mask = 64'h0000FFFF00001D3F;
defparam \Mod0|auto_generated|divider|divider|op_26~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_26~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_26~26_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_25~29_sumout )))) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[177]~17_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[177]~12_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_26~22  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[177]~12_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_25~29_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[177]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_26~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_26~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_26~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_26~26 .lut_mask = 64'h0000000000001D3F;
defparam \Mod0|auto_generated|divider|divider|op_26~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_26~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_26~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_26~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_26~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_26~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_26~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[188]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[188]~5_combout  = ( \Mod0|auto_generated|divider|divider|op_25~9_sumout  & ( \Mod0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[174]~4_combout ) ) ) ) # ( !\Mod0|auto_generated|divider|divider|op_25~9_sumout  & ( \Mod0|auto_generated|divider|divider|op_26~1_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[174]~4_combout  & 
// \Mod0|auto_generated|divider|divider|op_25~1_sumout ) ) ) ) # ( \Mod0|auto_generated|divider|divider|op_25~9_sumout  & ( !\Mod0|auto_generated|divider|divider|op_26~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_26~13_sumout  ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_25~9_sumout  & ( !\Mod0|auto_generated|divider|divider|op_26~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_26~13_sumout  ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_26~13_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[174]~4_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(!\Mod0|auto_generated|divider|divider|op_25~9_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[188]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[188]~5 .lut_mask = 64'h33333333000FFF0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[188]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[189]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[189]~3_combout  = ( \Mod0|auto_generated|divider|divider|op_26~9_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_26~1_sumout ) # ((!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|op_25~5_sumout )) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\Mod0|auto_generated|divider|divider|StageOut[175]~2_combout )))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_26~9_sumout  & ( 
// (\Mod0|auto_generated|divider|divider|op_26~1_sumout  & ((!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & (\Mod0|auto_generated|divider|divider|op_25~5_sumout )) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[175]~2_combout ))))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_25~5_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[175]~2_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_26~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[189]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[189]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[189]~3 .lut_mask = 64'h04070407F4F7F4F7;
defparam \Mod0|auto_generated|divider|divider|StageOut[189]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y11_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[190]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[190]~11_combout  = ( \Mod0|auto_generated|divider|divider|op_25~17_sumout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[176]~7_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[176]~10_combout  
// & \Mod0|auto_generated|divider|divider|op_25~1_sumout )) ) ) # ( !\Mod0|auto_generated|divider|divider|op_25~17_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_25~1_sumout ) # ((!\Mod0|auto_generated|divider|divider|StageOut[176]~7_combout  & 
// !\Mod0|auto_generated|divider|divider|StageOut[176]~10_combout )) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[176]~7_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[176]~10_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_25~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[190]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[190]~11 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[190]~11 .lut_mask = 64'hFFC0FFC000C000C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[190]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N30
cyclonev_lcell_comb \localX[4]~0 (
// Equation(s):
// \localX[4]~0_combout  = ( \Mod0|auto_generated|divider|divider|op_26~21_sumout  & ( (\always7~1_combout  & ((!\Mod0|auto_generated|divider|divider|op_26~1_sumout ) # (!\Mod0|auto_generated|divider|divider|StageOut[190]~11_combout ))) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_26~21_sumout  & ( (\Mod0|auto_generated|divider|divider|op_26~1_sumout  & (\always7~1_combout  & !\Mod0|auto_generated|divider|divider|StageOut[190]~11_combout )) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\always7~1_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[190]~11_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_26~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\localX[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \localX[4]~0 .extended_lut = "off";
defparam \localX[4]~0 .lut_mask = 64'h030003000F0C0F0C;
defparam \localX[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[186]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[186]~0_combout  = ( \Mod0|auto_generated|divider|divider|op_26~5_sumout  & ( \Mod0|auto_generated|divider|divider|op_26~1_sumout  & ( \Add7~1_sumout  ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_26~5_sumout  & ( \Mod0|auto_generated|divider|divider|op_26~1_sumout  & ( \Add7~1_sumout  ) ) ) # ( \Mod0|auto_generated|divider|divider|op_26~5_sumout  & ( !\Mod0|auto_generated|divider|divider|op_26~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add7~1_sumout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_26~5_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[186]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[186]~0 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[186]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[187]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[187]~6_combout  = ( \Mod0|auto_generated|divider|divider|op_26~17_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_26~1_sumout ) # ((!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|op_25~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\Add7~13_sumout )))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_26~17_sumout  & ( 
// (\Mod0|auto_generated|divider|divider|op_26~1_sumout  & ((!\Mod0|auto_generated|divider|divider|op_25~1_sumout  & (\Mod0|auto_generated|divider|divider|op_25~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_25~1_sumout  & ((\Add7~13_sumout ))))) ) 
// )

	.dataa(!\Mod0|auto_generated|divider|divider|op_25~13_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_26~1_sumout ),
	.datac(!\Add7~13_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_25~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_26~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[187]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[187]~6 .lut_mask = 64'h11031103DDCFDDCF;
defparam \Mod0|auto_generated|divider|divider|StageOut[187]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N18
cyclonev_lcell_comb \pixelData~0 (
// Equation(s):
// \pixelData~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[186]~0_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[187]~6_combout  & ( (!\always7~1_combout  & !\localX[4]~0_combout ) ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout  & ( \Mod0|auto_generated|divider|divider|StageOut[187]~6_combout  & ( (!\always7~1_combout  & !\localX[4]~0_combout ) ) ) ) # ( \Mod0|auto_generated|divider|divider|StageOut[186]~0_combout  & 
// ( !\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout  & ( (!\always7~1_combout  & (((!\localX[4]~0_combout )))) # (\always7~1_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[189]~3_combout  & \localX[4]~0_combout ))) ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout  & ( !\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout  & ( 
// (!\localX[4]~0_combout  & ((!\always7~1_combout ) # ((!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout  & !\Mod0|auto_generated|divider|divider|StageOut[189]~3_combout )))) ) ) )

	.dataa(!\always7~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[189]~3_combout ),
	.datad(!\localX[4]~0_combout ),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~0 .extended_lut = "off";
defparam \pixelData~0 .lut_mask = 64'hEA00AA04AA00AA00;
defparam \pixelData~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N9
cyclonev_lcell_comb \always7~2 (
// Equation(s):
// \always7~2_combout  = ( \Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (\cellX[2]~4_combout  & (!\cellX[3]~3_combout  & \cellX[1]~1_combout )) ) ) # ( !\Div0|auto_generated|divider|divider|op_26~1_sumout  & ( (!\cellX[3]~3_combout  & 
// (\cellX[1]~1_combout  & (!\cellX[2]~4_combout  $ (!\always7~1_combout )))) ) )

	.dataa(!\cellX[2]~4_combout ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\always7~1_combout ),
	.datad(!\cellX[1]~1_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~2 .extended_lut = "off";
defparam \always7~2 .lut_mask = 64'h0048004800440044;
defparam \always7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N15
cyclonev_lcell_comb \always7~3 (
// Equation(s):
// \always7~3_combout  = ( \cellY[2]~2_combout  & ( (!\cellY[3]~4_combout  & (\cellY[1]~3_combout  & ((\Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\cellY[1]~1_combout )))) ) ) # ( !\cellY[2]~2_combout  & ( (!\cellY[3]~4_combout  & 
// (!\cellY[1]~1_combout  & (!\Div1|auto_generated|divider|divider|op_26~1_sumout  & \cellY[1]~3_combout ))) ) )

	.dataa(!\cellY[3]~4_combout ),
	.datab(!\cellY[1]~1_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\cellY[1]~3_combout ),
	.datae(gnd),
	.dataf(!\cellY[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~3 .extended_lut = "off";
defparam \always7~3 .lut_mask = 64'h00800080002A002A;
defparam \always7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N24
cyclonev_lcell_comb \Equal96~0 (
// Equation(s):
// \Equal96~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[189]~3_combout  & ( !\localX[4]~0_combout  & ( !\always7~1_combout  ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[189]~3_combout  & ( !\localX[4]~0_combout  & ( 
// (!\always7~1_combout ) # ((!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout  & !\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ))) ) ) )

	.dataa(!\always7~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[189]~3_combout ),
	.dataf(!\localX[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal96~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal96~0 .extended_lut = "off";
defparam \Equal96~0 .lut_mask = 64'hEAAAAAAA00000000;
defparam \Equal96~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N0
cyclonev_lcell_comb \Equal98~0 (
// Equation(s):
// \Equal98~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[189]~2_combout  & ( \Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( \always7~0_combout  ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[189]~2_combout  & ( 
// \Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (\always7~0_combout  & \Add8~9_sumout ) ) ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[189]~2_combout  & ( !\Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (\always7~0_combout  & 
// ((\Mod1|auto_generated|divider|divider|op_26~13_sumout ) # (\Mod1|auto_generated|divider|divider|op_26~1_sumout ))) ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[189]~2_combout  & ( !\Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( 
// (\always7~0_combout  & ((\Mod1|auto_generated|divider|divider|op_26~13_sumout ) # (\Mod1|auto_generated|divider|divider|op_26~1_sumout ))) ) ) )

	.dataa(!\always7~0_combout ),
	.datab(!\Add8~9_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_26~13_sumout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[189]~2_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal98~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal98~0 .extended_lut = "off";
defparam \Equal98~0 .lut_mask = 64'h0555055511115555;
defparam \Equal98~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N36
cyclonev_lcell_comb \always7~4 (
// Equation(s):
// \always7~4_combout  = ( \Equal98~0_combout  & ( \Equal99~0_combout  & ( (\always7~2_combout  & \Equal96~0_combout ) ) ) ) # ( !\Equal98~0_combout  & ( \Equal99~0_combout  & ( (\always7~2_combout  & \Equal96~0_combout ) ) ) ) # ( \Equal98~0_combout  & ( 
// !\Equal99~0_combout  & ( (\always7~2_combout  & \Equal96~0_combout ) ) ) ) # ( !\Equal98~0_combout  & ( !\Equal99~0_combout  & ( (!\localY[4]~0_combout  & (((\always7~2_combout  & \Equal96~0_combout )) # (\always7~3_combout ))) # (\localY[4]~0_combout  & 
// (\always7~2_combout  & ((\Equal96~0_combout )))) ) ) )

	.dataa(!\localY[4]~0_combout ),
	.datab(!\always7~2_combout ),
	.datac(!\always7~3_combout ),
	.datad(!\Equal96~0_combout ),
	.datae(!\Equal98~0_combout ),
	.dataf(!\Equal99~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always7~4 .extended_lut = "off";
defparam \always7~4 .lut_mask = 64'h0A3B003300330033;
defparam \always7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N51
cyclonev_lcell_comb \Equal98~1 (
// Equation(s):
// \Equal98~1_combout  = ( !\Equal99~0_combout  & ( (!\localY[4]~0_combout  & !\Equal98~0_combout ) ) )

	.dataa(!\localY[4]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal98~0_combout ),
	.datae(gnd),
	.dataf(!\Equal99~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal98~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal98~1 .extended_lut = "off";
defparam \Equal98~1 .lut_mask = 64'hAA00AA0000000000;
defparam \Equal98~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N18
cyclonev_lcell_comb \pixelData~1 (
// Equation(s):
// \pixelData~1_combout  = ( \always7~4_combout  & ( \Equal98~1_combout  & ( (!\always7~8_combout  & !\always7~5_combout ) ) ) ) # ( !\always7~4_combout  & ( \Equal98~1_combout  & ( (!\always7~8_combout ) # (\always7~5_combout ) ) ) ) # ( \always7~4_combout  
// & ( !\Equal98~1_combout  & ( (!\always7~8_combout  & !\always7~5_combout ) ) ) ) # ( !\always7~4_combout  & ( !\Equal98~1_combout  & ( (!\always7~8_combout ) # ((\always7~5_combout  & ((\pixelData~0_combout ) # (\Equal99~1_combout )))) ) ) )

	.dataa(!\always7~8_combout ),
	.datab(!\always7~5_combout ),
	.datac(!\Equal99~1_combout ),
	.datad(!\pixelData~0_combout ),
	.datae(!\always7~4_combout ),
	.dataf(!\Equal98~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~1 .extended_lut = "off";
defparam \pixelData~1 .lut_mask = 64'hABBB8888BBBB8888;
defparam \pixelData~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N51
cyclonev_lcell_comb \Add10~0 (
// Equation(s):
// \Add10~0_combout  = ( \Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (!\Add8~9_sumout  & !\Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( 
// (!\Mod1|auto_generated|divider|divider|op_26~17_sumout  & !\Mod1|auto_generated|divider|divider|op_26~13_sumout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_26~17_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_26~13_sumout ),
	.datac(!\Add8~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add10~0 .extended_lut = "off";
defparam \Add10~0 .lut_mask = 64'h88888888F000F000;
defparam \Add10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[188]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[188]~6_combout  = ( \Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[188]~5_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_26~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_26~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[188]~6 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[188]~6 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mod1|auto_generated|divider|divider|StageOut[188]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N6
cyclonev_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = ( !\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout  & ( \localX[4]~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout  & 
// !\Mod0|auto_generated|divider|divider|StageOut[189]~3_combout )) ) ) ) # ( \Mod0|auto_generated|divider|divider|StageOut[187]~6_combout  & ( !\localX[4]~0_combout  & ( (\always7~1_combout  & \Mod0|auto_generated|divider|divider|StageOut[189]~3_combout ) ) 
// ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout  & ( !\localX[4]~0_combout  & ( (\always7~1_combout  & (\Mod0|auto_generated|divider|divider|StageOut[189]~3_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ) 
// # (\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout )))) ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.datab(!\always7~1_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[189]~3_combout ),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ),
	.dataf(!\localX[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~0 .extended_lut = "off";
defparam \always5~0 .lut_mask = 64'h00130033A0000000;
defparam \always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N48
cyclonev_lcell_comb \always5~1 (
// Equation(s):
// \always5~1_combout  = ( \localY[4]~0_combout  & ( \always5~0_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout  & (\Add10~0_combout  & !\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout )) ) ) ) # ( 
// !\localY[4]~0_combout  & ( \always5~0_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout  & (\always7~0_combout  & ((!\Add10~0_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout )))) ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout ),
	.datab(!\always7~0_combout ),
	.datac(!\Add10~0_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout ),
	.datae(!\localY[4]~0_combout ),
	.dataf(!\always5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~1 .extended_lut = "off";
defparam \always5~1 .lut_mask = 64'h0000000010110A00;
defparam \always5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N18
cyclonev_lcell_comb \font_x[2]~4 (
// Equation(s):
// \font_x[2]~4_combout  = ( \always5~0_combout  & ( (!\always7~1_combout ) # (!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout  $ (((\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.datad(!\always7~1_combout ),
	.datae(gnd),
	.dataf(!\always5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_x[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_x[2]~4 .extended_lut = "off";
defparam \font_x[2]~4 .lut_mask = 64'h00000000FF87FF87;
defparam \font_x[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N51
cyclonev_lcell_comb \font_x[2]~1 (
// Equation(s):
// \font_x[2]~1_combout  = ( \localY[4]~0_combout  & ( \font_x[2]~4_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout  & \Add10~0_combout )) ) ) ) # ( 
// !\localY[4]~0_combout  & ( \font_x[2]~4_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout  & (\always7~0_combout  & ((!\Add10~0_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout )))) ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout ),
	.datab(!\always7~0_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout ),
	.datad(!\Add10~0_combout ),
	.datae(!\localY[4]~0_combout ),
	.dataf(!\font_x[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_x[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_x[2]~1 .extended_lut = "off";
defparam \font_x[2]~1 .lut_mask = 64'h00000000110100A0;
defparam \font_x[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N12
cyclonev_lcell_comb \Mux499~3 (
// Equation(s):
// \Mux499~3_combout  = ( !\cellX[3]~3_combout  & ( \cellY[3]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cellY[3]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cellX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~3 .extended_lut = "off";
defparam \Mux499~3 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mux499~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N54
cyclonev_lcell_comb \Mux496~0 (
// Equation(s):
// \Mux496~0_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[8][3][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[8][1][3]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[8][2][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[8][0][3]~q  ) ) )

	.dataa(!\sudokuBoard[8][1][3]~q ),
	.datab(!\sudokuBoard[8][2][3]~q ),
	.datac(!\sudokuBoard[8][0][3]~q ),
	.datad(!\sudokuBoard[8][3][3]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~0 .extended_lut = "off";
defparam \Mux496~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux496~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N6
cyclonev_lcell_comb \Mux499~2 (
// Equation(s):
// \Mux499~2_combout  = ( \cellX[2]~4_combout  & ( \cellY[3]~4_combout  ) ) # ( !\cellX[2]~4_combout  & ( (\cellX[3]~3_combout  & \cellY[3]~4_combout ) ) )

	.dataa(gnd),
	.datab(!\cellX[3]~3_combout ),
	.datac(gnd),
	.datad(!\cellY[3]~4_combout ),
	.datae(gnd),
	.dataf(!\cellX[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~2 .extended_lut = "off";
defparam \Mux499~2 .lut_mask = 64'h0033003300FF00FF;
defparam \Mux499~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N30
cyclonev_lcell_comb \Mux496~1 (
// Equation(s):
// \Mux496~1_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[8][7][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[8][5][3]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[8][6][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[8][4][3]~q  ) ) )

	.dataa(!\sudokuBoard[8][5][3]~q ),
	.datab(!\sudokuBoard[8][7][3]~q ),
	.datac(!\sudokuBoard[8][4][3]~q ),
	.datad(!\sudokuBoard[8][6][3]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~1 .extended_lut = "off";
defparam \Mux496~1 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux496~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N24
cyclonev_lcell_comb \Mux496~17 (
// Equation(s):
// \Mux496~17_combout  = ( \cellY[1]~3_combout  & ( \cellY[2]~2_combout  & ( \sudokuBoard[6][8][3]~q  ) ) ) # ( !\cellY[1]~3_combout  & ( \cellY[2]~2_combout  & ( \sudokuBoard[4][8][3]~q  ) ) ) # ( \cellY[1]~3_combout  & ( !\cellY[2]~2_combout  & ( 
// \sudokuBoard[2][8][3]~q  ) ) ) # ( !\cellY[1]~3_combout  & ( !\cellY[2]~2_combout  & ( \sudokuBoard[0][8][3]~q  ) ) )

	.dataa(!\sudokuBoard[0][8][3]~q ),
	.datab(!\sudokuBoard[6][8][3]~q ),
	.datac(!\sudokuBoard[2][8][3]~q ),
	.datad(!\sudokuBoard[4][8][3]~q ),
	.datae(!\cellY[1]~3_combout ),
	.dataf(!\cellY[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~17 .extended_lut = "off";
defparam \Mux496~17 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux496~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N9
cyclonev_lcell_comb \Mux499~0 (
// Equation(s):
// \Mux499~0_combout  = ( \Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (!\cellX[3]~3_combout  & !\cellX[2]~4_combout ) ) ) # ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (!\cellY[1]~1_combout ) # ((!\cellX[3]~3_combout  & 
// !\cellX[2]~4_combout )) ) )

	.dataa(!\cellY[1]~1_combout ),
	.datab(gnd),
	.datac(!\cellX[3]~3_combout ),
	.datad(!\cellX[2]~4_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~0 .extended_lut = "off";
defparam \Mux499~0 .lut_mask = 64'hFAAAFAAAF000F000;
defparam \Mux499~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N0
cyclonev_lcell_comb \Mux496~40 (
// Equation(s):
// \Mux496~40_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & ((((\sudokuBoard[5][4][3]~q ))))) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[5][7][3]~q ))) # 
// (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[5][6][3]~q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\always7~1_combout  & (((\sudokuBoard[5][4][3]~q )))) # (\always7~1_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[5][5][3]~q )) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[5][4][3]~q )))))) ) )

	.dataa(!\sudokuBoard[5][6][3]~q ),
	.datab(!\always7~1_combout ),
	.datac(!\sudokuBoard[5][5][3]~q ),
	.datad(!\sudokuBoard[5][4][3]~q ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[5][7][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~40 .extended_lut = "on";
defparam \Mux496~40 .lut_mask = 64'h03CF03CF11DD00FF;
defparam \Mux496~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y10_N37
dffeas \sudokuBoard[5][2][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][2][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][2][3]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[5][2][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N48
cyclonev_lcell_comb \Mux496~36 (
// Equation(s):
// \Mux496~36_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & ((((\sudokuBoard[5][0][3]~q ))))) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[5][3][3]~q ))) # 
// (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[5][2][3]~DUPLICATE_q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & ((((\sudokuBoard[5][0][3]~q ))))) # (\always7~1_combout  & 
// (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[5][1][3]~q )) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[5][0][3]~q )))))) ) )

	.dataa(!\always7~1_combout ),
	.datab(!\sudokuBoard[5][2][3]~DUPLICATE_q ),
	.datac(!\sudokuBoard[5][1][3]~q ),
	.datad(!\sudokuBoard[5][0][3]~q ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[5][3][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~36 .extended_lut = "on";
defparam \Mux496~36 .lut_mask = 64'h05AF05AF11BB00FF;
defparam \Mux496~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N6
cyclonev_lcell_comb \Mux496~13 (
// Equation(s):
// \Mux496~13_combout  = ( \Mux496~36_combout  & ( (!\cellX[3]~3_combout  & ((!\cellX[2]~4_combout ) # ((\Mux496~40_combout )))) # (\cellX[3]~3_combout  & (((\sudokuBoard[5][8][3]~q )))) ) ) # ( !\Mux496~36_combout  & ( (!\cellX[3]~3_combout  & 
// (\cellX[2]~4_combout  & ((\Mux496~40_combout )))) # (\cellX[3]~3_combout  & (((\sudokuBoard[5][8][3]~q )))) ) )

	.dataa(!\cellX[2]~4_combout ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\sudokuBoard[5][8][3]~q ),
	.datad(!\Mux496~40_combout ),
	.datae(gnd),
	.dataf(!\Mux496~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~13 .extended_lut = "off";
defparam \Mux496~13 .lut_mask = 64'h034703478BCF8BCF;
defparam \Mux496~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y8_N13
dffeas \sudokuBoard[3][2][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][2][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][2][3]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[3][2][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N57
cyclonev_lcell_comb \Mux496~28 (
// Equation(s):
// \Mux496~28_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & ((((\sudokuBoard[3][0][3]~q ))))) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[3][3][3]~q ))) # 
// (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[3][2][3]~DUPLICATE_q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\always7~1_combout  & (((\sudokuBoard[3][0][3]~q )))) # (\always7~1_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[3][1][3]~q )) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[3][0][3]~q )))))) ) )

	.dataa(!\sudokuBoard[3][2][3]~DUPLICATE_q ),
	.datab(!\always7~1_combout ),
	.datac(!\sudokuBoard[3][1][3]~q ),
	.datad(!\sudokuBoard[3][0][3]~q ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[3][3][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~28 .extended_lut = "on";
defparam \Mux496~28 .lut_mask = 64'h03CF03CF11DD00FF;
defparam \Mux496~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N42
cyclonev_lcell_comb \Mux496~32 (
// Equation(s):
// \Mux496~32_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (((\sudokuBoard[3][4][3]~q )))) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[3][7][3]~q ))) # 
// (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[3][6][3]~q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\always7~1_combout  & (\sudokuBoard[3][4][3]~q )) # (\always7~1_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[3][5][3]~q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[3][4][3]~q ))))) ) )

	.dataa(!\sudokuBoard[3][6][3]~q ),
	.datab(!\sudokuBoard[3][4][3]~q ),
	.datac(!\sudokuBoard[3][5][3]~q ),
	.datad(!\always7~1_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[3][7][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~32 .extended_lut = "on";
defparam \Mux496~32 .lut_mask = 64'h330F330F33553333;
defparam \Mux496~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N21
cyclonev_lcell_comb \Mux496~14 (
// Equation(s):
// \Mux496~14_combout  = ( \Mux496~28_combout  & ( \Mux496~32_combout  & ( (!\cellX[3]~3_combout ) # (\sudokuBoard[3][8][3]~q ) ) ) ) # ( !\Mux496~28_combout  & ( \Mux496~32_combout  & ( (!\cellX[3]~3_combout  & ((\cellX[2]~4_combout ))) # 
// (\cellX[3]~3_combout  & (\sudokuBoard[3][8][3]~q )) ) ) ) # ( \Mux496~28_combout  & ( !\Mux496~32_combout  & ( (!\cellX[3]~3_combout  & ((!\cellX[2]~4_combout ))) # (\cellX[3]~3_combout  & (\sudokuBoard[3][8][3]~q )) ) ) ) # ( !\Mux496~28_combout  & ( 
// !\Mux496~32_combout  & ( (\sudokuBoard[3][8][3]~q  & \cellX[3]~3_combout ) ) ) )

	.dataa(!\sudokuBoard[3][8][3]~q ),
	.datab(gnd),
	.datac(!\cellX[2]~4_combout ),
	.datad(!\cellX[3]~3_combout ),
	.datae(!\Mux496~28_combout ),
	.dataf(!\Mux496~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~14 .extended_lut = "off";
defparam \Mux496~14 .lut_mask = 64'h0055F0550F55FF55;
defparam \Mux496~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N34
dffeas \sudokuBoard[7][2][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][2][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][2][3]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][2][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N36
cyclonev_lcell_comb \Mux496~20 (
// Equation(s):
// \Mux496~20_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (\sudokuBoard[7][0][3]~q )) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[7][3][3]~q )) # 
// (\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[7][2][3]~DUPLICATE_q )))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (\sudokuBoard[7][0][3]~q )) # (\always7~1_combout  & 
// (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[7][1][3]~q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[7][0][3]~q ))))) ) )

	.dataa(!\sudokuBoard[7][0][3]~q ),
	.datab(!\always7~1_combout ),
	.datac(!\sudokuBoard[7][1][3]~q ),
	.datad(!\sudokuBoard[7][2][3]~DUPLICATE_q ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[7][3][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~20 .extended_lut = "on";
defparam \Mux496~20 .lut_mask = 64'h4747474744775555;
defparam \Mux496~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N49
dffeas \sudokuBoard[7][4][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][4][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][4][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][4][3]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][4][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N24
cyclonev_lcell_comb \Mux496~24 (
// Equation(s):
// \Mux496~24_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & ((((\sudokuBoard[7][4][3]~DUPLICATE_q ))))) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & 
// ((\sudokuBoard[7][7][3]~q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[7][6][3]~q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\always7~1_combout  & (((\sudokuBoard[7][4][3]~DUPLICATE_q )))) # 
// (\always7~1_combout  & ((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[7][5][3]~q )) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[7][4][3]~DUPLICATE_q )))))) ) )

	.dataa(!\sudokuBoard[7][6][3]~q ),
	.datab(!\always7~1_combout ),
	.datac(!\sudokuBoard[7][5][3]~q ),
	.datad(!\sudokuBoard[7][4][3]~DUPLICATE_q ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[7][7][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~24 .extended_lut = "on";
defparam \Mux496~24 .lut_mask = 64'h03CF03CF11DD00FF;
defparam \Mux496~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N42
cyclonev_lcell_comb \Mux496~15 (
// Equation(s):
// \Mux496~15_combout  = ( \Mux496~20_combout  & ( \Mux496~24_combout  & ( (!\cellX[3]~3_combout ) # (\sudokuBoard[7][8][3]~q ) ) ) ) # ( !\Mux496~20_combout  & ( \Mux496~24_combout  & ( (!\cellX[3]~3_combout  & ((\cellX[2]~4_combout ))) # 
// (\cellX[3]~3_combout  & (\sudokuBoard[7][8][3]~q )) ) ) ) # ( \Mux496~20_combout  & ( !\Mux496~24_combout  & ( (!\cellX[3]~3_combout  & ((!\cellX[2]~4_combout ))) # (\cellX[3]~3_combout  & (\sudokuBoard[7][8][3]~q )) ) ) ) # ( !\Mux496~20_combout  & ( 
// !\Mux496~24_combout  & ( (\sudokuBoard[7][8][3]~q  & \cellX[3]~3_combout ) ) ) )

	.dataa(!\sudokuBoard[7][8][3]~q ),
	.datab(gnd),
	.datac(!\cellX[3]~3_combout ),
	.datad(!\cellX[2]~4_combout ),
	.datae(!\Mux496~20_combout ),
	.dataf(!\Mux496~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~15 .extended_lut = "off";
defparam \Mux496~15 .lut_mask = 64'h0505F50505F5F5F5;
defparam \Mux496~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N36
cyclonev_lcell_comb \Mux496~48 (
// Equation(s):
// \Mux496~48_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (((\sudokuBoard[1][4][3]~q )))) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[1][7][3]~q ))) # 
// (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[1][6][3]~q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\always7~1_combout  & (\sudokuBoard[1][4][3]~q )) # (\always7~1_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[1][5][3]~q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[1][4][3]~q ))))) ) )

	.dataa(!\sudokuBoard[1][6][3]~q ),
	.datab(!\sudokuBoard[1][4][3]~q ),
	.datac(!\sudokuBoard[1][5][3]~q ),
	.datad(!\always7~1_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[1][7][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~48 .extended_lut = "on";
defparam \Mux496~48 .lut_mask = 64'h330F330F33553333;
defparam \Mux496~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N24
cyclonev_lcell_comb \Mux496~44 (
// Equation(s):
// \Mux496~44_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (\sudokuBoard[1][0][3]~q )) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[1][3][3]~q )) # 
// (\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[1][2][3]~q )))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (\sudokuBoard[1][0][3]~q )) # (\always7~1_combout  & 
// (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[1][1][3]~q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[1][0][3]~q ))))) ) )

	.dataa(!\sudokuBoard[1][0][3]~q ),
	.datab(!\always7~1_combout ),
	.datac(!\sudokuBoard[1][1][3]~q ),
	.datad(!\sudokuBoard[1][2][3]~q ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[1][3][3]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~44 .extended_lut = "on";
defparam \Mux496~44 .lut_mask = 64'h4747474744775555;
defparam \Mux496~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N48
cyclonev_lcell_comb \Mux496~12 (
// Equation(s):
// \Mux496~12_combout  = ( \Mux496~48_combout  & ( \Mux496~44_combout  & ( (!\cellX[3]~3_combout ) # (\sudokuBoard[1][8][3]~q ) ) ) ) # ( !\Mux496~48_combout  & ( \Mux496~44_combout  & ( (!\cellX[3]~3_combout  & ((!\cellX[2]~4_combout ))) # 
// (\cellX[3]~3_combout  & (\sudokuBoard[1][8][3]~q )) ) ) ) # ( \Mux496~48_combout  & ( !\Mux496~44_combout  & ( (!\cellX[3]~3_combout  & ((\cellX[2]~4_combout ))) # (\cellX[3]~3_combout  & (\sudokuBoard[1][8][3]~q )) ) ) ) # ( !\Mux496~48_combout  & ( 
// !\Mux496~44_combout  & ( (\sudokuBoard[1][8][3]~q  & \cellX[3]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[1][8][3]~q ),
	.datac(!\cellX[3]~3_combout ),
	.datad(!\cellX[2]~4_combout ),
	.datae(!\Mux496~48_combout ),
	.dataf(!\Mux496~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~12 .extended_lut = "off";
defparam \Mux496~12 .lut_mask = 64'h030303F3F303F3F3;
defparam \Mux496~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N36
cyclonev_lcell_comb \Mux496~16 (
// Equation(s):
// \Mux496~16_combout  = ( \Mux496~15_combout  & ( \Mux496~12_combout  & ( (!\cellY[1]~3_combout  & ((!\cellY[2]~2_combout ) # ((\Mux496~13_combout )))) # (\cellY[1]~3_combout  & (((\Mux496~14_combout )) # (\cellY[2]~2_combout ))) ) ) ) # ( 
// !\Mux496~15_combout  & ( \Mux496~12_combout  & ( (!\cellY[1]~3_combout  & ((!\cellY[2]~2_combout ) # ((\Mux496~13_combout )))) # (\cellY[1]~3_combout  & (!\cellY[2]~2_combout  & ((\Mux496~14_combout )))) ) ) ) # ( \Mux496~15_combout  & ( 
// !\Mux496~12_combout  & ( (!\cellY[1]~3_combout  & (\cellY[2]~2_combout  & (\Mux496~13_combout ))) # (\cellY[1]~3_combout  & (((\Mux496~14_combout )) # (\cellY[2]~2_combout ))) ) ) ) # ( !\Mux496~15_combout  & ( !\Mux496~12_combout  & ( 
// (!\cellY[1]~3_combout  & (\cellY[2]~2_combout  & (\Mux496~13_combout ))) # (\cellY[1]~3_combout  & (!\cellY[2]~2_combout  & ((\Mux496~14_combout )))) ) ) )

	.dataa(!\cellY[1]~3_combout ),
	.datab(!\cellY[2]~2_combout ),
	.datac(!\Mux496~13_combout ),
	.datad(!\Mux496~14_combout ),
	.datae(!\Mux496~15_combout ),
	.dataf(!\Mux496~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~16 .extended_lut = "off";
defparam \Mux496~16 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux496~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y6_N0
cyclonev_lcell_comb \Mux499~1 (
// Equation(s):
// \Mux499~1_combout  = ( \Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\cellX[3]~3_combout  ) ) # ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( (\cellY[1]~1_combout  & !\cellX[3]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cellY[1]~1_combout ),
	.datad(!\cellX[3]~3_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~1 .extended_lut = "off";
defparam \Mux499~1 .lut_mask = 64'h0F000F00FF00FF00;
defparam \Mux499~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y11_N37
dffeas \sudokuBoard[2][1][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[2][1][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[2][1][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[2][1][3]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[2][1][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N54
cyclonev_lcell_comb \Mux496~4 (
// Equation(s):
// \Mux496~4_combout  = ( \sudokuBoard[2][3][3]~q  & ( \cellX[0]~0_combout  & ( (\sudokuBoard[2][1][3]~DUPLICATE_q ) # (\cellX[1]~1_combout ) ) ) ) # ( !\sudokuBoard[2][3][3]~q  & ( \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & 
// \sudokuBoard[2][1][3]~DUPLICATE_q ) ) ) ) # ( \sudokuBoard[2][3][3]~q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & (\sudokuBoard[2][0][3]~q )) # (\cellX[1]~1_combout  & ((\sudokuBoard[2][2][3]~q ))) ) ) ) # ( !\sudokuBoard[2][3][3]~q  & ( 
// !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & (\sudokuBoard[2][0][3]~q )) # (\cellX[1]~1_combout  & ((\sudokuBoard[2][2][3]~q ))) ) ) )

	.dataa(!\sudokuBoard[2][0][3]~q ),
	.datab(!\cellX[1]~1_combout ),
	.datac(!\sudokuBoard[2][1][3]~DUPLICATE_q ),
	.datad(!\sudokuBoard[2][2][3]~q ),
	.datae(!\sudokuBoard[2][3][3]~q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~4 .extended_lut = "off";
defparam \Mux496~4 .lut_mask = 64'h447744770C0C3F3F;
defparam \Mux496~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y7_N40
dffeas \sudokuBoard[4][2][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][2][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][2][3]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[4][2][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N54
cyclonev_lcell_comb \Mux496~3 (
// Equation(s):
// \Mux496~3_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[4][3][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[4][1][3]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[4][2][3]~DUPLICATE_q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[4][0][3]~q  ) ) )

	.dataa(!\sudokuBoard[4][3][3]~q ),
	.datab(!\sudokuBoard[4][1][3]~q ),
	.datac(!\sudokuBoard[4][2][3]~DUPLICATE_q ),
	.datad(!\sudokuBoard[4][0][3]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~3 .extended_lut = "off";
defparam \Mux496~3 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux496~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y8_N37
dffeas \sudokuBoard[6][0][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][0][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][0][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][0][3]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[6][0][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y7_N19
dffeas \sudokuBoard[6][3][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][3][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][3][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][3][3]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[6][3][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y7_N49
dffeas \sudokuBoard[6][2][3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][2][3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][2][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][2][3]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[6][2][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N12
cyclonev_lcell_comb \Mux496~5 (
// Equation(s):
// \Mux496~5_combout  = ( \sudokuBoard[6][2][3]~DUPLICATE_q  & ( \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\sudokuBoard[6][1][3]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[6][3][3]~DUPLICATE_q )) ) ) ) # ( !\sudokuBoard[6][2][3]~DUPLICATE_q  & ( 
// \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\sudokuBoard[6][1][3]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[6][3][3]~DUPLICATE_q )) ) ) ) # ( \sudokuBoard[6][2][3]~DUPLICATE_q  & ( !\cellX[0]~0_combout  & ( (\cellX[1]~1_combout ) # 
// (\sudokuBoard[6][0][3]~DUPLICATE_q ) ) ) ) # ( !\sudokuBoard[6][2][3]~DUPLICATE_q  & ( !\cellX[0]~0_combout  & ( (\sudokuBoard[6][0][3]~DUPLICATE_q  & !\cellX[1]~1_combout ) ) ) )

	.dataa(!\sudokuBoard[6][0][3]~DUPLICATE_q ),
	.datab(!\sudokuBoard[6][3][3]~DUPLICATE_q ),
	.datac(!\sudokuBoard[6][1][3]~q ),
	.datad(!\cellX[1]~1_combout ),
	.datae(!\sudokuBoard[6][2][3]~DUPLICATE_q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~5 .extended_lut = "off";
defparam \Mux496~5 .lut_mask = 64'h550055FF0F330F33;
defparam \Mux496~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y8_N54
cyclonev_lcell_comb \Mux496~2 (
// Equation(s):
// \Mux496~2_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[0][3][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[0][1][3]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[0][2][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[0][0][3]~q  ) ) )

	.dataa(!\sudokuBoard[0][1][3]~q ),
	.datab(!\sudokuBoard[0][2][3]~q ),
	.datac(!\sudokuBoard[0][3][3]~q ),
	.datad(!\sudokuBoard[0][0][3]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~2 .extended_lut = "off";
defparam \Mux496~2 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux496~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N0
cyclonev_lcell_comb \Mux496~6 (
// Equation(s):
// \Mux496~6_combout  = ( \Mux496~5_combout  & ( \Mux496~2_combout  & ( (!\cellY[2]~2_combout  & (((!\cellY[1]~3_combout )) # (\Mux496~4_combout ))) # (\cellY[2]~2_combout  & (((\cellY[1]~3_combout ) # (\Mux496~3_combout )))) ) ) ) # ( !\Mux496~5_combout  & 
// ( \Mux496~2_combout  & ( (!\cellY[2]~2_combout  & (((!\cellY[1]~3_combout )) # (\Mux496~4_combout ))) # (\cellY[2]~2_combout  & (((\Mux496~3_combout  & !\cellY[1]~3_combout )))) ) ) ) # ( \Mux496~5_combout  & ( !\Mux496~2_combout  & ( 
// (!\cellY[2]~2_combout  & (\Mux496~4_combout  & ((\cellY[1]~3_combout )))) # (\cellY[2]~2_combout  & (((\cellY[1]~3_combout ) # (\Mux496~3_combout )))) ) ) ) # ( !\Mux496~5_combout  & ( !\Mux496~2_combout  & ( (!\cellY[2]~2_combout  & (\Mux496~4_combout  & 
// ((\cellY[1]~3_combout )))) # (\cellY[2]~2_combout  & (((\Mux496~3_combout  & !\cellY[1]~3_combout )))) ) ) )

	.dataa(!\Mux496~4_combout ),
	.datab(!\cellY[2]~2_combout ),
	.datac(!\Mux496~3_combout ),
	.datad(!\cellY[1]~3_combout ),
	.datae(!\Mux496~5_combout ),
	.dataf(!\Mux496~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~6 .extended_lut = "off";
defparam \Mux496~6 .lut_mask = 64'h03440377CF44CF77;
defparam \Mux496~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N9
cyclonev_lcell_comb \Mux496~10 (
// Equation(s):
// \Mux496~10_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[6][7][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[6][5][3]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[6][6][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[6][4][3]~q  ) ) )

	.dataa(!\sudokuBoard[6][4][3]~q ),
	.datab(!\sudokuBoard[6][7][3]~q ),
	.datac(!\sudokuBoard[6][6][3]~q ),
	.datad(!\sudokuBoard[6][5][3]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~10 .extended_lut = "off";
defparam \Mux496~10 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux496~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N54
cyclonev_lcell_comb \Mux496~7 (
// Equation(s):
// \Mux496~7_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[0][7][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[0][5][3]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[0][6][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[0][4][3]~q  ) ) )

	.dataa(!\sudokuBoard[0][4][3]~q ),
	.datab(!\sudokuBoard[0][5][3]~q ),
	.datac(!\sudokuBoard[0][6][3]~q ),
	.datad(!\sudokuBoard[0][7][3]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~7 .extended_lut = "off";
defparam \Mux496~7 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux496~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y10_N12
cyclonev_lcell_comb \Mux496~8 (
// Equation(s):
// \Mux496~8_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[4][7][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[4][5][3]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[4][6][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[4][4][3]~q  ) ) )

	.dataa(!\sudokuBoard[4][6][3]~q ),
	.datab(!\sudokuBoard[4][7][3]~q ),
	.datac(!\sudokuBoard[4][4][3]~q ),
	.datad(!\sudokuBoard[4][5][3]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~8 .extended_lut = "off";
defparam \Mux496~8 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux496~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y7_N3
cyclonev_lcell_comb \Mux496~9 (
// Equation(s):
// \Mux496~9_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[2][7][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[2][5][3]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[2][6][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[2][4][3]~q  ) ) )

	.dataa(!\sudokuBoard[2][5][3]~q ),
	.datab(!\sudokuBoard[2][4][3]~q ),
	.datac(!\sudokuBoard[2][7][3]~q ),
	.datad(!\sudokuBoard[2][6][3]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~9 .extended_lut = "off";
defparam \Mux496~9 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux496~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N12
cyclonev_lcell_comb \Mux496~11 (
// Equation(s):
// \Mux496~11_combout  = ( \Mux496~8_combout  & ( \Mux496~9_combout  & ( (!\cellY[1]~3_combout  & (((\Mux496~7_combout )) # (\cellY[2]~2_combout ))) # (\cellY[1]~3_combout  & ((!\cellY[2]~2_combout ) # ((\Mux496~10_combout )))) ) ) ) # ( !\Mux496~8_combout  
// & ( \Mux496~9_combout  & ( (!\cellY[1]~3_combout  & (!\cellY[2]~2_combout  & ((\Mux496~7_combout )))) # (\cellY[1]~3_combout  & ((!\cellY[2]~2_combout ) # ((\Mux496~10_combout )))) ) ) ) # ( \Mux496~8_combout  & ( !\Mux496~9_combout  & ( 
// (!\cellY[1]~3_combout  & (((\Mux496~7_combout )) # (\cellY[2]~2_combout ))) # (\cellY[1]~3_combout  & (\cellY[2]~2_combout  & (\Mux496~10_combout ))) ) ) ) # ( !\Mux496~8_combout  & ( !\Mux496~9_combout  & ( (!\cellY[1]~3_combout  & (!\cellY[2]~2_combout  
// & ((\Mux496~7_combout )))) # (\cellY[1]~3_combout  & (\cellY[2]~2_combout  & (\Mux496~10_combout ))) ) ) )

	.dataa(!\cellY[1]~3_combout ),
	.datab(!\cellY[2]~2_combout ),
	.datac(!\Mux496~10_combout ),
	.datad(!\Mux496~7_combout ),
	.datae(!\Mux496~8_combout ),
	.dataf(!\Mux496~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~11 .extended_lut = "off";
defparam \Mux496~11 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux496~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N42
cyclonev_lcell_comb \Mux496~18 (
// Equation(s):
// \Mux496~18_combout  = ( \Mux496~6_combout  & ( \Mux496~11_combout  & ( ((!\Mux499~0_combout  & (\Mux496~17_combout )) # (\Mux499~0_combout  & ((\Mux496~16_combout )))) # (\Mux499~1_combout ) ) ) ) # ( !\Mux496~6_combout  & ( \Mux496~11_combout  & ( 
// (!\Mux499~0_combout  & (((\Mux499~1_combout )) # (\Mux496~17_combout ))) # (\Mux499~0_combout  & (((\Mux496~16_combout  & !\Mux499~1_combout )))) ) ) ) # ( \Mux496~6_combout  & ( !\Mux496~11_combout  & ( (!\Mux499~0_combout  & (\Mux496~17_combout  & 
// ((!\Mux499~1_combout )))) # (\Mux499~0_combout  & (((\Mux499~1_combout ) # (\Mux496~16_combout )))) ) ) ) # ( !\Mux496~6_combout  & ( !\Mux496~11_combout  & ( (!\Mux499~1_combout  & ((!\Mux499~0_combout  & (\Mux496~17_combout )) # (\Mux499~0_combout  & 
// ((\Mux496~16_combout ))))) ) ) )

	.dataa(!\Mux496~17_combout ),
	.datab(!\Mux499~0_combout ),
	.datac(!\Mux496~16_combout ),
	.datad(!\Mux499~1_combout ),
	.datae(!\Mux496~6_combout ),
	.dataf(!\Mux496~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~18 .extended_lut = "off";
defparam \Mux496~18 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux496~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N57
cyclonev_lcell_comb \Mux496~19 (
// Equation(s):
// \Mux496~19_combout  = ( \Mux496~1_combout  & ( \Mux496~18_combout  & ( (!\Mux499~3_combout  & (((!\Mux499~2_combout )) # (\sudokuBoard[8][8][3]~q ))) # (\Mux499~3_combout  & (((\Mux499~2_combout ) # (\Mux496~0_combout )))) ) ) ) # ( !\Mux496~1_combout  & 
// ( \Mux496~18_combout  & ( (!\Mux499~3_combout  & (((!\Mux499~2_combout )) # (\sudokuBoard[8][8][3]~q ))) # (\Mux499~3_combout  & (((\Mux496~0_combout  & !\Mux499~2_combout )))) ) ) ) # ( \Mux496~1_combout  & ( !\Mux496~18_combout  & ( (!\Mux499~3_combout  
// & (\sudokuBoard[8][8][3]~q  & ((\Mux499~2_combout )))) # (\Mux499~3_combout  & (((\Mux499~2_combout ) # (\Mux496~0_combout )))) ) ) ) # ( !\Mux496~1_combout  & ( !\Mux496~18_combout  & ( (!\Mux499~3_combout  & (\sudokuBoard[8][8][3]~q  & 
// ((\Mux499~2_combout )))) # (\Mux499~3_combout  & (((\Mux496~0_combout  & !\Mux499~2_combout )))) ) ) )

	.dataa(!\sudokuBoard[8][8][3]~q ),
	.datab(!\Mux499~3_combout ),
	.datac(!\Mux496~0_combout ),
	.datad(!\Mux499~2_combout ),
	.datae(!\Mux496~1_combout ),
	.dataf(!\Mux496~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux496~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux496~19 .extended_lut = "off";
defparam \Mux496~19 .lut_mask = 64'h03440377CF44CF77;
defparam \Mux496~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N3
cyclonev_lcell_comb \font_x[0]~3 (
// Equation(s):
// \font_x[0]~3_combout  = ( \always5~0_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ) # (!\always7~1_combout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\always7~1_combout ),
	.datae(gnd),
	.dataf(!\always5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_x[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_x[0]~3 .extended_lut = "off";
defparam \font_x[0]~3 .lut_mask = 64'h00000000FFAAFFAA;
defparam \font_x[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N39
cyclonev_lcell_comb \font_x[0]~0 (
// Equation(s):
// \font_x[0]~0_combout  = ( \localY[4]~0_combout  & ( \font_x[0]~3_combout  & ( (\Add10~0_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout  & !\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout )) ) ) ) # ( 
// !\localY[4]~0_combout  & ( \font_x[0]~3_combout  & ( (\always7~0_combout  & (\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout  & ((!\Add10~0_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout )))) ) ) )

	.dataa(!\always7~0_combout ),
	.datab(!\Add10~0_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout ),
	.datae(!\localY[4]~0_combout ),
	.dataf(!\font_x[0]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_x[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_x[0]~0 .extended_lut = "off";
defparam \font_x[0]~0 .lut_mask = 64'h0000000004053000;
defparam \font_x[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y9_N1
dffeas \sudokuBoard[8][7][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~5_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][7][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][7][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[8][7][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N36
cyclonev_lcell_comb \Mux497~1 (
// Equation(s):
// \Mux497~1_combout  = ( \sudokuBoard[8][7][2]~DUPLICATE_q  & ( \cellX[0]~0_combout  & ( (\cellX[1]~1_combout ) # (\sudokuBoard[8][5][2]~q ) ) ) ) # ( !\sudokuBoard[8][7][2]~DUPLICATE_q  & ( \cellX[0]~0_combout  & ( (\sudokuBoard[8][5][2]~q  & 
// !\cellX[1]~1_combout ) ) ) ) # ( \sudokuBoard[8][7][2]~DUPLICATE_q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\sudokuBoard[8][4][2]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[8][6][2]~q )) ) ) ) # ( !\sudokuBoard[8][7][2]~DUPLICATE_q  & 
// ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\sudokuBoard[8][4][2]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[8][6][2]~q )) ) ) )

	.dataa(!\sudokuBoard[8][6][2]~q ),
	.datab(!\sudokuBoard[8][5][2]~q ),
	.datac(!\sudokuBoard[8][4][2]~q ),
	.datad(!\cellX[1]~1_combout ),
	.datae(!\sudokuBoard[8][7][2]~DUPLICATE_q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~1 .extended_lut = "off";
defparam \Mux497~1 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux497~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N6
cyclonev_lcell_comb \Mux497~0 (
// Equation(s):
// \Mux497~0_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[8][3][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[8][1][2]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[8][2][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[8][0][2]~q  ) ) )

	.dataa(!\sudokuBoard[8][0][2]~q ),
	.datab(!\sudokuBoard[8][2][2]~q ),
	.datac(!\sudokuBoard[8][1][2]~q ),
	.datad(!\sudokuBoard[8][3][2]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~0 .extended_lut = "off";
defparam \Mux497~0 .lut_mask = 64'h555533330F0F00FF;
defparam \Mux497~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N49
dffeas \sudokuBoard[4][1][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[4][1][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][1][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][1][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[4][1][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N30
cyclonev_lcell_comb \Mux497~31 (
// Equation(s):
// \Mux497~31_combout  = ( \cellX[1]~1_combout  & ( \sudokuBoard[4][3][2]~q  & ( (!\cellX[3]~3_combout ) # (\sudokuBoard[4][8][2]~q ) ) ) ) # ( !\cellX[1]~1_combout  & ( \sudokuBoard[4][3][2]~q  & ( (!\cellX[3]~3_combout  & (\sudokuBoard[4][1][2]~DUPLICATE_q 
// )) # (\cellX[3]~3_combout  & ((\sudokuBoard[4][8][2]~q ))) ) ) ) # ( \cellX[1]~1_combout  & ( !\sudokuBoard[4][3][2]~q  & ( (\cellX[3]~3_combout  & \sudokuBoard[4][8][2]~q ) ) ) ) # ( !\cellX[1]~1_combout  & ( !\sudokuBoard[4][3][2]~q  & ( 
// (!\cellX[3]~3_combout  & (\sudokuBoard[4][1][2]~DUPLICATE_q )) # (\cellX[3]~3_combout  & ((\sudokuBoard[4][8][2]~q ))) ) ) )

	.dataa(gnd),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\sudokuBoard[4][1][2]~DUPLICATE_q ),
	.datad(!\sudokuBoard[4][8][2]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\sudokuBoard[4][3][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~31 .extended_lut = "off";
defparam \Mux497~31 .lut_mask = 64'h0C3F00330C3FCCFF;
defparam \Mux497~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N9
cyclonev_lcell_comb \Mux497~19 (
// Equation(s):
// \Mux497~19_combout  = ( \cellX[3]~3_combout  & ( \sudokuBoard[5][8][2]~q  ) ) # ( !\cellX[3]~3_combout  & ( \sudokuBoard[5][7][2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[5][7][2]~DUPLICATE_q ),
	.datad(!\sudokuBoard[5][8][2]~q ),
	.datae(gnd),
	.dataf(!\cellX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~19 .extended_lut = "off";
defparam \Mux497~19 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mux497~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N24
cyclonev_lcell_comb \Mux497~20 (
// Equation(s):
// \Mux497~20_combout  = ( \cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[5][6][2]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[5][2][2]~q  ) ) ) # ( \cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[5][4][2]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[5][0][2]~q  ) ) )

	.dataa(!\sudokuBoard[5][6][2]~q ),
	.datab(!\sudokuBoard[5][0][2]~q ),
	.datac(!\sudokuBoard[5][4][2]~q ),
	.datad(!\sudokuBoard[5][2][2]~q ),
	.datae(!\cellX[2]~4_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~20 .extended_lut = "off";
defparam \Mux497~20 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux497~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N6
cyclonev_lcell_comb \Mux497~21 (
// Equation(s):
// \Mux497~21_combout  = ( \cellX[1]~1_combout  & ( \cellX[2]~4_combout  & ( \Mux497~19_combout  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[2]~4_combout  & ( \sudokuBoard[5][5][2]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[2]~4_combout  & ( 
// \sudokuBoard[5][3][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[2]~4_combout  & ( \sudokuBoard[5][1][2]~q  ) ) )

	.dataa(!\sudokuBoard[5][3][2]~q ),
	.datab(!\sudokuBoard[5][5][2]~q ),
	.datac(!\Mux497~19_combout ),
	.datad(!\sudokuBoard[5][1][2]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~21 .extended_lut = "off";
defparam \Mux497~21 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux497~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N6
cyclonev_lcell_comb \Mux497~6 (
// Equation(s):
// \Mux497~6_combout  = ( \cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & ((\Mux497~21_combout ))) # (\cellX[3]~3_combout  & (\Mux497~19_combout )) ) ) # ( !\cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & ((\Mux497~20_combout ))) # (\cellX[3]~3_combout  
// & (\Mux497~19_combout )) ) )

	.dataa(!\cellX[3]~3_combout ),
	.datab(!\Mux497~19_combout ),
	.datac(!\Mux497~20_combout ),
	.datad(!\Mux497~21_combout ),
	.datae(gnd),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~6 .extended_lut = "off";
defparam \Mux497~6 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \Mux497~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N33
cyclonev_lcell_comb \Mux497~32 (
// Equation(s):
// \Mux497~32_combout  = ( \cellX[1]~1_combout  & ( \sudokuBoard[4][2][2]~q  ) ) # ( !\cellX[1]~1_combout  & ( \sudokuBoard[4][0][2]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[4][0][2]~q ),
	.datad(!\sudokuBoard[4][2][2]~q ),
	.datae(gnd),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~32 .extended_lut = "off";
defparam \Mux497~32 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mux497~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N12
cyclonev_lcell_comb \Mux497~5 (
// Equation(s):
// \Mux497~5_combout  = ( \sudokuBoard[4][4][2]~q  & ( \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\sudokuBoard[4][5][2]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[4][7][2]~q )) ) ) ) # ( !\sudokuBoard[4][4][2]~q  & ( \cellX[0]~0_combout  & ( 
// (!\cellX[1]~1_combout  & ((\sudokuBoard[4][5][2]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[4][7][2]~q )) ) ) ) # ( \sudokuBoard[4][4][2]~q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout ) # (\sudokuBoard[4][6][2]~q ) ) ) ) # ( 
// !\sudokuBoard[4][4][2]~q  & ( !\cellX[0]~0_combout  & ( (\sudokuBoard[4][6][2]~q  & \cellX[1]~1_combout ) ) ) )

	.dataa(!\sudokuBoard[4][7][2]~q ),
	.datab(!\sudokuBoard[4][6][2]~q ),
	.datac(!\cellX[1]~1_combout ),
	.datad(!\sudokuBoard[4][5][2]~q ),
	.datae(!\sudokuBoard[4][4][2]~q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~5 .extended_lut = "off";
defparam \Mux497~5 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux497~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N30
cyclonev_lcell_comb \Mux497~33 (
// Equation(s):
// \Mux497~33_combout  = ( \Mux497~5_combout  & ( ((!\cellX[0]~0_combout  & (\Mux497~32_combout )) # (\cellX[0]~0_combout  & ((\Mux497~31_combout )))) # (\cellX[2]~4_combout ) ) ) # ( !\Mux497~5_combout  & ( (!\cellX[2]~4_combout  & ((!\cellX[0]~0_combout  & 
// (\Mux497~32_combout )) # (\cellX[0]~0_combout  & ((\Mux497~31_combout ))))) ) )

	.dataa(!\Mux497~32_combout ),
	.datab(!\cellX[2]~4_combout ),
	.datac(!\Mux497~31_combout ),
	.datad(!\cellX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Mux497~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~33 .extended_lut = "off";
defparam \Mux497~33 .lut_mask = 64'h440C440C773F773F;
defparam \Mux497~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N54
cyclonev_lcell_comb \Mux497~7 (
// Equation(s):
// \Mux497~7_combout  = ( \Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \Mux497~33_combout  & ( (!\cellX[3]~3_combout ) # (\Mux497~31_combout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \Mux497~33_combout  & ( 
// (!\cellY[1]~1_combout  & (((\Mux497~6_combout )))) # (\cellY[1]~1_combout  & ((!\cellX[3]~3_combout ) # ((\Mux497~31_combout )))) ) ) ) # ( \Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\Mux497~33_combout  & ( (\cellX[3]~3_combout  & 
// \Mux497~31_combout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\Mux497~33_combout  & ( (!\cellY[1]~1_combout  & (((\Mux497~6_combout )))) # (\cellY[1]~1_combout  & (\cellX[3]~3_combout  & (\Mux497~31_combout ))) ) ) )

	.dataa(!\cellX[3]~3_combout ),
	.datab(!\cellY[1]~1_combout ),
	.datac(!\Mux497~31_combout ),
	.datad(!\Mux497~6_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.dataf(!\Mux497~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~7 .extended_lut = "off";
defparam \Mux497~7 .lut_mask = 64'h01CD050523EFAFAF;
defparam \Mux497~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N0
cyclonev_lcell_comb \Mux497~34 (
// Equation(s):
// \Mux497~34_combout  = ( \cellX[3]~3_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[2][8][2]~q  ) ) ) # ( !\cellX[3]~3_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[2][3][2]~q  ) ) ) # ( \cellX[3]~3_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[2][8][2]~q  ) ) ) # ( !\cellX[3]~3_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[2][1][2]~q  ) ) )

	.dataa(!\sudokuBoard[2][1][2]~q ),
	.datab(!\sudokuBoard[2][3][2]~q ),
	.datac(!\sudokuBoard[2][8][2]~q ),
	.datad(gnd),
	.datae(!\cellX[3]~3_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~34 .extended_lut = "off";
defparam \Mux497~34 .lut_mask = 64'h55550F0F33330F0F;
defparam \Mux497~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y10_N3
cyclonev_lcell_comb \Mux497~22 (
// Equation(s):
// \Mux497~22_combout  = ( \cellX[3]~3_combout  & ( \sudokuBoard[3][8][2]~q  ) ) # ( !\cellX[3]~3_combout  & ( \sudokuBoard[3][7][2]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[3][8][2]~q ),
	.datad(!\sudokuBoard[3][7][2]~q ),
	.datae(gnd),
	.dataf(!\cellX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~22 .extended_lut = "off";
defparam \Mux497~22 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mux497~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N54
cyclonev_lcell_comb \Mux497~24 (
// Equation(s):
// \Mux497~24_combout  = ( \cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \Mux497~22_combout  ) ) ) # ( !\cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[3][3][2]~q  ) ) ) # ( \cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[3][5][2]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[3][1][2]~q  ) ) )

	.dataa(!\sudokuBoard[3][5][2]~q ),
	.datab(!\sudokuBoard[3][3][2]~q ),
	.datac(!\sudokuBoard[3][1][2]~q ),
	.datad(!\Mux497~22_combout ),
	.datae(!\cellX[2]~4_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~24 .extended_lut = "off";
defparam \Mux497~24 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux497~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N0
cyclonev_lcell_comb \Mux497~23 (
// Equation(s):
// \Mux497~23_combout  = ( \cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[3][6][2]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[3][2][2]~q  ) ) ) # ( \cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[3][4][2]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[3][0][2]~q  ) ) )

	.dataa(!\sudokuBoard[3][4][2]~q ),
	.datab(!\sudokuBoard[3][0][2]~q ),
	.datac(!\sudokuBoard[3][6][2]~q ),
	.datad(!\sudokuBoard[3][2][2]~q ),
	.datae(!\cellX[2]~4_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~23 .extended_lut = "off";
defparam \Mux497~23 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux497~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N12
cyclonev_lcell_comb \Mux497~9 (
// Equation(s):
// \Mux497~9_combout  = ( \Mux497~23_combout  & ( \cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & ((\Mux497~24_combout ))) # (\cellX[3]~3_combout  & (\Mux497~22_combout )) ) ) ) # ( !\Mux497~23_combout  & ( \cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & 
// ((\Mux497~24_combout ))) # (\cellX[3]~3_combout  & (\Mux497~22_combout )) ) ) ) # ( \Mux497~23_combout  & ( !\cellX[0]~0_combout  & ( (!\cellX[3]~3_combout ) # (\Mux497~22_combout ) ) ) ) # ( !\Mux497~23_combout  & ( !\cellX[0]~0_combout  & ( 
// (\Mux497~22_combout  & \cellX[3]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mux497~22_combout ),
	.datac(!\Mux497~24_combout ),
	.datad(!\cellX[3]~3_combout ),
	.datae(!\Mux497~23_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~9 .extended_lut = "off";
defparam \Mux497~9 .lut_mask = 64'h0033FF330F330F33;
defparam \Mux497~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N33
cyclonev_lcell_comb \Mux497~35 (
// Equation(s):
// \Mux497~35_combout  = ( \cellX[1]~1_combout  & ( \sudokuBoard[2][2][2]~q  ) ) # ( !\cellX[1]~1_combout  & ( \sudokuBoard[2][0][2]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[2][2][2]~q ),
	.datad(!\sudokuBoard[2][0][2]~q ),
	.datae(gnd),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~35 .extended_lut = "off";
defparam \Mux497~35 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mux497~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N6
cyclonev_lcell_comb \Mux497~8 (
// Equation(s):
// \Mux497~8_combout  = ( \sudokuBoard[2][7][2]~DUPLICATE_q  & ( \cellX[0]~0_combout  & ( (\sudokuBoard[2][5][2]~q ) # (\cellX[1]~1_combout ) ) ) ) # ( !\sudokuBoard[2][7][2]~DUPLICATE_q  & ( \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & 
// \sudokuBoard[2][5][2]~q ) ) ) ) # ( \sudokuBoard[2][7][2]~DUPLICATE_q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & (\sudokuBoard[2][4][2]~q )) # (\cellX[1]~1_combout  & ((\sudokuBoard[2][6][2]~q ))) ) ) ) # ( !\sudokuBoard[2][7][2]~DUPLICATE_q  
// & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & (\sudokuBoard[2][4][2]~q )) # (\cellX[1]~1_combout  & ((\sudokuBoard[2][6][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[2][4][2]~q ),
	.datab(!\sudokuBoard[2][6][2]~q ),
	.datac(!\cellX[1]~1_combout ),
	.datad(!\sudokuBoard[2][5][2]~q ),
	.datae(!\sudokuBoard[2][7][2]~DUPLICATE_q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~8 .extended_lut = "off";
defparam \Mux497~8 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux497~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N30
cyclonev_lcell_comb \Mux497~36 (
// Equation(s):
// \Mux497~36_combout  = ( \Mux497~8_combout  & ( ((!\cellX[0]~0_combout  & ((\Mux497~35_combout ))) # (\cellX[0]~0_combout  & (\Mux497~34_combout ))) # (\cellX[2]~4_combout ) ) ) # ( !\Mux497~8_combout  & ( (!\cellX[2]~4_combout  & ((!\cellX[0]~0_combout  & 
// ((\Mux497~35_combout ))) # (\cellX[0]~0_combout  & (\Mux497~34_combout )))) ) )

	.dataa(!\Mux497~34_combout ),
	.datab(!\cellX[2]~4_combout ),
	.datac(!\Mux497~35_combout ),
	.datad(!\cellX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Mux497~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~36 .extended_lut = "off";
defparam \Mux497~36 .lut_mask = 64'h0C440C443F773F77;
defparam \Mux497~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N54
cyclonev_lcell_comb \Mux497~10 (
// Equation(s):
// \Mux497~10_combout  = ( \Mux497~9_combout  & ( \Mux497~36_combout  & ( (!\cellX[3]~3_combout ) # (((!\cellY[1]~1_combout  & !\Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\Mux497~34_combout )) ) ) ) # ( !\Mux497~9_combout  & ( 
// \Mux497~36_combout  & ( (!\cellX[3]~3_combout  & (((\Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\cellY[1]~1_combout ))) # (\cellX[3]~3_combout  & (\Mux497~34_combout  & ((\Div1|auto_generated|divider|divider|op_26~1_sumout ) # 
// (\cellY[1]~1_combout )))) ) ) ) # ( \Mux497~9_combout  & ( !\Mux497~36_combout  & ( (!\cellX[3]~3_combout  & (!\cellY[1]~1_combout  & ((!\Div1|auto_generated|divider|divider|op_26~1_sumout )))) # (\cellX[3]~3_combout  & (((!\cellY[1]~1_combout  & 
// !\Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\Mux497~34_combout ))) ) ) ) # ( !\Mux497~9_combout  & ( !\Mux497~36_combout  & ( (\cellX[3]~3_combout  & (\Mux497~34_combout  & ((\Div1|auto_generated|divider|divider|op_26~1_sumout ) # 
// (\cellY[1]~1_combout )))) ) ) )

	.dataa(!\cellX[3]~3_combout ),
	.datab(!\cellY[1]~1_combout ),
	.datac(!\Mux497~34_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\Mux497~9_combout ),
	.dataf(!\Mux497~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~10 .extended_lut = "off";
defparam \Mux497~10 .lut_mask = 64'h0105CD0523AFEFAF;
defparam \Mux497~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y10_N23
dffeas \sudokuBoard[6][8][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[6][8][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][8][2] .is_wysiwyg = "true";
defparam \sudokuBoard[6][8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y9_N22
dffeas \sudokuBoard[6][3][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~219_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[6][3][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[6][3][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[6][3][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N48
cyclonev_lcell_comb \Mux497~37 (
// Equation(s):
// \Mux497~37_combout  = ( \cellX[1]~1_combout  & ( (!\cellX[3]~3_combout  & ((\sudokuBoard[6][3][2]~DUPLICATE_q ))) # (\cellX[3]~3_combout  & (\sudokuBoard[6][8][2]~q )) ) ) # ( !\cellX[1]~1_combout  & ( (!\cellX[3]~3_combout  & ((\sudokuBoard[6][1][2]~q 
// ))) # (\cellX[3]~3_combout  & (\sudokuBoard[6][8][2]~q )) ) )

	.dataa(!\sudokuBoard[6][8][2]~q ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\sudokuBoard[6][3][2]~DUPLICATE_q ),
	.datad(!\sudokuBoard[6][1][2]~q ),
	.datae(gnd),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~37 .extended_lut = "off";
defparam \Mux497~37 .lut_mask = 64'h11DD11DD1D1D1D1D;
defparam \Mux497~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N16
dffeas \sudokuBoard[7][6][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][6][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][6][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][6][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][6][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y10_N31
dffeas \sudokuBoard[7][2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][2][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][2][2] .is_wysiwyg = "true";
defparam \sudokuBoard[7][2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N18
cyclonev_lcell_comb \Mux497~26 (
// Equation(s):
// \Mux497~26_combout  = ( \cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[7][6][2]~DUPLICATE_q  ) ) ) # ( !\cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[7][2][2]~q  ) ) ) # ( \cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[7][4][2]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[7][0][2]~q  ) ) )

	.dataa(!\sudokuBoard[7][6][2]~DUPLICATE_q ),
	.datab(!\sudokuBoard[7][4][2]~q ),
	.datac(!\sudokuBoard[7][2][2]~q ),
	.datad(!\sudokuBoard[7][0][2]~q ),
	.datae(!\cellX[2]~4_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~26 .extended_lut = "off";
defparam \Mux497~26 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux497~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y9_N10
dffeas \sudokuBoard[7][1][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][1][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][1][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][1][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][1][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y8_N31
dffeas \sudokuBoard[7][3][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~66_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][3][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][3][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][3][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y9_N7
dffeas \sudokuBoard[7][7][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][7][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][7][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][7][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][7][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N45
cyclonev_lcell_comb \Mux497~25 (
// Equation(s):
// \Mux497~25_combout  = ( \cellX[3]~3_combout  & ( \sudokuBoard[7][8][2]~q  ) ) # ( !\cellX[3]~3_combout  & ( \sudokuBoard[7][7][2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[7][7][2]~DUPLICATE_q ),
	.datad(!\sudokuBoard[7][8][2]~q ),
	.datae(gnd),
	.dataf(!\cellX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~25 .extended_lut = "off";
defparam \Mux497~25 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mux497~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N0
cyclonev_lcell_comb \Mux497~27 (
// Equation(s):
// \Mux497~27_combout  = ( \cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \Mux497~25_combout  ) ) ) # ( !\cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[7][3][2]~DUPLICATE_q  ) ) ) # ( \cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[7][5][2]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[7][1][2]~DUPLICATE_q  ) ) )

	.dataa(!\sudokuBoard[7][1][2]~DUPLICATE_q ),
	.datab(!\sudokuBoard[7][5][2]~q ),
	.datac(!\sudokuBoard[7][3][2]~DUPLICATE_q ),
	.datad(!\Mux497~25_combout ),
	.datae(!\cellX[2]~4_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~27 .extended_lut = "off";
defparam \Mux497~27 .lut_mask = 64'h555533330F0F00FF;
defparam \Mux497~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N36
cyclonev_lcell_comb \Mux497~12 (
// Equation(s):
// \Mux497~12_combout  = ( \cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & (\Mux497~27_combout )) # (\cellX[3]~3_combout  & ((\Mux497~25_combout ))) ) ) # ( !\cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & (\Mux497~26_combout )) # (\cellX[3]~3_combout  & 
// ((\Mux497~25_combout ))) ) )

	.dataa(!\Mux497~26_combout ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\Mux497~27_combout ),
	.datad(!\Mux497~25_combout ),
	.datae(gnd),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~12 .extended_lut = "off";
defparam \Mux497~12 .lut_mask = 64'h447744770C3F0C3F;
defparam \Mux497~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N9
cyclonev_lcell_comb \Mux497~38 (
// Equation(s):
// \Mux497~38_combout  = ( \sudokuBoard[6][2][2]~q  & ( (\cellX[1]~1_combout ) # (\sudokuBoard[6][0][2]~q ) ) ) # ( !\sudokuBoard[6][2][2]~q  & ( (\sudokuBoard[6][0][2]~q  & !\cellX[1]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[6][0][2]~q ),
	.datac(gnd),
	.datad(!\cellX[1]~1_combout ),
	.datae(gnd),
	.dataf(!\sudokuBoard[6][2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~38 .extended_lut = "off";
defparam \Mux497~38 .lut_mask = 64'h3300330033FF33FF;
defparam \Mux497~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N12
cyclonev_lcell_comb \Mux497~11 (
// Equation(s):
// \Mux497~11_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[6][7][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[6][5][2]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[6][6][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[6][4][2]~q  ) ) )

	.dataa(!\sudokuBoard[6][6][2]~q ),
	.datab(!\sudokuBoard[6][7][2]~q ),
	.datac(!\sudokuBoard[6][5][2]~q ),
	.datad(!\sudokuBoard[6][4][2]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~11 .extended_lut = "off";
defparam \Mux497~11 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux497~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N42
cyclonev_lcell_comb \Mux497~39 (
// Equation(s):
// \Mux497~39_combout  = ( \Mux497~11_combout  & ( ((!\cellX[0]~0_combout  & (\Mux497~38_combout )) # (\cellX[0]~0_combout  & ((\Mux497~37_combout )))) # (\cellX[2]~4_combout ) ) ) # ( !\Mux497~11_combout  & ( (!\cellX[2]~4_combout  & ((!\cellX[0]~0_combout  
// & (\Mux497~38_combout )) # (\cellX[0]~0_combout  & ((\Mux497~37_combout ))))) ) )

	.dataa(!\Mux497~38_combout ),
	.datab(!\cellX[2]~4_combout ),
	.datac(!\Mux497~37_combout ),
	.datad(!\cellX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Mux497~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~39 .extended_lut = "off";
defparam \Mux497~39 .lut_mask = 64'h440C440C773F773F;
defparam \Mux497~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N24
cyclonev_lcell_comb \Mux497~13 (
// Equation(s):
// \Mux497~13_combout  = ( \Mux497~12_combout  & ( \Mux497~39_combout  & ( ((!\cellX[3]~3_combout ) # ((!\cellY[1]~1_combout  & !\Div1|auto_generated|divider|divider|op_26~1_sumout ))) # (\Mux497~37_combout ) ) ) ) # ( !\Mux497~12_combout  & ( 
// \Mux497~39_combout  & ( (!\Mux497~37_combout  & (!\cellX[3]~3_combout  & ((\Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\cellY[1]~1_combout )))) # (\Mux497~37_combout  & (((\Div1|auto_generated|divider|divider|op_26~1_sumout )) # 
// (\cellY[1]~1_combout ))) ) ) ) # ( \Mux497~12_combout  & ( !\Mux497~39_combout  & ( (!\Mux497~37_combout  & (!\cellY[1]~1_combout  & (!\Div1|auto_generated|divider|divider|op_26~1_sumout ))) # (\Mux497~37_combout  & (((!\cellY[1]~1_combout  & 
// !\Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\cellX[3]~3_combout ))) ) ) ) # ( !\Mux497~12_combout  & ( !\Mux497~39_combout  & ( (\Mux497~37_combout  & (\cellX[3]~3_combout  & ((\Div1|auto_generated|divider|divider|op_26~1_sumout ) # 
// (\cellY[1]~1_combout )))) ) ) )

	.dataa(!\Mux497~37_combout ),
	.datab(!\cellY[1]~1_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datad(!\cellX[3]~3_combout ),
	.datae(!\Mux497~12_combout ),
	.dataf(!\Mux497~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~13 .extended_lut = "off";
defparam \Mux497~13 .lut_mask = 64'h0015C0D53F15FFD5;
defparam \Mux497~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N9
cyclonev_lcell_comb \Mux497~28 (
// Equation(s):
// \Mux497~28_combout  = ( \cellX[3]~3_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[0][8][2]~q  ) ) ) # ( !\cellX[3]~3_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[0][3][2]~q  ) ) ) # ( \cellX[3]~3_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[0][8][2]~q  ) ) ) # ( !\cellX[3]~3_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[0][1][2]~q  ) ) )

	.dataa(!\sudokuBoard[0][8][2]~q ),
	.datab(gnd),
	.datac(!\sudokuBoard[0][3][2]~q ),
	.datad(!\sudokuBoard[0][1][2]~q ),
	.datae(!\cellX[3]~3_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~28 .extended_lut = "off";
defparam \Mux497~28 .lut_mask = 64'h00FF55550F0F5555;
defparam \Mux497~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N49
dffeas \sudokuBoard[1][4][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][4][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][4][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][4][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[1][4][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N15
cyclonev_lcell_comb \Mux497~17 (
// Equation(s):
// \Mux497~17_combout  = ( \cellX[1]~1_combout  & ( \cellX[2]~4_combout  & ( \sudokuBoard[1][6][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[2]~4_combout  & ( \sudokuBoard[1][4][2]~DUPLICATE_q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[2]~4_combout  & ( 
// \sudokuBoard[1][2][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[2]~4_combout  & ( \sudokuBoard[1][0][2]~q  ) ) )

	.dataa(!\sudokuBoard[1][6][2]~q ),
	.datab(!\sudokuBoard[1][0][2]~q ),
	.datac(!\sudokuBoard[1][2][2]~q ),
	.datad(!\sudokuBoard[1][4][2]~DUPLICATE_q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~17 .extended_lut = "off";
defparam \Mux497~17 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux497~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X56_Y8_N40
dffeas \sudokuBoard[1][8][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][8][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][8][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][8][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[1][8][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N3
cyclonev_lcell_comb \Mux497~16 (
// Equation(s):
// \Mux497~16_combout  = ( \sudokuBoard[1][8][2]~DUPLICATE_q  & ( (\sudokuBoard[1][7][2]~q ) # (\cellX[3]~3_combout ) ) ) # ( !\sudokuBoard[1][8][2]~DUPLICATE_q  & ( (!\cellX[3]~3_combout  & \sudokuBoard[1][7][2]~q ) ) )

	.dataa(!\cellX[3]~3_combout ),
	.datab(gnd),
	.datac(!\sudokuBoard[1][7][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[1][8][2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~16 .extended_lut = "off";
defparam \Mux497~16 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \Mux497~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N46
dffeas \sudokuBoard[1][1][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][1][2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][1][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][1][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[1][1][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N36
cyclonev_lcell_comb \Mux497~18 (
// Equation(s):
// \Mux497~18_combout  = ( \Mux497~16_combout  & ( \cellX[1]~1_combout  & ( (\cellX[2]~4_combout ) # (\sudokuBoard[1][3][2]~q ) ) ) ) # ( !\Mux497~16_combout  & ( \cellX[1]~1_combout  & ( (\sudokuBoard[1][3][2]~q  & !\cellX[2]~4_combout ) ) ) ) # ( 
// \Mux497~16_combout  & ( !\cellX[1]~1_combout  & ( (!\cellX[2]~4_combout  & (\sudokuBoard[1][1][2]~DUPLICATE_q )) # (\cellX[2]~4_combout  & ((\sudokuBoard[1][5][2]~q ))) ) ) ) # ( !\Mux497~16_combout  & ( !\cellX[1]~1_combout  & ( (!\cellX[2]~4_combout  & 
// (\sudokuBoard[1][1][2]~DUPLICATE_q )) # (\cellX[2]~4_combout  & ((\sudokuBoard[1][5][2]~q ))) ) ) )

	.dataa(!\sudokuBoard[1][1][2]~DUPLICATE_q ),
	.datab(!\sudokuBoard[1][5][2]~q ),
	.datac(!\sudokuBoard[1][3][2]~q ),
	.datad(!\cellX[2]~4_combout ),
	.datae(!\Mux497~16_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~18 .extended_lut = "off";
defparam \Mux497~18 .lut_mask = 64'h553355330F000FFF;
defparam \Mux497~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N0
cyclonev_lcell_comb \Mux497~3 (
// Equation(s):
// \Mux497~3_combout  = ( \cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & ((\Mux497~18_combout ))) # (\cellX[3]~3_combout  & (\Mux497~16_combout )) ) ) # ( !\cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & (\Mux497~17_combout )) # (\cellX[3]~3_combout  & 
// ((\Mux497~16_combout ))) ) )

	.dataa(!\cellX[3]~3_combout ),
	.datab(!\Mux497~17_combout ),
	.datac(!\Mux497~16_combout ),
	.datad(!\Mux497~18_combout ),
	.datae(gnd),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~3 .extended_lut = "off";
defparam \Mux497~3 .lut_mask = 64'h2727272705AF05AF;
defparam \Mux497~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N21
cyclonev_lcell_comb \Mux497~29 (
// Equation(s):
// \Mux497~29_combout  = ( \cellX[1]~1_combout  & ( \sudokuBoard[0][2][2]~q  ) ) # ( !\cellX[1]~1_combout  & ( \sudokuBoard[0][0][2]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[0][0][2]~q ),
	.datad(!\sudokuBoard[0][2][2]~q ),
	.datae(gnd),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~29 .extended_lut = "off";
defparam \Mux497~29 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mux497~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y10_N25
dffeas \sudokuBoard[0][5][2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][5][2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][5][2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][5][2]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[0][5][2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N42
cyclonev_lcell_comb \Mux497~2 (
// Equation(s):
// \Mux497~2_combout  = ( \sudokuBoard[0][7][2]~q  & ( \cellX[0]~0_combout  & ( (\sudokuBoard[0][5][2]~DUPLICATE_q ) # (\cellX[1]~1_combout ) ) ) ) # ( !\sudokuBoard[0][7][2]~q  & ( \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & 
// \sudokuBoard[0][5][2]~DUPLICATE_q ) ) ) ) # ( \sudokuBoard[0][7][2]~q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\sudokuBoard[0][4][2]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[0][6][2]~q )) ) ) ) # ( !\sudokuBoard[0][7][2]~q  & ( 
// !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\sudokuBoard[0][4][2]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[0][6][2]~q )) ) ) )

	.dataa(!\sudokuBoard[0][6][2]~q ),
	.datab(!\sudokuBoard[0][4][2]~q ),
	.datac(!\cellX[1]~1_combout ),
	.datad(!\sudokuBoard[0][5][2]~DUPLICATE_q ),
	.datae(!\sudokuBoard[0][7][2]~q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~2 .extended_lut = "off";
defparam \Mux497~2 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux497~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N18
cyclonev_lcell_comb \Mux497~30 (
// Equation(s):
// \Mux497~30_combout  = ( \Mux497~2_combout  & ( ((!\cellX[0]~0_combout  & ((\Mux497~29_combout ))) # (\cellX[0]~0_combout  & (\Mux497~28_combout ))) # (\cellX[2]~4_combout ) ) ) # ( !\Mux497~2_combout  & ( (!\cellX[2]~4_combout  & ((!\cellX[0]~0_combout  & 
// ((\Mux497~29_combout ))) # (\cellX[0]~0_combout  & (\Mux497~28_combout )))) ) )

	.dataa(!\cellX[2]~4_combout ),
	.datab(!\Mux497~28_combout ),
	.datac(!\Mux497~29_combout ),
	.datad(!\cellX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Mux497~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~30 .extended_lut = "off";
defparam \Mux497~30 .lut_mask = 64'h0A220A225F775F77;
defparam \Mux497~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N24
cyclonev_lcell_comb \Mux497~4 (
// Equation(s):
// \Mux497~4_combout  = ( \Mux497~3_combout  & ( \Mux497~30_combout  & ( ((!\cellX[3]~3_combout ) # ((!\cellY[1]~1_combout  & !\Div1|auto_generated|divider|divider|op_26~1_sumout ))) # (\Mux497~28_combout ) ) ) ) # ( !\Mux497~3_combout  & ( 
// \Mux497~30_combout  & ( (!\cellY[1]~1_combout  & (\Div1|auto_generated|divider|divider|op_26~1_sumout  & ((!\cellX[3]~3_combout ) # (\Mux497~28_combout )))) # (\cellY[1]~1_combout  & (((!\cellX[3]~3_combout )) # (\Mux497~28_combout ))) ) ) ) # ( 
// \Mux497~3_combout  & ( !\Mux497~30_combout  & ( (!\cellY[1]~1_combout  & ((!\Div1|auto_generated|divider|divider|op_26~1_sumout ) # ((\Mux497~28_combout  & \cellX[3]~3_combout )))) # (\cellY[1]~1_combout  & (\Mux497~28_combout  & (\cellX[3]~3_combout ))) 
// ) ) ) # ( !\Mux497~3_combout  & ( !\Mux497~30_combout  & ( (\Mux497~28_combout  & (\cellX[3]~3_combout  & ((\Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\cellY[1]~1_combout )))) ) ) )

	.dataa(!\cellY[1]~1_combout ),
	.datab(!\Mux497~28_combout ),
	.datac(!\cellX[3]~3_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\Mux497~3_combout ),
	.dataf(!\Mux497~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~4 .extended_lut = "off";
defparam \Mux497~4 .lut_mask = 64'h0103AB0351F3FBF3;
defparam \Mux497~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N48
cyclonev_lcell_comb \Mux497~14 (
// Equation(s):
// \Mux497~14_combout  = ( \Mux497~13_combout  & ( \Mux497~4_combout  & ( (!\cellY[1]~3_combout  & ((!\cellY[2]~2_combout ) # ((\Mux497~7_combout )))) # (\cellY[1]~3_combout  & (((\Mux497~10_combout )) # (\cellY[2]~2_combout ))) ) ) ) # ( !\Mux497~13_combout 
//  & ( \Mux497~4_combout  & ( (!\cellY[1]~3_combout  & ((!\cellY[2]~2_combout ) # ((\Mux497~7_combout )))) # (\cellY[1]~3_combout  & (!\cellY[2]~2_combout  & ((\Mux497~10_combout )))) ) ) ) # ( \Mux497~13_combout  & ( !\Mux497~4_combout  & ( 
// (!\cellY[1]~3_combout  & (\cellY[2]~2_combout  & (\Mux497~7_combout ))) # (\cellY[1]~3_combout  & (((\Mux497~10_combout )) # (\cellY[2]~2_combout ))) ) ) ) # ( !\Mux497~13_combout  & ( !\Mux497~4_combout  & ( (!\cellY[1]~3_combout  & (\cellY[2]~2_combout  
// & (\Mux497~7_combout ))) # (\cellY[1]~3_combout  & (!\cellY[2]~2_combout  & ((\Mux497~10_combout )))) ) ) )

	.dataa(!\cellY[1]~3_combout ),
	.datab(!\cellY[2]~2_combout ),
	.datac(!\Mux497~7_combout ),
	.datad(!\Mux497~10_combout ),
	.datae(!\Mux497~13_combout ),
	.dataf(!\Mux497~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~14 .extended_lut = "off";
defparam \Mux497~14 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux497~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N36
cyclonev_lcell_comb \Mux497~15 (
// Equation(s):
// \Mux497~15_combout  = ( \Mux497~0_combout  & ( \Mux497~14_combout  & ( (!\Mux499~2_combout ) # ((!\Mux499~3_combout  & (\sudokuBoard[8][8][2]~q )) # (\Mux499~3_combout  & ((\Mux497~1_combout )))) ) ) ) # ( !\Mux497~0_combout  & ( \Mux497~14_combout  & ( 
// (!\Mux499~2_combout  & (((!\Mux499~3_combout )))) # (\Mux499~2_combout  & ((!\Mux499~3_combout  & (\sudokuBoard[8][8][2]~q )) # (\Mux499~3_combout  & ((\Mux497~1_combout ))))) ) ) ) # ( \Mux497~0_combout  & ( !\Mux497~14_combout  & ( (!\Mux499~2_combout  
// & (((\Mux499~3_combout )))) # (\Mux499~2_combout  & ((!\Mux499~3_combout  & (\sudokuBoard[8][8][2]~q )) # (\Mux499~3_combout  & ((\Mux497~1_combout ))))) ) ) ) # ( !\Mux497~0_combout  & ( !\Mux497~14_combout  & ( (\Mux499~2_combout  & ((!\Mux499~3_combout 
//  & (\sudokuBoard[8][8][2]~q )) # (\Mux499~3_combout  & ((\Mux497~1_combout ))))) ) ) )

	.dataa(!\Mux499~2_combout ),
	.datab(!\sudokuBoard[8][8][2]~q ),
	.datac(!\Mux499~3_combout ),
	.datad(!\Mux497~1_combout ),
	.datae(!\Mux497~0_combout ),
	.dataf(!\Mux497~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux497~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux497~15 .extended_lut = "off";
defparam \Mux497~15 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux497~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N36
cyclonev_lcell_comb \localY[1]~1 (
// Equation(s):
// \localY[1]~1_combout  = ( \Mod1|auto_generated|divider|divider|op_26~17_sumout  & ( (\always7~0_combout  & ((!\Mod1|auto_generated|divider|divider|op_26~5_sumout ) # (\Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ))) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_26~17_sumout  & ( (\always7~0_combout  & (\Mod1|auto_generated|divider|divider|op_26~5_sumout  & \Mod1|auto_generated|divider|divider|StageOut[187]~7_combout )) ) )

	.dataa(gnd),
	.datab(!\always7~0_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_26~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\localY[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \localY[1]~1 .extended_lut = "off";
defparam \localY[1]~1 .lut_mask = 64'h0003000330333033;
defparam \localY[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N45
cyclonev_lcell_comb \Add10~2 (
// Equation(s):
// \Add10~2_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[188]~5_combout  & ( (!\Add8~9_sumout  & !\Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[188]~5_combout  & ( 
// (\Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ) # (\Add8~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add8~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[187]~7_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add10~2 .extended_lut = "off";
defparam \Add10~2 .lut_mask = 64'h0FFF0FFFF000F000;
defparam \Add10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y8_N54
cyclonev_lcell_comb \Add10~1 (
// Equation(s):
// \Add10~1_combout  = ( \Add10~2_combout  & ( \Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( \always7~0_combout  ) ) ) # ( \Add10~2_combout  & ( !\Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (\always7~0_combout  & 
// (!\Mod1|auto_generated|divider|divider|op_26~9_sumout  $ (((!\Mod1|auto_generated|divider|divider|op_26~13_sumout  & !\Mod1|auto_generated|divider|divider|op_26~17_sumout ))))) ) ) ) # ( !\Add10~2_combout  & ( 
// !\Mod1|auto_generated|divider|divider|op_26~5_sumout  & ( (\always7~0_combout  & (!\Mod1|auto_generated|divider|divider|op_26~9_sumout  $ (((!\Mod1|auto_generated|divider|divider|op_26~13_sumout  & !\Mod1|auto_generated|divider|divider|op_26~17_sumout 
// ))))) ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_26~9_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_26~13_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_26~17_sumout ),
	.datad(!\always7~0_combout ),
	.datae(!\Add10~2_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_26~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add10~1 .extended_lut = "off";
defparam \Add10~1 .lut_mask = 64'h006A006A000000FF;
defparam \Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N6
cyclonev_lcell_comb \font_rom_inst|Mux1~2 (
// Equation(s):
// \font_rom_inst|Mux1~2_combout  = ( \Add10~1_combout  & ( \localY[0]~2_combout  & ( \localY[1]~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\localY[1]~1_combout ),
	.datae(!\Add10~1_combout ),
	.dataf(!\localY[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_rom_inst|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_rom_inst|Mux1~2 .extended_lut = "off";
defparam \font_rom_inst|Mux1~2 .lut_mask = 64'h00000000000000FF;
defparam \font_rom_inst|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N4
dffeas \sudokuBoard[8][1][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[8][1][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][1][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][1][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[8][1][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N12
cyclonev_lcell_comb \Mux499~4 (
// Equation(s):
// \Mux499~4_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[8][3][0]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[8][1][0]~DUPLICATE_q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[8][2][0]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[8][0][0]~q  ) ) )

	.dataa(!\sudokuBoard[8][0][0]~q ),
	.datab(!\sudokuBoard[8][1][0]~DUPLICATE_q ),
	.datac(!\sudokuBoard[8][3][0]~q ),
	.datad(!\sudokuBoard[8][2][0]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~4 .extended_lut = "off";
defparam \Mux499~4 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux499~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N24
cyclonev_lcell_comb \Mux499~5 (
// Equation(s):
// \Mux499~5_combout  = ( \sudokuBoard[8][5][0]~q  & ( \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout ) # (\sudokuBoard[8][7][0]~q ) ) ) ) # ( !\sudokuBoard[8][5][0]~q  & ( \cellX[0]~0_combout  & ( (\cellX[1]~1_combout  & \sudokuBoard[8][7][0]~q ) ) ) ) # ( 
// \sudokuBoard[8][5][0]~q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\sudokuBoard[8][4][0]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[8][6][0]~DUPLICATE_q )) ) ) ) # ( !\sudokuBoard[8][5][0]~q  & ( !\cellX[0]~0_combout  & ( 
// (!\cellX[1]~1_combout  & ((\sudokuBoard[8][4][0]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[8][6][0]~DUPLICATE_q )) ) ) )

	.dataa(!\sudokuBoard[8][6][0]~DUPLICATE_q ),
	.datab(!\cellX[1]~1_combout ),
	.datac(!\sudokuBoard[8][4][0]~q ),
	.datad(!\sudokuBoard[8][7][0]~q ),
	.datae(!\sudokuBoard[8][5][0]~q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~5 .extended_lut = "off";
defparam \Mux499~5 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \Mux499~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N42
cyclonev_lcell_comb \Mux499~38 (
// Equation(s):
// \Mux499~38_combout  = ( \cellX[3]~3_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[2][8][0]~q  ) ) ) # ( !\cellX[3]~3_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[2][3][0]~q  ) ) ) # ( \cellX[3]~3_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[2][8][0]~q  ) ) ) # ( !\cellX[3]~3_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[2][1][0]~q  ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[2][8][0]~q ),
	.datac(!\sudokuBoard[2][3][0]~q ),
	.datad(!\sudokuBoard[2][1][0]~q ),
	.datae(!\cellX[3]~3_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~38 .extended_lut = "off";
defparam \Mux499~38 .lut_mask = 64'h00FF33330F0F3333;
defparam \Mux499~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N51
cyclonev_lcell_comb \Mux499~26 (
// Equation(s):
// \Mux499~26_combout  = ( \sudokuBoard[3][8][0]~q  & ( (\sudokuBoard[3][7][0]~q ) # (\cellX[3]~3_combout ) ) ) # ( !\sudokuBoard[3][8][0]~q  & ( (!\cellX[3]~3_combout  & \sudokuBoard[3][7][0]~q ) ) )

	.dataa(gnd),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\sudokuBoard[3][7][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sudokuBoard[3][8][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~26 .extended_lut = "off";
defparam \Mux499~26 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Mux499~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N6
cyclonev_lcell_comb \Mux499~28 (
// Equation(s):
// \Mux499~28_combout  = ( \cellX[1]~1_combout  & ( \cellX[2]~4_combout  & ( \Mux499~26_combout  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[2]~4_combout  & ( \sudokuBoard[3][5][0]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[2]~4_combout  & ( 
// \sudokuBoard[3][3][0]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[2]~4_combout  & ( \sudokuBoard[3][1][0]~DUPLICATE_q  ) ) )

	.dataa(!\sudokuBoard[3][5][0]~q ),
	.datab(!\sudokuBoard[3][3][0]~q ),
	.datac(!\sudokuBoard[3][1][0]~DUPLICATE_q ),
	.datad(!\Mux499~26_combout ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~28 .extended_lut = "off";
defparam \Mux499~28 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux499~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N42
cyclonev_lcell_comb \Mux499~27 (
// Equation(s):
// \Mux499~27_combout  = ( \cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[3][6][0]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[3][2][0]~q  ) ) ) # ( \cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[3][4][0]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[3][0][0]~DUPLICATE_q  ) ) )

	.dataa(!\sudokuBoard[3][2][0]~q ),
	.datab(!\sudokuBoard[3][6][0]~q ),
	.datac(!\sudokuBoard[3][0][0]~DUPLICATE_q ),
	.datad(!\sudokuBoard[3][4][0]~q ),
	.datae(!\cellX[2]~4_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~27 .extended_lut = "off";
defparam \Mux499~27 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux499~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N54
cyclonev_lcell_comb \Mux499~13 (
// Equation(s):
// \Mux499~13_combout  = ( \Mux499~27_combout  & ( (!\cellX[3]~3_combout  & ((!\cellX[0]~0_combout ) # ((\Mux499~28_combout )))) # (\cellX[3]~3_combout  & (((\Mux499~26_combout )))) ) ) # ( !\Mux499~27_combout  & ( (!\cellX[3]~3_combout  & 
// (\cellX[0]~0_combout  & (\Mux499~28_combout ))) # (\cellX[3]~3_combout  & (((\Mux499~26_combout )))) ) )

	.dataa(!\cellX[0]~0_combout ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\Mux499~28_combout ),
	.datad(!\Mux499~26_combout ),
	.datae(gnd),
	.dataf(!\Mux499~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~13 .extended_lut = "off";
defparam \Mux499~13 .lut_mask = 64'h043704378CBF8CBF;
defparam \Mux499~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N33
cyclonev_lcell_comb \Mux499~39 (
// Equation(s):
// \Mux499~39_combout  = ( \cellX[1]~1_combout  & ( \sudokuBoard[2][2][0]~q  ) ) # ( !\cellX[1]~1_combout  & ( \sudokuBoard[2][0][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[2][2][0]~q ),
	.datad(!\sudokuBoard[2][0][0]~q ),
	.datae(gnd),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~39 .extended_lut = "off";
defparam \Mux499~39 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mux499~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N18
cyclonev_lcell_comb \Mux499~12 (
// Equation(s):
// \Mux499~12_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[2][7][0]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[2][5][0]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[2][6][0]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[2][4][0]~q  ) ) )

	.dataa(!\sudokuBoard[2][5][0]~q ),
	.datab(!\sudokuBoard[2][6][0]~q ),
	.datac(!\sudokuBoard[2][4][0]~q ),
	.datad(!\sudokuBoard[2][7][0]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~12 .extended_lut = "off";
defparam \Mux499~12 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux499~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N30
cyclonev_lcell_comb \Mux499~40 (
// Equation(s):
// \Mux499~40_combout  = ( \Mux499~12_combout  & ( ((!\cellX[0]~0_combout  & ((\Mux499~39_combout ))) # (\cellX[0]~0_combout  & (\Mux499~38_combout ))) # (\cellX[2]~4_combout ) ) ) # ( !\Mux499~12_combout  & ( (!\cellX[2]~4_combout  & ((!\cellX[0]~0_combout  
// & ((\Mux499~39_combout ))) # (\cellX[0]~0_combout  & (\Mux499~38_combout )))) ) )

	.dataa(!\cellX[2]~4_combout ),
	.datab(!\Mux499~38_combout ),
	.datac(!\Mux499~39_combout ),
	.datad(!\cellX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Mux499~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~40 .extended_lut = "off";
defparam \Mux499~40 .lut_mask = 64'h0A220A225F775F77;
defparam \Mux499~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N0
cyclonev_lcell_comb \Mux499~14 (
// Equation(s):
// \Mux499~14_combout  = ( \Mux499~13_combout  & ( \Mux499~40_combout  & ( ((!\cellX[3]~3_combout ) # ((!\cellY[1]~1_combout  & !\Div1|auto_generated|divider|divider|op_26~1_sumout ))) # (\Mux499~38_combout ) ) ) ) # ( !\Mux499~13_combout  & ( 
// \Mux499~40_combout  & ( (!\cellY[1]~1_combout  & (\Div1|auto_generated|divider|divider|op_26~1_sumout  & ((!\cellX[3]~3_combout ) # (\Mux499~38_combout )))) # (\cellY[1]~1_combout  & (((!\cellX[3]~3_combout )) # (\Mux499~38_combout ))) ) ) ) # ( 
// \Mux499~13_combout  & ( !\Mux499~40_combout  & ( (!\cellY[1]~1_combout  & ((!\Div1|auto_generated|divider|divider|op_26~1_sumout ) # ((\Mux499~38_combout  & \cellX[3]~3_combout )))) # (\cellY[1]~1_combout  & (\Mux499~38_combout  & (\cellX[3]~3_combout ))) 
// ) ) ) # ( !\Mux499~13_combout  & ( !\Mux499~40_combout  & ( (\Mux499~38_combout  & (\cellX[3]~3_combout  & ((\Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\cellY[1]~1_combout )))) ) ) )

	.dataa(!\cellY[1]~1_combout ),
	.datab(!\Mux499~38_combout ),
	.datac(!\cellX[3]~3_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\Mux499~13_combout ),
	.dataf(!\Mux499~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~14 .extended_lut = "off";
defparam \Mux499~14 .lut_mask = 64'h0103AB0351F3FBF3;
defparam \Mux499~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N57
cyclonev_lcell_comb \Mux499~32 (
// Equation(s):
// \Mux499~32_combout  = ( \sudokuBoard[0][8][0]~q  & ( \cellX[1]~1_combout  & ( (\cellX[3]~3_combout ) # (\sudokuBoard[0][3][0]~q ) ) ) ) # ( !\sudokuBoard[0][8][0]~q  & ( \cellX[1]~1_combout  & ( (\sudokuBoard[0][3][0]~q  & !\cellX[3]~3_combout ) ) ) ) # ( 
// \sudokuBoard[0][8][0]~q  & ( !\cellX[1]~1_combout  & ( (\cellX[3]~3_combout ) # (\sudokuBoard[0][1][0]~q ) ) ) ) # ( !\sudokuBoard[0][8][0]~q  & ( !\cellX[1]~1_combout  & ( (\sudokuBoard[0][1][0]~q  & !\cellX[3]~3_combout ) ) ) )

	.dataa(!\sudokuBoard[0][1][0]~q ),
	.datab(!\sudokuBoard[0][3][0]~q ),
	.datac(!\cellX[3]~3_combout ),
	.datad(gnd),
	.datae(!\sudokuBoard[0][8][0]~q ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~32 .extended_lut = "off";
defparam \Mux499~32 .lut_mask = 64'h50505F5F30303F3F;
defparam \Mux499~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N55
dffeas \sudokuBoard[1][7][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][7][0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][7][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][7][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[1][7][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N39
cyclonev_lcell_comb \Mux499~20 (
// Equation(s):
// \Mux499~20_combout  = ( \cellX[3]~3_combout  & ( \sudokuBoard[1][8][0]~q  ) ) # ( !\cellX[3]~3_combout  & ( \sudokuBoard[1][7][0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[1][8][0]~q ),
	.datac(!\sudokuBoard[1][7][0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cellX[3]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~20 .extended_lut = "off";
defparam \Mux499~20 .lut_mask = 64'h0F0F33330F0F3333;
defparam \Mux499~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y11_N21
cyclonev_lcell_comb \Mux499~22 (
// Equation(s):
// \Mux499~22_combout  = ( \cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \Mux499~20_combout  ) ) ) # ( !\cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[1][3][0]~q  ) ) ) # ( \cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[1][5][0]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[1][1][0]~q  ) ) )

	.dataa(!\sudokuBoard[1][3][0]~q ),
	.datab(!\sudokuBoard[1][5][0]~q ),
	.datac(!\Mux499~20_combout ),
	.datad(!\sudokuBoard[1][1][0]~q ),
	.datae(!\cellX[2]~4_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~22 .extended_lut = "off";
defparam \Mux499~22 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux499~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y8_N10
dffeas \sudokuBoard[1][4][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~254_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][4][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][4][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[1][4][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N39
cyclonev_lcell_comb \Mux499~21 (
// Equation(s):
// \Mux499~21_combout  = ( \cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[1][6][0]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[1][2][0]~DUPLICATE_q  ) ) ) # ( \cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[1][4][0]~DUPLICATE_q  ) ) ) # ( !\cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[1][0][0]~q  ) ) )

	.dataa(!\sudokuBoard[1][6][0]~q ),
	.datab(!\sudokuBoard[1][0][0]~q ),
	.datac(!\sudokuBoard[1][2][0]~DUPLICATE_q ),
	.datad(!\sudokuBoard[1][4][0]~DUPLICATE_q ),
	.datae(!\cellX[2]~4_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~21 .extended_lut = "off";
defparam \Mux499~21 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux499~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N9
cyclonev_lcell_comb \Mux499~7 (
// Equation(s):
// \Mux499~7_combout  = ( \cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & ((\Mux499~22_combout ))) # (\cellX[3]~3_combout  & (\Mux499~20_combout )) ) ) # ( !\cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & ((\Mux499~21_combout ))) # (\cellX[3]~3_combout  
// & (\Mux499~20_combout )) ) )

	.dataa(!\Mux499~20_combout ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\Mux499~22_combout ),
	.datad(!\Mux499~21_combout ),
	.datae(gnd),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~7 .extended_lut = "off";
defparam \Mux499~7 .lut_mask = 64'h11DD11DD1D1D1D1D;
defparam \Mux499~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N39
cyclonev_lcell_comb \Mux499~33 (
// Equation(s):
// \Mux499~33_combout  = ( \cellX[1]~1_combout  & ( \sudokuBoard[0][2][0]~q  ) ) # ( !\cellX[1]~1_combout  & ( \sudokuBoard[0][0][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[0][2][0]~q ),
	.datad(!\sudokuBoard[0][0][0]~q ),
	.datae(gnd),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~33 .extended_lut = "off";
defparam \Mux499~33 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Mux499~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N1
dffeas \sudokuBoard[0][4][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~249_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][4][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][4][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[0][4][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N36
cyclonev_lcell_comb \Mux499~6 (
// Equation(s):
// \Mux499~6_combout  = ( \sudokuBoard[0][4][0]~DUPLICATE_q  & ( \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\sudokuBoard[0][5][0]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[0][7][0]~q )) ) ) ) # ( !\sudokuBoard[0][4][0]~DUPLICATE_q  & ( 
// \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\sudokuBoard[0][5][0]~q ))) # (\cellX[1]~1_combout  & (\sudokuBoard[0][7][0]~q )) ) ) ) # ( \sudokuBoard[0][4][0]~DUPLICATE_q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout ) # 
// (\sudokuBoard[0][6][0]~q ) ) ) ) # ( !\sudokuBoard[0][4][0]~DUPLICATE_q  & ( !\cellX[0]~0_combout  & ( (\cellX[1]~1_combout  & \sudokuBoard[0][6][0]~q ) ) ) )

	.dataa(!\sudokuBoard[0][7][0]~q ),
	.datab(!\sudokuBoard[0][5][0]~q ),
	.datac(!\cellX[1]~1_combout ),
	.datad(!\sudokuBoard[0][6][0]~q ),
	.datae(!\sudokuBoard[0][4][0]~DUPLICATE_q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~6 .extended_lut = "off";
defparam \Mux499~6 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux499~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N18
cyclonev_lcell_comb \Mux499~34 (
// Equation(s):
// \Mux499~34_combout  = ( \Mux499~6_combout  & ( ((!\cellX[0]~0_combout  & (\Mux499~33_combout )) # (\cellX[0]~0_combout  & ((\Mux499~32_combout )))) # (\cellX[2]~4_combout ) ) ) # ( !\Mux499~6_combout  & ( (!\cellX[2]~4_combout  & ((!\cellX[0]~0_combout  & 
// (\Mux499~33_combout )) # (\cellX[0]~0_combout  & ((\Mux499~32_combout ))))) ) )

	.dataa(!\Mux499~33_combout ),
	.datab(!\Mux499~32_combout ),
	.datac(!\cellX[2]~4_combout ),
	.datad(!\cellX[0]~0_combout ),
	.datae(gnd),
	.dataf(!\Mux499~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~34 .extended_lut = "off";
defparam \Mux499~34 .lut_mask = 64'h503050305F3F5F3F;
defparam \Mux499~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N42
cyclonev_lcell_comb \Mux499~8 (
// Equation(s):
// \Mux499~8_combout  = ( \Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \Mux499~34_combout  & ( (!\cellX[3]~3_combout ) # (\Mux499~32_combout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \Mux499~34_combout  & ( 
// (!\cellY[1]~1_combout  & (((\Mux499~7_combout )))) # (\cellY[1]~1_combout  & ((!\cellX[3]~3_combout ) # ((\Mux499~32_combout )))) ) ) ) # ( \Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\Mux499~34_combout  & ( (\cellX[3]~3_combout  & 
// \Mux499~32_combout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\Mux499~34_combout  & ( (!\cellY[1]~1_combout  & (((\Mux499~7_combout )))) # (\cellY[1]~1_combout  & (\cellX[3]~3_combout  & (\Mux499~32_combout ))) ) ) )

	.dataa(!\cellX[3]~3_combout ),
	.datab(!\Mux499~32_combout ),
	.datac(!\cellY[1]~1_combout ),
	.datad(!\Mux499~7_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.dataf(!\Mux499~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~8 .extended_lut = "off";
defparam \Mux499~8 .lut_mask = 64'h01F111110BFBBBBB;
defparam \Mux499~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N21
cyclonev_lcell_comb \Mux499~35 (
// Equation(s):
// \Mux499~35_combout  = ( \cellX[3]~3_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[4][8][0]~q  ) ) ) # ( !\cellX[3]~3_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[4][3][0]~DUPLICATE_q  ) ) ) # ( \cellX[3]~3_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[4][8][0]~q  ) ) ) # ( !\cellX[3]~3_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[4][1][0]~q  ) ) )

	.dataa(!\sudokuBoard[4][3][0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\sudokuBoard[4][8][0]~q ),
	.datad(!\sudokuBoard[4][1][0]~q ),
	.datae(!\cellX[3]~3_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~35 .extended_lut = "off";
defparam \Mux499~35 .lut_mask = 64'h00FF0F0F55550F0F;
defparam \Mux499~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y10_N28
dffeas \sudokuBoard[5][7][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[5][7][0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][7][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][7][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[5][7][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y10_N6
cyclonev_lcell_comb \Mux499~23 (
// Equation(s):
// \Mux499~23_combout  = ( \cellX[3]~3_combout  & ( \sudokuBoard[5][8][0]~q  ) ) # ( !\cellX[3]~3_combout  & ( \sudokuBoard[5][7][0]~DUPLICATE_q  ) )

	.dataa(!\sudokuBoard[5][8][0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sudokuBoard[5][7][0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\cellX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~23 .extended_lut = "off";
defparam \Mux499~23 .lut_mask = 64'h00FF00FF55555555;
defparam \Mux499~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N30
cyclonev_lcell_comb \Mux499~24 (
// Equation(s):
// \Mux499~24_combout  = ( \cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[5][6][0]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[5][2][0]~q  ) ) ) # ( \cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[5][4][0]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[5][0][0]~q  ) ) )

	.dataa(!\sudokuBoard[5][6][0]~q ),
	.datab(!\sudokuBoard[5][2][0]~q ),
	.datac(!\sudokuBoard[5][4][0]~q ),
	.datad(!\sudokuBoard[5][0][0]~q ),
	.datae(!\cellX[2]~4_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~24 .extended_lut = "off";
defparam \Mux499~24 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux499~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y7_N24
cyclonev_lcell_comb \Mux499~25 (
// Equation(s):
// \Mux499~25_combout  = ( \cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \Mux499~23_combout  ) ) ) # ( !\cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[5][3][0]~q  ) ) ) # ( \cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[5][5][0]~q  ) ) ) # ( !\cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[5][1][0]~q  ) ) )

	.dataa(!\sudokuBoard[5][1][0]~q ),
	.datab(!\sudokuBoard[5][3][0]~q ),
	.datac(!\sudokuBoard[5][5][0]~q ),
	.datad(!\Mux499~23_combout ),
	.datae(!\cellX[2]~4_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~25 .extended_lut = "off";
defparam \Mux499~25 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux499~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N57
cyclonev_lcell_comb \Mux499~10 (
// Equation(s):
// \Mux499~10_combout  = ( \Mux499~25_combout  & ( (!\cellX[3]~3_combout  & (((\Mux499~24_combout )) # (\cellX[0]~0_combout ))) # (\cellX[3]~3_combout  & (((\Mux499~23_combout )))) ) ) # ( !\Mux499~25_combout  & ( (!\cellX[3]~3_combout  & 
// (!\cellX[0]~0_combout  & ((\Mux499~24_combout )))) # (\cellX[3]~3_combout  & (((\Mux499~23_combout )))) ) )

	.dataa(!\cellX[0]~0_combout ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\Mux499~23_combout ),
	.datad(!\Mux499~24_combout ),
	.datae(gnd),
	.dataf(!\Mux499~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~10 .extended_lut = "off";
defparam \Mux499~10 .lut_mask = 64'h038B038B47CF47CF;
defparam \Mux499~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y7_N36
cyclonev_lcell_comb \Mux499~36 (
// Equation(s):
// \Mux499~36_combout  = ( \cellX[1]~1_combout  & ( \sudokuBoard[4][2][0]~q  ) ) # ( !\cellX[1]~1_combout  & ( \sudokuBoard[4][0][0]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[4][0][0]~q ),
	.datad(!\sudokuBoard[4][2][0]~q ),
	.datae(gnd),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~36 .extended_lut = "off";
defparam \Mux499~36 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mux499~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N30
cyclonev_lcell_comb \Mux499~9 (
// Equation(s):
// \Mux499~9_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[4][7][0]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[4][5][0]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[4][6][0]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[4][4][0]~q  ) ) )

	.dataa(!\sudokuBoard[4][6][0]~q ),
	.datab(!\sudokuBoard[4][7][0]~q ),
	.datac(!\sudokuBoard[4][5][0]~q ),
	.datad(!\sudokuBoard[4][4][0]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~9 .extended_lut = "off";
defparam \Mux499~9 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux499~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N12
cyclonev_lcell_comb \Mux499~37 (
// Equation(s):
// \Mux499~37_combout  = ( \Mux499~9_combout  & ( ((!\cellX[0]~0_combout  & (\Mux499~36_combout )) # (\cellX[0]~0_combout  & ((\Mux499~35_combout )))) # (\cellX[2]~4_combout ) ) ) # ( !\Mux499~9_combout  & ( (!\cellX[2]~4_combout  & ((!\cellX[0]~0_combout  & 
// (\Mux499~36_combout )) # (\cellX[0]~0_combout  & ((\Mux499~35_combout ))))) ) )

	.dataa(!\cellX[0]~0_combout ),
	.datab(!\cellX[2]~4_combout ),
	.datac(!\Mux499~36_combout ),
	.datad(!\Mux499~35_combout ),
	.datae(gnd),
	.dataf(!\Mux499~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~37 .extended_lut = "off";
defparam \Mux499~37 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \Mux499~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N36
cyclonev_lcell_comb \Mux499~11 (
// Equation(s):
// \Mux499~11_combout  = ( \Mux499~10_combout  & ( \Mux499~37_combout  & ( (!\cellX[3]~3_combout ) # (((!\cellY[1]~1_combout  & !\Div1|auto_generated|divider|divider|op_26~1_sumout )) # (\Mux499~35_combout )) ) ) ) # ( !\Mux499~10_combout  & ( 
// \Mux499~37_combout  & ( (!\cellY[1]~1_combout  & (\Div1|auto_generated|divider|divider|op_26~1_sumout  & ((!\cellX[3]~3_combout ) # (\Mux499~35_combout )))) # (\cellY[1]~1_combout  & ((!\cellX[3]~3_combout ) # ((\Mux499~35_combout )))) ) ) ) # ( 
// \Mux499~10_combout  & ( !\Mux499~37_combout  & ( (!\cellY[1]~1_combout  & ((!\Div1|auto_generated|divider|divider|op_26~1_sumout ) # ((\cellX[3]~3_combout  & \Mux499~35_combout )))) # (\cellY[1]~1_combout  & (\cellX[3]~3_combout  & (\Mux499~35_combout ))) 
// ) ) ) # ( !\Mux499~10_combout  & ( !\Mux499~37_combout  & ( (\cellX[3]~3_combout  & (\Mux499~35_combout  & ((\Div1|auto_generated|divider|divider|op_26~1_sumout ) # (\cellY[1]~1_combout )))) ) ) )

	.dataa(!\cellY[1]~1_combout ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\Mux499~35_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.datae(!\Mux499~10_combout ),
	.dataf(!\Mux499~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~11 .extended_lut = "off";
defparam \Mux499~11 .lut_mask = 64'h0103AB0345CFEFCF;
defparam \Mux499~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y10_N49
dffeas \sudokuBoard[7][5][0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~240_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][5][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][5][0]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][5][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y11_N30
cyclonev_lcell_comb \Mux499~29 (
// Equation(s):
// \Mux499~29_combout  = ( \sudokuBoard[7][8][0]~q  & ( \cellX[3]~3_combout  ) ) # ( \sudokuBoard[7][8][0]~q  & ( !\cellX[3]~3_combout  & ( \sudokuBoard[7][7][0]~q  ) ) ) # ( !\sudokuBoard[7][8][0]~q  & ( !\cellX[3]~3_combout  & ( \sudokuBoard[7][7][0]~q  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[7][7][0]~q ),
	.datad(gnd),
	.datae(!\sudokuBoard[7][8][0]~q ),
	.dataf(!\cellX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~29 .extended_lut = "off";
defparam \Mux499~29 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Mux499~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N48
cyclonev_lcell_comb \Mux499~31 (
// Equation(s):
// \Mux499~31_combout  = ( \cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \Mux499~29_combout  ) ) ) # ( !\cellX[2]~4_combout  & ( \cellX[1]~1_combout  & ( \sudokuBoard[7][3][0]~DUPLICATE_q  ) ) ) # ( \cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( 
// \sudokuBoard[7][5][0]~DUPLICATE_q  ) ) ) # ( !\cellX[2]~4_combout  & ( !\cellX[1]~1_combout  & ( \sudokuBoard[7][1][0]~q  ) ) )

	.dataa(!\sudokuBoard[7][1][0]~q ),
	.datab(!\sudokuBoard[7][5][0]~DUPLICATE_q ),
	.datac(!\Mux499~29_combout ),
	.datad(!\sudokuBoard[7][3][0]~DUPLICATE_q ),
	.datae(!\cellX[2]~4_combout ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~31 .extended_lut = "off";
defparam \Mux499~31 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux499~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N24
cyclonev_lcell_comb \Mux499~30 (
// Equation(s):
// \Mux499~30_combout  = ( \sudokuBoard[7][6][0]~q  & ( \cellX[1]~1_combout  & ( (\sudokuBoard[7][2][0]~DUPLICATE_q ) # (\cellX[2]~4_combout ) ) ) ) # ( !\sudokuBoard[7][6][0]~q  & ( \cellX[1]~1_combout  & ( (!\cellX[2]~4_combout  & 
// \sudokuBoard[7][2][0]~DUPLICATE_q ) ) ) ) # ( \sudokuBoard[7][6][0]~q  & ( !\cellX[1]~1_combout  & ( (!\cellX[2]~4_combout  & ((\sudokuBoard[7][0][0]~q ))) # (\cellX[2]~4_combout  & (\sudokuBoard[7][4][0]~q )) ) ) ) # ( !\sudokuBoard[7][6][0]~q  & ( 
// !\cellX[1]~1_combout  & ( (!\cellX[2]~4_combout  & ((\sudokuBoard[7][0][0]~q ))) # (\cellX[2]~4_combout  & (\sudokuBoard[7][4][0]~q )) ) ) )

	.dataa(!\sudokuBoard[7][4][0]~q ),
	.datab(!\sudokuBoard[7][0][0]~q ),
	.datac(!\cellX[2]~4_combout ),
	.datad(!\sudokuBoard[7][2][0]~DUPLICATE_q ),
	.datae(!\sudokuBoard[7][6][0]~q ),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~30 .extended_lut = "off";
defparam \Mux499~30 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux499~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N36
cyclonev_lcell_comb \Mux499~16 (
// Equation(s):
// \Mux499~16_combout  = ( \cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & (\Mux499~31_combout )) # (\cellX[3]~3_combout  & ((\Mux499~29_combout ))) ) ) # ( !\cellX[0]~0_combout  & ( (!\cellX[3]~3_combout  & (\Mux499~30_combout )) # (\cellX[3]~3_combout  & 
// ((\Mux499~29_combout ))) ) )

	.dataa(!\Mux499~31_combout ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\Mux499~30_combout ),
	.datad(!\Mux499~29_combout ),
	.datae(gnd),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~16 .extended_lut = "off";
defparam \Mux499~16 .lut_mask = 64'h0C3F0C3F44774477;
defparam \Mux499~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y9_N0
cyclonev_lcell_comb \Mux499~41 (
// Equation(s):
// \Mux499~41_combout  = ( \cellX[1]~1_combout  & ( \cellX[3]~3_combout  & ( \sudokuBoard[6][8][0]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[3]~3_combout  & ( \sudokuBoard[6][8][0]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[3]~3_combout  & ( 
// \sudokuBoard[6][3][0]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[3]~3_combout  & ( \sudokuBoard[6][1][0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[6][1][0]~DUPLICATE_q ),
	.datac(!\sudokuBoard[6][3][0]~q ),
	.datad(!\sudokuBoard[6][8][0]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~41 .extended_lut = "off";
defparam \Mux499~41 .lut_mask = 64'h33330F0F00FF00FF;
defparam \Mux499~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N21
cyclonev_lcell_comb \Mux499~42 (
// Equation(s):
// \Mux499~42_combout  = ( \cellX[1]~1_combout  & ( \sudokuBoard[6][2][0]~q  ) ) # ( !\cellX[1]~1_combout  & ( \sudokuBoard[6][0][0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sudokuBoard[6][0][0]~DUPLICATE_q ),
	.datad(!\sudokuBoard[6][2][0]~q ),
	.datae(gnd),
	.dataf(!\cellX[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~42 .extended_lut = "off";
defparam \Mux499~42 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mux499~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X55_Y9_N6
cyclonev_lcell_comb \Mux499~15 (
// Equation(s):
// \Mux499~15_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[6][7][0]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[6][5][0]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[6][6][0]~DUPLICATE_q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[6][4][0]~DUPLICATE_q  ) ) )

	.dataa(!\sudokuBoard[6][6][0]~DUPLICATE_q ),
	.datab(!\sudokuBoard[6][7][0]~q ),
	.datac(!\sudokuBoard[6][5][0]~q ),
	.datad(!\sudokuBoard[6][4][0]~DUPLICATE_q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~15 .extended_lut = "off";
defparam \Mux499~15 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux499~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N15
cyclonev_lcell_comb \Mux499~43 (
// Equation(s):
// \Mux499~43_combout  = ( \Mux499~15_combout  & ( ((!\cellX[0]~0_combout  & ((\Mux499~42_combout ))) # (\cellX[0]~0_combout  & (\Mux499~41_combout ))) # (\cellX[2]~4_combout ) ) ) # ( !\Mux499~15_combout  & ( (!\cellX[2]~4_combout  & ((!\cellX[0]~0_combout  
// & ((\Mux499~42_combout ))) # (\cellX[0]~0_combout  & (\Mux499~41_combout )))) ) )

	.dataa(!\cellX[0]~0_combout ),
	.datab(!\cellX[2]~4_combout ),
	.datac(!\Mux499~41_combout ),
	.datad(!\Mux499~42_combout ),
	.datae(gnd),
	.dataf(!\Mux499~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~43 .extended_lut = "off";
defparam \Mux499~43 .lut_mask = 64'h048C048C37BF37BF;
defparam \Mux499~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N48
cyclonev_lcell_comb \Mux499~17 (
// Equation(s):
// \Mux499~17_combout  = ( \Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \Mux499~43_combout  & ( (!\cellX[3]~3_combout ) # (\Mux499~41_combout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( \Mux499~43_combout  & ( 
// (!\cellY[1]~1_combout  & (((\Mux499~16_combout )))) # (\cellY[1]~1_combout  & ((!\cellX[3]~3_combout ) # ((\Mux499~41_combout )))) ) ) ) # ( \Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\Mux499~43_combout  & ( (\cellX[3]~3_combout  & 
// \Mux499~41_combout ) ) ) ) # ( !\Div1|auto_generated|divider|divider|op_26~1_sumout  & ( !\Mux499~43_combout  & ( (!\cellY[1]~1_combout  & (((\Mux499~16_combout )))) # (\cellY[1]~1_combout  & (\cellX[3]~3_combout  & ((\Mux499~41_combout )))) ) ) )

	.dataa(!\cellY[1]~1_combout ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\Mux499~16_combout ),
	.datad(!\Mux499~41_combout ),
	.datae(!\Div1|auto_generated|divider|divider|op_26~1_sumout ),
	.dataf(!\Mux499~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~17 .extended_lut = "off";
defparam \Mux499~17 .lut_mask = 64'h0A1B00334E5FCCFF;
defparam \Mux499~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y9_N24
cyclonev_lcell_comb \Mux499~18 (
// Equation(s):
// \Mux499~18_combout  = ( \Mux499~11_combout  & ( \Mux499~17_combout  & ( ((!\cellY[1]~3_combout  & ((\Mux499~8_combout ))) # (\cellY[1]~3_combout  & (\Mux499~14_combout ))) # (\cellY[2]~2_combout ) ) ) ) # ( !\Mux499~11_combout  & ( \Mux499~17_combout  & ( 
// (!\cellY[1]~3_combout  & (!\cellY[2]~2_combout  & ((\Mux499~8_combout )))) # (\cellY[1]~3_combout  & (((\Mux499~14_combout )) # (\cellY[2]~2_combout ))) ) ) ) # ( \Mux499~11_combout  & ( !\Mux499~17_combout  & ( (!\cellY[1]~3_combout  & 
// (((\Mux499~8_combout )) # (\cellY[2]~2_combout ))) # (\cellY[1]~3_combout  & (!\cellY[2]~2_combout  & (\Mux499~14_combout ))) ) ) ) # ( !\Mux499~11_combout  & ( !\Mux499~17_combout  & ( (!\cellY[2]~2_combout  & ((!\cellY[1]~3_combout  & 
// ((\Mux499~8_combout ))) # (\cellY[1]~3_combout  & (\Mux499~14_combout )))) ) ) )

	.dataa(!\cellY[1]~3_combout ),
	.datab(!\cellY[2]~2_combout ),
	.datac(!\Mux499~14_combout ),
	.datad(!\Mux499~8_combout ),
	.datae(!\Mux499~11_combout ),
	.dataf(!\Mux499~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~18 .extended_lut = "off";
defparam \Mux499~18 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux499~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N48
cyclonev_lcell_comb \Mux499~19 (
// Equation(s):
// \Mux499~19_combout  = ( \Mux499~5_combout  & ( \Mux499~18_combout  & ( (!\Mux499~2_combout  & ((!\Mux499~3_combout ) # ((\Mux499~4_combout )))) # (\Mux499~2_combout  & (((\sudokuBoard[8][8][0]~q )) # (\Mux499~3_combout ))) ) ) ) # ( !\Mux499~5_combout  & 
// ( \Mux499~18_combout  & ( (!\Mux499~2_combout  & ((!\Mux499~3_combout ) # ((\Mux499~4_combout )))) # (\Mux499~2_combout  & (!\Mux499~3_combout  & ((\sudokuBoard[8][8][0]~q )))) ) ) ) # ( \Mux499~5_combout  & ( !\Mux499~18_combout  & ( (!\Mux499~2_combout  
// & (\Mux499~3_combout  & (\Mux499~4_combout ))) # (\Mux499~2_combout  & (((\sudokuBoard[8][8][0]~q )) # (\Mux499~3_combout ))) ) ) ) # ( !\Mux499~5_combout  & ( !\Mux499~18_combout  & ( (!\Mux499~2_combout  & (\Mux499~3_combout  & (\Mux499~4_combout ))) # 
// (\Mux499~2_combout  & (!\Mux499~3_combout  & ((\sudokuBoard[8][8][0]~q )))) ) ) )

	.dataa(!\Mux499~2_combout ),
	.datab(!\Mux499~3_combout ),
	.datac(!\Mux499~4_combout ),
	.datad(!\sudokuBoard[8][8][0]~q ),
	.datae(!\Mux499~5_combout ),
	.dataf(!\Mux499~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux499~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux499~19 .extended_lut = "off";
defparam \Mux499~19 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux499~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y7_N46
dffeas \sudokuBoard[8][4][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~178_combout ),
	.asdata(\sudokuBoard~179_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[8][4][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[8][4][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[8][4][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y9_N42
cyclonev_lcell_comb \Mux498~1 (
// Equation(s):
// \Mux498~1_combout  = ( \sudokuBoard[8][4][1]~DUPLICATE_q  & ( \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & (\sudokuBoard[8][5][1]~DUPLICATE_q )) # (\cellX[1]~1_combout  & ((\sudokuBoard[8][7][1]~q ))) ) ) ) # ( !\sudokuBoard[8][4][1]~DUPLICATE_q  & ( 
// \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & (\sudokuBoard[8][5][1]~DUPLICATE_q )) # (\cellX[1]~1_combout  & ((\sudokuBoard[8][7][1]~q ))) ) ) ) # ( \sudokuBoard[8][4][1]~DUPLICATE_q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout ) # 
// (\sudokuBoard[8][6][1]~q ) ) ) ) # ( !\sudokuBoard[8][4][1]~DUPLICATE_q  & ( !\cellX[0]~0_combout  & ( (\sudokuBoard[8][6][1]~q  & \cellX[1]~1_combout ) ) ) )

	.dataa(!\sudokuBoard[8][5][1]~DUPLICATE_q ),
	.datab(!\sudokuBoard[8][7][1]~q ),
	.datac(!\sudokuBoard[8][6][1]~q ),
	.datad(!\cellX[1]~1_combout ),
	.datae(!\sudokuBoard[8][4][1]~DUPLICATE_q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~1 .extended_lut = "off";
defparam \Mux498~1 .lut_mask = 64'h000FFF0F55335533;
defparam \Mux498~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y11_N9
cyclonev_lcell_comb \Mux498~0 (
// Equation(s):
// \Mux498~0_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[8][3][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[8][1][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[8][2][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[8][0][1]~q  ) ) )

	.dataa(!\sudokuBoard[8][3][1]~q ),
	.datab(!\sudokuBoard[8][0][1]~q ),
	.datac(!\sudokuBoard[8][1][1]~q ),
	.datad(!\sudokuBoard[8][2][1]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~0 .extended_lut = "off";
defparam \Mux498~0 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux498~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N0
cyclonev_lcell_comb \Mux498~36 (
// Equation(s):
// \Mux498~36_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (((\sudokuBoard[5][0][1]~q )))) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[5][3][1]~q ))) # 
// (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[5][2][1]~q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\always7~1_combout  & (\sudokuBoard[5][0][1]~q )) # (\always7~1_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[5][1][1]~DUPLICATE_q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[5][0][1]~q ))))) ) )

	.dataa(!\sudokuBoard[5][2][1]~q ),
	.datab(!\sudokuBoard[5][0][1]~q ),
	.datac(!\sudokuBoard[5][1][1]~DUPLICATE_q ),
	.datad(!\always7~1_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[5][3][1]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~36 .extended_lut = "on";
defparam \Mux498~36 .lut_mask = 64'h330F330F33553333;
defparam \Mux498~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N22
dffeas \sudokuBoard[5][6][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~146_combout ),
	.asdata(\sudokuBoard~147_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][6][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][6][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[5][6][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y7_N37
dffeas \sudokuBoard[5][5][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~148_combout ),
	.asdata(\sudokuBoard~149_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[5][5][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[5][5][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[5][5][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N30
cyclonev_lcell_comb \Mux498~40 (
// Equation(s):
// \Mux498~40_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (((\sudokuBoard[5][4][1]~q )))) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & 
// ((\sudokuBoard[5][7][1]~DUPLICATE_q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[5][6][1]~DUPLICATE_q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\always7~1_combout  & (\sudokuBoard[5][4][1]~q 
// )) # (\always7~1_combout  & ((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[5][5][1]~DUPLICATE_q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[5][4][1]~q ))))) ) )

	.dataa(!\sudokuBoard[5][6][1]~DUPLICATE_q ),
	.datab(!\sudokuBoard[5][4][1]~q ),
	.datac(!\sudokuBoard[5][5][1]~DUPLICATE_q ),
	.datad(!\always7~1_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[5][7][1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~40 .extended_lut = "on";
defparam \Mux498~40 .lut_mask = 64'h330F330F33553333;
defparam \Mux498~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N51
cyclonev_lcell_comb \Mux498~13 (
// Equation(s):
// \Mux498~13_combout  = ( \Mux498~36_combout  & ( \Mux498~40_combout  & ( (!\cellX[3]~3_combout ) # (\sudokuBoard[5][8][1]~q ) ) ) ) # ( !\Mux498~36_combout  & ( \Mux498~40_combout  & ( (!\cellX[3]~3_combout  & ((\cellX[2]~4_combout ))) # 
// (\cellX[3]~3_combout  & (\sudokuBoard[5][8][1]~q )) ) ) ) # ( \Mux498~36_combout  & ( !\Mux498~40_combout  & ( (!\cellX[3]~3_combout  & ((!\cellX[2]~4_combout ))) # (\cellX[3]~3_combout  & (\sudokuBoard[5][8][1]~q )) ) ) ) # ( !\Mux498~36_combout  & ( 
// !\Mux498~40_combout  & ( (\sudokuBoard[5][8][1]~q  & \cellX[3]~3_combout ) ) ) )

	.dataa(!\sudokuBoard[5][8][1]~q ),
	.datab(gnd),
	.datac(!\cellX[2]~4_combout ),
	.datad(!\cellX[3]~3_combout ),
	.datae(!\Mux498~36_combout ),
	.dataf(!\Mux498~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~13 .extended_lut = "off";
defparam \Mux498~13 .lut_mask = 64'h0055F0550F55FF55;
defparam \Mux498~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y8_N49
dffeas \sudokuBoard[3][8][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[3][8][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][8][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][8][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[3][8][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y6_N52
dffeas \sudokuBoard[3][2][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~127_combout ),
	.asdata(\sudokuBoard~128_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[3][2][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[3][2][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[3][2][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N24
cyclonev_lcell_comb \Mux498~28 (
// Equation(s):
// \Mux498~28_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (((\sudokuBoard[3][0][1]~q )))) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[3][3][1]~q ))) # 
// (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[3][2][1]~DUPLICATE_q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\always7~1_combout  & (\sudokuBoard[3][0][1]~q )) # (\always7~1_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[3][1][1]~q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[3][0][1]~q ))))) ) )

	.dataa(!\sudokuBoard[3][2][1]~DUPLICATE_q ),
	.datab(!\sudokuBoard[3][0][1]~q ),
	.datac(!\sudokuBoard[3][1][1]~q ),
	.datad(!\always7~1_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[3][3][1]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~28 .extended_lut = "on";
defparam \Mux498~28 .lut_mask = 64'h330F330F33553333;
defparam \Mux498~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N30
cyclonev_lcell_comb \Mux498~32 (
// Equation(s):
// \Mux498~32_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (\sudokuBoard[3][4][1]~q )) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[3][7][1]~DUPLICATE_q 
// ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[3][6][1]~q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\always7~1_combout  & (\sudokuBoard[3][4][1]~q )) # (\always7~1_combout  & 
// ((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[3][5][1]~DUPLICATE_q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[3][4][1]~q ))))) ) )

	.dataa(!\sudokuBoard[3][4][1]~q ),
	.datab(!\sudokuBoard[3][6][1]~q ),
	.datac(!\sudokuBoard[3][5][1]~DUPLICATE_q ),
	.datad(!\always7~1_combout ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[3][7][1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~32 .extended_lut = "on";
defparam \Mux498~32 .lut_mask = 64'h550F550F55335555;
defparam \Mux498~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N30
cyclonev_lcell_comb \Mux498~14 (
// Equation(s):
// \Mux498~14_combout  = ( \Mux498~32_combout  & ( (!\cellX[3]~3_combout  & (((\cellX[2]~4_combout ) # (\Mux498~28_combout )))) # (\cellX[3]~3_combout  & (\sudokuBoard[3][8][1]~DUPLICATE_q )) ) ) # ( !\Mux498~32_combout  & ( (!\cellX[3]~3_combout  & 
// (((\Mux498~28_combout  & !\cellX[2]~4_combout )))) # (\cellX[3]~3_combout  & (\sudokuBoard[3][8][1]~DUPLICATE_q )) ) )

	.dataa(!\cellX[3]~3_combout ),
	.datab(!\sudokuBoard[3][8][1]~DUPLICATE_q ),
	.datac(!\Mux498~28_combout ),
	.datad(!\cellX[2]~4_combout ),
	.datae(gnd),
	.dataf(!\Mux498~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~14 .extended_lut = "off";
defparam \Mux498~14 .lut_mask = 64'h1B111B111BBB1BBB;
defparam \Mux498~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y10_N4
dffeas \sudokuBoard[1][0][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~252_combout ),
	.asdata(\level[0]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][0][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][0][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[1][0][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y10_N42
cyclonev_lcell_comb \Mux498~44 (
// Equation(s):
// \Mux498~44_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (\sudokuBoard[1][0][1]~DUPLICATE_q )) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[1][3][1]~q )) 
// # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[1][2][1]~DUPLICATE_q )))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (\sudokuBoard[1][0][1]~DUPLICATE_q )) # (\always7~1_combout  & 
// (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[1][1][1]~q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[1][0][1]~DUPLICATE_q ))))) ) )

	.dataa(!\sudokuBoard[1][0][1]~DUPLICATE_q ),
	.datab(!\always7~1_combout ),
	.datac(!\sudokuBoard[1][1][1]~q ),
	.datad(!\sudokuBoard[1][2][1]~DUPLICATE_q ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[1][3][1]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~44 .extended_lut = "on";
defparam \Mux498~44 .lut_mask = 64'h4747474744775555;
defparam \Mux498~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y11_N49
dffeas \sudokuBoard[1][4][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[1][4][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[1][4][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[1][4][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[1][4][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N6
cyclonev_lcell_comb \Mux498~48 (
// Equation(s):
// \Mux498~48_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & ((((\sudokuBoard[1][4][1]~DUPLICATE_q ))))) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & 
// ((\sudokuBoard[1][7][1]~q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[1][6][1]~q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\always7~1_combout  & (((\sudokuBoard[1][4][1]~DUPLICATE_q )))) # 
// (\always7~1_combout  & ((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[1][5][1]~q )) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[1][4][1]~DUPLICATE_q )))))) ) )

	.dataa(!\sudokuBoard[1][6][1]~q ),
	.datab(!\always7~1_combout ),
	.datac(!\sudokuBoard[1][5][1]~q ),
	.datad(!\sudokuBoard[1][4][1]~DUPLICATE_q ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[1][7][1]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~48 .extended_lut = "on";
defparam \Mux498~48 .lut_mask = 64'h03CF03CF11DD00FF;
defparam \Mux498~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N21
cyclonev_lcell_comb \Mux498~12 (
// Equation(s):
// \Mux498~12_combout  = ( \Mux498~48_combout  & ( (!\cellX[3]~3_combout  & (((\Mux498~44_combout )) # (\cellX[2]~4_combout ))) # (\cellX[3]~3_combout  & (((\sudokuBoard[1][8][1]~q )))) ) ) # ( !\Mux498~48_combout  & ( (!\cellX[3]~3_combout  & 
// (!\cellX[2]~4_combout  & ((\Mux498~44_combout )))) # (\cellX[3]~3_combout  & (((\sudokuBoard[1][8][1]~q )))) ) )

	.dataa(!\cellX[3]~3_combout ),
	.datab(!\cellX[2]~4_combout ),
	.datac(!\sudokuBoard[1][8][1]~q ),
	.datad(!\Mux498~44_combout ),
	.datae(gnd),
	.dataf(!\Mux498~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~12 .extended_lut = "off";
defparam \Mux498~12 .lut_mask = 64'h058D058D27AF27AF;
defparam \Mux498~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y11_N37
dffeas \sudokuBoard[7][0][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~35_combout ),
	.asdata(\level[1]~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(state[0]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][0][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][0][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][0][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N54
cyclonev_lcell_comb \Mux498~20 (
// Equation(s):
// \Mux498~20_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (\sudokuBoard[7][0][1]~DUPLICATE_q )) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[7][3][1]~q )) 
// # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[7][2][1]~DUPLICATE_q )))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & (\sudokuBoard[7][0][1]~DUPLICATE_q )) # (\always7~1_combout  & 
// (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[7][1][1]~q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[7][0][1]~DUPLICATE_q ))))) ) )

	.dataa(!\sudokuBoard[7][0][1]~DUPLICATE_q ),
	.datab(!\always7~1_combout ),
	.datac(!\sudokuBoard[7][1][1]~q ),
	.datad(!\sudokuBoard[7][2][1]~DUPLICATE_q ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[7][3][1]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~20 .extended_lut = "on";
defparam \Mux498~20 .lut_mask = 64'h4747474744775555;
defparam \Mux498~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y11_N7
dffeas \sudokuBoard[7][7][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[7][7][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[7][7][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[7][7][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[7][7][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N12
cyclonev_lcell_comb \Mux498~24 (
// Equation(s):
// \Mux498~24_combout  = ( !\Div0|auto_generated|divider|divider|op_25~1_sumout  & ( (!\always7~1_combout  & ((((\sudokuBoard[7][4][1]~q ))))) # (\always7~1_combout  & (((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & 
// ((\sudokuBoard[7][7][1]~DUPLICATE_q ))) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[7][6][1]~DUPLICATE_q ))))) ) ) # ( \Div0|auto_generated|divider|divider|op_25~1_sumout  & ( ((!\always7~1_combout  & (((\sudokuBoard[7][4][1]~q 
// )))) # (\always7~1_combout  & ((!\Div0|auto_generated|divider|divider|op_26~1_sumout  & (\sudokuBoard[7][5][1]~q )) # (\Div0|auto_generated|divider|divider|op_26~1_sumout  & ((\sudokuBoard[7][4][1]~q )))))) ) )

	.dataa(!\sudokuBoard[7][6][1]~DUPLICATE_q ),
	.datab(!\always7~1_combout ),
	.datac(!\sudokuBoard[7][5][1]~q ),
	.datad(!\sudokuBoard[7][4][1]~q ),
	.datae(!\Div0|auto_generated|divider|divider|op_25~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_26~1_sumout ),
	.datag(!\sudokuBoard[7][7][1]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~24 .extended_lut = "on";
defparam \Mux498~24 .lut_mask = 64'h03CF03CF11DD00FF;
defparam \Mux498~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y9_N18
cyclonev_lcell_comb \Mux498~15 (
// Equation(s):
// \Mux498~15_combout  = ( \Mux498~20_combout  & ( \Mux498~24_combout  & ( (!\cellX[3]~3_combout ) # (\sudokuBoard[7][8][1]~q ) ) ) ) # ( !\Mux498~20_combout  & ( \Mux498~24_combout  & ( (!\cellX[3]~3_combout  & ((\cellX[2]~4_combout ))) # 
// (\cellX[3]~3_combout  & (\sudokuBoard[7][8][1]~q )) ) ) ) # ( \Mux498~20_combout  & ( !\Mux498~24_combout  & ( (!\cellX[3]~3_combout  & ((!\cellX[2]~4_combout ))) # (\cellX[3]~3_combout  & (\sudokuBoard[7][8][1]~q )) ) ) ) # ( !\Mux498~20_combout  & ( 
// !\Mux498~24_combout  & ( (\sudokuBoard[7][8][1]~q  & \cellX[3]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\sudokuBoard[7][8][1]~q ),
	.datac(!\cellX[3]~3_combout ),
	.datad(!\cellX[2]~4_combout ),
	.datae(!\Mux498~20_combout ),
	.dataf(!\Mux498~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~15 .extended_lut = "off";
defparam \Mux498~15 .lut_mask = 64'h0303F30303F3F3F3;
defparam \Mux498~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N0
cyclonev_lcell_comb \Mux498~16 (
// Equation(s):
// \Mux498~16_combout  = ( \Mux498~12_combout  & ( \Mux498~15_combout  & ( (!\cellY[1]~3_combout  & ((!\cellY[2]~2_combout ) # ((\Mux498~13_combout )))) # (\cellY[1]~3_combout  & (((\Mux498~14_combout )) # (\cellY[2]~2_combout ))) ) ) ) # ( 
// !\Mux498~12_combout  & ( \Mux498~15_combout  & ( (!\cellY[1]~3_combout  & (\cellY[2]~2_combout  & (\Mux498~13_combout ))) # (\cellY[1]~3_combout  & (((\Mux498~14_combout )) # (\cellY[2]~2_combout ))) ) ) ) # ( \Mux498~12_combout  & ( !\Mux498~15_combout  
// & ( (!\cellY[1]~3_combout  & ((!\cellY[2]~2_combout ) # ((\Mux498~13_combout )))) # (\cellY[1]~3_combout  & (!\cellY[2]~2_combout  & ((\Mux498~14_combout )))) ) ) ) # ( !\Mux498~12_combout  & ( !\Mux498~15_combout  & ( (!\cellY[1]~3_combout  & 
// (\cellY[2]~2_combout  & (\Mux498~13_combout ))) # (\cellY[1]~3_combout  & (!\cellY[2]~2_combout  & ((\Mux498~14_combout )))) ) ) )

	.dataa(!\cellY[1]~3_combout ),
	.datab(!\cellY[2]~2_combout ),
	.datac(!\Mux498~13_combout ),
	.datad(!\Mux498~14_combout ),
	.datae(!\Mux498~12_combout ),
	.dataf(!\Mux498~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~16 .extended_lut = "off";
defparam \Mux498~16 .lut_mask = 64'h02468ACE13579BDF;
defparam \Mux498~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y7_N7
dffeas \sudokuBoard[4][8][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~154_combout ),
	.asdata(\sudokuBoard~155_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[4][8][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[4][8][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[4][8][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N36
cyclonev_lcell_comb \Mux498~17 (
// Equation(s):
// \Mux498~17_combout  = ( \cellY[1]~3_combout  & ( \cellY[2]~2_combout  & ( \sudokuBoard[6][8][1]~DUPLICATE_q  ) ) ) # ( !\cellY[1]~3_combout  & ( \cellY[2]~2_combout  & ( \sudokuBoard[4][8][1]~DUPLICATE_q  ) ) ) # ( \cellY[1]~3_combout  & ( 
// !\cellY[2]~2_combout  & ( \sudokuBoard[2][8][1]~q  ) ) ) # ( !\cellY[1]~3_combout  & ( !\cellY[2]~2_combout  & ( \sudokuBoard[0][8][1]~q  ) ) )

	.dataa(!\sudokuBoard[2][8][1]~q ),
	.datab(!\sudokuBoard[4][8][1]~DUPLICATE_q ),
	.datac(!\sudokuBoard[0][8][1]~q ),
	.datad(!\sudokuBoard[6][8][1]~DUPLICATE_q ),
	.datae(!\cellY[1]~3_combout ),
	.dataf(!\cellY[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~17 .extended_lut = "off";
defparam \Mux498~17 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux498~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N0
cyclonev_lcell_comb \Mux498~9 (
// Equation(s):
// \Mux498~9_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[2][7][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[2][5][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[2][6][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[2][4][1]~q  ) ) )

	.dataa(!\sudokuBoard[2][5][1]~q ),
	.datab(!\sudokuBoard[2][4][1]~q ),
	.datac(!\sudokuBoard[2][6][1]~q ),
	.datad(!\sudokuBoard[2][7][1]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~9 .extended_lut = "off";
defparam \Mux498~9 .lut_mask = 64'h33330F0F555500FF;
defparam \Mux498~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y10_N16
dffeas \sudokuBoard[0][5][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard[0][5][1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][5][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][5][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[0][5][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N42
cyclonev_lcell_comb \Mux498~7 (
// Equation(s):
// \Mux498~7_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[0][7][1]~DUPLICATE_q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[0][5][1]~DUPLICATE_q  ) ) ) # ( \cellX[1]~1_combout  & ( 
// !\cellX[0]~0_combout  & ( \sudokuBoard[0][6][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[0][4][1]~q  ) ) )

	.dataa(!\sudokuBoard[0][6][1]~q ),
	.datab(!\sudokuBoard[0][5][1]~DUPLICATE_q ),
	.datac(!\sudokuBoard[0][4][1]~q ),
	.datad(!\sudokuBoard[0][7][1]~DUPLICATE_q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~7 .extended_lut = "off";
defparam \Mux498~7 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux498~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N36
cyclonev_lcell_comb \Mux498~8 (
// Equation(s):
// \Mux498~8_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[4][7][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[4][5][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[4][6][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[4][4][1]~DUPLICATE_q  ) ) )

	.dataa(!\sudokuBoard[4][4][1]~DUPLICATE_q ),
	.datab(!\sudokuBoard[4][6][1]~q ),
	.datac(!\sudokuBoard[4][5][1]~q ),
	.datad(!\sudokuBoard[4][7][1]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~8 .extended_lut = "off";
defparam \Mux498~8 .lut_mask = 64'h555533330F0F00FF;
defparam \Mux498~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N24
cyclonev_lcell_comb \Mux498~10 (
// Equation(s):
// \Mux498~10_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[6][7][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[6][5][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[6][6][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[6][4][1]~q  ) ) )

	.dataa(!\sudokuBoard[6][7][1]~q ),
	.datab(!\sudokuBoard[6][4][1]~q ),
	.datac(!\sudokuBoard[6][6][1]~q ),
	.datad(!\sudokuBoard[6][5][1]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~10 .extended_lut = "off";
defparam \Mux498~10 .lut_mask = 64'h33330F0F00FF5555;
defparam \Mux498~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N6
cyclonev_lcell_comb \Mux498~11 (
// Equation(s):
// \Mux498~11_combout  = ( \Mux498~8_combout  & ( \Mux498~10_combout  & ( ((!\cellY[1]~3_combout  & ((\Mux498~7_combout ))) # (\cellY[1]~3_combout  & (\Mux498~9_combout ))) # (\cellY[2]~2_combout ) ) ) ) # ( !\Mux498~8_combout  & ( \Mux498~10_combout  & ( 
// (!\cellY[2]~2_combout  & ((!\cellY[1]~3_combout  & ((\Mux498~7_combout ))) # (\cellY[1]~3_combout  & (\Mux498~9_combout )))) # (\cellY[2]~2_combout  & (\cellY[1]~3_combout )) ) ) ) # ( \Mux498~8_combout  & ( !\Mux498~10_combout  & ( (!\cellY[2]~2_combout  
// & ((!\cellY[1]~3_combout  & ((\Mux498~7_combout ))) # (\cellY[1]~3_combout  & (\Mux498~9_combout )))) # (\cellY[2]~2_combout  & (!\cellY[1]~3_combout )) ) ) ) # ( !\Mux498~8_combout  & ( !\Mux498~10_combout  & ( (!\cellY[2]~2_combout  & 
// ((!\cellY[1]~3_combout  & ((\Mux498~7_combout ))) # (\cellY[1]~3_combout  & (\Mux498~9_combout )))) ) ) )

	.dataa(!\cellY[2]~2_combout ),
	.datab(!\cellY[1]~3_combout ),
	.datac(!\Mux498~9_combout ),
	.datad(!\Mux498~7_combout ),
	.datae(!\Mux498~8_combout ),
	.dataf(!\Mux498~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~11 .extended_lut = "off";
defparam \Mux498~11 .lut_mask = 64'h028A46CE139B57DF;
defparam \Mux498~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N18
cyclonev_lcell_comb \Mux498~5 (
// Equation(s):
// \Mux498~5_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[6][3][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[6][1][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[6][2][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[6][0][1]~q  ) ) )

	.dataa(!\sudokuBoard[6][0][1]~q ),
	.datab(!\sudokuBoard[6][1][1]~q ),
	.datac(!\sudokuBoard[6][2][1]~q ),
	.datad(!\sudokuBoard[6][3][1]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~5 .extended_lut = "off";
defparam \Mux498~5 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux498~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y7_N49
dffeas \sudokuBoard[0][2][1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\sudokuBoard~100_combout ),
	.asdata(\sudokuBoard~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(state[0]),
	.sload(sw_press[1]),
	.ena(\sudokuBoard[8][8][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sudokuBoard[0][2][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sudokuBoard[0][2][1]~DUPLICATE .is_wysiwyg = "true";
defparam \sudokuBoard[0][2][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N12
cyclonev_lcell_comb \Mux498~2 (
// Equation(s):
// \Mux498~2_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[0][3][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[0][1][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[0][2][1]~DUPLICATE_q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[0][0][1]~q  ) ) )

	.dataa(!\sudokuBoard[0][3][1]~q ),
	.datab(!\sudokuBoard[0][2][1]~DUPLICATE_q ),
	.datac(!\sudokuBoard[0][1][1]~q ),
	.datad(!\sudokuBoard[0][0][1]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~2 .extended_lut = "off";
defparam \Mux498~2 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux498~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N54
cyclonev_lcell_comb \Mux498~3 (
// Equation(s):
// \Mux498~3_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[4][3][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[4][1][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[4][2][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[4][0][1]~q  ) ) )

	.dataa(!\sudokuBoard[4][0][1]~q ),
	.datab(!\sudokuBoard[4][2][1]~q ),
	.datac(!\sudokuBoard[4][3][1]~q ),
	.datad(!\sudokuBoard[4][1][1]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~3 .extended_lut = "off";
defparam \Mux498~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux498~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N30
cyclonev_lcell_comb \Mux498~4 (
// Equation(s):
// \Mux498~4_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[2][3][1]~DUPLICATE_q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \sudokuBoard[2][1][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \sudokuBoard[2][2][1]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \sudokuBoard[2][0][1]~q  ) ) )

	.dataa(!\sudokuBoard[2][3][1]~DUPLICATE_q ),
	.datab(!\sudokuBoard[2][0][1]~q ),
	.datac(!\sudokuBoard[2][1][1]~q ),
	.datad(!\sudokuBoard[2][2][1]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~4 .extended_lut = "off";
defparam \Mux498~4 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux498~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y8_N48
cyclonev_lcell_comb \Mux498~6 (
// Equation(s):
// \Mux498~6_combout  = ( \Mux498~3_combout  & ( \Mux498~4_combout  & ( (!\cellY[2]~2_combout  & (((\Mux498~2_combout )) # (\cellY[1]~3_combout ))) # (\cellY[2]~2_combout  & ((!\cellY[1]~3_combout ) # ((\Mux498~5_combout )))) ) ) ) # ( !\Mux498~3_combout  & 
// ( \Mux498~4_combout  & ( (!\cellY[2]~2_combout  & (((\Mux498~2_combout )) # (\cellY[1]~3_combout ))) # (\cellY[2]~2_combout  & (\cellY[1]~3_combout  & (\Mux498~5_combout ))) ) ) ) # ( \Mux498~3_combout  & ( !\Mux498~4_combout  & ( (!\cellY[2]~2_combout  & 
// (!\cellY[1]~3_combout  & ((\Mux498~2_combout )))) # (\cellY[2]~2_combout  & ((!\cellY[1]~3_combout ) # ((\Mux498~5_combout )))) ) ) ) # ( !\Mux498~3_combout  & ( !\Mux498~4_combout  & ( (!\cellY[2]~2_combout  & (!\cellY[1]~3_combout  & ((\Mux498~2_combout 
// )))) # (\cellY[2]~2_combout  & (\cellY[1]~3_combout  & (\Mux498~5_combout ))) ) ) )

	.dataa(!\cellY[2]~2_combout ),
	.datab(!\cellY[1]~3_combout ),
	.datac(!\Mux498~5_combout ),
	.datad(!\Mux498~2_combout ),
	.datae(!\Mux498~3_combout ),
	.dataf(!\Mux498~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~6 .extended_lut = "off";
defparam \Mux498~6 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux498~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y10_N6
cyclonev_lcell_comb \Mux498~18 (
// Equation(s):
// \Mux498~18_combout  = ( \Mux499~0_combout  & ( \Mux499~1_combout  & ( \Mux498~6_combout  ) ) ) # ( !\Mux499~0_combout  & ( \Mux499~1_combout  & ( \Mux498~11_combout  ) ) ) # ( \Mux499~0_combout  & ( !\Mux499~1_combout  & ( \Mux498~16_combout  ) ) ) # ( 
// !\Mux499~0_combout  & ( !\Mux499~1_combout  & ( \Mux498~17_combout  ) ) )

	.dataa(!\Mux498~16_combout ),
	.datab(!\Mux498~17_combout ),
	.datac(!\Mux498~11_combout ),
	.datad(!\Mux498~6_combout ),
	.datae(!\Mux499~0_combout ),
	.dataf(!\Mux499~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~18 .extended_lut = "off";
defparam \Mux498~18 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux498~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N12
cyclonev_lcell_comb \Mux498~19 (
// Equation(s):
// \Mux498~19_combout  = ( \Mux498~0_combout  & ( \Mux498~18_combout  & ( (!\Mux499~2_combout ) # ((!\Mux499~3_combout  & (\sudokuBoard[8][8][1]~q )) # (\Mux499~3_combout  & ((\Mux498~1_combout )))) ) ) ) # ( !\Mux498~0_combout  & ( \Mux498~18_combout  & ( 
// (!\Mux499~3_combout  & (((!\Mux499~2_combout )) # (\sudokuBoard[8][8][1]~q ))) # (\Mux499~3_combout  & (((\Mux498~1_combout  & \Mux499~2_combout )))) ) ) ) # ( \Mux498~0_combout  & ( !\Mux498~18_combout  & ( (!\Mux499~3_combout  & (\sudokuBoard[8][8][1]~q 
//  & ((\Mux499~2_combout )))) # (\Mux499~3_combout  & (((!\Mux499~2_combout ) # (\Mux498~1_combout )))) ) ) ) # ( !\Mux498~0_combout  & ( !\Mux498~18_combout  & ( (\Mux499~2_combout  & ((!\Mux499~3_combout  & (\sudokuBoard[8][8][1]~q )) # (\Mux499~3_combout 
//  & ((\Mux498~1_combout ))))) ) ) )

	.dataa(!\Mux499~3_combout ),
	.datab(!\sudokuBoard[8][8][1]~q ),
	.datac(!\Mux498~1_combout ),
	.datad(!\Mux499~2_combout ),
	.datae(!\Mux498~0_combout ),
	.dataf(!\Mux498~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux498~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux498~19 .extended_lut = "off";
defparam \Mux498~19 .lut_mask = 64'h00275527AA27FF27;
defparam \Mux498~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N18
cyclonev_lcell_comb \font_rom_inst|Mux1~1 (
// Equation(s):
// \font_rom_inst|Mux1~1_combout  = ( \Mux497~15_combout  & ( \Mux498~19_combout  & ( (\Add10~1_combout  & (\always5~1_combout  & ((!\localY[0]~2_combout ) # (\localY[1]~1_combout )))) ) ) ) # ( !\Mux497~15_combout  & ( \Mux498~19_combout  & ( 
// (\always5~1_combout  & ((!\Add10~1_combout  & (\localY[0]~2_combout  & !\localY[1]~1_combout )) # (\Add10~1_combout  & (!\localY[0]~2_combout  $ (\localY[1]~1_combout ))))) ) ) ) # ( \Mux497~15_combout  & ( !\Mux498~19_combout  & ( (!\localY[1]~1_combout  
// & (\always5~1_combout  & (!\Add10~1_combout  $ (!\localY[0]~2_combout )))) ) ) ) # ( !\Mux497~15_combout  & ( !\Mux498~19_combout  & ( (!\always5~1_combout ) # ((!\Add10~1_combout  & (!\localY[0]~2_combout  $ (!\localY[1]~1_combout ))) # (\Add10~1_combout 
//  & ((!\localY[1]~1_combout ) # (\localY[0]~2_combout )))) ) ) )

	.dataa(!\Add10~1_combout ),
	.datab(!\localY[0]~2_combout ),
	.datac(!\localY[1]~1_combout ),
	.datad(!\always5~1_combout ),
	.datae(!\Mux497~15_combout ),
	.dataf(!\Mux498~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_rom_inst|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_rom_inst|Mux1~1 .extended_lut = "off";
defparam \font_rom_inst|Mux1~1 .lut_mask = 64'hFF79006000610045;
defparam \font_rom_inst|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N30
cyclonev_lcell_comb \font_rom_inst|Mux1~0 (
// Equation(s):
// \font_rom_inst|Mux1~0_combout  = ( \Mux498~19_combout  & ( \font_rom_inst|Mux1~1_combout  & ( (!\Mux497~15_combout ) # (\Mux499~19_combout ) ) ) ) # ( !\Mux498~19_combout  & ( \font_rom_inst|Mux1~1_combout  & ( ((\Mux497~15_combout  & !\always5~1_combout 
// )) # (\Mux499~19_combout ) ) ) ) # ( !\Mux498~19_combout  & ( !\font_rom_inst|Mux1~1_combout  & ( (\Mux497~15_combout  & (!\Mux499~19_combout  & ((!\always5~1_combout ) # (!\font_rom_inst|Mux1~2_combout )))) ) ) )

	.dataa(!\Mux497~15_combout ),
	.datab(!\always5~1_combout ),
	.datac(!\font_rom_inst|Mux1~2_combout ),
	.datad(!\Mux499~19_combout ),
	.datae(!\Mux498~19_combout ),
	.dataf(!\font_rom_inst|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_rom_inst|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_rom_inst|Mux1~0 .extended_lut = "off";
defparam \font_rom_inst|Mux1~0 .lut_mask = 64'h5400000044FFAAFF;
defparam \font_rom_inst|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N15
cyclonev_lcell_comb \font_x[1]~5 (
// Equation(s):
// \font_x[1]~5_combout  = ( \always5~0_combout  & ( (!\always7~1_combout ) # (!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout )) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ),
	.datab(!\always7~1_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_x[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_x[1]~5 .extended_lut = "off";
defparam \font_x[1]~5 .lut_mask = 64'h00000000EDEDEDED;
defparam \font_x[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N36
cyclonev_lcell_comb \font_x[1]~2 (
// Equation(s):
// \font_x[1]~2_combout  = ( \localY[4]~0_combout  & ( \font_x[1]~5_combout  & ( (\Add10~0_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout  & !\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout )) ) ) ) # ( 
// !\localY[4]~0_combout  & ( \font_x[1]~5_combout  & ( (\always7~0_combout  & (\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout  & ((!\Add10~0_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout )))) ) ) )

	.dataa(!\always7~0_combout ),
	.datab(!\Add10~0_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[188]~6_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[189]~3_combout ),
	.datae(!\localY[4]~0_combout ),
	.dataf(!\font_x[1]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_x[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_x[1]~2 .extended_lut = "off";
defparam \font_x[1]~2 .lut_mask = 64'h0000000000453000;
defparam \font_x[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N36
cyclonev_lcell_comb \font_rom_inst|WideOr11~0 (
// Equation(s):
// \font_rom_inst|WideOr11~0_combout  = ( \always5~1_combout  & ( !\localY[1]~1_combout  $ (((!\localY[0]~2_combout ) # (\Add10~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\localY[0]~2_combout ),
	.datac(!\localY[1]~1_combout ),
	.datad(!\Add10~1_combout ),
	.datae(gnd),
	.dataf(!\always5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_rom_inst|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_rom_inst|WideOr11~0 .extended_lut = "off";
defparam \font_rom_inst|WideOr11~0 .lut_mask = 64'h000000003C0F3C0F;
defparam \font_rom_inst|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N57
cyclonev_lcell_comb \font_rom_inst|Mux5~0 (
// Equation(s):
// \font_rom_inst|Mux5~0_combout  = ( \always5~1_combout  & ( (!\localY[1]~1_combout  & (!\localY[0]~2_combout  $ (!\Add10~1_combout ))) # (\localY[1]~1_combout  & ((!\localY[0]~2_combout ) # (\Add10~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\localY[1]~1_combout ),
	.datac(!\localY[0]~2_combout ),
	.datad(!\Add10~1_combout ),
	.datae(gnd),
	.dataf(!\always5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_rom_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_rom_inst|Mux5~0 .extended_lut = "off";
defparam \font_rom_inst|Mux5~0 .lut_mask = 64'h000000003CF33CF3;
defparam \font_rom_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N21
cyclonev_lcell_comb \font_rom_inst|Mux5~4 (
// Equation(s):
// \font_rom_inst|Mux5~4_combout  = ( \Mux499~19_combout  & ( (!\Mux496~19_combout  & (((\Mux497~15_combout )))) # (\Mux496~19_combout  & (\font_rom_inst|Mux5~0_combout  & (!\Mux497~15_combout  & !\Mux498~19_combout ))) ) ) # ( !\Mux499~19_combout  & ( 
// (!\Mux497~15_combout  & (!\Mux498~19_combout  & ((\font_rom_inst|Mux5~0_combout ) # (\Mux496~19_combout )))) ) )

	.dataa(!\Mux496~19_combout ),
	.datab(!\font_rom_inst|Mux5~0_combout ),
	.datac(!\Mux497~15_combout ),
	.datad(!\Mux498~19_combout ),
	.datae(gnd),
	.dataf(!\Mux499~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_rom_inst|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_rom_inst|Mux5~4 .extended_lut = "off";
defparam \font_rom_inst|Mux5~4 .lut_mask = 64'h700070001A0A1A0A;
defparam \font_rom_inst|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N24
cyclonev_lcell_comb \font_rom_inst|Mux5~3 (
// Equation(s):
// \font_rom_inst|Mux5~3_combout  = ( \Mux499~19_combout  & ( \Mux498~19_combout  & ( (!\Add10~1_combout  & (!\Mux497~15_combout  & (!\localY[0]~2_combout  $ (!\localY[1]~1_combout )))) # (\Add10~1_combout  & (!\localY[1]~1_combout  $ 
// (((!\localY[0]~2_combout ) # (!\Mux497~15_combout ))))) ) ) ) # ( !\Mux499~19_combout  & ( \Mux498~19_combout  & ( (!\Add10~1_combout  & (!\localY[0]~2_combout  $ (!\Mux497~15_combout  $ (!\localY[1]~1_combout )))) # (\Add10~1_combout  & 
// (\localY[1]~1_combout  & ((!\localY[0]~2_combout ) # (!\Mux497~15_combout )))) ) ) ) # ( \Mux499~19_combout  & ( !\Mux498~19_combout  & ( (\Mux497~15_combout  & (!\localY[1]~1_combout  $ (((!\Add10~1_combout  & !\localY[0]~2_combout ))))) ) ) ) # ( 
// !\Mux499~19_combout  & ( !\Mux498~19_combout  & ( (!\Add10~1_combout  & (\localY[0]~2_combout  & (\Mux497~15_combout  & !\localY[1]~1_combout ))) ) ) )

	.dataa(!\Add10~1_combout ),
	.datab(!\localY[0]~2_combout ),
	.datac(!\Mux497~15_combout ),
	.datad(!\localY[1]~1_combout ),
	.datae(!\Mux499~19_combout ),
	.dataf(!\Mux498~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_rom_inst|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_rom_inst|Mux5~3 .extended_lut = "off";
defparam \font_rom_inst|Mux5~3 .lut_mask = 64'h02000708827C21D4;
defparam \font_rom_inst|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N6
cyclonev_lcell_comb \font_rom_inst|Mux5~1 (
// Equation(s):
// \font_rom_inst|Mux5~1_combout  = ( \font_rom_inst|Mux5~4_combout  & ( \font_rom_inst|Mux5~3_combout  & ( ((!\Mux496~19_combout ) # (\font_rom_inst|WideOr11~0_combout )) # (\Mux499~19_combout ) ) ) ) # ( !\font_rom_inst|Mux5~4_combout  & ( 
// \font_rom_inst|Mux5~3_combout  & ( (\always5~1_combout  & !\Mux496~19_combout ) ) ) ) # ( \font_rom_inst|Mux5~4_combout  & ( !\font_rom_inst|Mux5~3_combout  & ( (!\Mux499~19_combout  & (((!\Mux496~19_combout ) # (\font_rom_inst|WideOr11~0_combout )))) # 
// (\Mux499~19_combout  & ((!\always5~1_combout ) # ((\Mux496~19_combout )))) ) ) )

	.dataa(!\Mux499~19_combout ),
	.datab(!\always5~1_combout ),
	.datac(!\font_rom_inst|WideOr11~0_combout ),
	.datad(!\Mux496~19_combout ),
	.datae(!\font_rom_inst|Mux5~4_combout ),
	.dataf(!\font_rom_inst|Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_rom_inst|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_rom_inst|Mux5~1 .extended_lut = "off";
defparam \font_rom_inst|Mux5~1 .lut_mask = 64'h0000EE5F3300FF5F;
defparam \font_rom_inst|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N0
cyclonev_lcell_comb \Mux500~0 (
// Equation(s):
// \Mux500~0_combout  = ( \font_x[1]~2_combout  & ( \font_rom_inst|Mux5~1_combout  & ( (!\font_x[0]~0_combout  & (((!\Mux496~19_combout  & !\font_rom_inst|Mux1~0_combout )) # (\font_x[2]~1_combout ))) ) ) ) # ( \font_x[1]~2_combout  & ( 
// !\font_rom_inst|Mux5~1_combout  & ( (!\font_x[2]~1_combout  & (!\Mux496~19_combout  & (!\font_x[0]~0_combout  & !\font_rom_inst|Mux1~0_combout ))) ) ) )

	.dataa(!\font_x[2]~1_combout ),
	.datab(!\Mux496~19_combout ),
	.datac(!\font_x[0]~0_combout ),
	.datad(!\font_rom_inst|Mux1~0_combout ),
	.datae(!\font_x[1]~2_combout ),
	.dataf(!\font_rom_inst|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~0 .extended_lut = "off";
defparam \Mux500~0 .lut_mask = 64'h000080000000D050;
defparam \Mux500~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N33
cyclonev_lcell_comb \pixelData~2 (
// Equation(s):
// \pixelData~2_combout  = ( \Mux497~15_combout  & ( \always7~5_combout  ) ) # ( !\Mux497~15_combout  & ( (\always7~5_combout  & (((\Mux498~19_combout ) # (\Mux499~19_combout )) # (\Mux496~19_combout ))) ) )

	.dataa(!\Mux496~19_combout ),
	.datab(!\always7~5_combout ),
	.datac(!\Mux499~19_combout ),
	.datad(!\Mux498~19_combout ),
	.datae(gnd),
	.dataf(!\Mux497~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~2 .extended_lut = "off";
defparam \pixelData~2 .lut_mask = 64'h1333133333333333;
defparam \pixelData~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N0
cyclonev_lcell_comb \Mux500~21 (
// Equation(s):
// \Mux500~21_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[186]~0_combout  & ( (\always7~1_combout  & (\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout  & !\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout )) ) )

	.dataa(gnd),
	.datab(!\always7~1_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~21 .extended_lut = "off";
defparam \Mux500~21 .lut_mask = 64'h0000000003000300;
defparam \Mux500~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N24
cyclonev_lcell_comb \Mux500~23 (
// Equation(s):
// \Mux500~23_combout  = ( \Mux498~19_combout  & ( (!\Mux496~19_combout  & (\Mux500~21_combout  & !\font_rom_inst|WideOr11~0_combout )) ) ) # ( !\Mux498~19_combout  & ( (\Mux500~21_combout  & ((!\Mux496~19_combout ) # (!\font_rom_inst|WideOr11~0_combout ))) 
// ) )

	.dataa(gnd),
	.datab(!\Mux496~19_combout ),
	.datac(!\Mux500~21_combout ),
	.datad(!\font_rom_inst|WideOr11~0_combout ),
	.datae(gnd),
	.dataf(!\Mux498~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~23 .extended_lut = "off";
defparam \Mux500~23 .lut_mask = 64'h0F0C0F0C0C000C00;
defparam \Mux500~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N42
cyclonev_lcell_comb \Mux500~22 (
// Equation(s):
// \Mux500~22_combout  = ( \Mux499~19_combout  & ( \Mux498~19_combout  & ( (\Mux500~21_combout  & (\Add10~1_combout  & ((!\localY[1]~1_combout ) # (\localY[0]~2_combout )))) ) ) ) # ( !\Mux499~19_combout  & ( \Mux498~19_combout  & ( (\Mux500~21_combout  & 
// ((!\localY[1]~1_combout ) # ((!\Add10~1_combout  & \localY[0]~2_combout )))) ) ) ) # ( \Mux499~19_combout  & ( !\Mux498~19_combout  & ( (\Mux500~21_combout  & (!\localY[0]~2_combout  $ (((\localY[1]~1_combout ) # (\Add10~1_combout ))))) ) ) ) # ( 
// !\Mux499~19_combout  & ( !\Mux498~19_combout  & ( (\Mux500~21_combout  & (!\localY[0]~2_combout  $ (((\localY[1]~1_combout ) # (\Add10~1_combout ))))) ) ) )

	.dataa(!\Mux500~21_combout ),
	.datab(!\Add10~1_combout ),
	.datac(!\localY[0]~2_combout ),
	.datad(!\localY[1]~1_combout ),
	.datae(!\Mux499~19_combout ),
	.dataf(!\Mux498~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~22 .extended_lut = "off";
defparam \Mux500~22 .lut_mask = 64'h4105410555041101;
defparam \Mux500~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N36
cyclonev_lcell_comb \Mux500~7 (
// Equation(s):
// \Mux500~7_combout  = ( \Mux497~15_combout  & ( \Mux500~22_combout  & ( (\always5~1_combout  & (!\Mux496~19_combout  & ((\Mux499~19_combout ) # (\Mux500~23_combout )))) ) ) ) # ( !\Mux497~15_combout  & ( \Mux500~22_combout  & ( (\always5~1_combout  & 
// (((!\Mux496~19_combout  & !\Mux499~19_combout )) # (\Mux500~23_combout ))) ) ) ) # ( \Mux497~15_combout  & ( !\Mux500~22_combout  & ( (\always5~1_combout  & (!\Mux496~19_combout  & (\Mux500~23_combout  & !\Mux499~19_combout ))) ) ) ) # ( 
// !\Mux497~15_combout  & ( !\Mux500~22_combout  & ( (\always5~1_combout  & (\Mux500~23_combout  & ((\Mux499~19_combout ) # (\Mux496~19_combout )))) ) ) )

	.dataa(!\always5~1_combout ),
	.datab(!\Mux496~19_combout ),
	.datac(!\Mux500~23_combout ),
	.datad(!\Mux499~19_combout ),
	.datae(!\Mux497~15_combout ),
	.dataf(!\Mux500~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~7 .extended_lut = "off";
defparam \Mux500~7 .lut_mask = 64'h0105040045050444;
defparam \Mux500~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N0
cyclonev_lcell_comb \Mux500~4 (
// Equation(s):
// \Mux500~4_combout  = ( !\Mux499~19_combout  & ( \Mux498~19_combout  & ( (!\Add10~1_combout  & (\always5~1_combout  & (!\localY[1]~1_combout  $ (!\localY[0]~2_combout )))) ) ) ) # ( \Mux499~19_combout  & ( !\Mux498~19_combout  & ( ((!\always5~1_combout ) # 
// (!\localY[1]~1_combout  $ (!\localY[0]~2_combout ))) # (\Add10~1_combout ) ) ) )

	.dataa(!\localY[1]~1_combout ),
	.datab(!\Add10~1_combout ),
	.datac(!\localY[0]~2_combout ),
	.datad(!\always5~1_combout ),
	.datae(!\Mux499~19_combout ),
	.dataf(!\Mux498~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~4 .extended_lut = "off";
defparam \Mux500~4 .lut_mask = 64'h0000FF7B00480000;
defparam \Mux500~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N6
cyclonev_lcell_comb \font_rom_inst|Mux5~2 (
// Equation(s):
// \font_rom_inst|Mux5~2_combout  = ( \Mux499~19_combout  & ( \Mux498~19_combout  & ( (!\always5~1_combout ) # ((!\localY[1]~1_combout  & (\Add10~1_combout  & \localY[0]~2_combout ))) ) ) ) # ( !\Mux499~19_combout  & ( \Mux498~19_combout  & ( 
// (\always5~1_combout  & ((!\localY[1]~1_combout  & (!\Add10~1_combout  $ (!\localY[0]~2_combout ))) # (\localY[1]~1_combout  & ((!\localY[0]~2_combout ) # (\Add10~1_combout ))))) ) ) ) # ( \Mux499~19_combout  & ( !\Mux498~19_combout  & ( 
// (!\always5~1_combout ) # ((!\localY[0]~2_combout  & (\localY[1]~1_combout )) # (\localY[0]~2_combout  & ((\Add10~1_combout )))) ) ) ) # ( !\Mux499~19_combout  & ( !\Mux498~19_combout  & ( (!\localY[1]~1_combout  & (\always5~1_combout  & (!\Add10~1_combout 
//  $ (!\localY[0]~2_combout )))) ) ) )

	.dataa(!\localY[1]~1_combout ),
	.datab(!\Add10~1_combout ),
	.datac(!\localY[0]~2_combout ),
	.datad(!\always5~1_combout ),
	.datae(!\Mux499~19_combout ),
	.dataf(!\Mux498~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_rom_inst|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_rom_inst|Mux5~2 .extended_lut = "off";
defparam \font_rom_inst|Mux5~2 .lut_mask = 64'h0028FF530079FF02;
defparam \font_rom_inst|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N45
cyclonev_lcell_comb \Mux500~3 (
// Equation(s):
// \Mux500~3_combout  = ( !\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout  & ( \always5~1_combout  & ( (\always7~1_combout  & (\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout  & 
// !\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout )) ) ) )

	.dataa(!\always7~1_combout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.dataf(!\always5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~3 .extended_lut = "off";
defparam \Mux500~3 .lut_mask = 64'h0000000005000000;
defparam \Mux500~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y11_N30
cyclonev_lcell_comb \Mux500~2 (
// Equation(s):
// \Mux500~2_combout  = ( \always5~1_combout  & ( (\always7~1_combout  & (\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout  & 
// \Mod0|auto_generated|divider|divider|StageOut[188]~5_combout ))) ) )

	.dataa(!\always7~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.datae(gnd),
	.dataf(!\always5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~2 .extended_lut = "off";
defparam \Mux500~2 .lut_mask = 64'h0000000000100010;
defparam \Mux500~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N54
cyclonev_lcell_comb \Mux500~5 (
// Equation(s):
// \Mux500~5_combout  = ( \Mux500~3_combout  & ( \Mux500~2_combout  & ( (!\Mux496~19_combout  & ((!\Mux497~15_combout  & (!\Mux500~4_combout )) # (\Mux497~15_combout  & ((\font_rom_inst|Mux5~2_combout ))))) ) ) ) # ( !\Mux500~3_combout  & ( \Mux500~2_combout 
//  & ( (!\Mux496~19_combout  & (!\Mux497~15_combout  & !\Mux500~4_combout )) ) ) ) # ( \Mux500~3_combout  & ( !\Mux500~2_combout  & ( (!\Mux496~19_combout  & (\Mux497~15_combout  & \font_rom_inst|Mux5~2_combout )) ) ) )

	.dataa(!\Mux496~19_combout ),
	.datab(!\Mux497~15_combout ),
	.datac(!\Mux500~4_combout ),
	.datad(!\font_rom_inst|Mux5~2_combout ),
	.datae(!\Mux500~3_combout ),
	.dataf(!\Mux500~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~5 .extended_lut = "off";
defparam \Mux500~5 .lut_mask = 64'h00000022808080A2;
defparam \Mux500~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N15
cyclonev_lcell_comb \Mux500~12 (
// Equation(s):
// \Mux500~12_combout  = ( \always5~1_combout  & ( (\always7~1_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout  & (\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout  & 
// !\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ))) ) )

	.dataa(!\always7~1_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[186]~0_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[188]~5_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[187]~6_combout ),
	.datae(gnd),
	.dataf(!\always5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~12 .extended_lut = "off";
defparam \Mux500~12 .lut_mask = 64'h0000000004000400;
defparam \Mux500~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N18
cyclonev_lcell_comb \font_rom_inst|Mux2~0 (
// Equation(s):
// \font_rom_inst|Mux2~0_combout  = ( \Mux499~19_combout  & ( \Mux498~19_combout  & ( (\localY[1]~1_combout  & (\Add10~1_combout  & \always5~1_combout )) ) ) ) # ( !\Mux499~19_combout  & ( \Mux498~19_combout  & ( (\always5~1_combout  & (!\localY[1]~1_combout 
//  $ (((!\localY[0]~2_combout ) # (\Add10~1_combout ))))) ) ) ) # ( \Mux499~19_combout  & ( !\Mux498~19_combout  & ( (\always5~1_combout  & (!\localY[0]~2_combout  $ (((!\localY[1]~1_combout  & !\Add10~1_combout ))))) ) ) ) # ( !\Mux499~19_combout  & ( 
// !\Mux498~19_combout  & ( (!\always5~1_combout ) # ((!\localY[1]~1_combout  & ((!\localY[0]~2_combout ) # (\Add10~1_combout ))) # (\localY[1]~1_combout  & (!\Add10~1_combout ))) ) ) )

	.dataa(!\localY[1]~1_combout ),
	.datab(!\Add10~1_combout ),
	.datac(!\localY[0]~2_combout ),
	.datad(!\always5~1_combout ),
	.datae(!\Mux499~19_combout ),
	.dataf(!\Mux498~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\font_rom_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \font_rom_inst|Mux2~0 .extended_lut = "off";
defparam \font_rom_inst|Mux2~0 .lut_mask = 64'hFFE6007800590011;
defparam \font_rom_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N39
cyclonev_lcell_comb \Mux500~10 (
// Equation(s):
// \Mux500~10_combout  = ( \always5~1_combout  & ( (\Add10~1_combout  & ((!\localY[0]~2_combout ) # (\localY[1]~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\localY[0]~2_combout ),
	.datac(!\Add10~1_combout ),
	.datad(!\localY[1]~1_combout ),
	.datae(gnd),
	.dataf(!\always5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~10 .extended_lut = "off";
defparam \Mux500~10 .lut_mask = 64'h000000000C0F0C0F;
defparam \Mux500~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N42
cyclonev_lcell_comb \Mux500~11 (
// Equation(s):
// \Mux500~11_combout  = ( \Mux499~19_combout  & ( (!\font_rom_inst|WideOr11~0_combout  & ((!\Mux496~19_combout ) # (!\Mux498~19_combout ))) # (\font_rom_inst|WideOr11~0_combout  & (!\Mux496~19_combout  & !\Mux498~19_combout )) ) ) # ( !\Mux499~19_combout  & 
// ( (!\Mux498~19_combout  & (!\font_rom_inst|WideOr11~0_combout )) # (\Mux498~19_combout  & (((!\Mux500~10_combout  & !\Mux496~19_combout )))) ) )

	.dataa(!\font_rom_inst|WideOr11~0_combout ),
	.datab(!\Mux500~10_combout ),
	.datac(!\Mux496~19_combout ),
	.datad(!\Mux498~19_combout ),
	.datae(gnd),
	.dataf(!\Mux499~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~11 .extended_lut = "off";
defparam \Mux500~11 .lut_mask = 64'hAAC0AAC0FAA0FAA0;
defparam \Mux500~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N9
cyclonev_lcell_comb \Mux500~13 (
// Equation(s):
// \Mux500~13_combout  = ( \Mux500~11_combout  & ( (\Mux500~12_combout  & ((!\Mux497~15_combout ) # ((!\Mux496~19_combout  & !\font_rom_inst|Mux2~0_combout )))) ) ) # ( !\Mux500~11_combout  & ( (!\Mux496~19_combout  & (\Mux500~12_combout  & 
// (!\font_rom_inst|Mux2~0_combout  & \Mux497~15_combout ))) ) )

	.dataa(!\Mux496~19_combout ),
	.datab(!\Mux500~12_combout ),
	.datac(!\font_rom_inst|Mux2~0_combout ),
	.datad(!\Mux497~15_combout ),
	.datae(gnd),
	.dataf(!\Mux500~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~13 .extended_lut = "off";
defparam \Mux500~13 .lut_mask = 64'h0020002033203320;
defparam \Mux500~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N54
cyclonev_lcell_comb \Mux500~20 (
// Equation(s):
// \Mux500~20_combout  = ( !\font_x[2]~1_combout  & ( (\always5~1_combout  & (!\localY[1]~1_combout  & (\localY[0]~2_combout  & !\Add10~1_combout ))) ) )

	.dataa(!\always5~1_combout ),
	.datab(!\localY[1]~1_combout ),
	.datac(!\localY[0]~2_combout ),
	.datad(!\Add10~1_combout ),
	.datae(gnd),
	.dataf(!\font_x[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~20 .extended_lut = "off";
defparam \Mux500~20 .lut_mask = 64'h0400040000000000;
defparam \Mux500~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N30
cyclonev_lcell_comb \Mux500~19 (
// Equation(s):
// \Mux500~19_combout  = ( \font_x[1]~2_combout  & ( (!\font_x[2]~1_combout  & !\font_x[0]~0_combout ) ) ) # ( !\font_x[1]~2_combout  & ( (\font_x[2]~1_combout  & \font_x[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\font_x[2]~1_combout ),
	.datad(!\font_x[0]~0_combout ),
	.datae(gnd),
	.dataf(!\font_x[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~19 .extended_lut = "off";
defparam \Mux500~19 .lut_mask = 64'h000F000FF000F000;
defparam \Mux500~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N24
cyclonev_lcell_comb \Mux500~1 (
// Equation(s):
// \Mux500~1_combout  = ( \Mux500~20_combout  & ( \Mux500~19_combout  & ( (!\Mux498~19_combout  & (!\Mux499~19_combout  & (\Mux496~19_combout  & !\Mux497~15_combout ))) ) ) ) # ( !\Mux500~20_combout  & ( \Mux500~19_combout  & ( (!\Mux498~19_combout  & 
// (\Mux496~19_combout  & !\Mux497~15_combout )) ) ) )

	.dataa(!\Mux498~19_combout ),
	.datab(!\Mux499~19_combout ),
	.datac(!\Mux496~19_combout ),
	.datad(!\Mux497~15_combout ),
	.datae(!\Mux500~20_combout ),
	.dataf(!\Mux500~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~1 .extended_lut = "off";
defparam \Mux500~1 .lut_mask = 64'h000000000A000800;
defparam \Mux500~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N48
cyclonev_lcell_comb \Mux500~8 (
// Equation(s):
// \Mux500~8_combout  = ( \Mux499~19_combout  & ( \Mux498~19_combout  & ( (\always5~1_combout  & ((!\Add10~1_combout ) # ((!\localY[1]~1_combout  & !\localY[0]~2_combout )))) ) ) ) # ( !\Mux499~19_combout  & ( \Mux498~19_combout  & ( (\localY[1]~1_combout  & 
// (\Add10~1_combout  & (\localY[0]~2_combout  & \always5~1_combout ))) ) ) ) # ( \Mux499~19_combout  & ( !\Mux498~19_combout  & ( (\localY[1]~1_combout  & (\Add10~1_combout  & (!\localY[0]~2_combout  & \always5~1_combout ))) ) ) )

	.dataa(!\localY[1]~1_combout ),
	.datab(!\Add10~1_combout ),
	.datac(!\localY[0]~2_combout ),
	.datad(!\always5~1_combout ),
	.datae(!\Mux499~19_combout ),
	.dataf(!\Mux498~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~8 .extended_lut = "off";
defparam \Mux500~8 .lut_mask = 64'h00000010000100EC;
defparam \Mux500~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N27
cyclonev_lcell_comb \Mux500~9 (
// Equation(s):
// \Mux500~9_combout  = ( !\Mux500~8_combout  & ( (\Mux500~2_combout  & (!\Mux496~19_combout  & \Mux497~15_combout )) ) )

	.dataa(!\Mux500~2_combout ),
	.datab(gnd),
	.datac(!\Mux496~19_combout ),
	.datad(!\Mux497~15_combout ),
	.datae(gnd),
	.dataf(!\Mux500~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~9 .extended_lut = "off";
defparam \Mux500~9 .lut_mask = 64'h0050005000000000;
defparam \Mux500~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y9_N0
cyclonev_lcell_comb \Mux500~18 (
// Equation(s):
// \Mux500~18_combout  = ( \Mux498~1_combout  & ( \Mux496~1_combout  & ( (!\Mux499~3_combout  & (\Mux499~2_combout  & (!\sudokuBoard[8][8][1]~q  & !\sudokuBoard[8][8][3]~q ))) # (\Mux499~3_combout  & (!\Mux499~2_combout )) ) ) ) # ( !\Mux498~1_combout  & ( 
// \Mux496~1_combout  & ( (!\Mux499~3_combout  & (\Mux499~2_combout  & (!\sudokuBoard[8][8][1]~q  & !\sudokuBoard[8][8][3]~q ))) # (\Mux499~3_combout  & (!\Mux499~2_combout )) ) ) ) # ( \Mux498~1_combout  & ( !\Mux496~1_combout  & ( (!\Mux499~3_combout  & 
// (\Mux499~2_combout  & (!\sudokuBoard[8][8][1]~q  & !\sudokuBoard[8][8][3]~q ))) # (\Mux499~3_combout  & (!\Mux499~2_combout )) ) ) ) # ( !\Mux498~1_combout  & ( !\Mux496~1_combout  & ( ((\Mux499~2_combout  & (!\sudokuBoard[8][8][1]~q  & 
// !\sudokuBoard[8][8][3]~q ))) # (\Mux499~3_combout ) ) ) )

	.dataa(!\Mux499~3_combout ),
	.datab(!\Mux499~2_combout ),
	.datac(!\sudokuBoard[8][8][1]~q ),
	.datad(!\sudokuBoard[8][8][3]~q ),
	.datae(!\Mux498~1_combout ),
	.dataf(!\Mux496~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~18 .extended_lut = "off";
defparam \Mux500~18 .lut_mask = 64'h7555644464446444;
defparam \Mux500~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N6
cyclonev_lcell_comb \Mux500~17 (
// Equation(s):
// \Mux500~17_combout  = ( \Mux498~0_combout  & ( \Mux498~18_combout  & ( (\Mux499~2_combout  & \Mux500~18_combout ) ) ) ) # ( !\Mux498~0_combout  & ( \Mux498~18_combout  & ( (\Mux500~18_combout  & ((!\Mux496~0_combout ) # (\Mux499~2_combout ))) ) ) ) # ( 
// \Mux498~0_combout  & ( !\Mux498~18_combout  & ( (!\Mux499~2_combout  & (!\Mux500~18_combout  & !\Mux496~18_combout )) # (\Mux499~2_combout  & (\Mux500~18_combout )) ) ) ) # ( !\Mux498~0_combout  & ( !\Mux498~18_combout  & ( (!\Mux499~2_combout  & 
// ((!\Mux500~18_combout  & ((!\Mux496~18_combout ))) # (\Mux500~18_combout  & (!\Mux496~0_combout )))) # (\Mux499~2_combout  & (((\Mux500~18_combout )))) ) ) )

	.dataa(!\Mux499~2_combout ),
	.datab(!\Mux496~0_combout ),
	.datac(!\Mux500~18_combout ),
	.datad(!\Mux496~18_combout ),
	.datae(!\Mux498~0_combout ),
	.dataf(!\Mux498~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~17 .extended_lut = "off";
defparam \Mux500~17 .lut_mask = 64'hAD0DA5050D0D0505;
defparam \Mux500~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N24
cyclonev_lcell_comb \Mux500~15 (
// Equation(s):
// \Mux500~15_combout  = ( \always5~1_combout  & ( \Mux498~19_combout  & ( (!\Mux496~19_combout  & ((!\localY[1]~1_combout  & (!\Add10~1_combout  & !\localY[0]~2_combout )) # (\localY[1]~1_combout  & (!\Add10~1_combout  $ (!\localY[0]~2_combout ))))) ) ) ) # 
// ( \always5~1_combout  & ( !\Mux498~19_combout  & ( (!\Mux496~19_combout ) # (!\localY[1]~1_combout  $ (((!\localY[0]~2_combout ) # (\Add10~1_combout )))) ) ) ) # ( !\always5~1_combout  & ( !\Mux498~19_combout  & ( !\Mux496~19_combout  ) ) )

	.dataa(!\localY[1]~1_combout ),
	.datab(!\Add10~1_combout ),
	.datac(!\localY[0]~2_combout ),
	.datad(!\Mux496~19_combout ),
	.datae(!\always5~1_combout ),
	.dataf(!\Mux498~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~15 .extended_lut = "off";
defparam \Mux500~15 .lut_mask = 64'hFF00FF5900009400;
defparam \Mux500~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N18
cyclonev_lcell_comb \Mux500~16 (
// Equation(s):
// \Mux500~16_combout  = ( \Mux496~19_combout  & ( \Mux500~15_combout  & ( (!\Mux499~19_combout ) # (\localY[1]~1_combout ) ) ) ) # ( !\Mux496~19_combout  & ( \Mux500~15_combout  & ( (!\Mux499~19_combout ) # ((\always5~1_combout  & \Add10~1_combout )) ) ) ) 
// # ( !\Mux496~19_combout  & ( !\Mux500~15_combout  & ( (\Mux499~19_combout  & (\localY[1]~1_combout  & (\always5~1_combout  & !\Add10~1_combout ))) ) ) )

	.dataa(!\Mux499~19_combout ),
	.datab(!\localY[1]~1_combout ),
	.datac(!\always5~1_combout ),
	.datad(!\Add10~1_combout ),
	.datae(!\Mux496~19_combout ),
	.dataf(!\Mux500~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~16 .extended_lut = "off";
defparam \Mux500~16 .lut_mask = 64'h01000000AAAFBBBB;
defparam \Mux500~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y9_N30
cyclonev_lcell_comb \Mux500~6 (
// Equation(s):
// \Mux500~6_combout  = ( \font_rom_inst|Mux5~0_combout  & ( \Mux500~16_combout  & ( (\Mux500~3_combout  & (!\Mux497~15_combout  & ((!\Mux499~19_combout ) # (!\Mux500~17_combout )))) ) ) ) # ( !\font_rom_inst|Mux5~0_combout  & ( \Mux500~16_combout  & ( 
// (!\Mux500~17_combout  & (\Mux500~3_combout  & !\Mux497~15_combout )) ) ) )

	.dataa(!\Mux499~19_combout ),
	.datab(!\Mux500~17_combout ),
	.datac(!\Mux500~3_combout ),
	.datad(!\Mux497~15_combout ),
	.datae(!\font_rom_inst|Mux5~0_combout ),
	.dataf(!\Mux500~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~6 .extended_lut = "off";
defparam \Mux500~6 .lut_mask = 64'h000000000C000E00;
defparam \Mux500~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y9_N30
cyclonev_lcell_comb \Mux500~14 (
// Equation(s):
// \Mux500~14_combout  = ( !\Mux500~9_combout  & ( !\Mux500~6_combout  & ( (!\Mux500~7_combout  & (!\Mux500~5_combout  & (!\Mux500~13_combout  & !\Mux500~1_combout ))) ) ) )

	.dataa(!\Mux500~7_combout ),
	.datab(!\Mux500~5_combout ),
	.datac(!\Mux500~13_combout ),
	.datad(!\Mux500~1_combout ),
	.datae(!\Mux500~9_combout ),
	.dataf(!\Mux500~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux500~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux500~14 .extended_lut = "off";
defparam \Mux500~14 .lut_mask = 64'h8000000000000000;
defparam \Mux500~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N36
cyclonev_lcell_comb \pixelData~3 (
// Equation(s):
// \pixelData~3_combout  = ( \pixelData~2_combout  & ( \Mux500~14_combout  & ( (!\always7~12_combout  & (!\pixelData~1_combout  & ((!\always5~1_combout ) # (!\Mux500~0_combout )))) # (\always7~12_combout  & (((!\always5~1_combout ) # (!\Mux500~0_combout )))) 
// ) ) ) # ( !\pixelData~2_combout  & ( \Mux500~14_combout  & ( (!\pixelData~1_combout ) # ((\always7~12_combout  & ((!\always5~1_combout ) # (!\Mux500~0_combout )))) ) ) ) # ( \pixelData~2_combout  & ( !\Mux500~14_combout  & ( (!\always5~1_combout  & 
// ((!\pixelData~1_combout ) # (\always7~12_combout ))) ) ) ) # ( !\pixelData~2_combout  & ( !\Mux500~14_combout  & ( (!\pixelData~1_combout ) # ((\always7~12_combout  & !\always5~1_combout )) ) ) )

	.dataa(!\always7~12_combout ),
	.datab(!\pixelData~1_combout ),
	.datac(!\always5~1_combout ),
	.datad(!\Mux500~0_combout ),
	.datae(!\pixelData~2_combout ),
	.dataf(!\Mux500~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~3 .extended_lut = "off";
defparam \pixelData~3 .lut_mask = 64'hDCDCD0D0DDDCDDD0;
defparam \pixelData~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N51
cyclonev_lcell_comb \Equal81~0 (
// Equation(s):
// \Equal81~0_combout  = ( state[1] ) # ( !state[1] & ( state[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal81~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal81~0 .extended_lut = "off";
defparam \Equal81~0 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Equal81~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N14
dffeas \pixelData[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~3_combout ),
	.asdata(\pixelData~3_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[0] .is_wysiwyg = "true";
defparam \pixelData[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N44
dffeas \Display|pixelDataTemp[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[0] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N57
cyclonev_lcell_comb \Display|Selector34~0 (
// Equation(s):
// \Display|Selector34~0_combout  = ( \Display|pixelDataTemp [0] & ( (!\Display|stateMachine.XLADDR_STATE~q  & (!\Display|stateMachine.WRITE_STATE~q  & ((!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ) # (!\Display|yAddrTemp [0])))) ) ) # ( 
// !\Display|pixelDataTemp [0] & ( (!\Display|stateMachine.XLADDR_STATE~q  & ((!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ) # (!\Display|yAddrTemp [0]))) ) )

	.dataa(!\Display|stateMachine.XLADDR_STATE~q ),
	.datab(!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ),
	.datac(!\Display|stateMachine.WRITE_STATE~q ),
	.datad(!\Display|yAddrTemp [0]),
	.datae(gnd),
	.dataf(!\Display|pixelDataTemp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector34~0 .extended_lut = "off";
defparam \Display|Selector34~0 .lut_mask = 64'hAA88AA88A080A080;
defparam \Display|Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N2
dffeas \Display|initDataRomAddr[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.LOAD_STATE~q ),
	.sload(gnd),
	.ena(\Display|Selector1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRomAddr[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRomAddr[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Display|initDataRomAddr[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N48
cyclonev_lcell_comb \Display|initDataRom|ROM~21 (
// Equation(s):
// \Display|initDataRom|ROM~21_combout  = ( \Display|initDataRomAddr [1] & ( \Display|initDataRomAddr[6]~DUPLICATE_q  & ( (!\Display|initDataRomAddr[4]~DUPLICATE_q  & ((!\Display|initDataRomAddr[0]~DUPLICATE_q  & ((!\Display|initDataRomAddr [2]))) # 
// (\Display|initDataRomAddr[0]~DUPLICATE_q  & (\Display|initDataRomAddr [3])))) # (\Display|initDataRomAddr[4]~DUPLICATE_q  & ((!\Display|initDataRomAddr[0]~DUPLICATE_q  & (!\Display|initDataRomAddr [3] & \Display|initDataRomAddr [2])) # 
// (\Display|initDataRomAddr[0]~DUPLICATE_q  & ((!\Display|initDataRomAddr [2]))))) ) ) ) # ( !\Display|initDataRomAddr [1] & ( \Display|initDataRomAddr[6]~DUPLICATE_q  & ( (!\Display|initDataRomAddr[0]~DUPLICATE_q  & 
// ((!\Display|initDataRomAddr[4]~DUPLICATE_q ) # (!\Display|initDataRomAddr [3] $ (!\Display|initDataRomAddr [2])))) # (\Display|initDataRomAddr[0]~DUPLICATE_q  & (!\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] $ 
// (!\Display|initDataRomAddr[4]~DUPLICATE_q )))) ) ) ) # ( \Display|initDataRomAddr [1] & ( !\Display|initDataRomAddr[6]~DUPLICATE_q  & ( (!\Display|initDataRomAddr[0]~DUPLICATE_q  & ((!\Display|initDataRomAddr [3] & 
// (!\Display|initDataRomAddr[4]~DUPLICATE_q  $ (!\Display|initDataRomAddr [2]))) # (\Display|initDataRomAddr [3] & ((!\Display|initDataRomAddr[4]~DUPLICATE_q ) # (\Display|initDataRomAddr [2]))))) # (\Display|initDataRomAddr[0]~DUPLICATE_q  & 
// (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] $ (!\Display|initDataRomAddr[4]~DUPLICATE_q )))) ) ) ) # ( !\Display|initDataRomAddr [1] & ( !\Display|initDataRomAddr[6]~DUPLICATE_q  & ( (!\Display|initDataRomAddr[0]~DUPLICATE_q  & 
// (((!\Display|initDataRomAddr[4]~DUPLICATE_q )))) # (\Display|initDataRomAddr[0]~DUPLICATE_q  & ((!\Display|initDataRomAddr [3] & ((!\Display|initDataRomAddr [2]))) # (\Display|initDataRomAddr [3] & (\Display|initDataRomAddr[4]~DUPLICATE_q  & 
// \Display|initDataRomAddr [2])))) ) ) )

	.dataa(!\Display|initDataRomAddr [3]),
	.datab(!\Display|initDataRomAddr[4]~DUPLICATE_q ),
	.datac(!\Display|initDataRomAddr[0]~DUPLICATE_q ),
	.datad(!\Display|initDataRomAddr [2]),
	.datae(!\Display|initDataRomAddr [1]),
	.dataf(!\Display|initDataRomAddr[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~21 .extended_lut = "off";
defparam \Display|initDataRom|ROM~21 .lut_mask = 64'hCAC160D6D6E0C724;
defparam \Display|initDataRom|ROM~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N54
cyclonev_lcell_comb \Display|initDataRom|ROM~22 (
// Equation(s):
// \Display|initDataRom|ROM~22_combout  = ( \Display|initDataRomAddr [1] & ( \Display|initDataRomAddr[6]~DUPLICATE_q  & ( (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr[4]~DUPLICATE_q  & (!\Display|initDataRomAddr[0]~DUPLICATE_q  & 
// \Display|initDataRomAddr [2]))) ) ) ) # ( !\Display|initDataRomAddr [1] & ( \Display|initDataRomAddr[6]~DUPLICATE_q  & ( (!\Display|initDataRomAddr [3] & !\Display|initDataRomAddr[4]~DUPLICATE_q ) ) ) ) # ( \Display|initDataRomAddr [1] & ( 
// !\Display|initDataRomAddr[6]~DUPLICATE_q  & ( (!\Display|initDataRomAddr[4]~DUPLICATE_q  & (\Display|initDataRomAddr[0]~DUPLICATE_q  & ((!\Display|initDataRomAddr [2]) # (\Display|initDataRomAddr [3])))) # (\Display|initDataRomAddr[4]~DUPLICATE_q  & 
// ((!\Display|initDataRomAddr[0]~DUPLICATE_q  & ((\Display|initDataRomAddr [2]))) # (\Display|initDataRomAddr[0]~DUPLICATE_q  & (!\Display|initDataRomAddr [3])))) ) ) ) # ( !\Display|initDataRomAddr [1] & ( !\Display|initDataRomAddr[6]~DUPLICATE_q  & ( 
// (!\Display|initDataRomAddr[4]~DUPLICATE_q  & (!\Display|initDataRomAddr [2] & ((!\Display|initDataRomAddr[0]~DUPLICATE_q ) # (\Display|initDataRomAddr [3])))) # (\Display|initDataRomAddr[4]~DUPLICATE_q  & (\Display|initDataRomAddr [2] & 
// ((\Display|initDataRomAddr[0]~DUPLICATE_q ) # (\Display|initDataRomAddr [3])))) ) ) )

	.dataa(!\Display|initDataRomAddr [3]),
	.datab(!\Display|initDataRomAddr[4]~DUPLICATE_q ),
	.datac(!\Display|initDataRomAddr[0]~DUPLICATE_q ),
	.datad(!\Display|initDataRomAddr [2]),
	.datae(!\Display|initDataRomAddr [1]),
	.dataf(!\Display|initDataRomAddr[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~22 .extended_lut = "off";
defparam \Display|initDataRom|ROM~22 .lut_mask = 64'hC4130E3688880080;
defparam \Display|initDataRom|ROM~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N24
cyclonev_lcell_comb \Display|initDataRom|ROM~23 (
// Equation(s):
// \Display|initDataRom|ROM~23_combout  = ( \Display|initDataRom|ROM~22_combout  & ( \Display|initDataRomAddr [5] ) ) # ( \Display|initDataRom|ROM~22_combout  & ( !\Display|initDataRomAddr [5] & ( \Display|initDataRom|ROM~21_combout  ) ) ) # ( 
// !\Display|initDataRom|ROM~22_combout  & ( !\Display|initDataRomAddr [5] & ( \Display|initDataRom|ROM~21_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|initDataRom|ROM~21_combout ),
	.datad(gnd),
	.datae(!\Display|initDataRom|ROM~22_combout ),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~23 .extended_lut = "off";
defparam \Display|initDataRom|ROM~23 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Display|initDataRom|ROM~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N25
dffeas \Display|initDataRom|initData[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|initDataRom|ROM~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRom|initData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRom|initData[0] .is_wysiwyg = "true";
defparam \Display|initDataRom|initData[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N27
cyclonev_lcell_comb \Display|Selector34~2 (
// Equation(s):
// \Display|Selector34~2_combout  = ( \Display|initDataRom|initData [0] & ( (\Display|LT24Interface|ready~combout  & (((!\Display|Selector34~0_combout ) # (\Display|Selector34~1_combout )) # (\Display|stateMachine.LOAD_STATE~q ))) ) ) # ( 
// !\Display|initDataRom|initData [0] & ( (\Display|LT24Interface|ready~combout  & ((!\Display|Selector34~0_combout ) # (\Display|Selector34~1_combout ))) ) )

	.dataa(!\Display|stateMachine.LOAD_STATE~q ),
	.datab(!\Display|Selector34~1_combout ),
	.datac(!\Display|LT24Interface|ready~combout ),
	.datad(!\Display|Selector34~0_combout ),
	.datae(gnd),
	.dataf(!\Display|initDataRom|initData [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector34~2 .extended_lut = "off";
defparam \Display|Selector34~2 .lut_mask = 64'h0F030F030F070F07;
defparam \Display|Selector34~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N54
cyclonev_lcell_comb \Display|Selector34~4 (
// Equation(s):
// \Display|Selector34~4_combout  = ( \Display|Selector35~1_combout  & ( ((\Display|displayData [0] & ((\Display|Selector34~3_combout ) # (\Display|stateMachine.XLADDR_STATE~q )))) # (\Display|Selector34~2_combout ) ) ) # ( !\Display|Selector35~1_combout  & 
// ( (\Display|displayData [0]) # (\Display|Selector34~2_combout ) ) )

	.dataa(!\Display|stateMachine.XLADDR_STATE~q ),
	.datab(!\Display|Selector34~3_combout ),
	.datac(!\Display|Selector34~2_combout ),
	.datad(!\Display|displayData [0]),
	.datae(gnd),
	.dataf(!\Display|Selector35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector34~4 .extended_lut = "off";
defparam \Display|Selector34~4 .lut_mask = 64'h0FFF0FFF0F7F0F7F;
defparam \Display|Selector34~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N55
dffeas \Display|displayData[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector34~4_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[0] .is_wysiwyg = "true";
defparam \Display|displayData[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N24
cyclonev_lcell_comb \Display|initDataRom|ROM~18 (
// Equation(s):
// \Display|initDataRom|ROM~18_combout  = ( \Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( !\Display|initDataRomAddr [0] $ (((!\Display|initDataRomAddr [2] & (\Display|initDataRomAddr [3])) # (\Display|initDataRomAddr [2] & 
// ((!\Display|initDataRomAddr [3]) # (!\Display|initDataRomAddr [1]))))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [0] & (\Display|initDataRomAddr [2] & ((!\Display|initDataRomAddr [1]) # 
// (\Display|initDataRomAddr [3])))) # (\Display|initDataRomAddr [0] & (((!\Display|initDataRomAddr [3]) # (\Display|initDataRomAddr [1])))) ) ) ) # ( \Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & 
// (\Display|initDataRomAddr [0] & ((!\Display|initDataRomAddr [2]) # (\Display|initDataRomAddr [3])))) # (\Display|initDataRomAddr [1] & (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3]))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( 
// !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & ((!\Display|initDataRomAddr [0] & ((!\Display|initDataRomAddr [1]))) # (\Display|initDataRomAddr [0] & (!\Display|initDataRomAddr [2])))) # (\Display|initDataRomAddr [3] & 
// (!\Display|initDataRomAddr [2] & (\Display|initDataRomAddr [1]))) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [3]),
	.datac(!\Display|initDataRomAddr [1]),
	.datad(!\Display|initDataRomAddr [0]),
	.datae(!\Display|initDataRomAddr [4]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~18 .extended_lut = "off";
defparam \Display|initDataRom|ROM~18 .lut_mask = 64'hC28A04B451CF8976;
defparam \Display|initDataRom|ROM~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N42
cyclonev_lcell_comb \Display|initDataRom|ROM~19 (
// Equation(s):
// \Display|initDataRom|ROM~19_combout  = ( !\Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [1] & ((!\Display|initDataRomAddr [2]) # (\Display|initDataRomAddr [0])))) ) ) ) # ( 
// \Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & (\Display|initDataRomAddr [1] & ((!\Display|initDataRomAddr [2]) # (\Display|initDataRomAddr [0])))) # (\Display|initDataRomAddr [3] & 
// (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [1] & !\Display|initDataRomAddr [0]))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [2] & ((!\Display|initDataRomAddr [3] & 
// (!\Display|initDataRomAddr [1])) # (\Display|initDataRomAddr [3] & ((!\Display|initDataRomAddr [0]))))) # (\Display|initDataRomAddr [2] & (\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr [3] $ (\Display|initDataRomAddr [0])))) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [3]),
	.datac(!\Display|initDataRomAddr [1]),
	.datad(!\Display|initDataRomAddr [0]),
	.datae(!\Display|initDataRomAddr [4]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~19 .extended_lut = "off";
defparam \Display|initDataRom|ROM~19 .lut_mask = 64'hA681180C80C00000;
defparam \Display|initDataRom|ROM~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N30
cyclonev_lcell_comb \Display|initDataRom|ROM~20 (
// Equation(s):
// \Display|initDataRom|ROM~20_combout  = ( \Display|initDataRom|ROM~19_combout  & ( (\Display|initDataRom|ROM~18_combout ) # (\Display|initDataRomAddr[6]~DUPLICATE_q ) ) ) # ( !\Display|initDataRom|ROM~19_combout  & ( 
// (!\Display|initDataRomAddr[6]~DUPLICATE_q  & \Display|initDataRom|ROM~18_combout ) ) )

	.dataa(gnd),
	.datab(!\Display|initDataRomAddr[6]~DUPLICATE_q ),
	.datac(!\Display|initDataRom|ROM~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Display|initDataRom|ROM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~20 .extended_lut = "off";
defparam \Display|initDataRom|ROM~20 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Display|initDataRom|ROM~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y10_N32
dffeas \Display|initDataRom|initData[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|initDataRom|ROM~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRom|initData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRom|initData[1] .is_wysiwyg = "true";
defparam \Display|initDataRom|initData[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N21
cyclonev_lcell_comb \yAddr[1]~feeder (
// Equation(s):
// \yAddr[1]~feeder_combout  = ( \yCounter|countValue [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yCounter|countValue [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yAddr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yAddr[1]~feeder .extended_lut = "off";
defparam \yAddr[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \yAddr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y10_N23
dffeas \yAddr[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\yAddr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yAddr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \yAddr[1] .is_wysiwyg = "true";
defparam \yAddr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N56
dffeas \Display|yAddrTemp[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(yAddr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|yAddrTemp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|yAddrTemp[1] .is_wysiwyg = "true";
defparam \Display|yAddrTemp[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .mem_init3 = "42BE0B4F1C7C90021CE7D2F571DC1150294070000003217EC30E6444CBF8C679F20F3CE1DFFFF2062CF2E1F8F23FE64078000000FBFFFD61FC80D7F4050FFFC03DD37FFFF10717FFBE70F2FFFEEC780000050FD01465FDC2DFF803FE194CB83DFFFFF9A45FA03C312FF110F47800001D7F77E6105EF3DFDB00FFBBB3C017FDFFBBE27D7FD8034FB7FE98F80000193CBFEE468F0005CF09F98F56804F0FFF9E85F3FFFC000F7FF7E4F8000009F1FFFEFEFEBF95FC6BE3FFF5591FF7FDFE85F5E3F7FBFF7BF87A92000009F7FFFE6E5F8795FC73AFEFFABDBFFFFFFCADEFE7BCBCFB9FF6FB58000006CFFFFFBEFF87D5FC4BFFFFFD7DB9FFFFFEF3EFFFBEDCF67F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .mem_init2 = "1FFCDC030007DFFF8707CDFBD5FC4FBFBFFEDD7EFFFFFCEB5FFFFFED77FFBCE73C0F0005BFFFFFC36BE5DDFC47FE3FFF6D6E7BEFFCEF7FFDFEFFFFFFFEF37C1F000FDFFF3DC46FFC0DFD8EFDF9FEF36F7E0FFC969FE2779FF7F6F3725C7F0007DFC76AE41F7A0DFCCFFF0D6A33FBF612FD5EBFADB7CAC7FCABFE63FF000BBFD232E40F621DFC8CFEC0AE11DBF60AFD977E207FD0D3BCE27E23FF000F9FD307D411E79DFCAFFD20BF68EFF40EFD95F562DFCEB744E77F9F7F0016CE335BF629CE9DFCAF7A01F7CDEE077EFDD5E23A27EEDF63FF3FBFFF000F7E9017F3CFF75DFCA9F9680FEBCED27AFD97E6B8BFECFFC3FC7F9DFF000FF85007EAC0BB5DFCA9F9";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .mem_init1 = "E8EBDBB7A07AFD95F73427E8FFDEFD97A5FF000EFEB00BF6E5AA95FCAFF9C0F7DBD7E37AFD95FF34AFF5BFDEFF3847FF000FFCB80FFEF26B05FCABF880FFD9D7637AFD95FB1437E7FF9FFEF10FFF000FFDB00BF699BF95FCABF080FFDAD7337AFD95F9973FE7FF8FFFEDE7FF000FED200FF688BFC5FCABF380FFD8DF33FBFDD5FD9737E4FF6FF999F7FF002FED000BF780FFD5FCABF380FFD8DF33FBFDD5FDBF37E4DF5BF9FFFFFF00AEED000BF7C0EFFDFCABF300FFD8DF73FBFDD5FDBF37E2DFE1FC78F7FF00AEFD000BF7C057F5FCABF300FFD8DF67FBFDD5FDBF37E1DFA8FF303FFF00EEFD200BF7C83FD9FCABF300FFD8FF47FBFDD4FDBE37E34E68FFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a65 .mem_init0 = "FDFF00EEFC000BF7CCDDFFFCABF208FFDADF77FAFDD4FDFE37E2CFC933C7FDFF00EEFC880BE7CCC6FBFCABF2D8FFDBDF7BFADDD4F9FF37E28FE68FC7FFFF00CEFC980BF7CCFFFBFCABF2D8FFDBDF7BFAFDD4F9FF37E44E7F4EFFFFFF00CEFC980BF78C67FFFCABF2FCFFDBDF7BFAFDD4F9FF37F487F558FFFFFF00CEFC980BF78801FBFCABF2FCFFDBDF7BFAFDD4F9FF37E383FF14FFFFFF00EEFC980BF783167FFCABF2F8FFDBDF7BFAFDD4F9BF37E38DFFA767FFFF002EFC980BF78336FFFCABF2F8FFDBDF7BFAFDD4FDBF37F2577FEBC7FFFF002EFC980BF783737FFCABF2F8FFDBDF7BFAFDD4FDBF37E2D4FFFACFFFFF002EFCB80BF780677FFCABF2FCFF";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .mem_init3 = "01F4E4C000FA0004C7708005E80000000000EFD800000000000000002F4000B82EE000FA000BB2CF8005E80000000000CFD800000000000000002F40036A49E000FA000700CE4005E80000000000CFD800000000000000002F000348383800FA0003A02E4005E80000000000CFD800000000000000002F0003C8383800FF000158194005E000002000004FC000000000000000002F0003F807F800FF000D5C3D400DE000000000004FC000000000000000002F000164119000FF000158B5441DE000000000000FC000000000000000002F00018806D000FF0009388D041DE000000000000FC000000000000000002F0001A8DAC000FF000B0CE5041DE0000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .mem_init2 = "00000FC000000000000000002F000E53658000FA001E5847401DE000000000005FC000000000000000002F0006A4638000FE0011A117401DE800000000005FC000000000000000002F000027B10000FE0016DDDBD81DE800000000005FC000000000000000002F000104590000FE0008707D981DEA00000000005FC000000000000000002F0002CC2A8100FE0001DF6C981DEE00000000005FC000000000000000002F0000708F2000FE0000EC669815EE00000000005FC000000000000000002F0001B6287100FE0018721A9015EA00000000006FC000000000000000002F00016012D100FE00181DDAC015E80000000000EFC000000000000000002F000362";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .mem_init1 = "3A5202FE0030002C6405E80000000000EFC000000000000000002F000E266A9202FE00601F3C6605E00000000000EFC000000000000000002F0003201E4000FA00019E584405E80000000000EFD800000000000000002F0001E00AC000FA001988E00005E80000000000EFD000000000000000002F000111C74000FA0019AFD00005E80000000000EFC000000000000000002F00007BF48000FE001C6F700005E80000000000EFC000000000000000002F0000EC2E8000FE000EE6A00005EE0000000000EFC000000000000000002F000157F60000FF00025C500005EF0000000000EFC000000000000000002F000024DD0000FF0002F3800015EFF000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a81 .mem_init0 = "EFC000000000000000002F00001FA20000FF000031000005EFF0000000004FC000000000000000002F00000A7C0600FF0002A20003FDEFF0000000004FC000000000000000002F000001C00600FF0002710003FDEBF0000000004FD800000000000000000F0008C2008620FF0000730C0FFDE6F80007F07E6FD8F9C20000000000000F10180300C638FF100031860FFFE3F8400F1C7E6F582182000000000003EF380300020F9CFBFF00000001F42FF03C7C07006DC0063C00000000D801EF7803180018007A01808000F005EBE01C3003019FC00E3800000001C3FF8F77381807E00047FA03041EC00211E3077C3183170398E0000000018B7D3F231844180C";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .mem_init2 = "00000000001C000000000000000000000000000000000000000000000000000000000000800000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400000000000000000000078FFC0000003E3FFFF0003FF400FFFFF9FC000C000000000000000000000CFFFFFFF7AAF7FFFFFFFFFFFFFFFFFFFFFFF3F3000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC000000000000000000077FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF600000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF600000000000000000005FC0000000000FFE0000000000FF00000000007FA000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .mem_init1 = "0BE1FFFFFFFFFF7D3FFFFFFFFFFDEFFFFFFFFFFDFC8000000000000000000FA7FE00000001FFE30301E7FFC5ED00007C3E027D00000000000000000017DF7C00000000FF800000003FC588000000000DBE00000000000000000017E00000000001FB00000000000DE00000000000FE8000000000000000001FA0001C020000FA00000000000DE00000000000DF8000000000000000000FC00102000000FA00004008001DE00000000000FF0000000000000000000F400000000000FA0000C0000015E800000000002F4000000000000000000F400000F80000FA0000C6000005E800000000000F4000000000000000000F000000000000FA000000E00005E800";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a97 .mem_init0 = "000000005F4000000000000000000F000000000000FA000800700005E800000000005F4000000000000000000F000000000000FA000C07000005E800000000001F4000000000000000000F000074910000FA00072F000005E800000000005FC000000000000000000F00005D550000FA0003DF2C0005E800000000001FC800000000000000000F00003A0C0000FA0001F1D00005E800000000001FD800000000000000000F00032BB40000FA000359C80005EC00000000005FD800000000000000000F0000CC1A8000FA000BF0780005E800000000004FD800000000000000002F4000984A8000FA0005EE548005E80000000000EFD800000000000000002F40";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N18
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a97~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a81~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a113~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a97~portadataout  & ( 
// \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a81~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a113~portadataout )) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a97~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a65~portadataout ) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a97~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a65~portadataout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a113~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .mem_init3 = "FA200000000000000000007797F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD200000000000000000007E2E5DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000E7C9BBFFFFFFFFFFF67E83FBFFFFFFFFFFFFFFF5800000000000000000013C122DFFFFFFFFFFE6FF79FBFFFFFFFFFFFFFFFD800000000000000000012E1E2FFFFFFFFFFFC4956DFBFFFFFFFFFFFFFFF8800000000000000000024EBA44FFFFFFFFFFC6BB34FBFFFFFFFFFFFFFFFAA00000000000000000027C7DB6FFFFFFFFFFC6DCFCFBFFFFFFFFFFFFFFFB2000000000000000000049CBAE7FFFFFFFFFC6E5FEDFFFFFFFFFFFFFFFFF200000000000000000001F77AF7FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .mem_init2 = "FFFFFFEF85FE77FFFFFFFFFFFFFFFF000000000000000000015D4BA77FFFFFFFFFDF3FFDE3FFFFFFFFFFFFFFFE400000000000000000006B4DC67FFFFFFFFF9FE3FDCBFFFFFFFFFFFFFFFA000000000000000000005AF5E4FFFFFFFFFFB0FBFC8BFFFFFFFFFFFFFFFA800000000000000000017B1DF5FFFFFFFFFE72B7FC6FFFFFFFFFFFFFFFFE800000000000000000012C4A0CFFFFFFFFFE9D4FF83DFFFFFFFFFFFFFFFD80000000000000000001EE801BFFFFFFFFFFBEEFF9BDFFFFFFFFFFFFFFFE8000000000000000000246003EFFFFFFFFFFFFEFFFC3FFFFFFFFFFFFFFF900000000000000000001DBD03BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF900";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .mem_init1 = "000000000000000003DFC7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40000000000000000000368FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000036FF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA0000000000000000000033BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB40000000000000000000019FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF69000000000000000000006C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93000000000000000000000668FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD00000000000000000000100E000000000000000000000000000000000073000000000000000000000001C0FFFFFFFC0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a129 .mem_init0 = "1FF4FFFFFFFFFFFFFFFFFFEC200000000000000000000000F00000000000018000000000000000000002000000000000000000000480000000007A2007800000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N33
cyclonev_lcell_comb \imageRAM~4 (
// Equation(s):
// \imageRAM~4_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a145  & ( \imageRAM_rtl_0|auto_generated|ram_block1a129~portadataout  & ( \imageRAM~1_combout  ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a145  & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a129~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & \imageRAM~1_combout ) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a145  & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a129~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & \imageRAM~1_combout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\imageRAM~1_combout ),
	.datad(gnd),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a145 ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a129~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~4 .extended_lut = "off";
defparam \imageRAM~4 .lut_mask = 64'h000005050A0A0F0F;
defparam \imageRAM~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "CC2C7FFFFFFFFFFFFFFFFFFF000000000FFFFFFFFFFFFFFBFFFEE45F7FD1B7CA7FFFFFFFFFFFFFFFFFFF000000002FFFFFFFFFFFFFC7FFB4E57F7808D005FFFFFFFFFFFFFFFFFFFF000000002FFFFFFFFFFFF7C1F9FB519D44DB638FFFFFFFFFFFFFFFFFFFFF000000002FFFFFFFFFFFFFCE77CBFDA451CFA162FFFFFFFFFFFFFFFFFFFF000000002FFFFFFFFFFFFEFD6E551F497C56F18FFFFFFFFFFFFFFFFFFFFF000000002F7FFFFFFFFFBD2D75088F717C90FE917FFFFFF2EFFFFFFFFFFF000000002F7F000FFFFFC7865D6C5B1315C5E1D1FFFFFFFFEFFFFFFFFFFF000000002F7F000FFF000AFB0537B294A72DE489FFFFFFFFCFFFFFFFFFFF00000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "2F7F0007FF80F568200CD8DBBBBD855E7FFFFFFFCFFFFFFFFFFF000000006F7C3C77000BD9795F9DAE9AA35DD53FFCFFFFFFCFFFFFFFFFFF000000006F7FFFE7F8074C3288BAC18E15DC72FFFCFFFFFFCFFFFFFFFFFF000000006F7FFFE7FF26B45E33D2EFDEFFD8A0FFFFFFFFFFCFFFFFFFFFFF00000000EF7FFF87FF2B5914B265198A6B8C30FFFFFFFFFFCFFFFFFFFFFF0000000FEF7FFF1F6775DF2F5041FF8A431611FFF73FFFFFCFFFFFFFFFFF0000000FEF7FFE7C07E02B65B022BAB5AB1A6BFFFFFFFFFFCFFFFFFFFFFF0000008FAF7FF01800E3683E479158F960D1ECFFFFFFFFFFCFFFFFFFFFFF000001FFAF7FF8FFFF62DC49E5BBDDA472AA6CFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "FB7FFFFFEFFFFFFFFFFF000001FFEF7FF5B200F1A54FCB2F703BF1ABF3FFFD3FFFFFEFFFFFFFFFFF000001FFEF7FF54000A0D9F44D347DD8B16BA3FFD39FFFFFEFFFFFFFFFFF000000FFEF7FFC3DF1139C7BEEFB33CC108EAFFFF9DFFFFFCFFFFFFFFFFF000000FFAF7FFD7F8886FE7FFFFFFF810020BEFFF99FFFFFCFFFFFFFFFFF000003FFAF7FFE80BB67FE7FFFFFFF873C7EA7FFF99FC3FFCFFFFFFFFFFF000003FFAF7FFFFF5F3FFE7FFFFFFFC61A39FFFFFD8EF0FFCFFFFFFFFFFF0000FFFFAF7FFA3AFC7FFE7FFFFFFFFF8430EBFFFD9FFF7FCFFFFFFFFFFF0000FFFFAF7FF87FD379FE7FFFFFFFF2A805D9FEED9FFF7FCFFFFFFFFFFF0001FFFFAF7F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "F8424FF8FE7FFFFFFFFA0E06C9FFDD7FFB7FCFFFFFFFFFFF0003FFFFAF7FFC86BD987E7FFFFFFFF9DFAD23FF9E88197FCFDFFFFFFFFF0003FFFFAF7FFFCA59997E7FFFFFFFFA507163FF1418793FCFDFFFFFFFFF0003FFFFAF7FFECF979DFE7FFFFFFFFAF07AEBFDDCFFF93FCFDFFFFFFFFF0007FFFFEF7FFED63F9FFE7FFFFFFFFF5067FBFF1380F93FCFDFFFFFFFFF000FFFFFEF7FFF6BEF9FFE7FFFFFFFFC1171EFFF7247E91FEFFFFFFFFFFF000FFFFFEF7FFFDF1FFFFE7FFFFFFFFF4017EFFFE951F5BFEFFFFFFFFFFF0007FFFFEF7FFE9E5CFFFE7FFFFFFFFFFF87EFFFE4A530FFEFFFFFFFFFFF0003FFFFEF7FFCC179FFFE7FFFFFFFFBA9FDEFFFFD97";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "B6FFEFFFFFFFFFFF0003FFFFEF7FFD3BFFFFFE7FFFFFFFF9FFF1EFFFFD7ED7FFCFFFFFFFFFFF0001FFFFEF7FFFB4FFFFFE7FFFFFFFFFFFF1EFFF3D5A873FEFFFFFFFFFFF0001FFFFEF7FFEC97FC3FF7FFFFFFFFFE1FDEFFF3D0CB7BFCFFFFFFFFFFF0000FFFFEF7FFEE57F07FF7FFFFFFFFE33FFEFFFB95F77FFCFFFFFFFFFFF0000FFFFEF7FFE37F00FFF7FFFFFFFFEFFDFEFFFFB473FFFCFFFFFFFFFFF0000FFFFEF7FFF37F38FFF7FFFFFFFFFFF85EFFFED5F7FFFEFFFFFFFFFFF07E3FFFFAF1FFFBFDEA7FF7FFFFFFFFFFFF5EFFFDDDF7FFFCFFFFFFFFFFF07FC1FF82F1FFE2DFC17FF7FFFFFFFFFFFFDEFFFDCDEFFFFEFFFFFFFFFFF03FE00002F1FFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "FE17FF7FFFFFFFFFFFFDEFFFDEF5FFFFEFFFFFFFFFFF03FE00002F1FFEB557FF7F7FFFFFFFFFFFFDEFFF9CD3FFFFEFFFFFFFFFFF03FE00002F1FFEDBF0DFFF7FFFFFFFFFFFFDEFFFD9FFFFFFEFFFFFFFFFFF03FE00002F1FFEA445CEFF7FFFFFFFFFFFFDEFFFD993FFFFEFFFFFFFFFFF01F800002F1FFF6F3ACEFF7FFFFFFFFFFFFDEFFFD9FFFFFFEFFFFFFFFFFF000000002F1FFF2EE9CCFE7FFFFFFFFFFFFDEFFFD62FFFFFEFFFFFFFFFFF380000002F1FF99396FCFE7FFFFFFFFFFFFDEFFFD25BFFFFEFFFFFFFFFFF380000002F1FE098397DFE7FFFFFFFFFFFFDEFFFDE3BFFFFEFFFFFFFFFFF000000002F0FD03BEF7FFE7FFFFFFFFFFFFDEFFFFC7FFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "CFFFFFFFFFFF000000002F0FD83FF1FFFE7FFFFFFFFFFFFDEFFFFFFFFFFFCFFFFFFFFFFF000000002F0BFC3FFBFFFE7FFFFFFFFFFFFDEFFFFFFFFFFFDFFFFFFFFFFF000000002F0FFDFFFFFFFE7FFFFFFFFFFFFFEFFFFFFFFFFFCFFFFFFFFFFF000000002F47FFFFFFFFFF7FFFFFFFFFFFFFEFFFFFFFFFFFCFFFFFFFFFFF000000002FE6BFFFFFFFFF7FFFFFFFFFFFFDEFFFFFFFFFFFEFFFFFFFFFFF000000001FB3FF9FFFFFFF7FFFFFFFFFFFFDEFFFFFFFFFFFDF7FFFFFFFFF0000000017F3FF81FFFFFF7FFFFFFFFFFFFDEFFFFFFFFFFFFF7FFFFFFFFF0000000007D27FDFFFF87F7FFFFFFFFFFFFDEFFFFFFFFFFEBFFFFFFFFFFF000000000FEFFFFE7E78";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "7F7FFFFFFFFFFFFDEFFFFFFFFFF97EFFFFFFFFFF000000000BF7FFFF7EFFFF7FFFFFFFFFFFFFEFFFFFFFFFFEFFFFFFFFFFFF0000000005FE0000000000FC000000000003F00000000003FDFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF00000000027FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFF00000000017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF00000000009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF00000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFF0000000000181EFF80FFBFCFFFFFFFFFFFFFFFFFFFFFFFF0FFFF";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFF000000000003FFFFFFFFFF806FFFF807FFF9F000FFF7E01FFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "FFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "DBDF7BFAFDD4FD9537E4DE3FEEC7FFFF002EFC980BF7801BEFFCABF2F8FFDBDF7BFAFDD4FD1537E05A5FDFE3FFFF002EFCB80BF781B77FFCABF2FCFFDBDF73EAFDD4FD1437E2589BBF6DFBFF002EFD2A0BF7C0F73FFCABD3FC7FD8D773FAFDD4F93437E71B7BFFE633FF002EFD220BF78027FFFCABF3DC7FD8D771FAFDD4F93437E72FE2FFF41BF7002EFD220BF780677FFCABF3CC7FD8D7717ADDD4FD3437E70FECBFE29DF7002EFD220BF78C1FFFFCBBF3CE3FD897717ADDD5FD1437E70FFB2FA09DF7002EFD220BF78E79FFFCBBF2CE2FD89F79FAFDD5FD3437E72FC4CBF75DFF002EFD220BF7DFBDFDFCBBF2CEAFD8977C7ADDD5FD3437E72FC03DFCDFF7";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "002EFD220BF7CD7BF8FCABF24DAFD8DF757ADDD5FD3437E737C0FEFD1FF7002EFD220BF7C27FF9FCABF2482FDBDF777ADDD5FD3037E733F9E0FC3FF7002EFD220BE7C3FFF5FC8BF2486FDEDFF07ADDD5FD3037E737D9C6796FF7002EFD220BE6C5EDF4FC8BFA43F7DD3F607ADDD5FD3037E73F0C6DBB2FFF006EFC820BE4C5D3AFFCBDEAF467C19FACEEFCD5FD3017E3DC40F1AE4FFF006EFC9A0BEE8393C5FCB1EB2B77FCDF9FB2FCD5FD3C37E3C97017EF2FFF006EBC9A0BEE1BBFBDFC9CE7E0CFFD3F8C06FCD5FD3C37E3C958676F2BFF002EBC9A0BEE1FBF6CFC86F8B7DFF41FFC06FCD5FD3C17E3CDF22FFF13FF006EBC9A0BEEA7FFDCFCB5FDFFFFE0EF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "F3FFFCD5FD3C17E3CDAFFF7FD3FF006EBC920BE78FBF6DFCA95EFEDFD33BFB67FD95FDBE37E3C793F9FDB3FF002EBC9A0BEE9CBE1DFCAC7FEE7FA77FFF67FD94FDBF37E3DD98AFFE53FF002EBC9A0BE65EFCBDFCA5FFFD3FD527FFEFFDB4F9BF17E3D7FFF3FF9FFF000EFC9A0BE7FDFFB5FC957FCFFF675D7EFFFDB4F93F17E3DF780FFDBC3F800EFC9A0BEFFDF075FC93FFF3FF2FEA7FFFFDB4F13F37E3D3FF9FFFFC1F000FFCB09FF7FFFFE5FEB37FC7FF4CAB7FFFFDB6F1FF5FEBD33FFF9E783F0005FEB1BEF767F7F5FEBE7FCFFD649BFFFFFD8DD1FE3FEBD37FFF9838FF003B3909B7F4EFFD55F79FD9FFFEF65487FFC55DE1FF372EECFFFFD67DFF003C";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "FE0DD13CE104021E87EB1C6572CE700C3B8EDFFF2BD66F8FFEF8FFFF001931BCFFCAD7F065F50716FDBD92CA74FFE4BEF8FFAE6E6DD80197FFFF000DDC7CE5B05838FA0EC36758AB035E1203F22600FFD8026C62E6EFFFFF0004FEF86CFB3E67FDFEE0CAFEEF814F200BD002FDE3EFF76F97FD8FCFFF0007C8002F4E1FF3CF3860FA67BFE375F3F5EB0FE1E1E3EF0E241F8FDFFF0033DE000F001E3307FE44FBDEF7FADFF8C186AFF01047FF8CFFFFFBFFFF0010E6038B40000030024CFE07003B3FEC01403B808803379FD81EFFFFFF000022338FFFFFFFFFFFFF7FEFFFF0AFFFE790C6FFFFFFFFEFFE3C7FFFFF000000000FFFFFFFFFFFFFFDDFFE73A3EF9D";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N48
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a49~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a17~portadataout ) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a49~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a17~portadataout ) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a49~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a33~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a49~portadataout  & ( 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a33~portadataout )) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N52
dffeas \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(ram_addr[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE .is_wysiwyg = "true";
defparam \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N54
cyclonev_lcell_comb \imageRAM~5 (
// Equation(s):
// \imageRAM~5_combout  = ( \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & \imageRAM~4_combout ) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & \imageRAM~4_combout ) ) ) ) # ( 
// \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [2]) # ((\imageRAM~4_combout ) # 
// (\imageRAM_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & 
// (((\imageRAM_rtl_0|auto_generated|address_reg_a [2] & \imageRAM_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout )) # (\imageRAM~4_combout ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\imageRAM~0DUPLICATE_q ),
	.datac(!\imageRAM_rtl_0|auto_generated|mux2|l2_w1_n1_mux_dataout~0_combout ),
	.datad(!\imageRAM~4_combout ),
	.datae(!\imageRAM_rtl_0|auto_generated|mux2|l2_w1_n0_mux_dataout~0_combout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~5 .extended_lut = "off";
defparam \imageRAM~5 .lut_mask = 64'h0133233300330033;
defparam \imageRAM~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N56
dffeas \pixelData[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~5_combout ),
	.asdata(\pixelData~3_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[1] .is_wysiwyg = "true";
defparam \pixelData[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N52
dffeas \Display|pixelDataTemp[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[1] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N54
cyclonev_lcell_comb \Display|Selector33~0 (
// Equation(s):
// \Display|Selector33~0_combout  = ( \Display|pixelDataTemp [1] & ( (!\Display|stateMachine.XLADDR_STATE~q  & (!\Display|stateMachine.WRITE_STATE~q  & ((!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ) # (!\Display|yAddrTemp [1])))) ) ) # ( 
// !\Display|pixelDataTemp [1] & ( (!\Display|stateMachine.XLADDR_STATE~q  & ((!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ) # (!\Display|yAddrTemp [1]))) ) )

	.dataa(!\Display|stateMachine.XLADDR_STATE~q ),
	.datab(!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ),
	.datac(!\Display|stateMachine.WRITE_STATE~q ),
	.datad(!\Display|yAddrTemp [1]),
	.datae(gnd),
	.dataf(!\Display|pixelDataTemp [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector33~0 .extended_lut = "off";
defparam \Display|Selector33~0 .lut_mask = 64'hAA88AA88A080A080;
defparam \Display|Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y12_N13
dffeas \xAddr[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|countValue [1]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xAddr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \xAddr[1] .is_wysiwyg = "true";
defparam \xAddr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N50
dffeas \Display|xAddrTemp[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(xAddr[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|xAddrTemp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|xAddrTemp[1] .is_wysiwyg = "true";
defparam \Display|xAddrTemp[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N48
cyclonev_lcell_comb \Display|Selector33~1 (
// Equation(s):
// \Display|Selector33~1_combout  = ( \Display|stateMachine.LOAD_STATE~q  & ( (!\Display|initDataRom|initData [1] & (\Display|Selector33~0_combout  & ((!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ) # (!\Display|xAddrTemp [1])))) ) ) # ( 
// !\Display|stateMachine.LOAD_STATE~q  & ( (\Display|Selector33~0_combout  & ((!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ) # (!\Display|xAddrTemp [1]))) ) )

	.dataa(!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ),
	.datab(!\Display|initDataRom|initData [1]),
	.datac(!\Display|Selector33~0_combout ),
	.datad(!\Display|xAddrTemp [1]),
	.datae(gnd),
	.dataf(!\Display|stateMachine.LOAD_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector33~1 .extended_lut = "off";
defparam \Display|Selector33~1 .lut_mask = 64'h0F0A0F0A0C080C08;
defparam \Display|Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N57
cyclonev_lcell_comb \Display|Selector33~2 (
// Equation(s):
// \Display|Selector33~2_combout  = ( \Display|stateMachine.IDLE_STATE~DUPLICATE_q  & ( \Display|displayData [1] ) ) # ( !\Display|stateMachine.IDLE_STATE~DUPLICATE_q  & ( (\Display|displayData [1] & (((!\Display|stateMachine.INIT_STATE~q ) # 
// (\Display|Selector34~3_combout )) # (\Display|stateMachine.XLADDR_STATE~q ))) ) )

	.dataa(!\Display|stateMachine.XLADDR_STATE~q ),
	.datab(!\Display|Selector34~3_combout ),
	.datac(!\Display|stateMachine.INIT_STATE~q ),
	.datad(!\Display|displayData [1]),
	.datae(gnd),
	.dataf(!\Display|stateMachine.IDLE_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector33~2 .extended_lut = "off";
defparam \Display|Selector33~2 .lut_mask = 64'h00F700F700FF00FF;
defparam \Display|Selector33~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N48
cyclonev_lcell_comb \Display|Selector33~3 (
// Equation(s):
// \Display|Selector33~3_combout  = ( \Display|Selector33~2_combout  ) # ( !\Display|Selector33~2_combout  & ( (\Display|LT24Interface|ready~combout  & ((!\Display|Selector33~1_combout ) # ((\Display|stateMachine.IDLE_STATE~q  & \pixelWrite~q )))) ) )

	.dataa(!\Display|stateMachine.IDLE_STATE~q ),
	.datab(!\Display|LT24Interface|ready~combout ),
	.datac(!\Display|Selector33~1_combout ),
	.datad(!\pixelWrite~q ),
	.datae(gnd),
	.dataf(!\Display|Selector33~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector33~3 .extended_lut = "off";
defparam \Display|Selector33~3 .lut_mask = 64'h30313031FFFFFFFF;
defparam \Display|Selector33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N49
dffeas \Display|displayData[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector33~3_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[1] .is_wysiwyg = "true";
defparam \Display|displayData[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N18
cyclonev_lcell_comb \Display|initDataRom|ROM~16 (
// Equation(s):
// \Display|initDataRom|ROM~16_combout  = ( !\Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr [2] $ (\Display|initDataRomAddr [0])))) ) ) ) # ( 
// \Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & ((!\Display|initDataRomAddr [0] & (!\Display|initDataRomAddr [2])) # (\Display|initDataRomAddr [0] & ((\Display|initDataRomAddr [1]))))) ) ) ) # ( 
// !\Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] & \Display|initDataRomAddr [0]))) # (\Display|initDataRomAddr [1] & 
// (!\Display|initDataRomAddr [2] $ (((!\Display|initDataRomAddr [3]) # (\Display|initDataRomAddr [0]))))) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [3]),
	.datac(!\Display|initDataRomAddr [1]),
	.datad(!\Display|initDataRomAddr [0]),
	.datae(!\Display|initDataRomAddr [4]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~16 .extended_lut = "off";
defparam \Display|initDataRom|ROM~16 .lut_mask = 64'h0685880C80400000;
defparam \Display|initDataRom|ROM~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N0
cyclonev_lcell_comb \Display|initDataRom|ROM~15 (
// Equation(s):
// \Display|initDataRom|ROM~15_combout  = ( \Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] $ (((!\Display|initDataRomAddr [1]) # (\Display|initDataRomAddr [0]))))) # 
// (\Display|initDataRomAddr [2] & ((!\Display|initDataRomAddr [1] & ((\Display|initDataRomAddr [0]))) # (\Display|initDataRomAddr [1] & (\Display|initDataRomAddr [3] & !\Display|initDataRomAddr [0])))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( 
// \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [0] & (((!\Display|initDataRomAddr [1])))) # (\Display|initDataRomAddr [0] & (!\Display|initDataRomAddr [3] $ (((\Display|initDataRomAddr [2] & \Display|initDataRomAddr [1]))))) ) ) ) # ( 
// \Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & (\Display|initDataRomAddr [0] & ((\Display|initDataRomAddr [1]) # (\Display|initDataRomAddr [2])))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( 
// !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [1] & ((!\Display|initDataRomAddr [0]) # (\Display|initDataRomAddr [3])))) # (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [0] & 
// (!\Display|initDataRomAddr [3] $ (\Display|initDataRomAddr [1])))) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [3]),
	.datac(!\Display|initDataRomAddr [1]),
	.datad(!\Display|initDataRomAddr [0]),
	.datae(!\Display|initDataRomAddr [4]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~15 .extended_lut = "off";
defparam \Display|initDataRom|ROM~15 .lut_mask = 64'hE120004CF0C92972;
defparam \Display|initDataRom|ROM~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N33
cyclonev_lcell_comb \Display|initDataRom|ROM~17 (
// Equation(s):
// \Display|initDataRom|ROM~17_combout  = ( \Display|initDataRom|ROM~15_combout  & ( (!\Display|initDataRomAddr[6]~DUPLICATE_q ) # (\Display|initDataRom|ROM~16_combout ) ) ) # ( !\Display|initDataRom|ROM~15_combout  & ( 
// (\Display|initDataRomAddr[6]~DUPLICATE_q  & \Display|initDataRom|ROM~16_combout ) ) )

	.dataa(gnd),
	.datab(!\Display|initDataRomAddr[6]~DUPLICATE_q ),
	.datac(!\Display|initDataRom|ROM~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Display|initDataRom|ROM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~17 .extended_lut = "off";
defparam \Display|initDataRom|ROM~17 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Display|initDataRom|ROM~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y10_N35
dffeas \Display|initDataRom|initData[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|initDataRom|ROM~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRom|initData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRom|initData[2] .is_wysiwyg = "true";
defparam \Display|initDataRom|initData[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N22
dffeas \xAddr[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|countValue [2]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xAddr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \xAddr[2] .is_wysiwyg = "true";
defparam \xAddr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N2
dffeas \Display|xAddrTemp[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(xAddr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|xAddrTemp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|xAddrTemp[2] .is_wysiwyg = "true";
defparam \Display|xAddrTemp[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "F29FDBFEFF4FF89577F0D7FFEE77FFFF002AFF181BFD8007AFFE2BFCF8BFF29FDBFEFF4FF81577F056BFDF9BFFFF002AFF381BFD8197BFFE2BFCFCBFF29FD3EEFF4FF81477F257ABBF79FBFF002AFFAA1BFDC0CF7FFE2BDDFC3FF297D3FEFF4FFC3477F31497FFF833FF002AFFA21BFD802EFFFE2BFDDC3FF297D1FEFF4FFC3477F33055FFF91BF7002AFFA21BFD803FFFFE2BFDCC3FF297D17EDF4FF83477F310617FE51DF7002AFFA21BFD8C3FFFFE2BFDCE7FF2D7D17EDF4FF81477F310785FE31DF7002AFFA21BFD8EFDFFFE2BFCCE7FF2DFD9FEFF4FF83477F3304417F61DFF002AFFA21BFDDE7BFDFE2BFCCE7FF2D7DC7EDF4FF83477F330400BFD9FF7";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "002AFFA21BFDCD73F8FE2BFC4C7FF29FD57EDF4FF83477F33840E3FD9FF7002AFFA21BFDC1FFF9FE2BFC49FFF19FD77EDF4FF83077F33C79E7FC9FF7002AFFA21BEDC2FFF1FE2BFC497FF59FD07EDF4FF83077F33859C3F9CFF7002AFFA21BECC3FDF5FE2BFC416FF4DFC07EDF4FF83077F3308C653BCFFF006AFF021BEEC3F3A7FE19ECF3EFE97FCCEAFF4FF83077F3D3C0EFEEEFFF006AFF1A1BEC8BD3EDFE0DEC04FFD5DFF006FF4FF83C77F3D5801BEFCFFF006ABF1A1BEC07BFE5FE15E0EBEFD45FCFF6FF4FF83C77F3D46FCFAFCBFF002ABF1A1BEC173F85FE15FC0FFFD49FEFFEFF4FF83C77F3D7E21FFFD3FF006ABF1A1BEC9FFF75FE2DFEFF9FC00F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "FFFEFF4FF83C77F3D1DFFE7F53FF006ABF121BED9FBF95FE2F5E3FBFE37BFD01FF0FF8BE77F3DDDBFEFD13FF002ABF1A1BECDEBF55FE247FA37FF72FFF00FF0FF8BF77F3DBBA0BFF93FF002ABF1A1BEC3DFF35FE24FFFF3F8703FFFFFF0FFCBF77F3D7BFFFFEDFFF000AFF1A1BECB9FD35FE11FFCFFF87337EFFFF0FFC3F77F3D3780FFE3C3F800AFF1A1BECFFF775FE11FFF3FF8F717FFFFF0FF43F77F3DF7F9FFD7C1F000BFF308FFD7FF8F5FC323FC7FE8C66FFFFFF0DF4FF37F3D3FFFF9B783F000FFD31AEFCFFFDF5FC3E1FCFFE24017FFFFF07F4FE17F3DC7FFF9638FF00313B898FFE7FE14DF41FE9FFF876857FFFC74FE4FF7732F47FFFE87DFF003B";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "FD8DCFF70FE80BFC07F71C7872B6AFFFFD09FAFF2FE2737FFF10FFFF001BCC3CF4342800640907F9FDC992720700193202FF818A73E7FE47FFFF000C007CFF800000F802C39FA76302B60C03F22000FFC00273831C0FFFFF000400F873830007FC00E0B53E0F81672003F00201E3E0077048020FCFFF0007C80030CE1FF3CF386086003FE085F3F6170BE1E1E3EF10641F8FDFFF0033DE0010801E3307FE4487DEF7FBAFF8C248DDF01047FF907FFFFBFFFF0010E60394C0000030024C82070039CFEC03ABC48088033790581EFFFFFF00002233907FFFFFFFFFFF83EFFFFE4FFFE25F38FFFFFFFFF07E3C7FFFFF00000000100000000000000220018B7C1078";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "C6FFF07FFFFFFFFF0003FFFFF0FFFD1CFFFFFE83FFFFFFF9FFF21FFFF79187FFD07FFFFFFFFF0001FFFFF0FFFF5EFFFFFE83FFFFFFFFFFF21FFF3795473FF07FFFFFFFFF0001FFFFF0FFFE317FC3FF83FFFFFFFFE1FE1FFF378B37BFD07FFFFFFFFF0000FFFFF0FFFE397F07FF83FFFFFFFE33FC1FFFB7A637FFD07FFFFFFFFF0000FFFFF0FFFE63F00FFF83FFFFFFFEFFDC1FFFF5BDBFFFD07FFFFFFFFF0000FFFFF0FFFE63F00FFF83FFFFFFFFFF861FFFE7887FFFF07FFFFFFFFF07E3FFFFB09FFE6BD827FF83FFFFFFFFFFF61FFFD7BA7FFFD07FFFFFFFFF07FC1FF8309FFE79FA17FF83FFFFFFFFFFFE1FFFD6F4FFFFF07FFFFFFFFF03FE0000309FFE31";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "F557FF83FFFFFFFFFFFE1FFFD6E9FFFFF07FFFFFFFFF03FE0000309FFE7E437F7F83FFFFFFFFFFFE1FFF96E3FFFFF07FFFFFFFFF03FE0000309FFE7E1D9FFF83FFFFFFFFFFFE1FFFD7D7FFFFF07FFFFFFFFF03FE0000309FFE17FE0EFF83FFFFFFFFFFFE1FFFD7E7FFFFF07FFFFFFFFF01F80000309FFF3FFC4EFF83FFFFFFFFFFFE1FFFD78FFFFFF07FFFFFFFFF00000000309FFF02F4CCFE83FFFFFFFFFFFE1FFFD58FFFFFF07FFFFFFFFF38000000309FF98468FCFE83FFFFFFFFFFFE1FFFD09BFFFFF07FFFFFFFFF38000000309FE096017DFE83FFFFFFFFFFFE1FFFD83BFFFFF07FFFFFFFFF00000000308FD0380F7FFE83FFFFFFFFFFFE1FFFFC7FFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "D07FFFFFFFFF00000000308FD83FF1FFFE83FFFFFFFFFFFE1FFFFFFFFFFFD07FFFFFFFFF00000000308BFC3FFBFFFE83FFFFFFFFFFFE1FFFFFFFFFFFD07FFFFFFFFF00000000308FFDFFFFFFFE83FFFFFFFFFFFC1FFFFFFFFFFFD07FFFFFFFFF0000000030C7FFFFFFFFFF83FFFFFFFFFFFC1FFFFFFFFFFFD07FFFFFFFFF000000003066BFFFFFFFFF83FFFFFFFFFFFE1FFFFFFFFFFFF07FFFFFFFFF000000001073FF9FFFFFFF83FFFFFFFFFFFE1FFFFFFFFFFFE0FFFFFFFFFF000000001833FF81FFFFFF83FFFFFFFFFFFE1FFFFFFFFFFFC0FFFFFFFFFF0000000008327FDFFFF87F83FFFFFFFFFFFE1FFFFFFFFFFEC0FFFFFFFFFF00000000081FFFFE7E78";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "7F83FFFFFFFFFFFE1FFFFFFFFFF981FFFFFFFFFF000000000C0FFFFF7EFFFF83FFFFFFFFFFFC1FFFFFFFFFFF01FFFFFFFFFF000000000601FFFFFFFFFF03FFFFFFFFFFFC0FFFFFFFFFFC03FFFFFFFFFF00000000020000000000000000000000000000000000000007FFFFFFFFFF00000000038000000000000000000000000000000000000005FFFFFFFFFF0000000001800000000000000000000000000000000000001FFFFFFFFFFF0000000000E00000000000000000000000000000000000003FFFFFFFFFFF0000000000700000000000000000000000000000000000007FFFFFFFFFFF00000000001FE1007F00403000000000000000000000000FFFFF";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFF000000000003FFFFFFFFFF806FFFF807FFF9F000FFF7E01FFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000001FFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFF0000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "F3E580000000007FFFFFFFFF000000001000000000000004000111E08063CFE580000000007FFFFFFFFF000000003000000000000038004B16C0873F3FFF00000000007FFFFFFFFF0000000030000000000000261A07AA92FA1CFC5300000000007FFFFFFFFF000000003000000000000037C53F6FAADCF3DEC700000000007FFFFFFFFF00000000300000000000012919BDEEBC5BEF0E8600000000007FFFFFFFFF0000000030FFFFFFFFFFFFE9CA15FD67DFEB0E41FFFFFFFFF07FFFFFFFFF0000000030FF000FFFFFC7AD1F899F2B23761221FFFFFFFFF07FFFFFFFFF0000000030FF000FFF00323BDFFC737746CE1729FFFFFFFFD07FFFFFFFFF00000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "30FF0007FF8058F45F38B1677F3E601E7FFFFFFFD07FFFFFFFFF0000000070FC3C7700095EF2EFF17B4EC65E663FFCFFFFFFD07FFFFFFFFF0000000070FFFFE7F80283AEBDC3F6C2C8DF48FFFCFFFFFFD07FFFFFFFFF0000000070FFFFE7FF251BE51A94C6EF75D9F0FFFFFFFFFFD07FFFFFFFFF00000000F0FFFF87FF20DE6F7DFAC7D7918AF0FFFFFFFFFFD07FFFFFFFFF0000000FF0FFFF1F6770B3F0E9D1632B1C13F1FFF73FFFFFD07FFFFFFFFF0000000FF0FFFE7C07E3F9FAD3BF6BFF339B9BFFFFFFFFFFD07FFFFFFFFF0000008FB0FFF01800E2D7AF99963F3669621CFFFFFFFFFFD07FFFFFFFFF000001FFB0FFF80000612D5482594210F54F9CFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "F87FFFFFF07FFFFFFFFF000001FFF0FFF4FFFFB0833209466409F03893FFF93FFFFFF07FFFFFFFFF000001FFF0FFF43FFF30188C4C3071C0B08DD3FFD01FFFFFF07FFFFFFFFF000000FFF0FFFC7FF1139C87EEFB33CC14C37FFFF75FFFFFD07FFFFFFFFF000000FFB0FFFC807906FE83FFFFFF810501BEFFF71FFFFFD07FFFFFFFFF000003FFB0FFFE005A27FE83FFFFFF87031E27FFF71FC3FFD07FFFFFFFFF000003FFB0FFFF00DDBFFE83FFFFFFC67C5ABFFFF70EF0FFD07FFFFFFFFF0000FFFFB0FFFA3A5B7FFE83FFFFFFFF5A973BFFF71FFF7FD07FFFFFFFFF0000FFFFB0FFF87EBC79FE83FFFFFFF2730D29FEE71FFF7FD07FFFFFFFFF0001FFFFB0FF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "F840D1F8FE83FFFFFFFBB21F79FFCF80037FD07FFFFFFFFF0003FFFFB0FFFC81A9987E83FFFFFFF9A7BED3FF9688157FD05FFFFFFFFF0003FFFFB0FFFFC771997E83FFFFFFF8008F93FF0C67813FD05FFFFFFFFF0003FFFFB0FFFEC5E79DFE83FFFFFFF8D2E71BFD5CFFF53FD05FFFFFFFFF0007FFFFF0FFFEC2CF9FFE83FFFFFFFDAA120BFF0FFFF53FD05FFFFFFFFF000FFFFFF0FFFF570F9FFE83FFFFFFFD842A1FFF2EFFF11FF07FFFFFFFFF000FFFFFF0FFFFF65FFFFE83FFFFFFFE01641FFFDBADE1BFF07FFFFFFFFF0007FFFFF0FFFE8D9CFFFE83FFFFFFFF00041FFFEF0398FFF07FFFFFFFFF0003FFFFF0FFFCB679FFFE83FFFFFFFB91FE1FFFF712";
// synopsys translate_on

// Location: LABCELL_X73_Y20_N24
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a34~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a50~portadataout ))) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a34~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((\imageRAM_rtl_0|auto_generated|address_reg_a [1])))) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a50~portadataout )))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a34~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\imageRAM_rtl_0|auto_generated|address_reg_a [1])))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a18~portadataout ))) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a50~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a2~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a34~portadataout  & ( 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a18~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a50~portadataout )))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .mem_init3 = "42EA0D8F1C7C7003F8E7C9F9B1DC1FB032407000000314FF4C8D9B44D80CC617FCAF3CE3400000060BFC81F8FB7FFA807800000037FFDEEFFF00D7FE043FFFB03DCAFFFFF806AFFFF670FDFFFFCC780000049FE079E5FE02D7FF007F5928B81BFFFFFD25BFC0E03107FA15847800001C3F1FCA93FF13D5FC07F8FFB1C03FE9FFFC61FF3F96030FF7FEC0F80000197DFFF87DFFDFF5FDFBF38F797FBFEFFFFDFCFDFFF0FFDFBFF7C0F800000BF9FFFE407EF065FF93DFFFFDA6BF77FDFFF9EFE3FC84FDFBF87492000008EFFFFFF0BFE865FF979FEFFDC23DFFFFFFDBEFE7BFC3BD9FF6F458000003FFFFFFF1BFF825FFAF3FFFFEC37DFFFFFF8BFFFFBF62FE7F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .mem_init2 = "1FFB5C030005DFFF8768BDEC25FFB7FFBFFF627EFFFFFF97BFFFFF33F7FFBCE5BC0F0003BFFFFFF48BFE25FFAFFE3FFFB3F67BEFFF8FFFFDFEB3FFFFFEF23C1F0007FFFFFDF7CFF5F5FFDFFDFFFEBEFF7FFFFFE71FFFF7FCFFF70F739C7F000F7FFF9EF0377C15FE6DFFFEEE61EBF9F7FF57BFDE77E3C7FB8DFEC3FF000B7FADDEF8076715FE2FFF7F6E63DBEDF6FF0FFF9FBFF9D3B71DFEC3FF000BDF6357D80FE415FE2FFE41BF42DFD80AFF0EF6429FF1D770E27FCF7F00034FD337F82DCD15FE2D7C8037C6FE777AFF4DE1BABFF19F4BFDBFEFFF000A7FD017F9C3F615FE2DFE684FC2FE827EFF0FE4386FF3FFB3FDFFEDFF000AF9101BE8C6BA95FE2DFC";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .mem_init1 = "E8BBF2D7C07EFF0FF43467F7BF8EFD17C5FF000AFF301BFCE0BB35FE2BFEC0AFF297C37EFF0FFE3477E3BFAEFE1F87FF000BFF381BFCF1FBE5FE2BFE80BFF297C37EFF0FFE147FF1FFEFFE0F0FFF000BFF301FFC99BFC5FE2BFE80BFF297D37EFF0FFC977FF1FFEFFF8207FF000BEFA01FFC88BFEDFE2BFD80BFF29FD3FEFF4FF89777F1FF8FF981F7FF002BEF801BFD80DFEDFE2BFD80BFF29FD3FEFF4FF8BF77F2FF8BF9FFFFFF00AAEF801BFDC01FFDFE2BFD00BFF29FD3FEFF4FF8BF77F1BFB1FC78F7FF00AAFF801BFDC02FFDFE2BFD00BFF29FC7FEFF4FF8BF77F17FD0FF303FFF00EAFFA01BFDC82FFDFE2BFD00BFF2BFE7FEFF4FF8BE77F21E48FFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a66 .mem_init0 = "FDFF00EAFF801BFDCCCDF9FE2BFC08BFF29FD7FEFF4FF8FE77F23FFA33C7FDFF00EAFF081BEDCCDAFBFE2BFCD8BFF29FDBFEDF4FFCFF77F25FF60FC7FFFF00CAFF181BFDCCE3FBFE2BFCD8BFF29FDBFEFF4FFCFF77F06E7AEEFFFFFF00CAFF181BFD8C6DFFFE2BFCFCBFF29FDBFEFF4FFCFF77E09FF4B0FFFFFF00CAFF181BFD8803FBFE2BFCFCBFF29FDBFEFF4FFCFF77F3BFFFACFFFFFF00EAFF181BFD8312FFFE2BFCF8BFF29FDBFEFF4FFCBF77F38BFFA867FFFF002AFF181BFD83337FFE2BFCF8BFF29FDBFEFF4FF8BF77F2597FE987FFFF002AFF181BFD8371FFFE2BFCF8BFF29FDBFEFF4FF8BF77F2DFFFFA2FFFFF002AFF381BFD806FFFFE2BFCFCBF";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .mem_init2 = "00000000001C000000000000000000000000000000000000000000000000000000000000800000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40000000000000000000007F003FFFFFFC1C0000FFFC00BFF00000603FFFC000000000000000000000F00000008550800000000000000000000000C0F000000000000000000000C00000000000000000000000000000000000003C00000000000000000007800000000000000000000000000000000000200E00000000000000000007000000000000000000000000000000000000200E0000000000000000000603FFFFFFFFFF001FFFFFFFFFF00FFFFFFFFFF806000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .mem_init1 = "0C1FFFFFFFFFFF83FFFFFFFFFFFE1FFFFFFFFFFE02800000000000000000085FFE0000000183E30301E7FFC61D00007C3E0383000000000000000000183F7C0000000083800000003FC678000000000DC1000000000000000000182000000000018700000000000E100000000000C18000000000000000001060001C0200008600000000000E100000000000E0800000000000000000104001020000008600004008001E100000000000E080000000000000000010C00000000000860000C000001618000000000030C0000000000000000010C00000F80000860000C600000618000000000010C000000000000000001080000000000086000000E000061800";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a98 .mem_init0 = "0000000050C00000000000000000108000000000008600080070000618000000000050C000000000000000001080000000000086000C0000000618000000000010C000000000000000001080007361000086000710C000061800000000005040000000000000000010800041C90000860003108C0006180000000000104800000000000000001080000DFA00008600004E2000061800000000001058000000000000000010800357B90000860000BFF000061C0000000000505800000000000000001080003FFC00008600097FEC00061800000000005058000000000000000030C0007E7B0000860000D0BA8006180000000000F058000000000000000030C0";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .mem_init3 = "003F0D8000860003B8DE8006180000000000F058000000000000000030C001EC1B0000860001C2388006180000000000D058000000000000000030C000F247000086000DA09B4006180000000000D0580000000000000000308000F032980086000D001B4006180000000000D05800000000000000003080007032980083000F983E400610000020000050400000000000000000308000700D58008300039C1E400E10000000000050400000000000000000308000F80F100083000F989E441E10000000000010400000000000000000308000DC131000830007989E041E1000000000001040000000000000000030800073278000830001ECB6041E10000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .mem_init2 = "00001040000000000000000030800EFEBF00008600118836401E100000000000504000000000000000003080067F9C0000820016CE76401E180000000000504000000000000000003080006FFE0000820011E95ED81E180000000000504000000000000000003080017FBC000082000AFFF8981E1A0000000000504000000000000000003080023A3C0100820000BFF8981E1E000000000050400000000000000000308000DF67A00082000053B898161E000000000050400000000000000000308000781D31008200181EF490161A0000000000704000000000000000003080003407910082001803F0C016180000000000F040000000000000000030800236";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .mem_init1 = "27920282003001706406180000000000F040000000000000000030800E7267D2028200601CE86606100000000000F04000000000000000003080027403800086000199E04406180000000000F05800000000000000003080003C1F800086001987C80006180000000000F0500000000000000000308000FA2E000086001991A00006180000000000F0400000000000000000308000DE2F000082001C03800006180000000000F04000000000000000003080001FDC000082000E5F0000061E0000000000F04000000000000000003080010FFB00008300023F1000061F0000000000F04000000000000000003080000BE60000830002BE0000161FF000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a82 .mem_init0 = "F0400000000000000000308000045400008300000A0000061FF00000000050400000000000000000308000040006008300022C0003FE1FF0000000005040000000000000000030800000000600830002010003FE1BF00000000050580000000000000000108008C2008620830000730C0FFE16F80007F07E7058F9C20000000000001090180300C63883100031860FFC13F8400F1C7E70D82182000000000003F0B80300020F9C87FF00000001F7DFF03C7C07007040063C00000000D801F0F803180018008601808000F0061BE01C30030190400E3800000001C00010F00018000000BDFC03041EC003F1E30080318318BFE0E00000000186FE50A802440808";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N54
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( \imageRAM_rtl_0|auto_generated|ram_block1a82~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a98~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a114~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a82~portadataout  & ( (\imageRAM_rtl_0|auto_generated|ram_block1a66~portadataout ) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a82~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a98~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a114~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( !\imageRAM_rtl_0|auto_generated|ram_block1a82~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a66~portadataout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .lut_mask = 64'h222205AF777705AF;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_last_address = 4095;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_b_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .port_b_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .mem_init2 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA96AA9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555556955555AA56AAAAAAAA95555555555555555555555555656AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA956955A9555555555555555555AA955655555555555555555555555555555555555556556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA55555555555555555555555555AA555555555555555555555555AA95556A95A555AAA955AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA555AAAAAAA";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA955AA55555555555555555555555555555555555555555555555555555555555555555555556A9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA56A95555555555555555555555555555555555555555555555555555555555555555555555506AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA56A55555555555555555555555555555555555555555";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a146 .mem_init0 = "555555555555555555555555555555551AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5A455B0E5555555555555555555555AA5555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA5A199BFF7555555555555555555555565555555555555555555555555555555555555555555555AAA6AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA6958FFFFF1555555555555555555555555555555555555555555555555555555555555555555552AA6AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA557FFFFFD555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .mem_init3 = "F42000000000000000000053DAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8200000000000000000003FC1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000A6141BFFFFFFFFFFF67E83FBFFFFFFFFFFFFFFF600000000000000000000FFED9FFFFFFFFFFFEFBF03FFFFFFFFFFFFFFFFFF00000000000000000000FDB94FFFFFFFFFFFFFBC05FDFFFFFFFFFFFFFFFB00000000000000000000CE739EFFFFFFFFFFFE06BDFDFFFFFFFFFFFFFFFB20000000000000000000CC6E9FFFFFFFFFFFFF7FF5FDFFFFFFFFFFFFFFFA20000000000000000000FE5CF7FFFFFFFFFFFF5DF5DDFFFFFFFFFFFFFFFE20000000000000000000F9F8F7FFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .mem_init2 = "FFFFFFEB95F56DFFFFFFFFFFFFFFFE00000000000000000001FBE4FFFFFFFFFFFFDFA5F505FFFFFFFFFFFFFFFF00000000000000000000DEF6BFFFFFFFFFFFAFB3F4BDFFFFFFFFFFFFFFFB00000000000000000000CCF2CEFFFFFFFFFFF6FBF4FDFFFFFFFFFFFFFFFB00000000000000000000FEBE5DFFFFFFFFFFFBFBF545FFFFFFFFFFFFFFFF00000000000000000000EE5C1DFFFFFFFFFF7C5FF5FDFFFFFFFFFFFFFFFF00000000000000000000A6B35DFFFFFFFFFF7DF7FDBDFFFFFFFFFFFFFFFC0000000000000000000237003AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000017BBDF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .mem_init1 = "00000000000000000339FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000033CFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000000000000000000001E3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC000000000000000000000FAD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD80000000000000000000007FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB10000000000000000000061FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000000000000060F0000000000000000000000000000000000310000000000000000000010000000000000000000000000000000000000030000000000000000000000003F00000003F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a130 .mem_init0 = "E00B00000000000000000010200000000000000000000000F00000000000018000000000000000000002000000000000000000000400000000007A2007800000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N3
cyclonev_lcell_comb \imageRAM~6 (
// Equation(s):
// \imageRAM~6_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a130~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a146~portadataout  & \imageRAM~1_combout ) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a130~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a146~portadataout  & \imageRAM~1_combout ) ) ) ) # ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a130~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM~1_combout  ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a146~portadataout ),
	.datab(gnd),
	.datac(!\imageRAM~1_combout ),
	.datad(gnd),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a130~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~6 .extended_lut = "off";
defparam \imageRAM~6 .lut_mask = 64'h00000F0F05050505;
defparam \imageRAM~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N30
cyclonev_lcell_comb \imageRAM~7 (
// Equation(s):
// \imageRAM~7_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [2] & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & \imageRAM~6_combout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [2] & ( 
// \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & \imageRAM~6_combout ) ) ) ) # ( \imageRAM_rtl_0|auto_generated|address_reg_a [2] & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// (\imageRAM~0DUPLICATE_q  & ((\imageRAM~6_combout ) # (\imageRAM_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [2] & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// (\imageRAM~0DUPLICATE_q  & ((\imageRAM~6_combout ) # (\imageRAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|mux2|l2_w2_n0_mux_dataout~0_combout ),
	.datab(!\imageRAM~0DUPLICATE_q ),
	.datac(!\imageRAM_rtl_0|auto_generated|mux2|l2_w2_n1_mux_dataout~0_combout ),
	.datad(!\imageRAM~6_combout ),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~7 .extended_lut = "off";
defparam \imageRAM~7 .lut_mask = 64'h1133033300330033;
defparam \imageRAM~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N31
dffeas \pixelData[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~7_combout ),
	.asdata(\pixelData~3_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[2] .is_wysiwyg = "true";
defparam \pixelData[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N51
cyclonev_lcell_comb \Display|pixelDataTemp[2]~feeder (
// Equation(s):
// \Display|pixelDataTemp[2]~feeder_combout  = pixelData[2]

	.dataa(!pixelData[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|pixelDataTemp[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|pixelDataTemp[2]~feeder .extended_lut = "off";
defparam \Display|pixelDataTemp[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \Display|pixelDataTemp[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N52
dffeas \Display|pixelDataTemp[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|pixelDataTemp[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[2] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N52
dffeas \yAddr[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|countValue [2]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yAddr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \yAddr[2] .is_wysiwyg = "true";
defparam \yAddr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N8
dffeas \Display|yAddrTemp[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(yAddr[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|yAddrTemp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|yAddrTemp[2] .is_wysiwyg = "true";
defparam \Display|yAddrTemp[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N6
cyclonev_lcell_comb \Display|Selector32~0 (
// Equation(s):
// \Display|Selector32~0_combout  = ( \Display|stateMachine.WRITE_STATE~q  & ( (!\Display|pixelDataTemp [2] & (!\Display|stateMachine.YLADDR_STATE~q  & ((!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ) # (!\Display|yAddrTemp [2])))) ) ) # ( 
// !\Display|stateMachine.WRITE_STATE~q  & ( (!\Display|stateMachine.YLADDR_STATE~q  & ((!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ) # (!\Display|yAddrTemp [2]))) ) )

	.dataa(!\Display|pixelDataTemp [2]),
	.datab(!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ),
	.datac(!\Display|stateMachine.YLADDR_STATE~q ),
	.datad(!\Display|yAddrTemp [2]),
	.datae(gnd),
	.dataf(!\Display|stateMachine.WRITE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector32~0 .extended_lut = "off";
defparam \Display|Selector32~0 .lut_mask = 64'hF0C0F0C0A080A080;
defparam \Display|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N0
cyclonev_lcell_comb \Display|Selector32~1 (
// Equation(s):
// \Display|Selector32~1_combout  = ( \Display|Selector32~0_combout  & ( (!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q  & ((!\Display|stateMachine.LOAD_STATE~q ) # ((!\Display|initDataRom|initData [2])))) # (\Display|stateMachine.XHADDR_STATE~DUPLICATE_q  
// & (!\Display|xAddrTemp [2] & ((!\Display|stateMachine.LOAD_STATE~q ) # (!\Display|initDataRom|initData [2])))) ) )

	.dataa(!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ),
	.datab(!\Display|stateMachine.LOAD_STATE~q ),
	.datac(!\Display|initDataRom|initData [2]),
	.datad(!\Display|xAddrTemp [2]),
	.datae(gnd),
	.dataf(!\Display|Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector32~1 .extended_lut = "off";
defparam \Display|Selector32~1 .lut_mask = 64'h00000000FCA8FCA8;
defparam \Display|Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N15
cyclonev_lcell_comb \Display|Selector32~2 (
// Equation(s):
// \Display|Selector32~2_combout  = ( !\Display|stateMachine.YLADDR_STATE~q  & ( ((!\Display|stateMachine.LOAD_STATE~q  & (\Display|Selector35~0_combout  & !\Display|stateMachine.XLADDR_STATE~q ))) # (\Display|LT24Interface|ready~combout ) ) )

	.dataa(!\Display|stateMachine.LOAD_STATE~q ),
	.datab(!\Display|LT24Interface|ready~combout ),
	.datac(!\Display|Selector35~0_combout ),
	.datad(!\Display|stateMachine.XLADDR_STATE~q ),
	.datae(gnd),
	.dataf(!\Display|stateMachine.YLADDR_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector32~2 .extended_lut = "off";
defparam \Display|Selector32~2 .lut_mask = 64'h3B333B3300000000;
defparam \Display|Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N0
cyclonev_lcell_comb \Display|Selector32~3 (
// Equation(s):
// \Display|Selector32~3_combout  = ( \Display|Selector32~2_combout  & ( (!\Display|Selector35~1_combout  & (((\Display|LT24Interface|ready~combout  & !\Display|Selector32~1_combout )) # (\Display|displayData [2]))) # (\Display|Selector35~1_combout  & 
// (\Display|LT24Interface|ready~combout  & (!\Display|Selector32~1_combout ))) ) ) # ( !\Display|Selector32~2_combout  & ( ((\Display|LT24Interface|ready~combout  & !\Display|Selector32~1_combout )) # (\Display|displayData [2]) ) )

	.dataa(!\Display|Selector35~1_combout ),
	.datab(!\Display|LT24Interface|ready~combout ),
	.datac(!\Display|Selector32~1_combout ),
	.datad(!\Display|displayData [2]),
	.datae(gnd),
	.dataf(!\Display|Selector32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector32~3 .extended_lut = "off";
defparam \Display|Selector32~3 .lut_mask = 64'h30FF30FF30BA30BA;
defparam \Display|Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N1
dffeas \Display|displayData[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector32~3_combout ),
	.asdata(vcc),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[2] .is_wysiwyg = "true";
defparam \Display|displayData[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N9
cyclonev_lcell_comb \Display|displayData[5]~0 (
// Equation(s):
// \Display|displayData[5]~0_combout  = ( !\Display|stateMachine.YHADDR_STATE~q  & ( ((!\Display|stateMachine.WRITE_STATE~q  & !\Display|stateMachine.LOAD_STATE~q )) # (\Display|stateMachine.XHADDR_STATE~q ) ) )

	.dataa(gnd),
	.datab(!\Display|stateMachine.WRITE_STATE~q ),
	.datac(!\Display|stateMachine.XHADDR_STATE~q ),
	.datad(!\Display|stateMachine.LOAD_STATE~q ),
	.datae(gnd),
	.dataf(!\Display|stateMachine.YHADDR_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|displayData[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|displayData[5]~0 .extended_lut = "off";
defparam \Display|displayData[5]~0 .lut_mask = 64'hCF0FCF0F00000000;
defparam \Display|displayData[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N24
cyclonev_lcell_comb \Display|Selector31~1 (
// Equation(s):
// \Display|Selector31~1_combout  = ( \Display|stateMachine.IDLE_STATE~DUPLICATE_q  & ( \Display|stateMachine.XLADDR_STATE~q  & ( (!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q  & (!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q  & 
// \Display|displayData[5]~0_combout )) ) ) ) # ( !\Display|stateMachine.IDLE_STATE~DUPLICATE_q  & ( \Display|stateMachine.XLADDR_STATE~q  & ( (!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q  & (!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q  & 
// \Display|displayData[5]~0_combout )) ) ) ) # ( \Display|stateMachine.IDLE_STATE~DUPLICATE_q  & ( !\Display|stateMachine.XLADDR_STATE~q  & ( (!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q  & (!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q  & 
// \Display|displayData[5]~0_combout )) ) ) ) # ( !\Display|stateMachine.IDLE_STATE~DUPLICATE_q  & ( !\Display|stateMachine.XLADDR_STATE~q  & ( (!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q  & (!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q  & 
// (\Display|stateMachine.YLADDR_STATE~q  & \Display|displayData[5]~0_combout ))) ) ) )

	.dataa(!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ),
	.datab(!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ),
	.datac(!\Display|stateMachine.YLADDR_STATE~q ),
	.datad(!\Display|displayData[5]~0_combout ),
	.datae(!\Display|stateMachine.IDLE_STATE~DUPLICATE_q ),
	.dataf(!\Display|stateMachine.XLADDR_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector31~1 .extended_lut = "off";
defparam \Display|Selector31~1 .lut_mask = 64'h0008008800880088;
defparam \Display|Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N18
cyclonev_lcell_comb \yAddr[3]~feeder (
// Equation(s):
// \yAddr[3]~feeder_combout  = ( \yCounter|countValue [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yCounter|countValue [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yAddr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yAddr[3]~feeder .extended_lut = "off";
defparam \yAddr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \yAddr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y10_N19
dffeas \yAddr[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\yAddr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yAddr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \yAddr[3] .is_wysiwyg = "true";
defparam \yAddr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N53
dffeas \Display|yAddrTemp[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(yAddr[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|yAddrTemp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|yAddrTemp[3] .is_wysiwyg = "true";
defparam \Display|yAddrTemp[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N0
cyclonev_lcell_comb \Display|initDataRom|ROM~13 (
// Equation(s):
// \Display|initDataRom|ROM~13_combout  = ( \Display|initDataRomAddr [2] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr[4]~DUPLICATE_q  & (!\Display|initDataRomAddr [1] $ (!\Display|initDataRomAddr [0])))) ) 
// ) ) # ( !\Display|initDataRomAddr [2] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr [3] & !\Display|initDataRomAddr[4]~DUPLICATE_q )) ) ) ) # ( \Display|initDataRomAddr [2] & ( !\Display|initDataRomAddr 
// [5] & ( (!\Display|initDataRomAddr [1] & (\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [0] $ (!\Display|initDataRomAddr[4]~DUPLICATE_q )))) # (\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr[4]~DUPLICATE_q  & 
// ((!\Display|initDataRomAddr [0]) # (\Display|initDataRomAddr [3])))) ) ) ) # ( !\Display|initDataRomAddr [2] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [1] $ (!\Display|initDataRomAddr [0] $ 
// (\Display|initDataRomAddr[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\Display|initDataRomAddr [1]),
	.datab(!\Display|initDataRomAddr [3]),
	.datac(!\Display|initDataRomAddr [0]),
	.datad(!\Display|initDataRomAddr[4]~DUPLICATE_q ),
	.datae(!\Display|initDataRomAddr [2]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~13 .extended_lut = "off";
defparam \Display|initDataRom|ROM~13 .lut_mask = 64'h4884532088004800;
defparam \Display|initDataRom|ROM~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N24
cyclonev_lcell_comb \Display|initDataRom|ROM~12 (
// Equation(s):
// \Display|initDataRom|ROM~12_combout  = ( \Display|initDataRomAddr [2] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & (\Display|initDataRomAddr [0] & (!\Display|initDataRomAddr[3]~DUPLICATE_q  $ 
// (!\Display|initDataRomAddr[4]~DUPLICATE_q )))) # (\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr[3]~DUPLICATE_q  & ((!\Display|initDataRomAddr[4]~DUPLICATE_q ) # (\Display|initDataRomAddr [0])))) ) ) ) # ( !\Display|initDataRomAddr [2] & ( 
// \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr[3]~DUPLICATE_q  & (!\Display|initDataRomAddr[4]~DUPLICATE_q  & (!\Display|initDataRomAddr [1] $ (!\Display|initDataRomAddr [0])))) # (\Display|initDataRomAddr[3]~DUPLICATE_q  & 
// (((\Display|initDataRomAddr [1] & \Display|initDataRomAddr [0])) # (\Display|initDataRomAddr[4]~DUPLICATE_q ))) ) ) ) # ( \Display|initDataRomAddr [2] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & 
// (!\Display|initDataRomAddr[4]~DUPLICATE_q  & (!\Display|initDataRomAddr [0] $ (\Display|initDataRomAddr[3]~DUPLICATE_q )))) ) ) ) # ( !\Display|initDataRomAddr [2] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr[4]~DUPLICATE_q  & 
// (!\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr [0]))) # (\Display|initDataRomAddr[4]~DUPLICATE_q  & ((!\Display|initDataRomAddr[3]~DUPLICATE_q ) # ((!\Display|initDataRomAddr [1] & \Display|initDataRomAddr [0])))) ) ) )

	.dataa(!\Display|initDataRomAddr [1]),
	.datab(!\Display|initDataRomAddr [0]),
	.datac(!\Display|initDataRomAddr[3]~DUPLICATE_q ),
	.datad(!\Display|initDataRomAddr[4]~DUPLICATE_q ),
	.datae(!\Display|initDataRomAddr [2]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~12 .extended_lut = "off";
defparam \Display|initDataRom|ROM~12 .lut_mask = 64'h88F28200610F5230;
defparam \Display|initDataRom|ROM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N9
cyclonev_lcell_comb \Display|initDataRom|ROM~14 (
// Equation(s):
// \Display|initDataRom|ROM~14_combout  = ( \Display|initDataRom|ROM~12_combout  & ( (!\Display|initDataRomAddr[6]~DUPLICATE_q ) # (\Display|initDataRom|ROM~13_combout ) ) ) # ( !\Display|initDataRom|ROM~12_combout  & ( 
// (\Display|initDataRomAddr[6]~DUPLICATE_q  & \Display|initDataRom|ROM~13_combout ) ) )

	.dataa(gnd),
	.datab(!\Display|initDataRomAddr[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Display|initDataRom|ROM~13_combout ),
	.datae(gnd),
	.dataf(!\Display|initDataRom|ROM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~14 .extended_lut = "off";
defparam \Display|initDataRom|ROM~14 .lut_mask = 64'h00330033CCFFCCFF;
defparam \Display|initDataRom|ROM~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y10_N10
dffeas \Display|initDataRom|initData[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|initDataRom|ROM~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRom|initData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRom|initData[3] .is_wysiwyg = "true";
defparam \Display|initDataRom|initData[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N51
cyclonev_lcell_comb \Display|Selector31~0 (
// Equation(s):
// \Display|Selector31~0_combout  = ( \Display|initDataRom|initData [3] & ( ((!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q  & !\Display|stateMachine.YHADDR_STATE~DUPLICATE_q )) # (\Display|yAddrTemp [3]) ) ) # ( !\Display|initDataRom|initData [3] & ( 
// (\Display|yAddrTemp [3] & ((\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ) # (\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ))) ) )

	.dataa(!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ),
	.datad(!\Display|yAddrTemp [3]),
	.datae(gnd),
	.dataf(!\Display|initDataRom|initData [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector31~0 .extended_lut = "off";
defparam \Display|Selector31~0 .lut_mask = 64'h005F005FA0FFA0FF;
defparam \Display|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y11_N8
dffeas \xAddr[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|countValue [3]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xAddr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \xAddr[3] .is_wysiwyg = "true";
defparam \xAddr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N1
dffeas \Display|xAddrTemp[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(xAddr[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|xAddrTemp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|xAddrTemp[3] .is_wysiwyg = "true";
defparam \Display|xAddrTemp[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N54
cyclonev_lcell_comb \Display|Selector31~2 (
// Equation(s):
// \Display|Selector31~2_combout  = ( \Display|stateMachine.XHADDR_STATE~q  & ( \Display|xAddrTemp [3] ) ) # ( !\Display|stateMachine.XHADDR_STATE~q  & ( ((\Display|Selector31~0_combout  & !\Display|displayData[5]~0_combout )) # 
// (\Display|Selector31~1_combout ) ) )

	.dataa(!\Display|Selector31~1_combout ),
	.datab(!\Display|Selector31~0_combout ),
	.datac(!\Display|displayData[5]~0_combout ),
	.datad(!\Display|xAddrTemp [3]),
	.datae(gnd),
	.dataf(!\Display|stateMachine.XHADDR_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector31~2 .extended_lut = "off";
defparam \Display|Selector31~2 .lut_mask = 64'h7575757500FF00FF;
defparam \Display|Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a115 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .mem_init3 = "BD19F1F0E383F003FF183801CE23E08FC3BF8FFFFFFCF3FF907BFDBB37F739CFFF30C31F3FFFFBF9E7FF3E0706FFFCFF87FFFFFFEFFFE81BFEFF3FFBFB7FFFDFC239FFFFFDF99FFFD98F0BFFFF7387FFFFFBBFFFFA1FFF7D3FFDFEFF98FF47F7FFFFFFDB7FFFF7CEEFFC13DB87FFFFE37FA0256CFFEC3FFFFDFD006A3FEFF1FFFF9EFE404BFCDFD801AF07FFFFE7FF00048200201E0003F4708A005FB0000001FA0009007F40082707FFFFF6FA00018001001E000FF00002003E88020007F81C03003F04078F6DFFFFF5F800000140101E0007E0100000FC00000003D0184000FE600903A7FFFFFDF000000080001E0017C00000007A0000000F800040017D80";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .mem_init2 = "E001A3FCFFFFC000789022001E001F80400001F100000007C0000001F0004318C3F0FFFBC000000854001E000E01C00001F98410001700020100E000010CC3E0FFFBC000020800021E002F02000100E08000001FE0000803F008008C6380FFFB8000010FE883FE01BE0000119EF4000F00BE4000081FF80070013C00FFFF001FE107E099FE01FC003F919EE403F700EF007FC00DCC43FE013C00FFFFA03CE827F419FE01FE00FF009FC00FFF00EF08FDC00DE88F1E803080FFF7B06CD007DA30FE01FE81FF681BE1988F00AE1CC5F00DE09C02401000FFFF806FD8063A08FE01FE0197701FE13D8F00EC19C7A00D801C02C01200FFFF06EFDC173D447E01FE03";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .mem_init1 = "17F40FE83F8F00EC09CBB80D803103E81A00FFFF00CFD8031C447E01FC033FE00FE83C8F00EC01CBB80D803101601800FFFE00C7D8030E842E01FC037FE00FE83C8F00EC01EBB80DC03001A0F000FFFE00CFD80367402E01FC037FE00FE82C8F00EC0368B80DC030007FF800FFFE10DFD80377000E01FC027FE00FE02C0F00AC0368B00DC030067E0800FFDE10FFDC027FA01E01FC027FE00FE02C0F00AC0340B00FC03406000000FF5F10FFDC023F800601FC02FFE00FE02C0F00AC0340B00E801E03870800FF5F00FFDC023FD00E01FC02FFE00FE0380F00AC0340B00F801F00CFC000FF1F00DFDC0237E00201FC02FFE00FC0380F00AC0341B00DE19F0000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a67 .mem_init0 = "0200FF1F00FFDC02332A0401FC03F7E00FE0280F00AC0301B00D600BCC380200FF1F00F7DC1233350401FC0327E00FE0240F20AC0300B00D8008F0380000FF3F00E7DC0233100401FC0327E00FE0240F00AC0300B00FD18571000000FF3F00E7DC02739A0001FC0303E00FE0240F00AC0300B00F500ADF000000FF3F00E7DC0277F80401FC0303E00FE0240F00AC0300B00C7000F7000000FF1F00E7DC027CEC0001FC0307E00FE0240F00AC0340B00C70007D980000FFDF00E7DC027CCD8001FC0307E00FE0240F00AC0340B00DA0801EF80000FFDF00E7DC027C8B0001FC0307E00FE0240F00AC0340B00D200007B00000FFDF00C7DC027F9BC001FC0303E0";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .mem_init3 = "FF83F27FFF01FFFC1F837FF807FFFFFFFFFF0027FFFFFFFFFFFFFFFFC03FFF07F07FFF01FFFC3DC37FF807FFFFFFFFFF2027FFFFFFFFFFFFFFFFC03FFF0DB87FFF01FFF87F61BFF807FFFFFFFFFF2027FFFFFFFFFFFFFFFFC07FFF0FCD67FF01FFF87FE1BFF807FFFFFFFFFF2027FFFFFFFFFFFFFFFFC07FFF0FCD67FF00FFF867E1BFF80FFFFFDFFFFFA03FFFFFFFFFFFFFFFFFC07FFF0FF827FF00FFF863E1BFF00FFFFFFFFFFFA03FFFFFFFFFFFFFFFFFC07FFF0FF86FFF00FFF86761BBE00FFFFFFFFFFFE03FFFFFFFFFFFFFFFFFC07FFF27F86FFF00FFF86761FBE00FFFFFFFFFFFE03FFFFFFFFFFFFFFFFFC07FFF87F07FFF00FFFC3349FBE00FFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .mem_init2 = "FFFFE03FFFFFFFFFFFFFFFFFC07FF181C0FFFF01FFEC37C9BFE00FFFFFFFFFFFA03FFFFFFFFFFFFFFFFFC07FF9C001FFFF01FFEC1F89BFE007FFFFFFFFFFA03FFFFFFFFFFFFFFFFFC07FFFF003FFFF01FFEE062127E007FFFFFFFFFFA03FFFFFFFFFFFFFFFFFC07FFEE003FFFF01FFF7000367E005FFFFFFFFFFA03FFFFFFFFFFFFFFFFFC07FFDC1C1FEFF01FFFF000367E001FFFFFFFFFFA03FFFFFFFFFFFFFFFFFC07FFF83F0DFFF01FFFF804367E801FFFFFFFFFFA03FFFFFFFFFFFFFFFFFC07FFF87F2CEFF01FFE7E1C36FE805FFFFFFFFFF803FFFFFFFFFFFFFFFFFC07FFF8FF86EFF01FFE7FF873FE807FFFFFFFFFF003FFFFFFFFFFFFFFFFFC07FFD8D";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .mem_init1 = "D86DFD01FFCFFF879BF807FFFFFFFFFF003FFFFFFFFFFFFFFFFFC07FF18D986DFD01FF9FE30799F80FFFFFFFFFFF003FFFFFFFFFFFFFFFFFC07FFD8FF87FFF01FFFE660FBBF807FFFFFFFFFF0027FFFFFFFFFFFFFFFFC07FFF87F07FFF01FFE67C1FFFF807FFFFFFFFFF002FFFFFFFFFFFFFFFFFC07FFF87F0FFFF01FFE6781FFFF807FFFFFFFFFF003FFFFFFFFFFFFFFFFFC07FFF81C0FFFF01FFE3F03FFFF807FFFFFFFFFF003FFFFFFFFFFFFFFFFFC07FFFC001FFFF01FFF1807FFFF801FFFFFFFFFF003FFFFFFFFFFFFFFFFFC07FFEE001FFFF00FFFD80EFFFF800FFFFFFFFFF003FFFFFFFFFFFFFFFFFC07FFFF003FFFF00FFFD01FFFFE8000FFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a83 .mem_init0 = "003FFFFFFFFFFFFFFFFFC07FFFF80FFFFF00FFFF87FFFFF8000FFFFFFFFFA03FFFFFFFFFFFFFFFFFC07FFFFFFFF9FF00FFFDDFFFFC00000FFFFFFFFFA03FFFFFFFFFFFFFFFFFC07FFFFFFFF9FF00FFFDFEFFFC00040FFFFFFFFFA027FFFFFFFFFFFFFFFFE07FF73DFF79DF00FFFF8CF3F0000907FFF80F818027063DFFFFFFFFFFFFE06FE7FCFF39C700EFFFCE79F0000C07BFF0E3818027DE7DFFFFFFFFFFFC0047FCFFFDF0630000FFFFFFFE08000FC383F8FF803FF9C3FFFFFFFF27FE0007FCE7FFE7FF01FE7F7FFF0FF8041FE3CFFCFE603FF1C7FFFFFFFE3FFFE00FFFE7FFFFFF03FFFCFBE13FFC0E1CFFFFCE7CE07FFF1FFFFFFFFE7E00605803BBF80F";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .mem_init2 = "FFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .mem_init1 = "F000000000000000000000000000000000000000017FFFFFFFFFFFFFFFFFF00001FFFFFFFE001CFCFE18003802FFFF83C1FC00FFFFFFFFFFFFFFFFFFE00083FFFFFFFF007FFFFFFFC03807FFFFFFFFF200FFFFFFFFFFFFFFFFFFE01FFFFFFFFFFE00FFFFFFFFFFF00FFFFFFFFFFF007FFFFFFFFFFFFFFFFFE01FFFE3FDFFFF01FFFFFFFFFFF00FFFFFFFFFFF007FFFFFFFFFFFFFFFFFE03FFEFDFFFFFF01FFFFBFF7FFE00FFFFFFFFFFF007FFFFFFFFFFFFFFFFFE03FFFFFFFFFFF01FFFF3FFFFFE807FFFFFFFFFFC03FFFFFFFFFFFFFFFFFE03FFFFF07FFFF01FFFF39FFFFF807FFFFFFFFFFE03FFFFFFFFFFFFFFFFFE07FFFFFFFFFFF01FFFFFF1FFFF807FF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a99 .mem_init0 = "FFFFFFFFA03FFFFFFFFFFFFFFFFFE07FFFFFFFFFFF01FFF7FF8FFFF807FFFFFFFFFFA03FFFFFFFFFFFFFFFFFE07FFFFFFFFFFF01FFF3FFFFFFF807FFFFFFFFFFE03FFFFFFFFFFFFFFFFFE07FFF8FFEFFFF01FFF8FFFFFFF807FFFFFFFFFFA03FFFFFFFFFFFFFFFFFE07FFFBE3EFFFF01FFFCE073FFF807FFFFFFFFFFE037FFFFFFFFFFFFFFFFE07FFFF007FFFF01FFFF801FFFF807FFFFFFFFFFE027FFFFFFFFFFFFFFFFE07FFCE043FFFF01FFFF000FFFF803FFFFFFFFFFA027FFFFFFFFFFFFFFFFE07FFFC001FFFF01FFF60007FFF807FFFFFFFFFFA027FFFFFFFFFFFFFFFFC03FFF8184FFFF01FFFE0F077FF807FFFFFFFFFF0027FFFFFFFFFFFFFFFFC03F";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N12
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a83~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a99~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\imageRAM_rtl_0|auto_generated|ram_block1a67~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1]))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a83~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a99~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\imageRAM_rtl_0|auto_generated|ram_block1a67~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1]))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a83~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a99~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a67~portadataout )))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a115~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a83~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a99~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] 
// & (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a67~portadataout )))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a115~portadataout ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a115~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y18_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .mem_init3 = "03DFFFFFFFFFFFFFFFFFFF8BE1F00000000000000000000000000000000003DFFFFFFFFFFFFFFFFFFF8FBF7C0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF1F71BC000000000009817C040000000000000009FFFFFFFFFFFFFFFFFFFF1EDEDE000000000001427E020000000000000000FFFFFFFFFFFFFFFFFFFF0FFFFC000000000009837C040000000000000004FFFFFFFFFFFFFFFFFFFF3D7BAF000000000009FE4C040000000000000004DFFFFFFFFFFFFFFFFFFF3DFBFF0000000000087F0C040000000000000004DFFFFFFFFFFFFFFFFFFF3FF3FF000000000008E60C640000000000000000DFFFFFFFFFFFFFFFFFFF3FE3FF0000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .mem_init2 = "0000001C6C0C7C0000000000000000FFFFFFFFFFFFFFFFFFFE3FD3FF000000000018360CFC0000000000000000FFFFFFFFFFFFFFFFFFFF3FEBFF0000000000766C0D840000000000000004FFFFFFFFFFFFFFFFFFFF3D7FAF00000000003F180D840000000000000004FFFFFFFFFFFFFFFFFFFF0DF9EE0000000000C23C0CC40000000000000000FFFFFFFFFFFFFFFFFFFF0EFF5C000000000063B00CFC0000000000000000FFFFFFFFFFFFFFFFFFFF1FEDFE0000000000C318067E0000000000000001FFFFFFFFFFFFFFFFFFFD87BF790000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFE87DCFC0000000000000000000000000000000003FF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .mem_init1 = "FFFFFFFFFFFFFFFFFCC7FFF80000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFCC3FFF00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE17FA00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF06180000000000000000000000000000000030FFFFFFFFFFFFFFFFFFFFFF80400000000000000000000000000000000001EFFFFFFFFFFFFFFFFFFFF9E0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF9F000000000000000000000000000000000000EFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a131 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF85DFF87FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N54
cyclonev_lcell_comb \imageRAM~8 (
// Equation(s):
// \imageRAM~8_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a131~portadataout  & ( (\imageRAM~1_combout  & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # (\imageRAM_rtl_0|auto_generated|ram_block1a147 ))) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a131~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM~1_combout  & \imageRAM_rtl_0|auto_generated|ram_block1a147 )) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imageRAM~1_combout ),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a147 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a131~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~8 .extended_lut = "off";
defparam \imageRAM~8 .lut_mask = 64'h0101010123232323;
defparam \imageRAM~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "001800000000000000000000FFFFFFFFE00000000000000000000A000024001400000000000000000000FFFFFFFFC000000000000000000004000090001000000000000000000000FFFFFFFFC000000000000018040014600120002800000000000000000000FFFFFFFFC000000000000018260788B1E280000000000000000000000000FFFFFFFFC000000000000002901620420500000000000000000000000000FFFFFFFFC0000000000000234CC8108D0A1C010E00000000000000000000FFFFFFFFC000FFF000003850B493840E58380E1E00000000000000000000FFFFFFFFC000FFF000FFFDA0400309CC08700D7600000000200000000000FFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "C000FFF8007FDF4B09C64E0288C012E180000000200000000000FFFFFFFF8003C388FFF7660E708C86A439A021C003000000200000000000FFFFFFFF8000001807FED4C450190C390320D70003000000200000000000FFFFFFFF8000001800DDC188C5331D1A3227CF0000000000200000000000FFFFFFFF0000007800DB2A9580273A3076770F0000000000200000000000FFFFFFF0000000E0988E4D030E683064F3EC0E0008C00000200000000000FFFFFFF000000183F81E842600E06468D9E4040000000000200000000000FFFFFF7040000FE7FF1F04723CD0F0E19CFC030000000000200000000000FFFFFE00400007FFFF9E18A07C30B1E30E2C0300";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "07800000000000000000FFFFFE0000000B00004F7C81F6F99BF60FC70C0006C00000000000000000FFFFFE0000000B00004FE703B3CF8E3F4FF00C002C600000000000000000FFFFFF00000003000E6C63001104CC33ECFC000008200000200000000000FFFFFF0040000300067901000000007EF1FF010008600000200000000000FFFFFC00400001FFE4D8010000000078E420980008603C00200000000000FFFFFC00400000FFE0C0010000000039D1A6000008710F00200000000000FFFF0000400005C5818001000000000080ED040008600080200000000000FFFF000040000781038601000000000D07F8060118600080200000000000FFFE00004000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "07BF26070100000000054DF40600387FFC80200000000000FFFC00004000037E466781000000000798680C006977EE80202000000000FFFC00004000003C8E66810000000006BF900C00C38006C0202000000000FFFC00004000013818620100000000062E400402830002C0202000000000FFF80000000001393060010000000003788C0400C00002C0202000000000FFF00000000000B07060010000000003461C0000C10006E0000000000000FFF0000000000020E00001000000000180F800003C7D0E40000000000000FFF8000000000160E300010000000000FFF80000187E4F00000000000000FFFC00000000034986000100000000047E000000086C";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000FFFFFFFFFFFC00000000007F900007F800060FFF00081FE0000000000000FFFFFFFFFFFC000000000000000000000000000000000004000000000000FFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFFC000000000000000000000000000000000000000000000000FFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFF8000000000000000000000000000000000000000000000000FFFFFFFFFFE0000000000000000000000000000000000000000000000000FFFFFFFFFFE0000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "000000000000000000000000000000000000FFFFFFFFFFC0000000000000000000000000000000000000000000000000FFFFFFFFFFC0000000000000000000000000000000000000000000000000FFFFFFFFFFC0000000000000000000000000000000000000000000000000FFFFFFFFFFC0000000000000000000000000000000000000000000000000FFFFFFFFFF80000000000000000000000000000000000000000000000000FFFFFFFFFF80000000000000000000000000000000000000000000000000FFFFFFFFFF80000000000000000000000000000000000000000000000000FFFFFFFFFF0000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "0000FFFFFFFFFC00000000000000000000000000000000000000000000000000FFFFFFFFF800000000000000000000000000000000000000000000000000FFFFFFFFF800000000000000000000000000000000000000000000000000FFFFFFFF8000000000000000000000000000000000000000000000000000FFFFFFFE0000000000000000000000000000000000000000000000000000FFFFFFFE0000000000000000000000000000000000000000000000000000FFFFFFC00000000000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000FFFFFF8000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000FFFFFF800000200000000000000000000000000000000000000000000000FFFFFF800000200000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000FFFFFF800002000000000000000000000000000000000000000000000000FFFFFF800030000000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "1900000000000000FFFC0000000002C30000010000000006000C0000086C3800200000000000FFFE0000000000830000010000000000000C0000C86838C0000000000000FFFE000000000186803C0000000000001E000000C8704840200000000000FFFF00000000018680F8000000000001CC0000004870C800200000000000FFFF00000000018C0FF0000000000001002000000860C000200000000000FFFF00000000018C0FF00000000000000078000018618000000000000000F81C00004060018427D80000000000000008000028418000200000000000F803E007C060018604680000000000000000000029030000000000000000FC01FFFFC0600186";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "08280000000000000000000029060000000000000000FC01FFFFC0600183B80080000000000000000000690C0000000000000000FC01FFFFC0600181E2600000000000000000000028080000000000000000FC01FFFFC06001C800F10000000000000000000028180000000000000000FE07FFFFC06000C001B10000000000000000000028300000000000000000FFFFFFFFC06000F103330100000000000000000028700000000000000000C7FFFFFFC06006780703010000000000000000002C640000000000000000C7FFFFFFC0601F6FFE820100000000000000000027C40000000000000000FFFFFFFFC0702FC7F0800100000000000000000003800000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "200000000000FFFFFFFFC07027C00E000100000000000000000000000000200000000000FFFFFFFFC07403C004000100000000000000000000000000200000000000FFFFFFFFC070020000000100000000000000000000000000200000000000FFFFFFFFC038000000000000000000000000000000000000200000000000FFFFFFFFC019400000000000000000000000000000000000000000000000FFFFFFFFE00C006000000000000000000000000000000000000000000000FFFFFFFFE00C007E00000000000000000000000000000000000000000000FFFFFFFFF00D802000078000000000000000000000000001000000000000FFFFFFFFF00000018187";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "8000000000000000000000000006000000000000FFFFFFFFF000000081000000000000000000000000000000000000000000FFFFFFFFF800000000000000000000000000000000000000000000000000FFFFFFFFFC00000000000000000000000000000000000000000000000000FFFFFFFFFC00000000000000000000000000000000000000020000000000FFFFFFFFFE00000000000000000000000000000000000000000000000000FFFFFFFFFF00000000000000000000000000000000000000000000000000FFFFFFFFFF80000000000000000000000000000000000000000000000000FFFFFFFFFFE00000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "0FE0240F00AC036AB00F200011180000FFDF00E7DC027FF79001FC0307E00FE0240F00AC03EAB00FA100204C0000FFDF00C7DC027E7FC001FC0303E00FE02C1F00AC03EBB00DA044409E0400FFDF00D5DC023F2F0001FC2203600FE82C0F00AC03CBB00CE0600007CC00FFDF00DDDC027FFF0001FC0223600FE82E0F00AC03CBB00CC0380003E408FFDF00DDDC027FDF0001FC0233600FE82E8F20AC03CBB00CE01E0019E208FFDF00DDDC0273BC0001FC0231600FE82E8F20AC03EBB00CE007801CE208FFDF00DDDC0271BE0001FC0331600FE0260F00AC03CBB00CC03BE008E200FFDF00DDDC0221780201FC0331600FE8238F20AC03CBB00CC03FF0026008";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "FFDF00DDDC0233FC0501FC03B3600FE02A8F20AC03CBB00CC03F1C026008FFDF00DDDC023EF80201FC03B7600EE0288F20AC03CFB00CC0061D036008FFDF00DDDC123FE00E01FC03B7E00AE02F8F20AC03CFB00CC0263D863008FFDF00DDDC133DF20601FC03BFE00AE03F8F20AC03CFB00CC0739FC43000FF9F00FDDC133BCC5C01EE130EE01FE0331F00AC03CFB00C203F1BD13000FF9F00E5DC137FEC0E01EE13FDF00B403FF700AC03C3B00C23FFF7D03000FF9F40E5DC13F7800E01FE1AE7F00B40300F00AC03C3B00C218FDFD03400FFDF40E5DC13FFC02E01FE03FFC00BE00FFF00AC03C3B00C21FDFF002C00FF9F40E5DC136F803E01D400FFE01FB0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "07FF00AC03C3B00C27FFFF802C00FF9F40EDDC125E407E01DCA17F401CD404FE00EC0341B00C27B7FD026C00FFDF40E5DC137F40FE01DB80638018E000FF00EC0340B00C23860C006C00FFDF40E5DC13BC00DE01DF0000C038E8000000EC0340B00C2BC000006000FFFF00E5DC13FE00DE01ED00300038F8810000EC03C0B00C2F87F000C3C07FFF00E5DC137C099E01EF000C0070FC800000EC0BC0B00C2F00600083E0FFFE00CF5803F0031E01CD80380073DC000000EC0B00B00C2F80006187C0FFFA00CE7902F8021E01C1803000DBAE000000EC0B01B00C27800063C700FFCAC4F66802E006B609E006000189AB800038B41B00D0CD000000078200FFC4";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00F230037007FC01F800E3838D89C00000FC0100F80D8000000F0000FFE700C30C03A00F9C00F80002066D4DF80000CA01006805800000380000FFF3FF83007FFFFF07FD3C00001CFD49FFFC0DDFFF003FFD807C03F00000FFFBFF07807CFFF803FF1F03C1F07F18DFFC0FFDFE1C1FF8803FFFF03000FFF837FFC031E00C30C79F01FFC01E9A0C080F0C1E1E1C10E01BE0702000FFCC21FFE07FE1CCF801BB0021080610073C20FE0FEFB800600000040000FFEF19FC603FFFFFCFFDB301F8FFC53013FC8C037F77FCC86027E1000000FFFFDDCC600000000000000010000530001E6001000000000001C3800000FFFFFFFFE000000000000000000002000009";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N57
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a51~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a35~portadataout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a51~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a35~portadataout  & 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a51~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a19~portadataout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a51~portadataout  & ( 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a3~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a19~portadataout ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .lut_mask = 64'h303F303F50505F5F;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N30
cyclonev_lcell_comb \imageRAM~9 (
// Equation(s):
// \imageRAM~9_combout  = ( \imageRAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( \imageRAM~0DUPLICATE_q  & ( ((!\imageRAM_rtl_0|auto_generated|address_reg_a [3] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [2]) # 
// (\imageRAM_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout )))) # (\imageRAM~8_combout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout  & ( \imageRAM~0DUPLICATE_q  & ( 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [3] & (\imageRAM_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout  & \imageRAM_rtl_0|auto_generated|address_reg_a [2]))) # (\imageRAM~8_combout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [3]),
	.datab(!\imageRAM_rtl_0|auto_generated|mux2|l2_w3_n1_mux_dataout~0_combout ),
	.datac(!\imageRAM~8_combout ),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\imageRAM_rtl_0|auto_generated|mux2|l2_w3_n0_mux_dataout~0_combout ),
	.dataf(!\imageRAM~0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~9 .extended_lut = "off";
defparam \imageRAM~9 .lut_mask = 64'h000000000F2FAF2F;
defparam \imageRAM~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N31
dffeas \pixelData[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~9_combout ),
	.asdata(\pixelData~3_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[3] .is_wysiwyg = "true";
defparam \pixelData[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N44
dffeas \Display|pixelDataTemp[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[3] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N36
cyclonev_lcell_comb \Display|displayData[12]~1 (
// Equation(s):
// \Display|displayData[12]~1_combout  = ( \Display|stateMachine.XLADDR_STATE~q  & ( \Display|stateMachine.YLADDR_STATE~q  & ( (\Display|LT24Interface|ready~combout  & (((!\Display|stateMachine.IDLE_STATE~DUPLICATE_q ) # (\Display|stateMachine.WRITE_STATE~q 
// )) # (\pixelWrite~q ))) ) ) ) # ( !\Display|stateMachine.XLADDR_STATE~q  & ( \Display|stateMachine.YLADDR_STATE~q  & ( (\Display|LT24Interface|ready~combout  & (((!\Display|stateMachine.IDLE_STATE~DUPLICATE_q ) # (\Display|stateMachine.WRITE_STATE~q )) # 
// (\pixelWrite~q ))) ) ) ) # ( \Display|stateMachine.XLADDR_STATE~q  & ( !\Display|stateMachine.YLADDR_STATE~q  & ( (\Display|LT24Interface|ready~combout  & (((!\Display|stateMachine.IDLE_STATE~DUPLICATE_q ) # (\Display|stateMachine.WRITE_STATE~q )) # 
// (\pixelWrite~q ))) ) ) ) # ( !\Display|stateMachine.XLADDR_STATE~q  & ( !\Display|stateMachine.YLADDR_STATE~q  & ( (\Display|LT24Interface|ready~combout  & (((\pixelWrite~q  & \Display|stateMachine.IDLE_STATE~DUPLICATE_q )) # 
// (\Display|stateMachine.WRITE_STATE~q ))) ) ) )

	.dataa(!\pixelWrite~q ),
	.datab(!\Display|stateMachine.WRITE_STATE~q ),
	.datac(!\Display|stateMachine.IDLE_STATE~DUPLICATE_q ),
	.datad(!\Display|LT24Interface|ready~combout ),
	.datae(!\Display|stateMachine.XLADDR_STATE~q ),
	.dataf(!\Display|stateMachine.YLADDR_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|displayData[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|displayData[12]~1 .extended_lut = "off";
defparam \Display|displayData[12]~1 .lut_mask = 64'h003700F700F700F7;
defparam \Display|displayData[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N12
cyclonev_lcell_comb \Display|displayData[6]~2 (
// Equation(s):
// \Display|displayData[6]~2_combout  = ( !\Display|displayData[12]~1_combout  & ( (!\Display|LT24Interface|ready~combout ) # ((!\Display|stateMachine.LOAD_STATE~q  & (!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q  & 
// !\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ))) ) )

	.dataa(!\Display|LT24Interface|ready~combout ),
	.datab(!\Display|stateMachine.LOAD_STATE~q ),
	.datac(!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ),
	.datad(!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Display|displayData[12]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|displayData[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|displayData[6]~2 .extended_lut = "off";
defparam \Display|displayData[6]~2 .lut_mask = 64'hEAAAEAAA00000000;
defparam \Display|displayData[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N36
cyclonev_lcell_comb \Display|displayData[5]~3 (
// Equation(s):
// \Display|displayData[5]~3_combout  = ( \Display|stateMachine.CASET_STATE~q  & ( (!\Display|displayData[6]~2_combout ) # (\Display|LT24Interface|ready~combout ) ) ) # ( !\Display|stateMachine.CASET_STATE~q  & ( (!\Display|displayData[6]~2_combout ) # 
// ((\Display|LT24Interface|ready~combout  & \Display|stateMachine.PASET_STATE~q )) ) )

	.dataa(gnd),
	.datab(!\Display|displayData[6]~2_combout ),
	.datac(!\Display|LT24Interface|ready~combout ),
	.datad(!\Display|stateMachine.PASET_STATE~q ),
	.datae(gnd),
	.dataf(!\Display|stateMachine.CASET_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|displayData[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|displayData[5]~3 .extended_lut = "off";
defparam \Display|displayData[5]~3 .lut_mask = 64'hCCCFCCCFCFCFCFCF;
defparam \Display|displayData[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y10_N55
dffeas \Display|displayData[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector31~2_combout ),
	.asdata(\Display|pixelDataTemp [3]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Display|stateMachine.WRITE_STATE~q ),
	.ena(\Display|displayData[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[3] .is_wysiwyg = "true";
defparam \Display|displayData[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N42
cyclonev_lcell_comb \Display|initDataRom|ROM~10 (
// Equation(s):
// \Display|initDataRom|ROM~10_combout  = ( \Display|initDataRomAddr [1] & ( \Display|initDataRomAddr[4]~DUPLICATE_q  & ( (!\Display|initDataRomAddr [5] & ((!\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [0] $ (\Display|initDataRomAddr [3]))) # 
// (\Display|initDataRomAddr [2] & (\Display|initDataRomAddr [0] & !\Display|initDataRomAddr [3])))) ) ) ) # ( !\Display|initDataRomAddr [1] & ( \Display|initDataRomAddr[4]~DUPLICATE_q  & ( (!\Display|initDataRomAddr [5] & ((!\Display|initDataRomAddr [2] & 
// (\Display|initDataRomAddr [0])) # (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [0] & !\Display|initDataRomAddr [3])))) ) ) ) # ( \Display|initDataRomAddr [1] & ( !\Display|initDataRomAddr[4]~DUPLICATE_q  & ( (\Display|initDataRomAddr [0] & 
// (!\Display|initDataRomAddr [5] & (!\Display|initDataRomAddr [2] $ (!\Display|initDataRomAddr [3])))) ) ) ) # ( !\Display|initDataRomAddr [1] & ( !\Display|initDataRomAddr[4]~DUPLICATE_q  & ( (\Display|initDataRomAddr [0] & ((!\Display|initDataRomAddr [2] 
// & (!\Display|initDataRomAddr [5] & \Display|initDataRomAddr [3])) # (\Display|initDataRomAddr [2] & (\Display|initDataRomAddr [5] & !\Display|initDataRomAddr [3])))) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [0]),
	.datac(!\Display|initDataRomAddr [5]),
	.datad(!\Display|initDataRomAddr [3]),
	.datae(!\Display|initDataRomAddr [1]),
	.dataf(!\Display|initDataRomAddr[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~10 .extended_lut = "off";
defparam \Display|initDataRom|ROM~10 .lut_mask = 64'h0120102060209020;
defparam \Display|initDataRom|ROM~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N54
cyclonev_lcell_comb \Display|initDataRom|ROM~9 (
// Equation(s):
// \Display|initDataRom|ROM~9_combout  = ( \Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [1] & !\Display|initDataRomAddr [0]))) # 
// (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] $ (((!\Display|initDataRomAddr [1]) # (\Display|initDataRomAddr [0]))))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & 
// (\Display|initDataRomAddr [0] & ((!\Display|initDataRomAddr [1]) # (\Display|initDataRomAddr [2])))) # (\Display|initDataRomAddr [3] & ((!\Display|initDataRomAddr [0] & ((!\Display|initDataRomAddr [1]))) # (\Display|initDataRomAddr [0] & 
// (!\Display|initDataRomAddr [2])))) ) ) ) # ( \Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] & ((!\Display|initDataRomAddr [0])))) # (\Display|initDataRomAddr [2] & 
// (\Display|initDataRomAddr [0] & ((!\Display|initDataRomAddr [3]) # (\Display|initDataRomAddr [1])))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [2] & (\Display|initDataRomAddr [3] & 
// (\Display|initDataRomAddr [1] & \Display|initDataRomAddr [0]))) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [3]),
	.datac(!\Display|initDataRomAddr [1]),
	.datad(!\Display|initDataRomAddr [0]),
	.datae(!\Display|initDataRomAddr [4]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~9 .extended_lut = "off";
defparam \Display|initDataRom|ROM~9 .lut_mask = 64'h0002884530E69411;
defparam \Display|initDataRom|ROM~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N6
cyclonev_lcell_comb \Display|initDataRom|ROM~11 (
// Equation(s):
// \Display|initDataRom|ROM~11_combout  = ( \Display|initDataRom|ROM~9_combout  & ( (!\Display|initDataRomAddr[6]~DUPLICATE_q ) # (\Display|initDataRom|ROM~10_combout ) ) ) # ( !\Display|initDataRom|ROM~9_combout  & ( (\Display|initDataRom|ROM~10_combout  & 
// \Display|initDataRomAddr[6]~DUPLICATE_q ) ) )

	.dataa(!\Display|initDataRom|ROM~10_combout ),
	.datab(gnd),
	.datac(!\Display|initDataRomAddr[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Display|initDataRom|ROM~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~11 .extended_lut = "off";
defparam \Display|initDataRom|ROM~11 .lut_mask = 64'h05050505F5F5F5F5;
defparam \Display|initDataRom|ROM~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N8
dffeas \Display|initDataRom|initData[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|initDataRom|ROM~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRom|initData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRom|initData[4] .is_wysiwyg = "true";
defparam \Display|initDataRom|initData[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y12_N55
dffeas \yAddr[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|countValue [4]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yAddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \yAddr[4] .is_wysiwyg = "true";
defparam \yAddr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y10_N34
dffeas \Display|yAddrTemp[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(yAddr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|yAddrTemp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|yAddrTemp[4] .is_wysiwyg = "true";
defparam \Display|yAddrTemp[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N46
dffeas \xAddr[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|countValue [4]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xAddr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \xAddr[4] .is_wysiwyg = "true";
defparam \xAddr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y10_N29
dffeas \Display|xAddrTemp[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(xAddr[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|xAddrTemp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|xAddrTemp[4] .is_wysiwyg = "true";
defparam \Display|xAddrTemp[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N0
cyclonev_lcell_comb \Display|Selector30~0 (
// Equation(s):
// \Display|Selector30~0_combout  = ( \Display|xAddrTemp [4] & ( \Display|displayData[5]~0_combout  & ( \Display|stateMachine.XHADDR_STATE~q  ) ) ) # ( \Display|xAddrTemp [4] & ( !\Display|displayData[5]~0_combout  & ( ((!\Display|stateMachine.YHADDR_STATE~q 
//  & (\Display|initDataRom|initData [4])) # (\Display|stateMachine.YHADDR_STATE~q  & ((\Display|yAddrTemp [4])))) # (\Display|stateMachine.XHADDR_STATE~q ) ) ) ) # ( !\Display|xAddrTemp [4] & ( !\Display|displayData[5]~0_combout  & ( 
// (!\Display|stateMachine.XHADDR_STATE~q  & ((!\Display|stateMachine.YHADDR_STATE~q  & (\Display|initDataRom|initData [4])) # (\Display|stateMachine.YHADDR_STATE~q  & ((\Display|yAddrTemp [4]))))) ) ) )

	.dataa(!\Display|stateMachine.XHADDR_STATE~q ),
	.datab(!\Display|initDataRom|initData [4]),
	.datac(!\Display|yAddrTemp [4]),
	.datad(!\Display|stateMachine.YHADDR_STATE~q ),
	.datae(!\Display|xAddrTemp [4]),
	.dataf(!\Display|displayData[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector30~0 .extended_lut = "off";
defparam \Display|Selector30~0 .lut_mask = 64'h220A775F00005555;
defparam \Display|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N6
cyclonev_lcell_comb \pixelData~4 (
// Equation(s):
// \pixelData~4_combout  = ( \always7~4_combout  & ( \Equal98~1_combout  & ( (!\always7~8_combout  & !\always7~5_combout ) ) ) ) # ( !\always7~4_combout  & ( \Equal98~1_combout  & ( (!\always7~8_combout  & !\always7~5_combout ) ) ) ) # ( \always7~4_combout  
// & ( !\Equal98~1_combout  & ( (!\always7~8_combout  & !\always7~5_combout ) ) ) ) # ( !\always7~4_combout  & ( !\Equal98~1_combout  & ( (!\always7~8_combout  & ((!\always7~5_combout ) # ((!\Equal99~1_combout  & !\pixelData~0_combout )))) ) ) )

	.dataa(!\always7~8_combout ),
	.datab(!\always7~5_combout ),
	.datac(!\Equal99~1_combout ),
	.datad(!\pixelData~0_combout ),
	.datae(!\always7~4_combout ),
	.dataf(!\Equal98~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~4 .extended_lut = "off";
defparam \pixelData~4 .lut_mask = 64'hA888888888888888;
defparam \pixelData~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "01C00007001E00007800000000E00000000700003C00000FC0001C00007001C00007001E00007800000000300000000700003C00000F80001C00007001C00007001E00007800000000000000000700003C00001F80001C0000F001C00007001E00007800000000000000000700003C00001F00001C0000F001C00007001E00007800000000000000000700003C00003E00001C0000F001C00007001E00007800000000000000000700003C00007E00001C0000F001C00007001E00007800000000000000000700003C00007C00001C0000F001C00007001E00007800000000000000000700003C0000FC00001C0000F001C00007001E00007800000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "000700003C0000F802001C0000F001C00007001E00007800000000000000000700003C0001F006001C0000F001C00007001E00007800000002000000000700003C0001F006001C0000F001C00007001E00007800000003000000000700003C0003E00E001C0000F001C00007001E00007800000003800000000700003C0007E00E001C0001F000C00007001E00007800000007800000000700003C0007C01E001C0003E000E0000F001E0000780000000F800000000700003C000FC01E000C011FE000E01FFF001E0000780003F03F800000000700003C000F801E000C01FFE000601FFF001E0000780003FFFF800000000700003C001F000E000E01FFC00060";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "0FFF001E0000780003FFFF000000000700003C003F000E000600FF80002003FF001E0000780003CFFE000000000700003C003E000E0006001C0000100000001E0000780007C1F0000000000700003C007E000E000200000000100000001E00007800078000000000000700003C007C000E000200000000000000001E00007800078000000000000700003C00F8000E000000000000000000001E00007800078000000000000700003C00F8000E000000000000000000001E00007800070000000000000700001C01F0000E000000000000400000001E00007800030000000000000700001C01F0000E000000000000400000000E000038000300000000000003";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000C00E0000600000000000040000000060000100000000000000000000000000040000200000000000080000000040000100000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000100000000F0000000000000000000000000000000000000000000000000010000001F0000000000000000000000000000000000000000000000000002000000700000000000000000000000000000000000000000000000000002000001800000000000000000000000000000000000000000000000000004000006";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "0000000000000000000000000000000000000000000000000000040000180008000000000000000000000000000000000000000000000000080000600008000000000000000000000000000000000000000000000000080000C000100000000000000000000000000000000000000000000018001040010000300000000000000000000000000000000000000000001060081181820000600000000000000000000000000000000000000000001080302302040000C000000000000000000000000000000000000000000023086062C48C0001800000000000000000000000000000000000000000004638C0C489980002000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "0000000000002084F081819910000C0000000000000000000000000000000000000000008181810301131000180000000000000000000000000000000000000000012303230603063000200000000000000000000000000000000000000000026606620C0204000000000000000000000000000000000000000000000004C508C618040C000000000000000000000000000000000000000000000001821984360C1800000000000000000000000000000000000000000000000106130C4C181000000000000000000000000000000000000000000000000008040008000000000000000000000000000000000000000000000000000000000000000000100000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000E0000000000000000000000000000000000000000000000000000000000180100000000000000000000000000000000000000000000000000000000200100000000000000000000000000000000000000000000000000000000610200000000000000000000000000000000000000000000000000000000C006000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000800800000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000001006000000000000000000000000000000000000000000000000000000001018000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N36
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( \imageRAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a52~portadataout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( \imageRAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a20~portadataout ))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & \imageRAM_rtl_0|auto_generated|ram_block1a52~portadataout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a36~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a4~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a20~portadataout ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .lut_mask = 64'h227705052277AFAF;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y17_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .mem_init3 = "000000000000000000000007FFF800000000000000000000000000000000000000000000000000000007C0F80000000000000000000000000000000000000000000000000000000F8E7C0000000000000000000000000000000000000000000000000000000F3F3C00000000001881FC040000000000000000000000000000000000001E7F9E000000000018C3FE060000000000000000000000000000000000001EFDDE000000000018C306060000000000000000000000000000000000001EF1CE000000000018FE06060000000000000000000000000000000000001CE1CE0000000000187E063E0000000000000000000000000000000000001CC1CE0000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .mem_init2 = "000000186606FE0000000000000000000000000000000000001CE1CE00000000003C6C06C60000000000000000000000000000000000001CF1CE00000000003C3C06C60000000000000000000000000000000000001EF9DE0000000000663C06C60000000000000000000000000000000000001E7F9E0000000000671806FE0000000000000000000000000000000000001F3FBE0000000000C318067E0000000000000000000000000000000000000F1E3C0000000000000000000000000000000000000000000000000000000FC0FC00000000000000000000000000000000000000000000000000000007E3F8000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .mem_init1 = "00000000000000000003FFF000000000000000000000000000000000000000000000000000000001FFE000000000000000000000000000000000000000000000000000000000FFC0000000000000000000000000000000000000000000000000000000001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a132 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_last_address = 4095;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_b_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .port_b_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .mem_init2 = "00000000000AA0000020002A800AAAA8000000002000A00000002A2AA8AAAA82A0AAAA80AA00082A802AA802AAAAAAA20AAAAAAAAAAAA000AAAAAAAA00000000000AA000000802AA02000002AAAAAA800AAA0AAAAAA8000000000028000000A80AAAAAA2AAA00AAA000000080000AAAAAAAAA800AAAAAAAA00000000000A800000280AA80AAAAAA800000000000080000000020AA002A800000000008AA800AAA80AA802A0AAA2A0AA0028AAAAAAA800AAAAAAAA000000000AAA800000000A0A002AAAAA0000000AA80000000002AAAAAAAAA8000AA00002AAAA20000AA00AAA000008AA8A80002AAAAAA002AAAAAAAA000000002AAA800000AA2A20A0000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .mem_init1 = "00AA000000800000200000000000000000000002AAAAAAAAAAAAAAAAAA82A8A88AA0282AAAAA8002AAAAAAAA000000000AA8000000AA808A0280000000000000000000002000000000000000000000000000800000000000080AAAA2808082AA8028002AAAAAAAAA000000002AA00002800228AA2000AAA0000000000000080000002AAAAAAA802AAAAAAAAA00000000000000000AAAA8A00AA022AAAAA0002AAAAAAAAA00000000AA800002A0228A220AA2AAAAAAAAAAAAAAAAAAAAA2AAAAAAAAAAAAAAAAAAAAAAA000000000002A000AAAAA2A8A0002AAAAA0002AAAAAAAAA000000AAAA0000028008800A088228000000000000002A000000000000000002";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a148 .mem_init0 = "A0A000200000000000000000000000808882002AAA800AAAAAAAAAAA00000AAAA8000002802202A0887A080000002AA82AAAAAAAA800AAAAAAAA2A88A8A0000AAAA800AAA800AA00A0000228822A002A80000AAAAAAAAAAA00000AAAA0000000000A02A015DFE8220000AAA82AAAAAAAA000000000028028000000000000000000000000000000000A02A20000000AAAAAAAAAAA00000AAA8000000008880A81FFFFF480000000000000000000000000000000200000000000000000000000000000000008202A000002AAAAAAAAAAAA00000AAA8000000020808A27DFFF7D280000000000000000000000000002000000800000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N24
cyclonev_lcell_comb \pixelData~5 (
// Equation(s):
// \pixelData~5_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a148~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM~1_combout  ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a148~portadataout  & ( 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a132~portadataout  & \imageRAM~1_combout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a148~portadataout  & ( 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a132~portadataout  & \imageRAM~1_combout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a132~portadataout ),
	.datab(!\imageRAM~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a148~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~5 .extended_lut = "off";
defparam \pixelData~5 .lut_mask = 64'h1111111100003333;
defparam \pixelData~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a84 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF8007FC0007F0";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .mem_init3 = "0007FE0000000FFC000007FE0000007FFC00000000000FFFE007FE000FF8003FFFC00000FFFFFC001FFFC00001FFFF00000000001FFFF007FF000FFC00FFFFE00007FFFFFE007FFFE00007FFFF80000000007FFFFC03FF800FFE01FFE7F0000FFFFFFE00FFFFF8001FFFEFE000000000FFC01E0300000E0003FE001C001FFE000001FF803C003FE0007000000000FE00030100000E0007F80004003FC0000003FC0006003F80001800000001FC00000180000E0007E00000007F00000003F00000007E00000000000003F000000080000E000FC00000007E00000007E00000007C00000000000003E000000040000E000F80000000FC00000007C0000000F800";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .mem_init2 = "000000000003E000000040000E000F00000000F80000000F80000000F800000000000007C000000020000E001F00000000F00000000F80000001F0000000000000078000000030000E001E00000001F00000000F00000001E0000000000000078000000010000E001E00000001E00000000F00000001E0000000000000078000000018000E001E00000001E0000F001E00000003E0000000000000070000300008000E001C0000C001E00007001E00006003C00001000000000F0000380004000E001C0000C001C00007001E00006003C0000180000000070000380004000E001C0000E001C00007001E00007003C0000180000000070000380002000E001C00";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .mem_init1 = "006001C00007001E00007003C00000C00000000700003C0003000E001C00007001C00007001E00007003C00000C00000000700003C0001001E001C00007001C00007001E00007003800000400000000700003C0000801E001C00007001C00007001E00007003800000000000000700003C0000C01E001C00007001C00007001E00007803800000000000000700003C0000400E001C00007001C00007001E00007801800000000000000700003C0000600E001C00007001C00007001E00007801C00000000000000700003C00002006001C00007001C00007001E00007800C00000000000000700003C00001006001C00007001C00007001E00007800C0000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a68 .mem_init0 = "0000000700003C00001002001C00007001C00007001E00007800C00400000000000700003C00000800001C00007001C00007001E00007800600700000000000700003C00000C00001C00007001C00007001E00007800200380000000000700003C00000400001C00007001C00007001E000078002001E0000000000700003C00000600001C00007001C00007001E00007800000078000000000700003C00000300001C00007001C00007001E0000780000001E000000000700003C00000300001C00007001C00007001E00007800000007000000000700003C00000780001C00007001C00007001E00007800000001C00000000700003C00000780001C000070";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N6
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a116~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a100~portadataout  & ( ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a68~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a84~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a116~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a100~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a68~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a84~portadataout )))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (((!\imageRAM_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a116~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a100~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a68~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a84~portadataout )))) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (((\imageRAM_rtl_0|auto_generated|address_reg_a [0])))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a116~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a100~portadataout  & ( 
// (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a68~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a84~portadataout )))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .lut_mask = 64'h04C407C734F437F7;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N54
cyclonev_lcell_comb \pixelData~17 (
// Equation(s):
// \pixelData~17_combout  = ( \imageRAM~0DUPLICATE_q  & ( \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout  & ( ((!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\imageRAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ) # (\imageRAM_rtl_0|auto_generated|address_reg_a [2])))) # (\pixelData~5_combout ) ) ) ) # ( \imageRAM~0DUPLICATE_q  & ( 
// !\imageRAM_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout  & ( ((!\imageRAM_rtl_0|auto_generated|address_reg_a [2] & (!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// \imageRAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ))) # (\pixelData~5_combout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\imageRAM_rtl_0|auto_generated|mux2|l2_w4_n0_mux_dataout~0_combout ),
	.datad(!\pixelData~5_combout ),
	.datae(!\imageRAM~0DUPLICATE_q ),
	.dataf(!\imageRAM_rtl_0|auto_generated|mux2|l2_w4_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~17 .extended_lut = "off";
defparam \pixelData~17 .lut_mask = 64'h000008FF00004CFF;
defparam \pixelData~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N42
cyclonev_lcell_comb \pixelData~18 (
// Equation(s):
// \pixelData~18_combout  = ( \Mux500~0_combout  & ( \Mux500~14_combout  & ( (!\Equal81~0_combout  & \pixelData~17_combout ) ) ) ) # ( !\Mux500~0_combout  & ( \Mux500~14_combout  & ( (\pixelData~17_combout ) # (\Equal81~0_combout ) ) ) ) # ( 
// \Mux500~0_combout  & ( !\Mux500~14_combout  & ( (!\Equal81~0_combout  & \pixelData~17_combout ) ) ) ) # ( !\Mux500~0_combout  & ( !\Mux500~14_combout  & ( (!\Equal81~0_combout  & \pixelData~17_combout ) ) ) )

	.dataa(!\Equal81~0_combout ),
	.datab(gnd),
	.datac(!\pixelData~17_combout ),
	.datad(gnd),
	.datae(!\Mux500~0_combout ),
	.dataf(!\Mux500~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~18 .extended_lut = "off";
defparam \pixelData~18 .lut_mask = 64'h0A0A0A0A5F5F0A0A;
defparam \pixelData~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y10_N48
cyclonev_lcell_comb \pixelData~6 (
// Equation(s):
// \pixelData~6_combout  = ( \pixelData~2_combout  & ( \pixelData~18_combout  & ( (!\Equal81~0_combout ) # ((!\pixelData~4_combout ) # (\always7~12_combout )) ) ) ) # ( !\pixelData~2_combout  & ( \pixelData~18_combout  & ( (!\Equal81~0_combout ) # 
// ((!\pixelData~4_combout ) # (\always7~12_combout )) ) ) ) # ( \pixelData~2_combout  & ( !\pixelData~18_combout  & ( (\Equal81~0_combout  & (!\always5~1_combout  & ((!\pixelData~4_combout ) # (\always7~12_combout )))) ) ) ) # ( !\pixelData~2_combout  & ( 
// !\pixelData~18_combout  & ( (\Equal81~0_combout  & ((!\pixelData~4_combout ) # ((!\always5~1_combout  & \always7~12_combout )))) ) ) )

	.dataa(!\Equal81~0_combout ),
	.datab(!\always5~1_combout ),
	.datac(!\always7~12_combout ),
	.datad(!\pixelData~4_combout ),
	.datae(!\pixelData~2_combout ),
	.dataf(!\pixelData~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~6 .extended_lut = "off";
defparam \pixelData~6 .lut_mask = 64'h55044404FFAFFFAF;
defparam \pixelData~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y10_N49
dffeas \pixelData[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pixelData~6_combout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[4] .is_wysiwyg = "true";
defparam \pixelData[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N31
dffeas \Display|pixelDataTemp[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[4] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N12
cyclonev_lcell_comb \Display|displayData[5]~4 (
// Equation(s):
// \Display|displayData[5]~4_combout  = (\Display|LT24Interface|ready~combout  & ((!\Display|stateMachine.IDLE_STATE~DUPLICATE_q ) # (\pixelWrite~q )))

	.dataa(gnd),
	.datab(!\Display|LT24Interface|ready~combout ),
	.datac(!\Display|stateMachine.IDLE_STATE~DUPLICATE_q ),
	.datad(!\pixelWrite~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|displayData[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|displayData[5]~4 .extended_lut = "off";
defparam \Display|displayData[5]~4 .lut_mask = 64'h3033303330333033;
defparam \Display|displayData[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N45
cyclonev_lcell_comb \Display|displayData[6]~5 (
// Equation(s):
// \Display|displayData[6]~5_combout  = (!\Display|displayData[6]~2_combout ) # ((\Display|displayData[5]~4_combout  & ((\Display|stateMachine.PASET_STATE~q ) # (\Display|stateMachine.CASET_STATE~q ))))

	.dataa(!\Display|displayData[5]~4_combout ),
	.datab(!\Display|stateMachine.CASET_STATE~q ),
	.datac(!\Display|displayData[6]~2_combout ),
	.datad(!\Display|stateMachine.PASET_STATE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|displayData[6]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|displayData[6]~5 .extended_lut = "off";
defparam \Display|displayData[6]~5 .lut_mask = 64'hF1F5F1F5F1F5F1F5;
defparam \Display|displayData[6]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N1
dffeas \Display|displayData[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector30~0_combout ),
	.asdata(\Display|pixelDataTemp [4]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Display|stateMachine.WRITE_STATE~q ),
	.ena(\Display|displayData[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[4] .is_wysiwyg = "true";
defparam \Display|displayData[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y11_N29
dffeas \xAddr[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|countValue [5]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xAddr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \xAddr[5] .is_wysiwyg = "true";
defparam \xAddr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y11_N37
dffeas \Display|xAddrTemp[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(xAddr[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|xAddrTemp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|xAddrTemp[5] .is_wysiwyg = "true";
defparam \Display|xAddrTemp[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N6
cyclonev_lcell_comb \Display|initDataRom|ROM~6 (
// Equation(s):
// \Display|initDataRom|ROM~6_combout  = ( \Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & ((!\Display|initDataRomAddr [0]) # ((\Display|initDataRomAddr [2] & \Display|initDataRomAddr [1])))) # 
// (\Display|initDataRomAddr [3] & (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [1]))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [2] & ((!\Display|initDataRomAddr [1] & 
// ((\Display|initDataRomAddr [0]))) # (\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr [3] & !\Display|initDataRomAddr [0])))) # (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [0] $ (((!\Display|initDataRomAddr [3]) # 
// (\Display|initDataRomAddr [1]))))) ) ) ) # ( \Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [2] & ((!\Display|initDataRomAddr [3] & ((!\Display|initDataRomAddr [0]) # (\Display|initDataRomAddr [1]))) # 
// (\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [1])))) # (\Display|initDataRomAddr [2] & (\Display|initDataRomAddr [0] & ((!\Display|initDataRomAddr [3]) # (!\Display|initDataRomAddr [1])))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( 
// !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & ((!\Display|initDataRomAddr [0] & (!\Display|initDataRomAddr [2])) # (\Display|initDataRomAddr [0] & ((\Display|initDataRomAddr [3]))))) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [3]),
	.datac(!\Display|initDataRomAddr [1]),
	.datad(!\Display|initDataRomAddr [0]),
	.datae(!\Display|initDataRomAddr [4]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~6 .extended_lut = "off";
defparam \Display|initDataRom|ROM~6 .lut_mask = 64'hA030A87C18E5DC14;
defparam \Display|initDataRom|ROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N48
cyclonev_lcell_comb \Display|initDataRom|ROM~7 (
// Equation(s):
// \Display|initDataRom|ROM~7_combout  = ( !\Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [1] $ (((\Display|initDataRomAddr [2] & !\Display|initDataRomAddr [0]))))) ) ) ) # ( 
// \Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [2] $ (!\Display|initDataRomAddr [1] $ (\Display|initDataRomAddr [0])))) # (\Display|initDataRomAddr [3] & 
// (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [1] & !\Display|initDataRomAddr [0]))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [2] & (\Display|initDataRomAddr [3] & 
// (\Display|initDataRomAddr [1] & \Display|initDataRomAddr [0]))) # (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [1] & !\Display|initDataRomAddr [0]))) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [3]),
	.datac(!\Display|initDataRomAddr [1]),
	.datad(!\Display|initDataRomAddr [0]),
	.datae(!\Display|initDataRomAddr [4]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~7 .extended_lut = "off";
defparam \Display|initDataRom|ROM~7 .lut_mask = 64'h4002588484C00000;
defparam \Display|initDataRom|ROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N30
cyclonev_lcell_comb \Display|initDataRom|ROM~8 (
// Equation(s):
// \Display|initDataRom|ROM~8_combout  = ( \Display|initDataRom|ROM~7_combout  & ( \Display|initDataRomAddr[6]~DUPLICATE_q  ) ) # ( \Display|initDataRom|ROM~7_combout  & ( !\Display|initDataRomAddr[6]~DUPLICATE_q  & ( \Display|initDataRom|ROM~6_combout  ) ) 
// ) # ( !\Display|initDataRom|ROM~7_combout  & ( !\Display|initDataRomAddr[6]~DUPLICATE_q  & ( \Display|initDataRom|ROM~6_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|initDataRom|ROM~6_combout ),
	.datad(gnd),
	.datae(!\Display|initDataRom|ROM~7_combout ),
	.dataf(!\Display|initDataRomAddr[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~8 .extended_lut = "off";
defparam \Display|initDataRom|ROM~8 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Display|initDataRom|ROM~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y10_N31
dffeas \Display|initDataRom|initData[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|initDataRom|ROM~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRom|initData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRom|initData[5] .is_wysiwyg = "true";
defparam \Display|initDataRom|initData[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y10_N43
dffeas \yAddr[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|countValue [5]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yAddr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \yAddr[5] .is_wysiwyg = "true";
defparam \yAddr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N14
dffeas \Display|yAddrTemp[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(yAddr[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|yAddrTemp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|yAddrTemp[5] .is_wysiwyg = "true";
defparam \Display|yAddrTemp[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N12
cyclonev_lcell_comb \Display|Selector29~0 (
// Equation(s):
// \Display|Selector29~0_combout  = ( \Display|stateMachine.XHADDR_STATE~q  & ( \Display|yAddrTemp [5] ) ) # ( !\Display|stateMachine.XHADDR_STATE~q  & ( (!\Display|stateMachine.YHADDR_STATE~q  & (\Display|initDataRom|initData [5])) # 
// (\Display|stateMachine.YHADDR_STATE~q  & ((\Display|yAddrTemp [5]))) ) )

	.dataa(!\Display|initDataRom|initData [5]),
	.datab(gnd),
	.datac(!\Display|stateMachine.YHADDR_STATE~q ),
	.datad(!\Display|yAddrTemp [5]),
	.datae(gnd),
	.dataf(!\Display|stateMachine.XHADDR_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector29~0 .extended_lut = "off";
defparam \Display|Selector29~0 .lut_mask = 64'h505F505F00FF00FF;
defparam \Display|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y10_N24
cyclonev_lcell_comb \Display|Selector29~1 (
// Equation(s):
// \Display|Selector29~1_combout  = ( \Display|displayData[5]~0_combout  & ( \Display|stateMachine.XHADDR_STATE~q  & ( \Display|xAddrTemp [5] ) ) ) # ( !\Display|displayData[5]~0_combout  & ( \Display|stateMachine.XHADDR_STATE~q  & ( \Display|xAddrTemp [5] ) 
// ) ) # ( \Display|displayData[5]~0_combout  & ( !\Display|stateMachine.XHADDR_STATE~q  & ( \Display|Selector31~1_combout  ) ) ) # ( !\Display|displayData[5]~0_combout  & ( !\Display|stateMachine.XHADDR_STATE~q  & ( (\Display|Selector29~0_combout ) # 
// (\Display|Selector31~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Display|xAddrTemp [5]),
	.datac(!\Display|Selector31~1_combout ),
	.datad(!\Display|Selector29~0_combout ),
	.datae(!\Display|displayData[5]~0_combout ),
	.dataf(!\Display|stateMachine.XHADDR_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector29~1 .extended_lut = "off";
defparam \Display|Selector29~1 .lut_mask = 64'h0FFF0F0F33333333;
defparam \Display|Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "83C07E580000000007FC000000C000B27FFFFF7FDFFFFFE5303C23E034CDC5C07C5800000000FFFE00001C4000B2BFFFFF67FFFFFFE7B83C03D80C2230C07C5800000000FFFE00001C2C001E7D7FFF61FFFFFFFBFF3C03184CF784C07C5800000000FFFE00001D2C019C7DFFFF63FFFFFFFB8FBD03187C881E407C4800000000FFFE00001D0C00C07CDFFF637FFFFFFF833F03183D93E3007C4800000000FFFE00001C2400157FBFFF79FFFFFFFFCFBA0318A5742B007CC800000000F80000001D2008148B7DFF79FFFFFFFFFF37030C3835C6007CC800000000F80000001D2009E40035FF78FFFFFFFFFF3783F82C038E007DC800000000F80100001D200969";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "1B34FF78FFFFFFFFFF3783F80DF98E007DC800000000F80180001D201EF9CF24FF78FFFFFFFFFF07C3F83C5700007DC800000000F8018008BD2038246BC5FF78FFFFFF7FFF07C3FC7CD900007DC800000000F00100099D203F7B619FFF78FFFFFE7FFF37D3FFFDC000007DD800000000F03F00019F203F35E7FFFF78FFFFFE07FF37D1FFEC3000007DC800000000C23FFFF19F21FFFA90F77F78FFFFFE07FD37D1070920600078C000000000061FFFFB9F23FFE1187FFF38FFFFF007FD37D1030A60600478C00000000004FFFFFB9F23FE1CBF9FFF78FFFFF007FD37D103FC56600478C00000000001FFFFFF7F3BFFDDED9FFF78FFFFF0380133D003E34C4007";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "F9C00000000001FFFFFF7FFBFFFFFFFFFF78FFFFF0380133D00323D80007F9C00000000001FFFFF7FFB3FFFFFFFFFF78FFFFF07C0113D00000980004F8C00000000001FFFFF7F7B3FFFFFFFFFF78FFFFF0780103D10004180000F8C000000000C1FFFFF7E31BE7FFFFFFFD78FFFFF07FC00381000F98001C40D600000000C1FFFFF7C9BBDBFFFFFFFD78FFFFF07FFC0381000D98001CE1460000000001FFFFF7D527C67FFFFFFF78FFFFFF80000381000F80001EB9C60000000001FFFFF679DF803FFFFFFF7EFFFFFFFFFF37C1001F07000E1B000000000001FFFFFE79D3FC3FFFFFFF7F200EF0000336C100000C0016FA800000000001FFFFFE6F5BFC3FFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "FF7D200F000003BC510FE00F00031E200000000001FFFFFF74AD0100000001FF5FFE0F80801270F007FCFC147E800000000001FFFFFFE5E8FEFFFF001CF96000001F906878FF7FFFFC0079000000000301FFFFFFE2C45FFFFFFFFF13EFDFFA18177E7FFFFFFFFFFF82000000000301FFFFFFF2C1FFFFFFFFFF37E000000003FDFFFFFFFFFFF990000000000001FFFFFFFDE3BE000FFFFE7D80000000026184FF807FFE00C8000000000001FFFFFFFC1FFFF9FFFFFF88001FF807FFFA00FF80007E0721000000000001FFFFFFFF6BFFFFFFFFF020000000000001F00000000006E0000000000001FFFFFFFFD9FFFBFF018000C00000000013C0000000000E8000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "1A92A80320BE06817039FACAA9B40000FFEA3B7FAE137BDBB0417E0636F41A92A80320BE06817031ED5811980000FFEA7B7FAE137ADF60417F0636F41A92A82320BE06807068E09A0C300000FFE37FFFE8137C0720406A0777EC1AB0A00F00BF81C07868241140D5BE00FFE37F7FE833701340606D0737EC1AB0800F00BF858070680D0B11153200FFE37F3FEA343052A260FD0617641BBCA01F00B781907028033F5B191800FFE37F3FEA3434961260FC0607241BB4A01700B7811174280760E25C9C00FFE35F7FEA1477BC08E0FE0947A413B5A01700B6010174280FBA045C0C00FFE71F3FEA1075E81FE06E0FE7AC13F9A21301AE0100762823307C1EBE00";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "FFE71F3FEA0124F618C07A07A06C9194B41301AE010074280E200601E700FFE71F3FEA0934D911A05E07396CB282A48305AE010070282E301740E700FFE71F3FEA0B2BBC49A07F01BEF21888A7A305AE0100702801BB7FA08700FFE71F7FEA0B3FE005604F0F8EAC9AB217EB0DAE01107828018E238A6700DFE71B7F6A0BBBF07F002C08BFEC1B479D9A812E0919782002B807422480FFE78B7F6A07B7B725053902236510D13FDF812E09197828234E1952E5C0FFE7837F4A03778D7505BE0322691B7B75AF85ACA91178284B944DB0E7C0FFF7077F0E027F1DFC07B013B6713A7BFFDE85AEA9317829E7643D102780FFF7873F4E324E5F9C87BC1DFF91380B";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "A7FF81ECEB137039EDFC7F10E7F8FFDF072F4F137BDF1C87FE07FFF170C1877C85AEBB1178A8F9FBB083E000FFDF272F4F1175460C87CE01BD2119D80D0085AEBB1178A8F1D400024000FFDF277F4F140E468487E74138A0EA6209C741AEB39179E82DCDD2833CF0FFDF537F4F172BC58707C00020C0210880BC81BEB3B179E829001885BCF0FFD7797F4F1536C88507D2E0300DCCBBE20105AEA3B979E8098B0005DCF0FFF37197DC0E7ADD45C0D3F21086AC83CC601AB6E7B9B9F808A001093FFFFFF7FA9FFD04E0C5D5E9D0E800119DF4EE0031A6263F79F202A0C0A3FFFFFFEBED7F88EC7FF01D07838047F0B5498BBC062C023F93FA1846E1B57FFFFFF8";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "B2FFDE40698A714682AF807910D41243FB4526FF17E216A607F2FFF0FFF77AFFD00910540DA04B61209C979559FDA3A10A7EFF667767FD6ACF80FFF8332EBACC00F805435E5380BAC7022A02E5EB483FFB3276D07873AF80FFFEC6870B51D018220F9F54DD90E15A370397F34600331652575B778380FFFFFFCE0FF2C30A00C21644FBA67AA1FF03C7D3000007864038039701F0FFFFFFFF08B86300863887BE1C865C59CC8A7BDE7F8024E669BC1419BFF0FFFC38FF36A400000031CDF6F07E04647183EA31C3F7F3E1617FFFBFFFE0FFFC18FFBFCC83000600EECF9FF706338F8A6C0900F7F22DEC3FFFFBFFE0FFFFFFFFBF8001C000006342F73409BD05D0";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "C0BD0073C000001FFFFFFFC0FFFFFFFFBFFFFE7FFF00002F7F3FAFBBD6F7ED9C38000000301FFFFFFFE0FFFFFFFFBFF38FFFFF00017A7FF62389B558335BF000000C601FFFFFFFF0FFFFFFFFBFE0000080001BC54C674F707AE4396280000000001FFFFFFFFFFFFFFFFFBFF071C007059A622066278C5CA80C587FFFFFFF101FFFFFFFFFFFFFFFFFB783FFFFFFF87F09D83D9F29DF008D9C80000000701FFFFFFFFFFFFFFFFFB0F00000000067F5A4BAC3C3CD2FA6D080000000101FFFFFFFFFFFFFFFFFB1BCF1FF00FC0E002A0DB5145AA70A4180000000501FFFFFFFFFFFFFFFFF9200C00F00062A7C69A5238F3BB82EA707D17FFF401FFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "81C0C00000FE9439DFF07CAE34AF5171FFFFFFFE701FFFFFFFFFFFFFFFFF10C403F0006712A5330777FEC534A3BFF7FFFFFFE01FFFFFFFFFFFFFFFFF00C00700000EBFDA7534FA5FCAD01B9F9FFCFFFFE01FFFFFFFFFFFFFFFFF00C00410000B4E2862C592734790D73F8FFFFFFFE01FFFFFFFFFFFFFFFF700C0003800060DBDC8BE9076554DCD3FEFFFFFFFE01FFFFFFFFFFFFFFFF200C0000001CBF78AD7D70FEDF5F3BAFDFDFFFFFFE01FFFFFFFFFF801FF8300C00480012F111776F2728095FEDBFDBDDFFFFFE01FFFFFFFFFF801FF8200C00DF9FFCB069BEF9F8601487317F9CF1FFFFFE01FFFFFFFFFF801FF8000C005A1014D673F5C740CCD02614FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "C29FFFFFE01FFFFFFFFFF801FF8000C000B9584FFF848C5848EEB8E5DFFFC07FFFFFE01FFFFFFFFFF801FF8000C003997E524F04A2CAF57127CD25FFBC5FFFFFE01FFFFFFFFFF801FF0000C0004323043BC75FE7407861ABCFFFB7FFDFFE601FFFFFFFFFF801FF0000C0035C601E177FFFFFFFFE85AB5EFFFCFF1FFE601FFFFFFFFFF801FF0000C001FFB2661F77FFFFFFFE32AAB7FFE86FFFFE601FFFFFFFFFF801FE0000C001B12AB21F77FFFFFFFE517657FFCA7FFFFE601FFFFFFFFFF801F00000C004387158BF77FFFFFFFFFC9D07FFCA7FFFFE641FFFFFFFFFF800000000C003086B28BF77FFFFFFFD1F005FFFA2BFEFFE641FFFFFFFFF07FE000000C0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "0784AB38FF7FDFFFFFFECFF3A6FF14BDEF306C580000000007FC000000C0032ADBB8FF7FDFFFFFF9A2D0D7FFB7E023386C180000000007FC000000C000237E9C7F7FDFFFFFFF93C6B7FF5F7FD9386C180000000007FC000000C00053C1CF7F7FDFFFFFFFE2B8B6FFD00005386C180000000007FC000000C000C996CF7F7FDFFFFFFEDA9BB6FFD03F2B387C180000000007F8000000C0033CBE007F7E8FFFFF9D49F883FEFBE7B5307E580000000007F8000000C002366E7FFF7E9FFFFF9FCEE407FCCCEC8F307E580000000007FC000000C00090DFBFFF7EDFFFFF9EF5EA07F9CB26AF807E580000000007FC000000C002F27F7FFF7EDFFFFFC661FC27F022EC";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "0000000001FFFFFFFFF8000000C402FFFFFFFFFFFFC87FFFFFC3CFF1A0000000000001FFFFFFFFFFFFFFFFFFFF1F1E0FFFFFFFEE00000000000800000000000001FFFFFFFFFFFFFDFFFFBF9FE00FF007FC0E00000000000001000000000001FFFFFFFFFFFFFFFFFFFFFFE0000000000400000000000000000000000001FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000001FFFFFFFFFFFFFFFFFF802000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF8000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000000027FFFFFFFFFFFFFF00006000000000000000000000000000000000000000C07F9F8FFFFFFFFE000030000000018000000000000000000000000000003F3F9F8FFFFFFFFC00003000000001800000000000000000000000000000FF9F9F8FFFFFFFFC00003000000000000000000000000000000000000000FFC7C07FFFFFFFEC0000300000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "0000C7FBE0FFFFFFFFE000003000000000000000000000000000000000000000FEFDF0FFFFFFFFC000003000000000000000000000040000000000000000FFFEFFFFFFFFFF8000000000000000000006100000041F80000000000000FFFF1FFFFFFFFE200000000000000000003FFC0000001F80000000000000FFFFEFFFFFFFFEC0000000000000000003CFFC0000001FC0000000000000FFFFA3FFFFFFFF80000000000000000003FFFE000041F7FE000000000000FFFFDCFFFFFFBF00010000000000000003FFFF80007BE3FF8F0000000000FFFFFE3FFFFBA00000000000000000000FFEFF8001FFFFFFFFFFFFFFFFFFFFFFFE3FFFF26040000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000FFE1F8001FFFFFFEFFFFFFFFFFFFFFFFE3FFFF001800000000000000000F3C01FC003FFFFFFFFFFFFFFFFFFFFFFF63FFFF8302001000000000000003F801FE803FFFFFFFFFFFFFFFFFFFFFFE23FFFFA20000100000000000000F3001FF807FFFFEFFFFFFFFFFFFFFFFFFE3FFFF80000000C00000000002F80001FFCFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFF2C000030400000000001F00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFC6C6000F0000000000009BC0000D3FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFD1C6000F000000000001BC40000F3FFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFC01E000F000000000001E000000F3FFF7FFFFEFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N33
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( \imageRAM_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a37~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a53~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # (\imageRAM_rtl_0|auto_generated|ram_block1a21~portadataout ) ) ) ) # ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a37~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a53~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( !\imageRAM_rtl_0|auto_generated|ram_block1a5~portadataout  & ( (\imageRAM_rtl_0|auto_generated|ram_block1a21~portadataout  & 
// \imageRAM_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .lut_mask = 64'h00550F33FF550F33;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .mem_init3 = "704003FFFFFF00FF8000490660930000000000000400080000000000000058401FFFFFFF01FC00001407D30100000000001C85C58E0000000000000016E03FFFFFFF03E0000013072529000000000036C5C7060000000000000004307FFFFFFF0F00000017BFE3CA900000000021D9E0108000000000000004307FFFFFFF0F0000001CFD7C8D00000000001DD98DDC00000000000000069FFFFFFFFF0E00000013DE5FBC9000000000890F133F00000000000000319FFFFFFFFF0A00000017C9FCB6000000000043B36FFC000000000000001A9FFFFFFFFF0A000002143CD28D0000000000D05923D1400000000000000B3FFFFFFFFF0E00003F9F9C66C74000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .mem_init2 = "000000770288E560000000800000077FFFFFFFFF0E0000179F9BE40F00000000003DC888724000000000000012CFFFFFFFFF0E00000799B9EDBF0000000002BF24073E400000000000000E4FFFFFFFFF0E000007947DF79FA0000000028AD805BE400000000000000817FFFFFFFF0E000007972CDD5D0000000002EA980882400000000000000807FFFFFFFF2E000001970307170000000007A12C133B200000000000000191FFFFFFFF2A00000189E734200000000001AC361E45200000000000000801FFFFFFFF280000000FA7403F0000000000861D034300000000000000D151FFFFFFFF2C0000004C26C6D6000000000000004C0C40100000000000F1F1";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .mem_init1 = "FFFFFFFF0C000000645B9FBC2000000000000000000018000000000000F1FFFFFFFF0E00000F81EAFFC80000000000000000000400000000800719E07FBFEFF30E00000FC165FF6200000000000380080F81800C0003E00F96807FBFEFF30600000FE1DAE0EC381F0000000200000F0100080003C004EC807FBFEFF30600000FFBD64C02000000000000000000000000000000012C807FBFEFF30600000FF8F6210000000000000C00000000000000000000B0807FBFEFF306000000C006B883FFFF83EEE80C01687FC1E8FBD78FC01CE10033CFE7F706000000C3BCA1FE00007E3FFF0FFFFFFFFFFFFFFFFFFFF13E003000000006000000C7DF99FEBFF3FFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a133 .mem_init0 = "FB0FFFFFFFFFFFFFFFFBFFFE7C0010000000060000103FE333FE0000541FC203FA1D03FCB97F07C3FFC2D80000000000060000303FF8F04FFFFFFFE01FFC05E0E80B4200F814003E34000000000007FFE0007FFB9C034241FFFFFFFFFFFFFFFFFFFFFFFFFFDC20000000000007FFE0007FFFFFFFFFFFFC3FFFFF000000000000000000FC00000000000007FFEE007F7DFFFFFFFFFC3FFFFFF800000000000000000000000000000007FFEE0FFE600FFFFBFFFFFFFFFFFE00000000000000000000000000000007FFFFFFF8004FFFFFFFFFFFFFFFF000000000000000000000000000000003EFFFFFF020061FFFFFFFFFFFFFF000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X59_Y7_N54
cyclonev_lcell_comb \imageRAM~10 (
// Equation(s):
// \imageRAM~10_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM~1_combout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a149  ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM~1_combout  & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a133~portadataout  ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a149 ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a133~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\imageRAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~10 .extended_lut = "off";
defparam \imageRAM~10 .lut_mask = 64'h0000000033335555;
defparam \imageRAM~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .mem_init3 = "2FBAB40C78F01300110F23EEAE005C4821BC0000000076FE34EB35CFFE311977FC8978E4B4F90ACE21FB5E2043FFF91E02000001777F698FFE8FDFFD0CF9FF931FEC6BFFFBAF8EFFF07850DFFF40000000017FD0784858C3DC0CBEFFDC2BFFFFBD03009BBF8630FFAE6D93C8000000026A85DDC756EC36BB32DF18203FDEC76D3768FC77CB38FF8B983800300181EBFC0A0F685B2C02C3E8EC6E7E3FA600137D5B8050CC3E0000F9047F07C3F58832CA604FD78342C80602FF8C280087E9A84D943F3DDE1056CCFF07C5AE207E59902E6E8153833315040E3CE001B4E08D8CDE6DE801AE04FF07E1FA02278A837D860F3FF23804632BF7FE0152B01375017C40";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .mem_init2 = "113C81FF07CBC800035208F8260E1678201CE87E8FFC01C159900CCD68001E3A01FF07F2A4411003E40AFE8C3A9431291061962202A52FB4E08BA4E1B721737F03F7C745C0454E080E022CDE2E10572957D803AFE231530DF0E66E02327003EBC675FE022E3206805D7AF20190C20F2B81A6019D18E0E8F0D503923003E3A649426ADC071401DF3186F008FE0503093F82AB542DC0C7F184683003E2A06DFBC0D871F6019E0107E404E061A7056E1EE65621D029E2E1080003E33824BB9EF91EB601C8087CEC81C13DC704DFB8AC6813CCDC028B920001E7DEBF9A81DBBE3403AF1346484690803200943A24E80FA5F803D9B80001E34D3F58C363839E17EF22";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .mem_init1 = "93676EC0F81200943304641FE5600110A00001E708FF8C4173F21607FF0EF070A6908812009D3800703DFC8402F6980001E30A3FEE8136B82F07ED12B1383AB0A81200063001683BAFD002FEC000007303DFE82123D02F07FD1690A0DA90B81200073A01302BEFD00234A2000737431FEA0B301C7C05FD1780F0D290E80200BFB4813009B0D0001116000137479FEE0B7E8C5505FD1600F89290A80200BE14813838C058000200000036469DEE0B7FD86745EB1684F09292A80202AE1401387080108000000000365C9CEE0B71AC1741EB14FCF09292E80222AE0501B876C4710007000000365C1CCA0B64180D41EB00FCF09292E80220AE05017967462A0000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a69 .mem_init0 = "0000C02A347DCA0B605407057E00F6FC1A90E80A22BF9511702A063002040000FE22377FEA0B635D0003FE04F6EC1A90A80A60B795013020702160000000FFEA377FEA0B63B40003FE04F6EC1A90A80A60B79501302161BCDA000000FFEA3F7FEA0371B48003FE04F6EC1A90A80A60B795013036BFA65A8C0000FFEA3F7FEA0370E68003FE04FEFC1A90A80A60B785013036DD97F4800000FFEA3F7FEA0370AE8003FE04FEFC1A90A80A60B7858170287E696D000000FFEA3F7FAA0378EC0001FE043EFC1A92A80360BE8681702F363981800000FFEA3B7FAA03788300017E043EE41A92A80360BE0681702937BE08220000FFEA3B7FAE037A0FA0417E0436E4";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .mem_init3 = "000003FFFFFFF00007FFFFFFFFFFFFFFF000000000000000000000000000000007FFFBFFC0FC03FFFFFFFFFFFFFF0000000000000000000000000000000007FFFFFF81FFC1FFFFFFFFFFFFFF0000000000000000000000000000000003FFFF0F01FFC1FFFFFFFFFFFFFC0000000000000000000000000000000003FFFF0F01FFE00FFFFFFFFFFFFC00000000000000000000000000000000003FFF201FFFF807FFFFFFFFFFF000000000000000000000000000000000003FFF001FFFF807FFFFFFFFFFF0000000000000000000000000000000000001FC003FFFFF87FF1FFFF800000000000000000000000000000000000000000007FFFFFF81FF1FFFF80000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .mem_init2 = "000000000000000000000000000000000000000FFFFFFFC0FF1FFFF80000000000000000000000000000000000000000003FFFFFFFE07F8FFFC00000000000000000000000000000000000000000003FFFFFFFF07F8F80000000000000000000000000000000000000000000003FFFFFFFF87FDE00000000000000000000000000000000000000000000003FFFFFFFF87FDE00000000000000000000000000000000000000000000003FFFFFFFF87FFC00000000000000000000000000000000000000000000007FFFFFFFFC7FFE00000000000000000000000000000000000000000000007FFFFFFFFC7FFE0000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .mem_init1 = "0000007FFFFFFFFE21F400000000000000000000000000000000000000000000007FFFFFFFFF00C000000000000000000000000000000000000000000000007FFFFFFFFF00C000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000000000000000000000000000000007FFFFFFFFF000000000000000000000000000000000000000000000000007FFFFFFFFF0000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000007FFFFFFFFE000000000000000000000000000000000000000000000000007FFFFFFFFE000000000000000000000000000000000000000000000000007FFFFFFFFE000000000000000000000000000000000000000000000000007FFFFFFFFE000000000000000000000000000000000000000000000000007FFFFFFFFE000000000000000000000000000000000000000000000000007FFFFFFFFE000000000000000000000000000000000000000000000000007FFFFFFFFE000000000000000000000000000000000000000000000000007FFFFFFFFE000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .mem_init3 = "007FFFFFFFFE000000000000000000000000000000000000000000000000007FFFFC408A0000000000000000000000000000000020000000000000000001FFFF801C00000000000000000000000000000007F0000000000000000001FFFFFFFE000000000FFFFFFFFC01FFFFFFFFFFE000000000000000000001FFFFFFFE000000000FCFE07FFC01FFFFFFFFFFF000000000000000000000FFFC1EC8000000000000000000000000000000BC00F80000000000000000FFFC0E000002000000000000000000000000001C00F800000000000000001FE3FFE000000B7FFFE0EE2FFFFF7DFFFF9FFF9801F800000000000000003FE0FFFE450107FFFFFFFFEFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .mem_init2 = "FFFFFFFFFFC003F800000000000000003F0073F80000003C00000007FF3FFF62FFFFC00203FC00000000000000000D07800000078000000000000001FF000000007D0FFC00000000000000000668040FFFFFC00000000000007E00004080711C4FFC7FFFFE000000000007CFFFFF098FFFDFFFFFFFFFFFE4E3FFFFFFDFCCE71FFFFFFF80000000000061FFFF7F7FE78FFFFFFF3FFFC067FFFFFFFF812B9FFFFFFF802000000003D9FFFFFFFFE3EFFFFFFFFFFFC03FFFFFFFFF0139FFFFFFFF802000000006D3CFFFCEFF40CE3F1FF3F7FFF41FFFFFFFFFE037FFFFFFFF80200000000F003800FF07BE7DEFFE3E3F9F7617FFFFFFFFC3CEFFFFFFFF80FC000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .mem_init1 = "030BF7FF20FC21F7FFC7FFFFFF965C00007C3F3B4E6FFFFFFFFFFE0000020649BE17FFFFEF41FFFFFFFFFDBD07C3E1FDFF1D0F77FFFFFFFFFE0000031E3B7FFDF0F879C72787FBF0783E78000000001F837FFFFFFFFFFF0000031F8001FED00011F000000000003D171408063DBFC37FFFFFFFFFFF00000327B00000000002E0000000800639173C1E0F39F3D0BFFFFFFFFF200000003FD00000000000CAC00040FFFFFD37FFFFFFFFE7B13FFFFFFFFF000000001B500000380001CAC000E1FFFFFD3FFFFFFFFFFFD1FFFFFFFFFF000000000AE000007F0001CAC000CCF3FFFD3FFFFFFFFFFF91BFFFFFFFFF0000000008600000000001C2E003ECF3FFFD3FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a101 .mem_init0 = "FFFFFFFF9DBFFFFFFFFF0000000000500000000001C2FC03E0F87FFD3FFFFFFFFFFF9FBFFFFFFFFF0000000004000080017F93C3F387D3583FFD77FFFFFFFFFF9FBFFFFFFFFF000000000C400182A1FFB383F38D3AF63FFD77FFFFFFFFFF1FBFFFFFFFFF000000000C50039895FFF383FF8E077FFDFD7FFFFFFFFFFF1F3FFFFFFFFF000000000C5000539EFFF383FF84AF2FFDFD7FFFFFFFFFFF1F3FFFFFFFFF000000000050006540FFB383FF84755FFDFD3FFFFFFFFFFF373FFFFFFFFF000000000CC000534E1FB383FF8C55BBFDFD3FFFFFFFFFFF373FFFFFFFFF00000000048000A5DCDF2383FFA2DB1675FD3FFFFFFFFFFF135FFFFFFFFF000000000480";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .mem_init3 = "01B90F2F2383FF88856B7BFD3FFFFFFFFFFF1357FFFFFFFF00000000048001D424EF2387FFEC004A7FFD3FFFFFFFFFFF1357FFFFFFFF00000000048003BA54632387FFEE2707FFFD3FFFFFFFFFFF031FFFFFFFFF00000000048003706DC3A387FFB9277E7FFD3FFFFFFFFFFF0337FFFFFFFF00000000648000C0C3C9A38DFFC2C3F07FFD37FFFFFFFFFF825FFFFFFFFF000000006480126119D9BF8DFFD740463FFD17FFFFFFFFFF925FFFFFFFFF0000000064C011D8A819FF8DFFFD6402FFFD17FFFFFFFFFF925FFFFFFFFF000000006480115B2819FF8DFFD0C4DCFFFD17FFFFFFFFFF8E4FFFFFFFFF0000000064803DFADB2DA795FF85B1DE6FFD17FFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .mem_init2 = "FFFF9E4FFFFFFFFF0000000064801DD82F757FA6FFEC31337DFD97FFFFFFFFFF925FFFFFFFFF0000000064800FECCCDD7F86FFEFB73C5FFD97FFFFFFFFFF935FFFFFFFFF00000000648002251CFD7F86FFF71FC57FFD97FFFFFFFFFF935FFFFFFFFF000000006480026C624DFF86FFF1EE6A7FFD97FFFFFFFFFF835FFFFFFFFF00000000648402215E1FFF82FFFC31ED77FD97FFFFFFFFFF835FFFFFFFFF000000006484001AE07FFF82FFFF3BB27FFD97FFFFFFFFFF835FFFFFFFFF00000000648400C736FFFF82FFFE48A9BFFD97FFFFFFFFFF835BFFFFFFFF000000006484027FDADFFF82FFFC4C403FE537FFFFFFFFFF8B5BFFFFFFFF0000000060A40D20";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .mem_init1 = "DC77FF83FFFFFF5513E577FFFFFFFFFF9E4BFFFFFFFF0000000060A43F08DE7FFF83FFFFE6BF53E577FFFFFFFFFF9E0BFFFFFFFF0000000060A41F1D4C3FFF83FFFFA8AB3FC537FFFFFFFFFF825BFFFFFFFF0000000060E41FD14C6FFF83FFFFD474FFC537FFFFFFFFFF825BFFFFFFFF0000000060E41E48457FFF83FFFFDEDFFFC537FFFFFFFFFF825BFFFFFFFF0000000060E41FEE395FFF83FFF9ABD4FFCD36FFFFFFFFFF824BFFFFFFFF0000000060E41F46D67FFF83FFFF5B20FFFD34FFFFFFFFFFA25BFFFFFFFF0000000020A41F985EFFFF83FFF70FB0FFF934FFFFFFFFFFA24FFFFFFFFF0000000020241FC0CDFFFF83FFE51EB0FFFD34FFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a85 .mem_init0 = "A24BFFFFFFFF00000000E0BFFEAF36FFFFC3FFE01370FFCD340FFFFFFFFFAE49FFFFFFFF00000000E2BFFFBD17FFFFC37E4F80FCF985F0000003FC00EC49FFFFFFFF00001F09E3FFFDF78C7E7E777002363CF803F0000001F000EC48FFFFFFFF00001E0E62BFCFFFE9FE67F57060FE78E185F00000FBF0006C443FFFFFFF0000330222BFCFDEEFF7E2C51F11FFF9E095DC01C188300061C61DBBFFFF0000F80231BFFFBE4E7FFEE35E0FCFFFDC33C0019C80309E035D8D83FFFF0000E78BE2A593FBCF7FE7F2F42FCFFE3C15F1031F0821DE43CFC100000000000FF9D0BF89F7CFBFEFE62CC1F9FDCC0EF10B06930F0EEEF02406000000005BDC49B8E5DFA0DD";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N39
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( \imageRAM_rtl_0|auto_generated|ram_block1a85~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a101~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a117~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a85~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # (\imageRAM_rtl_0|auto_generated|ram_block1a69~portadataout ) ) ) ) # ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a85~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a101~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a117~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( !\imageRAM_rtl_0|auto_generated|ram_block1a85~portadataout  & ( (\imageRAM_rtl_0|auto_generated|ram_block1a69~portadataout  & 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a117~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .lut_mask = 64'h444403CF777703CF;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N0
cyclonev_lcell_comb \imageRAM~11 (
// Equation(s):
// \imageRAM~11_combout  = ( \imageRAM_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout  & ( \imageRAM~0DUPLICATE_q  & ( ((!\imageRAM_rtl_0|auto_generated|address_reg_a [3] & ((\imageRAM_rtl_0|auto_generated|address_reg_a [2]) # 
// (\imageRAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout )))) # (\imageRAM~10_combout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout  & ( \imageRAM~0DUPLICATE_q  & ( 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [3] & (\imageRAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout  & !\imageRAM_rtl_0|auto_generated|address_reg_a [2]))) # (\imageRAM~10_combout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [3]),
	.datab(!\imageRAM_rtl_0|auto_generated|mux2|l2_w5_n0_mux_dataout~0_combout ),
	.datac(!\imageRAM~10_combout ),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\imageRAM_rtl_0|auto_generated|mux2|l2_w5_n1_mux_dataout~0_combout ),
	.dataf(!\imageRAM~0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~11 .extended_lut = "off";
defparam \imageRAM~11 .lut_mask = 64'h000000002F0F2FAF;
defparam \imageRAM~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X55_Y8_N46
dffeas \fixedBoard[8][8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][8]~168_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][8]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[8][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y8_N31
dffeas \fixedBoard[8][5]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\fixedBoard[8][5]~93_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fixedBoard[8][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fixedBoard[8][5]~DUPLICATE .is_wysiwyg = "true";
defparam \fixedBoard[8][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y8_N6
cyclonev_lcell_comb \Mux510~1 (
// Equation(s):
// \Mux510~1_combout  = ( \fixedBoard[8][7]~q  & ( \cellX[0]~0_combout  & ( (\fixedBoard[8][5]~DUPLICATE_q ) # (\cellX[1]~1_combout ) ) ) ) # ( !\fixedBoard[8][7]~q  & ( \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & \fixedBoard[8][5]~DUPLICATE_q ) ) ) ) 
// # ( \fixedBoard[8][7]~q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\fixedBoard[8][4]~q ))) # (\cellX[1]~1_combout  & (\fixedBoard[8][6]~q )) ) ) ) # ( !\fixedBoard[8][7]~q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & 
// ((\fixedBoard[8][4]~q ))) # (\cellX[1]~1_combout  & (\fixedBoard[8][6]~q )) ) ) )

	.dataa(!\cellX[1]~1_combout ),
	.datab(!\fixedBoard[8][6]~q ),
	.datac(!\fixedBoard[8][5]~DUPLICATE_q ),
	.datad(!\fixedBoard[8][4]~q ),
	.datae(!\fixedBoard[8][7]~q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~1 .extended_lut = "off";
defparam \Mux510~1 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \Mux510~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N42
cyclonev_lcell_comb \Mux510~0 (
// Equation(s):
// \Mux510~0_combout  = ( \fixedBoard[8][0]~q  & ( \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & ((\fixedBoard[8][1]~q ))) # (\cellX[1]~1_combout  & (\fixedBoard[8][3]~q )) ) ) ) # ( !\fixedBoard[8][0]~q  & ( \cellX[0]~0_combout  & ( 
// (!\cellX[1]~1_combout  & ((\fixedBoard[8][1]~q ))) # (\cellX[1]~1_combout  & (\fixedBoard[8][3]~q )) ) ) ) # ( \fixedBoard[8][0]~q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout ) # (\fixedBoard[8][2]~q ) ) ) ) # ( !\fixedBoard[8][0]~q  & ( 
// !\cellX[0]~0_combout  & ( (\cellX[1]~1_combout  & \fixedBoard[8][2]~q ) ) ) )

	.dataa(!\cellX[1]~1_combout ),
	.datab(!\fixedBoard[8][3]~q ),
	.datac(!\fixedBoard[8][2]~q ),
	.datad(!\fixedBoard[8][1]~q ),
	.datae(!\fixedBoard[8][0]~q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~0 .extended_lut = "off";
defparam \Mux510~0 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \Mux510~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N6
cyclonev_lcell_comb \Mux510~20 (
// Equation(s):
// \Mux510~20_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[6][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[6][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[6][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[6][0]~q  ) ) )

	.dataa(!\fixedBoard[6][0]~q ),
	.datab(!\fixedBoard[6][1]~q ),
	.datac(!\fixedBoard[6][3]~q ),
	.datad(!\fixedBoard[6][2]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~20 .extended_lut = "off";
defparam \Mux510~20 .lut_mask = 64'h555500FF33330F0F;
defparam \Mux510~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N36
cyclonev_lcell_comb \Mux510~21 (
// Equation(s):
// \Mux510~21_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[6][7]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[6][5]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[6][6]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[6][4]~q  ) ) )

	.dataa(!\fixedBoard[6][6]~q ),
	.datab(!\fixedBoard[6][4]~q ),
	.datac(!\fixedBoard[6][7]~q ),
	.datad(!\fixedBoard[6][5]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~21 .extended_lut = "off";
defparam \Mux510~21 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux510~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N0
cyclonev_lcell_comb \Mux510~23 (
// Equation(s):
// \Mux510~23_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[7][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[7][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[7][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[7][0]~q  ) ) )

	.dataa(!\fixedBoard[7][3]~q ),
	.datab(!\fixedBoard[7][1]~q ),
	.datac(!\fixedBoard[7][2]~q ),
	.datad(!\fixedBoard[7][0]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~23 .extended_lut = "off";
defparam \Mux510~23 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux510~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N12
cyclonev_lcell_comb \Mux510~22 (
// Equation(s):
// \Mux510~22_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[7][7]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[7][5]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[7][6]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[7][4]~q  ) ) )

	.dataa(!\fixedBoard[7][5]~q ),
	.datab(!\fixedBoard[7][7]~q ),
	.datac(!\fixedBoard[7][6]~q ),
	.datad(!\fixedBoard[7][4]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~22 .extended_lut = "off";
defparam \Mux510~22 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux510~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N42
cyclonev_lcell_comb \Mux510~24 (
// Equation(s):
// \Mux510~24_combout  = ( \Mux510~22_combout  & ( (!\cellX[3]~3_combout  & (((\Mux510~23_combout ) # (\cellX[2]~4_combout )))) # (\cellX[3]~3_combout  & (\fixedBoard[7][8]~q )) ) ) # ( !\Mux510~22_combout  & ( (!\cellX[3]~3_combout  & 
// (((!\cellX[2]~4_combout  & \Mux510~23_combout )))) # (\cellX[3]~3_combout  & (\fixedBoard[7][8]~q )) ) )

	.dataa(!\fixedBoard[7][8]~q ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\cellX[2]~4_combout ),
	.datad(!\Mux510~23_combout ),
	.datae(gnd),
	.dataf(!\Mux510~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~24 .extended_lut = "off";
defparam \Mux510~24 .lut_mask = 64'h11D111D11DDD1DDD;
defparam \Mux510~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y6_N18
cyclonev_lcell_comb \Mux510~25 (
// Equation(s):
// \Mux510~25_combout  = ( \Mux510~21_combout  & ( \Mux510~24_combout  & ( (!\Mux499~0_combout  & (((\Mux499~1_combout )) # (\fixedBoard[6][8]~q ))) # (\Mux499~0_combout  & (((!\Mux499~1_combout ) # (\Mux510~20_combout )))) ) ) ) # ( !\Mux510~21_combout  & ( 
// \Mux510~24_combout  & ( (!\Mux499~0_combout  & (\fixedBoard[6][8]~q  & (!\Mux499~1_combout ))) # (\Mux499~0_combout  & (((!\Mux499~1_combout ) # (\Mux510~20_combout )))) ) ) ) # ( \Mux510~21_combout  & ( !\Mux510~24_combout  & ( (!\Mux499~0_combout  & 
// (((\Mux499~1_combout )) # (\fixedBoard[6][8]~q ))) # (\Mux499~0_combout  & (((\Mux499~1_combout  & \Mux510~20_combout )))) ) ) ) # ( !\Mux510~21_combout  & ( !\Mux510~24_combout  & ( (!\Mux499~0_combout  & (\fixedBoard[6][8]~q  & (!\Mux499~1_combout ))) # 
// (\Mux499~0_combout  & (((\Mux499~1_combout  & \Mux510~20_combout )))) ) ) )

	.dataa(!\Mux499~0_combout ),
	.datab(!\fixedBoard[6][8]~q ),
	.datac(!\Mux499~1_combout ),
	.datad(!\Mux510~20_combout ),
	.datae(!\Mux510~21_combout ),
	.dataf(!\Mux510~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~25 .extended_lut = "off";
defparam \Mux510~25 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux510~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N12
cyclonev_lcell_comb \Mux510~15 (
// Equation(s):
// \Mux510~15_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[2][7]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[2][5]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[2][6]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[2][4]~q  ) ) )

	.dataa(!\fixedBoard[2][6]~q ),
	.datab(!\fixedBoard[2][5]~q ),
	.datac(!\fixedBoard[2][4]~q ),
	.datad(!\fixedBoard[2][7]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~15 .extended_lut = "off";
defparam \Mux510~15 .lut_mask = 64'h0F0F5555333300FF;
defparam \Mux510~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N48
cyclonev_lcell_comb \Mux510~14 (
// Equation(s):
// \Mux510~14_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[2][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[2][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[2][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[2][0]~q  ) ) )

	.dataa(!\fixedBoard[2][2]~q ),
	.datab(!\fixedBoard[2][3]~q ),
	.datac(!\fixedBoard[2][1]~q ),
	.datad(!\fixedBoard[2][0]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~14 .extended_lut = "off";
defparam \Mux510~14 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux510~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N54
cyclonev_lcell_comb \Mux510~16 (
// Equation(s):
// \Mux510~16_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[3][7]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[3][5]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[3][6]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[3][4]~q  ) ) )

	.dataa(!\fixedBoard[3][5]~q ),
	.datab(!\fixedBoard[3][7]~q ),
	.datac(!\fixedBoard[3][6]~q ),
	.datad(!\fixedBoard[3][4]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~16 .extended_lut = "off";
defparam \Mux510~16 .lut_mask = 64'h00FF0F0F55553333;
defparam \Mux510~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N42
cyclonev_lcell_comb \Mux510~17 (
// Equation(s):
// \Mux510~17_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[3][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[3][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[3][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[3][0]~q  ) ) )

	.dataa(!\fixedBoard[3][0]~q ),
	.datab(!\fixedBoard[3][1]~q ),
	.datac(!\fixedBoard[3][2]~q ),
	.datad(!\fixedBoard[3][3]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~17 .extended_lut = "off";
defparam \Mux510~17 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux510~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N30
cyclonev_lcell_comb \Mux510~18 (
// Equation(s):
// \Mux510~18_combout  = ( \Mux510~17_combout  & ( (!\cellX[3]~3_combout  & ((!\cellX[2]~4_combout ) # ((\Mux510~16_combout )))) # (\cellX[3]~3_combout  & (((\fixedBoard[3][8]~q )))) ) ) # ( !\Mux510~17_combout  & ( (!\cellX[3]~3_combout  & 
// (\cellX[2]~4_combout  & ((\Mux510~16_combout )))) # (\cellX[3]~3_combout  & (((\fixedBoard[3][8]~q )))) ) )

	.dataa(!\cellX[2]~4_combout ),
	.datab(!\fixedBoard[3][8]~q ),
	.datac(!\cellX[3]~3_combout ),
	.datad(!\Mux510~16_combout ),
	.datae(gnd),
	.dataf(!\Mux510~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~18 .extended_lut = "off";
defparam \Mux510~18 .lut_mask = 64'h03530353A3F3A3F3;
defparam \Mux510~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y8_N6
cyclonev_lcell_comb \Mux510~19 (
// Equation(s):
// \Mux510~19_combout  = ( \Mux499~1_combout  & ( \Mux510~18_combout  & ( (!\Mux499~0_combout  & (\Mux510~15_combout )) # (\Mux499~0_combout  & ((\Mux510~14_combout ))) ) ) ) # ( !\Mux499~1_combout  & ( \Mux510~18_combout  & ( (\Mux499~0_combout ) # 
// (\fixedBoard[2][8]~q ) ) ) ) # ( \Mux499~1_combout  & ( !\Mux510~18_combout  & ( (!\Mux499~0_combout  & (\Mux510~15_combout )) # (\Mux499~0_combout  & ((\Mux510~14_combout ))) ) ) ) # ( !\Mux499~1_combout  & ( !\Mux510~18_combout  & ( (\fixedBoard[2][8]~q 
//  & !\Mux499~0_combout ) ) ) )

	.dataa(!\fixedBoard[2][8]~q ),
	.datab(!\Mux510~15_combout ),
	.datac(!\Mux510~14_combout ),
	.datad(!\Mux499~0_combout ),
	.datae(!\Mux499~1_combout ),
	.dataf(!\Mux510~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~19 .extended_lut = "off";
defparam \Mux510~19 .lut_mask = 64'h5500330F55FF330F;
defparam \Mux510~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N0
cyclonev_lcell_comb \Mux510~3 (
// Equation(s):
// \Mux510~3_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[0][7]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[0][5]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[0][6]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[0][4]~q  ) ) )

	.dataa(!\fixedBoard[0][4]~q ),
	.datab(!\fixedBoard[0][6]~q ),
	.datac(!\fixedBoard[0][7]~q ),
	.datad(!\fixedBoard[0][5]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~3 .extended_lut = "off";
defparam \Mux510~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux510~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N42
cyclonev_lcell_comb \Mux510~2 (
// Equation(s):
// \Mux510~2_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[0][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[0][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[0][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[0][0]~q  ) ) )

	.dataa(!\fixedBoard[0][3]~q ),
	.datab(!\fixedBoard[0][0]~q ),
	.datac(!\fixedBoard[0][1]~q ),
	.datad(!\fixedBoard[0][2]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~2 .extended_lut = "off";
defparam \Mux510~2 .lut_mask = 64'h333300FF0F0F5555;
defparam \Mux510~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N36
cyclonev_lcell_comb \Mux510~4 (
// Equation(s):
// \Mux510~4_combout  = ( \fixedBoard[1][5]~q  & ( \cellX[0]~0_combout  & ( (!\cellX[1]~1_combout ) # (\fixedBoard[1][7]~q ) ) ) ) # ( !\fixedBoard[1][5]~q  & ( \cellX[0]~0_combout  & ( (\fixedBoard[1][7]~q  & \cellX[1]~1_combout ) ) ) ) # ( 
// \fixedBoard[1][5]~q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & (\fixedBoard[1][4]~q )) # (\cellX[1]~1_combout  & ((\fixedBoard[1][6]~q ))) ) ) ) # ( !\fixedBoard[1][5]~q  & ( !\cellX[0]~0_combout  & ( (!\cellX[1]~1_combout  & 
// (\fixedBoard[1][4]~q )) # (\cellX[1]~1_combout  & ((\fixedBoard[1][6]~q ))) ) ) )

	.dataa(!\fixedBoard[1][4]~q ),
	.datab(!\fixedBoard[1][7]~q ),
	.datac(!\fixedBoard[1][6]~q ),
	.datad(!\cellX[1]~1_combout ),
	.datae(!\fixedBoard[1][5]~q ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~4 .extended_lut = "off";
defparam \Mux510~4 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux510~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N18
cyclonev_lcell_comb \Mux510~5 (
// Equation(s):
// \Mux510~5_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[1][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[1][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[1][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[1][0]~q  ) ) )

	.dataa(!\fixedBoard[1][2]~q ),
	.datab(!\fixedBoard[1][0]~q ),
	.datac(!\fixedBoard[1][3]~q ),
	.datad(!\fixedBoard[1][1]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~5 .extended_lut = "off";
defparam \Mux510~5 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux510~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y8_N48
cyclonev_lcell_comb \Mux510~6 (
// Equation(s):
// \Mux510~6_combout  = ( \Mux510~5_combout  & ( (!\cellX[3]~3_combout  & (((!\cellX[2]~4_combout ) # (\Mux510~4_combout )))) # (\cellX[3]~3_combout  & (\fixedBoard[1][8]~q )) ) ) # ( !\Mux510~5_combout  & ( (!\cellX[3]~3_combout  & (((\cellX[2]~4_combout  & 
// \Mux510~4_combout )))) # (\cellX[3]~3_combout  & (\fixedBoard[1][8]~q )) ) )

	.dataa(!\cellX[3]~3_combout ),
	.datab(!\fixedBoard[1][8]~q ),
	.datac(!\cellX[2]~4_combout ),
	.datad(!\Mux510~4_combout ),
	.datae(gnd),
	.dataf(!\Mux510~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~6 .extended_lut = "off";
defparam \Mux510~6 .lut_mask = 64'h111B111BB1BBB1BB;
defparam \Mux510~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N48
cyclonev_lcell_comb \Mux510~7 (
// Equation(s):
// \Mux510~7_combout  = ( \Mux510~6_combout  & ( \Mux499~1_combout  & ( (!\Mux499~0_combout  & (\Mux510~3_combout )) # (\Mux499~0_combout  & ((\Mux510~2_combout ))) ) ) ) # ( !\Mux510~6_combout  & ( \Mux499~1_combout  & ( (!\Mux499~0_combout  & 
// (\Mux510~3_combout )) # (\Mux499~0_combout  & ((\Mux510~2_combout ))) ) ) ) # ( \Mux510~6_combout  & ( !\Mux499~1_combout  & ( (\Mux499~0_combout ) # (\fixedBoard[0][8]~q ) ) ) ) # ( !\Mux510~6_combout  & ( !\Mux499~1_combout  & ( (\fixedBoard[0][8]~q  & 
// !\Mux499~0_combout ) ) ) )

	.dataa(!\fixedBoard[0][8]~q ),
	.datab(!\Mux510~3_combout ),
	.datac(!\Mux499~0_combout ),
	.datad(!\Mux510~2_combout ),
	.datae(!\Mux510~6_combout ),
	.dataf(!\Mux499~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~7 .extended_lut = "off";
defparam \Mux510~7 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux510~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N36
cyclonev_lcell_comb \Mux510~9 (
// Equation(s):
// \Mux510~9_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[4][7]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[4][5]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[4][6]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[4][4]~q  ) ) )

	.dataa(!\fixedBoard[4][7]~q ),
	.datab(!\fixedBoard[4][5]~q ),
	.datac(!\fixedBoard[4][6]~q ),
	.datad(!\fixedBoard[4][4]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~9 .extended_lut = "off";
defparam \Mux510~9 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux510~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N12
cyclonev_lcell_comb \Mux510~8 (
// Equation(s):
// \Mux510~8_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[4][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[4][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[4][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[4][0]~q  ) ) )

	.dataa(!\fixedBoard[4][2]~q ),
	.datab(!\fixedBoard[4][3]~q ),
	.datac(!\fixedBoard[4][1]~q ),
	.datad(!\fixedBoard[4][0]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~8 .extended_lut = "off";
defparam \Mux510~8 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux510~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N54
cyclonev_lcell_comb \Mux510~10 (
// Equation(s):
// \Mux510~10_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[5][7]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[5][5]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[5][6]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[5][4]~q  ) ) )

	.dataa(!\fixedBoard[5][6]~q ),
	.datab(!\fixedBoard[5][7]~q ),
	.datac(!\fixedBoard[5][5]~q ),
	.datad(!\fixedBoard[5][4]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~10 .extended_lut = "off";
defparam \Mux510~10 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux510~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N6
cyclonev_lcell_comb \Mux510~11 (
// Equation(s):
// \Mux510~11_combout  = ( \cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[5][3]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( \cellX[0]~0_combout  & ( \fixedBoard[5][1]~q  ) ) ) # ( \cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( 
// \fixedBoard[5][2]~q  ) ) ) # ( !\cellX[1]~1_combout  & ( !\cellX[0]~0_combout  & ( \fixedBoard[5][0]~q  ) ) )

	.dataa(!\fixedBoard[5][2]~q ),
	.datab(!\fixedBoard[5][3]~q ),
	.datac(!\fixedBoard[5][0]~q ),
	.datad(!\fixedBoard[5][1]~q ),
	.datae(!\cellX[1]~1_combout ),
	.dataf(!\cellX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~11 .extended_lut = "off";
defparam \Mux510~11 .lut_mask = 64'h0F0F555500FF3333;
defparam \Mux510~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N42
cyclonev_lcell_comb \Mux510~12 (
// Equation(s):
// \Mux510~12_combout  = ( \Mux510~11_combout  & ( (!\cellX[3]~3_combout  & (((!\cellX[2]~4_combout ) # (\Mux510~10_combout )))) # (\cellX[3]~3_combout  & (\fixedBoard[5][8]~q )) ) ) # ( !\Mux510~11_combout  & ( (!\cellX[3]~3_combout  & 
// (((\cellX[2]~4_combout  & \Mux510~10_combout )))) # (\cellX[3]~3_combout  & (\fixedBoard[5][8]~q )) ) )

	.dataa(!\fixedBoard[5][8]~q ),
	.datab(!\cellX[3]~3_combout ),
	.datac(!\cellX[2]~4_combout ),
	.datad(!\Mux510~10_combout ),
	.datae(gnd),
	.dataf(!\Mux510~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~12 .extended_lut = "off";
defparam \Mux510~12 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \Mux510~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y7_N0
cyclonev_lcell_comb \Mux510~13 (
// Equation(s):
// \Mux510~13_combout  = ( \Mux499~0_combout  & ( \Mux510~12_combout  & ( (!\Mux499~1_combout ) # (\Mux510~8_combout ) ) ) ) # ( !\Mux499~0_combout  & ( \Mux510~12_combout  & ( (!\Mux499~1_combout  & (\fixedBoard[4][8]~q )) # (\Mux499~1_combout  & 
// ((\Mux510~9_combout ))) ) ) ) # ( \Mux499~0_combout  & ( !\Mux510~12_combout  & ( (\Mux499~1_combout  & \Mux510~8_combout ) ) ) ) # ( !\Mux499~0_combout  & ( !\Mux510~12_combout  & ( (!\Mux499~1_combout  & (\fixedBoard[4][8]~q )) # (\Mux499~1_combout  & 
// ((\Mux510~9_combout ))) ) ) )

	.dataa(!\Mux499~1_combout ),
	.datab(!\fixedBoard[4][8]~q ),
	.datac(!\Mux510~9_combout ),
	.datad(!\Mux510~8_combout ),
	.datae(!\Mux499~0_combout ),
	.dataf(!\Mux510~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~13 .extended_lut = "off";
defparam \Mux510~13 .lut_mask = 64'h272700552727AAFF;
defparam \Mux510~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N12
cyclonev_lcell_comb \Mux510~26 (
// Equation(s):
// \Mux510~26_combout  = ( \Mux510~7_combout  & ( \Mux510~13_combout  & ( (!\cellY[1]~3_combout ) # ((!\cellY[2]~2_combout  & ((\Mux510~19_combout ))) # (\cellY[2]~2_combout  & (\Mux510~25_combout ))) ) ) ) # ( !\Mux510~7_combout  & ( \Mux510~13_combout  & ( 
// (!\cellY[2]~2_combout  & (\cellY[1]~3_combout  & ((\Mux510~19_combout )))) # (\cellY[2]~2_combout  & ((!\cellY[1]~3_combout ) # ((\Mux510~25_combout )))) ) ) ) # ( \Mux510~7_combout  & ( !\Mux510~13_combout  & ( (!\cellY[2]~2_combout  & 
// ((!\cellY[1]~3_combout ) # ((\Mux510~19_combout )))) # (\cellY[2]~2_combout  & (\cellY[1]~3_combout  & (\Mux510~25_combout ))) ) ) ) # ( !\Mux510~7_combout  & ( !\Mux510~13_combout  & ( (\cellY[1]~3_combout  & ((!\cellY[2]~2_combout  & 
// ((\Mux510~19_combout ))) # (\cellY[2]~2_combout  & (\Mux510~25_combout )))) ) ) )

	.dataa(!\cellY[2]~2_combout ),
	.datab(!\cellY[1]~3_combout ),
	.datac(!\Mux510~25_combout ),
	.datad(!\Mux510~19_combout ),
	.datae(!\Mux510~7_combout ),
	.dataf(!\Mux510~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~26 .extended_lut = "off";
defparam \Mux510~26 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux510~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N24
cyclonev_lcell_comb \Mux510~27 (
// Equation(s):
// \Mux510~27_combout  = ( \Mux510~0_combout  & ( \Mux510~26_combout  & ( (\Mux499~2_combout  & ((!\Mux499~3_combout  & (!\fixedBoard[8][8]~DUPLICATE_q )) # (\Mux499~3_combout  & ((!\Mux510~1_combout ))))) ) ) ) # ( !\Mux510~0_combout  & ( \Mux510~26_combout 
//  & ( (!\Mux499~3_combout  & (!\fixedBoard[8][8]~DUPLICATE_q  & (\Mux499~2_combout ))) # (\Mux499~3_combout  & (((!\Mux499~2_combout ) # (!\Mux510~1_combout )))) ) ) ) # ( \Mux510~0_combout  & ( !\Mux510~26_combout  & ( (!\Mux499~3_combout  & 
// ((!\fixedBoard[8][8]~DUPLICATE_q ) # ((!\Mux499~2_combout )))) # (\Mux499~3_combout  & (((\Mux499~2_combout  & !\Mux510~1_combout )))) ) ) ) # ( !\Mux510~0_combout  & ( !\Mux510~26_combout  & ( (!\Mux499~2_combout ) # ((!\Mux499~3_combout  & 
// (!\fixedBoard[8][8]~DUPLICATE_q )) # (\Mux499~3_combout  & ((!\Mux510~1_combout )))) ) ) )

	.dataa(!\Mux499~3_combout ),
	.datab(!\fixedBoard[8][8]~DUPLICATE_q ),
	.datac(!\Mux499~2_combout ),
	.datad(!\Mux510~1_combout ),
	.datae(!\Mux510~0_combout ),
	.dataf(!\Mux510~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux510~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux510~27 .extended_lut = "off";
defparam \Mux510~27 .lut_mask = 64'hFDF8ADA85D580D08;
defparam \Mux510~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N45
cyclonev_lcell_comb \pixelData~13 (
// Equation(s):
// \pixelData~13_combout  = ( \Mux510~27_combout  & ( (!\pixelData~1_combout  & !\pixelData~2_combout ) ) ) # ( !\Mux510~27_combout  & ( (!\pixelData~1_combout ) # (\pixelData~2_combout ) ) )

	.dataa(!\pixelData~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pixelData~2_combout ),
	.datae(gnd),
	.dataf(!\Mux510~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~13 .extended_lut = "off";
defparam \pixelData~13 .lut_mask = 64'hAAFFAAFFAA00AA00;
defparam \pixelData~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N12
cyclonev_lcell_comb \pixelData~7 (
// Equation(s):
// \pixelData~7_combout  = ( \Mux500~0_combout  & ( \Mux500~14_combout  & ( (!\always5~1_combout  & (((!\pixelData~1_combout )) # (\always7~12_combout ))) # (\always5~1_combout  & (((\pixelData~13_combout )))) ) ) ) # ( !\Mux500~0_combout  & ( 
// \Mux500~14_combout  & ( (!\pixelData~1_combout ) # (\always7~12_combout ) ) ) ) # ( \Mux500~0_combout  & ( !\Mux500~14_combout  & ( (!\always5~1_combout  & (((!\pixelData~1_combout )) # (\always7~12_combout ))) # (\always5~1_combout  & 
// (((\pixelData~13_combout )))) ) ) ) # ( !\Mux500~0_combout  & ( !\Mux500~14_combout  & ( (!\always5~1_combout  & (((!\pixelData~1_combout )) # (\always7~12_combout ))) # (\always5~1_combout  & (((\pixelData~13_combout )))) ) ) )

	.dataa(!\always7~12_combout ),
	.datab(!\always5~1_combout ),
	.datac(!\pixelData~1_combout ),
	.datad(!\pixelData~13_combout ),
	.datae(!\Mux500~0_combout ),
	.dataf(!\Mux500~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~7 .extended_lut = "off";
defparam \pixelData~7 .lut_mask = 64'hC4F7C4F7F5F5C4F7;
defparam \pixelData~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N2
dffeas \pixelData[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~11_combout ),
	.asdata(\pixelData~7_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[5] .is_wysiwyg = "true";
defparam \pixelData[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N40
dffeas \Display|pixelDataTemp[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[5] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y10_N25
dffeas \Display|displayData[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector29~1_combout ),
	.asdata(\Display|pixelDataTemp [5]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Display|stateMachine.WRITE_STATE~q ),
	.ena(\Display|displayData[5]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[5] .is_wysiwyg = "true";
defparam \Display|displayData[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y13_N48
cyclonev_lcell_comb \xAddr[6]~feeder (
// Equation(s):
// \xAddr[6]~feeder_combout  = ( \xCounter|countValue [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xCounter|countValue [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xAddr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xAddr[6]~feeder .extended_lut = "off";
defparam \xAddr[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \xAddr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y13_N49
dffeas \xAddr[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\xAddr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xAddr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \xAddr[6] .is_wysiwyg = "true";
defparam \xAddr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y10_N52
dffeas \Display|xAddrTemp[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(xAddr[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|xAddrTemp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|xAddrTemp[6] .is_wysiwyg = "true";
defparam \Display|xAddrTemp[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N30
cyclonev_lcell_comb \Display|initDataRom|ROM~3 (
// Equation(s):
// \Display|initDataRom|ROM~3_combout  = ( \Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr [0] & ((!\Display|initDataRomAddr [3]) # (\Display|initDataRomAddr [2])))) # 
// (\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr [2] & (\Display|initDataRomAddr [3] & \Display|initDataRomAddr [0]))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & 
// (!\Display|initDataRomAddr [2] & ((!\Display|initDataRomAddr [0])))) # (\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [2] $ (!\Display|initDataRomAddr [0])))) ) ) ) # ( \Display|initDataRomAddr [4] & ( 
// !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [1] & (!\Display|initDataRomAddr [2] $ (((\Display|initDataRomAddr [3] & !\Display|initDataRomAddr [0]))))) # (\Display|initDataRomAddr [1] & (\Display|initDataRomAddr [2] & 
// (!\Display|initDataRomAddr [3] $ (!\Display|initDataRomAddr [0])))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [3] & ((!\Display|initDataRomAddr [1] & ((!\Display|initDataRomAddr [0]))) # 
// (\Display|initDataRomAddr [1] & (\Display|initDataRomAddr [2] & \Display|initDataRomAddr [0])))) # (\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [1] & ((!\Display|initDataRomAddr [2]) # (\Display|initDataRomAddr [0])))) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [3]),
	.datac(!\Display|initDataRomAddr [1]),
	.datad(!\Display|initDataRomAddr [0]),
	.datae(!\Display|initDataRomAddr [4]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~3 .extended_lut = "off";
defparam \Display|initDataRom|ROM~3 .lut_mask = 64'hE03491A4A408D002;
defparam \Display|initDataRom|ROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N36
cyclonev_lcell_comb \Display|initDataRom|ROM~4 (
// Equation(s):
// \Display|initDataRom|ROM~4_combout  = ( !\Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [1] & !\Display|initDataRomAddr [0]))) ) ) ) # ( 
// \Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] & (\Display|initDataRomAddr [1] & \Display|initDataRomAddr [0]))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( 
// !\Display|initDataRomAddr [5] & ( (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [1] & ((!\Display|initDataRomAddr [0]) # (\Display|initDataRomAddr [3])))) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [3]),
	.datac(!\Display|initDataRomAddr [1]),
	.datad(!\Display|initDataRomAddr [0]),
	.datae(!\Display|initDataRomAddr [4]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~4 .extended_lut = "off";
defparam \Display|initDataRom|ROM~4 .lut_mask = 64'h5010000480000000;
defparam \Display|initDataRom|ROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N39
cyclonev_lcell_comb \Display|initDataRom|ROM~5 (
// Equation(s):
// \Display|initDataRom|ROM~5_combout  = ( \Display|initDataRom|ROM~4_combout  & ( (\Display|initDataRomAddr[6]~DUPLICATE_q ) # (\Display|initDataRom|ROM~3_combout ) ) ) # ( !\Display|initDataRom|ROM~4_combout  & ( (\Display|initDataRom|ROM~3_combout  & 
// !\Display|initDataRomAddr[6]~DUPLICATE_q ) ) )

	.dataa(!\Display|initDataRom|ROM~3_combout ),
	.datab(gnd),
	.datac(!\Display|initDataRomAddr[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Display|initDataRom|ROM~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~5 .extended_lut = "off";
defparam \Display|initDataRom|ROM~5 .lut_mask = 64'h505050505F5F5F5F;
defparam \Display|initDataRom|ROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y10_N40
dffeas \Display|initDataRom|initData[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|initDataRom|ROM~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRom|initData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRom|initData[6] .is_wysiwyg = "true";
defparam \Display|initDataRom|initData[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N13
dffeas \yAddr[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|countValue [6]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yAddr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \yAddr[6] .is_wysiwyg = "true";
defparam \yAddr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N28
dffeas \Display|yAddrTemp[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(yAddr[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|yAddrTemp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|yAddrTemp[6] .is_wysiwyg = "true";
defparam \Display|yAddrTemp[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N42
cyclonev_lcell_comb \Display|Selector28~0 (
// Equation(s):
// \Display|Selector28~0_combout  = ( \Display|yAddrTemp [6] & ( \Display|displayData[5]~0_combout  & ( (\Display|xAddrTemp [6] & \Display|stateMachine.XHADDR_STATE~q ) ) ) ) # ( !\Display|yAddrTemp [6] & ( \Display|displayData[5]~0_combout  & ( 
// (\Display|xAddrTemp [6] & \Display|stateMachine.XHADDR_STATE~q ) ) ) ) # ( \Display|yAddrTemp [6] & ( !\Display|displayData[5]~0_combout  & ( (!\Display|stateMachine.XHADDR_STATE~q  & (((\Display|stateMachine.YHADDR_STATE~q ) # 
// (\Display|initDataRom|initData [6])))) # (\Display|stateMachine.XHADDR_STATE~q  & (\Display|xAddrTemp [6])) ) ) ) # ( !\Display|yAddrTemp [6] & ( !\Display|displayData[5]~0_combout  & ( (!\Display|stateMachine.XHADDR_STATE~q  & 
// (((\Display|initDataRom|initData [6] & !\Display|stateMachine.YHADDR_STATE~q )))) # (\Display|stateMachine.XHADDR_STATE~q  & (\Display|xAddrTemp [6])) ) ) )

	.dataa(!\Display|xAddrTemp [6]),
	.datab(!\Display|initDataRom|initData [6]),
	.datac(!\Display|stateMachine.XHADDR_STATE~q ),
	.datad(!\Display|stateMachine.YHADDR_STATE~q ),
	.datae(!\Display|yAddrTemp [6]),
	.dataf(!\Display|displayData[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector28~0 .extended_lut = "off";
defparam \Display|Selector28~0 .lut_mask = 64'h350535F505050505;
defparam \Display|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFF000000000000000000C400000000000000000000000000005FFFFFFFFFFF0000000000000000000000E0E1F000000011FFFFFFFFFFF7FFFFFFFFFFFF0000000000000002000040601FF00FF803F1FFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000001FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1800000000000000FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F80000000000001FFFFCFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000003FFFFCFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000013FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "FFFFC7FC00000000001FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE00000000003FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000013FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF00000040FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000045FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000D9FBFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C00007FFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3C00005FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000F3FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003F39FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003E39FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003FE1FFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "CC3F9F67FFFFFFFF07FC00003FC00098000000F80000001ACFC7241FCA0AF23F9F67FFFFFFFFFFFE00003F4000EB000000F80000001847C72427FA36033F9F67FFFFFFFFFFFE00003F000102000000F80000000400C724E7BAFF633F9F67FFFFFFFFFFFE00003F00019E000000F800000004704724E78AA821BF9F77FFFFFFFFFFFE00003F00015C000000F8800000007CC724E7CACB9CFF9F77FFFFFFFFFFFE00003F000145000000F800000000304324E7CA569CFF9F77FFFFFFFFF80000003F000144040200F80000000000CF24F3CA5339FF9F77FFFFFFFFF80000003F000070082200F80000000000CFA407DA4A71FF9F77FFFFFFFFF80000003F0000EB";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "056300F80000000000CFA407FADA71FF9F77FFFFFFFFF80000003F0002AD23E300F80000000000FFE407CA1CFFFF9F77FFFFFFFFF80000003F0000A4066200F80000008000FFE4038A0EFFFF9F77FFFFFFFFF00000003F0000F3238000F80000018000CFF4000A47FFFF9F67FFFFFFFFF00000003F000061E54000F8000001F800CFF6001A6FFFFF9F77FFFFFFFFC00000003F00001E970880F8000001F802CFF6F8FBFF9FFF9F7FFFFFFFFF000000003F0000111E8000B800000FF802CFF6FCFCBF9FFB9F7FFFFFFFFF000000003F00010B0A6000F800000FF802CFF6FC0F699FFB9F7FFFFFFFFF000000003F000003F06000F800000FC7FECBF7FC1FB3BFF8";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "1F7FFFFFFFFF000000003FC00000000000F800000FC7FECBF7FCDC27FFF81F7FFFFFFFFF000000003F800000000000F800000F83FEEBF7FFFF67FFFB1F7FFFFFFFFF000000003F800000000000F800000F87FEFBF6FFFBE7FFFF1F7FFFFFFFFFC00000002FC00000000002F800000F803FFBA6FFF067FFE39F79FFFFFFFFC00000000F200000000002F800000F8003FBA6FFF267FFE32FF9FFFFFFFF0000000013200000000000F80000007FFFFBA6FFF07FFFE12F39FFFFFFFF0000000007900000000000F80000000000CFE6FFE0F8FFF07F7FFFFFFFFF000000001FE00000000000F8DFF10FFFFCCFE6FFFFF3FFE8BFFFFFFFFFFF000000000FC000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00F8DFF0FFFFFC47F6F01FF0FFFD9F7FFFFFFFFF000000000CEF01000000017B000000000015F800000000047D7FFFFFFFFF0000000003FA00000000007B000000000001E800000000047AFFFFFFFFFC0000000004FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFF00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFF000000000043FFFFFFFFFFDFFFFFFFFFFFFE0FFFFFFFFFFE9FFFFFFFFFFF000000000015FFFFFFFFFFFFFFFFFFFFFFEC3FFFFFFFFFFCFFFF";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "3AD2A807220F07807C2C1840AE300000FFFF3A7FDC097B07A041F80E363C3AD2A807220F07807C2C1DF811880000FFFF7A7FDC097A1F6041F90E363C3AD2A807220F07807C6C1E0A00440000FFFF7AFFD8097C3FE040EC0E772C3AF0A007020F05C0746C1B8540DB8C00FFFF7A7FD809702FC060E90E372C3AF08007020F05807C6C1FFB000B0000FFFF7A3FD80A301F2060790E17AC3BF0A017020F05807C2C13C948068000FFFF7A3FD80A30FE1060780E07EC3BF0A017020F05007C2C178270430000FFFF5A7FD80A707B08E0780607EC3BF0A017020F05007C2C1F41EC400000FFFB1A3FD80A707E1CE0E80607EC3BF0A017031F05007C2C1FC00201C000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "FFFB1A3FD80B207219C0FC0A006CBBD0A017031F05007C2C1EC015016000FFFB1A3FD80332E509A0D80E006C98C2A007031F05007C2C1EC01600A000FFFB1A3FD80120F44FA0F90803F839C0A007031F05007C2C1F407B60A000FFFB1A7FD80131F81D60F90E0270BAB2E0070B1F0500742C1E5023E2C000FFFB1A7F5801BBF03F008A0D01E03BF7E067839F0500742C1F400362E000FFFB0A7F5809BFF72D05890700D939616023839F0500742C1DC01362A000FFFB027F78096FAD75051F0321F938433FE7831F0500742C1FF02FA0A000FFFB027F3C0867DDAC0705160FE120DBEFFF831F0500742C19F77F00A000FFFB023F7C084F9F1C071F1EFF910073";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "ABFF831F07007C2C1B8FFFC04000FFDB022F7C094FDFFC0746079F2140618483831F070074AC1F87F980A000FFDB222F7C0B5F85CC074A01E3E108300E01831F070074AC13D0F100A000FFDB227F7C0A7EC684076481DAA0D9B401C7C31F078075EC1FF7FE81C000FFDB527F7C0A3BC60707400000C0A0E40000830F078075EC1B800081C000FFDB7A7F7C0878C6050740C0000CE10B6000031F078075EC1F4800028000FFFB7217EC03FACD05C043C20005C14D8C60190F038035EC1F4001040000FFFFF91FCD0BF4CA05E140280011413DEE00330F0200F5EC1580C0880000FFE7EC7F8C1BF9F2050700A047F60592B800028F020017EC0906E1BA8000FFF7";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "7EFFF34A79F07506809F007C007FB643F9BA0200B3EC0F3003650000FFF03FFFFD776F9809BE88E2E0FA8010DF01A81AF00013FC17EFFFF10000FFF9822E9B4C2030000218F5819401482105E1164B00000C157E33200000FFFE388738ADFFE801F198E99D30010833F86081B80037F8353BBB800000FFFFFFCE3FF0C30800C210FBFFC603B80007F4EC000000003F47FC600000FFFFFFFF3FF863008600013800860590008FF94F80000300174001E00000FFFC38FF3FE00000000001700000093471806BCD000000061F0000400000FFFC18FFBF400000000000FA60080F8000731739800000020F4000040000FFFFFFFFBF8001C00000007800000FAC001C";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "59C5800000000F6000000000FFFFFFFFBFFFFFFFFFFFFFFFFFFFB4DFDEFFF7057FFFFFFFFF6000000000FFFFFFFFBFFFFFFFFFFFFEFFFFF7BF3FFDB713FBFFFFFFFFFF6000000000FFFFFFFFBFFFFFFFFFFFFCF77A7C5BEC5ED69ED47FFFFFFFFF6000000000FFFFFFFFBFFF8E3FF8FFFDFA257F5BCC7E0CB3D1FFFFFFFFFF6000000000FFFFFFFFBF83FFFFFFF87FE0B42A2FC8AA8AFDD2800000007F6000000000FFFFFFFFBF70000000007FDA3C9EE49DB259FE80800000001F6000000000FFFFFFFFBFFCF1FF00FC3EF3B3D7A025FC90CA11800000004F6000000000FFFFFFFFBE40C00F000020FBF29259C86F27ED71000000005F6000000000FFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "BFC0C00000019DBC464587CEEC5FE04E000000019F6000000000FFFFFFFF3FC00000000031A6AFEAFA4FD4AF37C0080000001F6000000000FFFFFFFF3FC00000000F62F0FC4CA444F84E2160000000001F6000000000FFFFFFFF3FC00010000C5633AED13E43790FDCC0000000001F6000000000FFFFFFF73FC00038000595FF8BE78B1BFC92F8C0000000001F6000000000FFFFFFF23FC000000001C06925E3BDE2DD0A6402020000001F6000000000F801FF833FC0008000C0DEC32EC52327DE06A402422000001F6000000000F801FF823FC001800000ADEE54CACDEB049BE00600E000001F6000000000F801FF803FC001000083F59C053AD237C10BA800";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "0EE000001F6000000000F801FF803FC00038588146FDF1A4B125032838000E4000001F6000000000F801FF803FC000D87F2AE0F709090C9818E5A2004C6000001F6000000000F801FF003FC00340012000788018BF80191D480049A020019F6000000000F801FF003FC0015C02B800F8000000006255090006A0E0019F6000000000F801FF003FC0000065C000F80000000079961000022000019F6000000000F801FE003FC0017E96C000F8000000005FAD2000022000019F6000000000F801F0003FC00000162000F8000000004D422000022000019F6000000000F80000003FC00001EE1000F8000000020E2AD8005A6010019F600000000007FE00003FC0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "0003970000F800000000FCB06100F05FF8CF9F67FFFFFFFF07FC00003FC000248C0000F800000005695A60004FBFC4C79F67FFFFFFFF07FC00003FC0002A310000F800000003303BE000EF7FE2C79F67FFFFFFFF07FC00003FC0000BF00000F800000002A66AE10080000EC79F67FFFFFFFF07FC00003FC0001CF00000F80000000335EBE100F03F0EC79F67FFFFFFFF07F800003FC0001C200000F8000000622E3BA40148DF96CF9F67FFFFFFFF07F800003FC0001A400000F800000060B257200338E684CF9F67FFFFFFFF07FC00003FC000F2A00000F800000060DB85200619270C7F9F67FFFFFFFF07FC00003FC00044800000F800000039E207200FC822";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N48
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a54~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a38~portadataout  & ( ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a22~portadataout )))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a54~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a38~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((\imageRAM_rtl_0|auto_generated|ram_block1a6~portadataout )) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [1]))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a22~portadataout )))) ) ) ) # ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a54~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a38~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a6~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((\imageRAM_rtl_0|auto_generated|ram_block1a22~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a54~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a38~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a6~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a22~portadataout ))))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_last_address = 4095;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_b_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .port_b_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .mem_init2 = "55555555555000000030003FFFFFFFFC000000003000000000003F3FFCFFFFC3F0FFFFC00000000000000000000000055555555555555555000000005555555555500000000003FFFEFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFF3FFF00FFF00000001555555555555555500000000555555555550000000000FFFFAAAAAABFFFFFFFFFFFFFFFFFFFFFEFAAFFEABFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF3F0005555555555555500000000555555555000000000000FFAAA955555AAAAAAA556AAAAAAAAA95555555556AAA55AAAAAAAAAEFFFFAAFFAAAFFFFFBFFC01555555555555400000000555555554000000000FF3FEA5AAAAAAA";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .mem_init1 = "AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFC00555555555555400000000555555555000000000FFFFA594FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFBFAA86FC0155555555555400000000055555555400000000003EA58B3FFAAAFFFFFFFFFFFFFFBFFFFFFEAAAAAAABFEAAAAAAAAAFFFFFFFFFFFFFFFFFAAAABD4CF055555555555400000000055555555000000000003A55D9559555555555555555555555955555555555555555555555AAAAAAAAAAA95AAA5555556DF15555555555540000000005555550000000000000FA548A51596AAAAAAAAAAAAAA95AAAAAAAAAAAAAAAAA9";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a150 .mem_init0 = "5A5AAA9AAAAAAAAAAAAAAAAAAAAAAA690CC4555555555000000000005555500000000000003EA5D65DE056AAAAAA95569555555556AA555555559566565AAAA55556AA5556AA55AA5AAAA9AA99F0555555555000000000005555500000000000003A97699EF77599AAAA5556955555555AAAAAAAAAA96A96AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA58005555555500000000000555550000000000000FA65697FFFEA6AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA58105555554000000000000555550000000000000FA4D9FFFFFFDD6AAAAAAAAAAAAAAAAAAAAAAAAAAA9AAAAAA6AAAAAAAAAAAAAAAAAAAAAAAAAAAAA";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .mem_init3 = "783FFC000000FF0000000DA1FFF3000000000000040008000000000000005A3FE0000000FE00000019D650F600000000001C85FD8C00000000000000169FC0000000FC0000001B9E7B9F00000000002FC7010400000000000000000F80000000F00000001FB64CFF100000000012657F1700000000000000000F80000000F000000016EFBB7D00000000000215EED500000000000000038000000000F00000001A7EF8DD90000000008B4BD83300000000000000030000000000F0000000194DFCDF8000000000025990B100000000000000020000000000F0000000199846D6800000000091A412AF40000000000000032000000000F000000016EEA2C78000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .mem_init2 = "000000776B167760000000800000072000000000F000000016EBECEE8000000000786B16BF40000000000000021000000000F000000011FE45958000000000DD2C111340000000000000029000000000F0000000194E53FCA000000000ABA6108B40000000000000030800000000F000000018BC7EFD00000000010676179340000000000000029800000000F0000000186DBF4F0000000000F04C103F20000000000000020E00000000F00000000FBFD11F0000000001E63C149920000000000000039E00000000F00000000FBDAAED0000000000C30D067F00000000000000D40E00000000F00000000DEF807E00000000000000480040100000000000F60E";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .mem_init1 = "00000000F000000005C9FFEC20000000000000000000180000000000080E00000000F00000000126FFF8000000000000000000000000000080071F1F8040100CF000000001B3BF1200000000000380080F81800C0003E00F907F8040100CF800000001BED3EC381F0000000200000F0100080003C004F87F8040100CF800000003FE618200000000000000000000000000000001F47F8040100CF800000000E9E00000000000000000000000000000000007A07F8040100CF8000000003E977C00007C1117F3FE97803E170428703FE300FFCC301808F8000000003FD0000000000000000000000000000000000E01FFCFFFFFFFF8000000001F800000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a134 .mem_init0 = "00000000000000000000000003FFEFFFFFFFF800000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC127FFFFFFFFFFF80000000000F04FFFFFFFE01FFC05E0E80B4200F8140001CBFFFFFFFFFFF80000000000000000000000000000000000000000000003DFFFFFFFFFFFF800000000000000000003C00000FFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF800000000820000000003C0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000019FF00004000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000007FFB0000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFF9E00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N39
cyclonev_lcell_comb \imageRAM~12 (
// Equation(s):
// \imageRAM~12_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a134~portadataout  & ( (\imageRAM~1_combout  & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # (\imageRAM_rtl_0|auto_generated|ram_block1a150~portadataout ))) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a134~portadataout  & ( (\imageRAM~1_combout  & (\imageRAM_rtl_0|auto_generated|ram_block1a150~portadataout  & \imageRAM_rtl_0|auto_generated|address_reg_a [0])) ) )

	.dataa(!\imageRAM~1_combout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a150~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a134~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~12 .extended_lut = "off";
defparam \imageRAM~12 .lut_mask = 64'h0101010151515151;
defparam \imageRAM~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .mem_init3 = "FE7004BFFF7BFFFFACABFFFBF7FFFFFFFFFFE31FFFFFFFFFFFFFFFFFDFFFFE01EDBFFF7BFFF4EF12FFFBF7FFFFFFFFFFE31FFFFFFFFFFFFFFFFFDFFFFFB9FE7FFF7BFFF69F92FFFBF7FFFFFFFFFFF31FFFFFFFFFFFFFFFFFDFFFFEB7C6DFFF7BFFE65FD87FFBF7FFFFFFFFFFF33FFFFFFFFFFFFFFFFFDFFFFC9FFE9FFF79FFF2DFEF7FFBFFFFFFFFFFFFF31FFFFFFFFFFFFFFFFFDFFFFD2EE69FFF79FFF75FEEFFFBFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFDFBFFD5B5A5FFF79FFFB9FED7FFBFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFDFFFFE7AC11FFF79FFFABF6F7FFBFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFDFFFFF96CEAFFF79FFF69F167FFBFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .mem_init2 = "FFFFEF0FFFFFFFFFFFFFFFFFDFFFFE88DC777F7BFFFD4F347FFBFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFDFFFFF9AA67F7F7BFFF858217FFBFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFDFFFFED401FF7F7BFFF0B0407FFBFFFFFFFFFFFFE31FFFFFFFFFFFFFFFFFDFFFFEEB4C7FFF7BFFF1C76D7FFBFFFFFFFFFFFFF31FFFFFFFFFFFFFFFFFDFFFFE5E937FFF7BFFFDB11877FBFFFFFFFFFFFFF31FFFFFFFFFFFFFFFFFDFFFFE2DD27FFF7BFFFFB7987FFBFFFFFFFFFFFFF31FFFFFFFFFFFFFFFFFDFFFFEC9FDBFFF7BFFFFE4A1BFFBFFFFFFFFFFFFF31BFFFFFFFFFFFFFFFFDFFFFE5FE1DFFF7BFFFFC9E53FE3FFFFFFFFFFFFFB1BFFFFFFFFFFFFFFFFDFFFFECB";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .mem_init1 = "F9F7FF7BFFFFFE8513E3FFFFFFFFFFFFEF0BFFFFFFFFFFFFFFFFDFFFFECBFBFFFF7BFFFFFC8B13E3FFFFFFFFFFFFEF0BFFFFFFFFFFFFFFFFDFFFFEDB65BFFF7BFFFFFDE33FC3FFFFFFFFFFFFF31BFFFFFFFFFFFFFFFFDFFFFEDDE5BFFF7BFFFFFB3CFFC3FFFFFFFFFFFFF31BFFFFFFFFFFFFFFFFDFFFFE8A3DBFFF7BFFFFC05FFFC3FFFFFFFFFFFFF31BFFFFFFFFFFFFFFFFDFFFFF28DBFFFF7BFFF9A4A4FFCBFEFFFFFFFFFFF30BFFFFFFFFFFFFFFFFDFFFFF674D7FFF7BFFFF9900FFFBFCFFFFFFFFFFF31BFFFFFFFFFFFFFFFFDFFFFFB84EFFFF7BFFF6EEF0FFFBFCFFFFFFFFFFF30FFFFFFFFFFFFFFFFFDFFFFFDEE7FFFF7BFFE6CC30FFFBFCFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a86 .mem_init0 = "F30BFFFFFFFFFFFFFFFFDFFFFEADF5FFFF7BFFE79070FFCBFC0FFFFFFFFFFF09FFFFFFFFFFFFFFFFDDFFFFB201FFFF7B7E4E61FCF983F8000003FC00FF09FFFFFFFFFFFFFFFFDDFFFFFC0A7E7EFB7002463CF807F8000001F000FF08FFFFFFFFFFFFFFFFDDFFFFFFEFFE67797060FE78E183F80000FBF0007F043FFFFFFFFFFFFFFFDDFFFFFFFFF7E3791F11FFF9E083F801C18830007F061DBBFFFFFFFFFFFFCFFFFFFFFE7FFF7B1E0FCFFFFC07F8019C80309E1F9D8D83FFFFFFFFFFF7DEE79FFFFF7FFF7BF40FCFFE3C03F9031F0821DE5F0FC1000000FFFFFFF9FEFF8FFFFFBFFF7A2801F9FC0C0AF90B06630F0EFF1038060000FFFFFB5E2FFF7BFFAF2F";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .mem_init3 = "3FBC3C8078F0CFF9E10F2B0A0E006FD82E3C0000FFFFEFFFB7F400FFF80F19B7FE8178E723030E8E33FD6E207EFFFB9E0200FFFF7FFFEDF3FF3FF7F90CFFFFE31FE7FFFFF98C7FFFC07859FFFF400000FFFF3FD878B826FFF6F2BE7FBC2FFFF7FEFCFF997FE33CFF9FF399400000FFFEB72DD9391F53D5BBC9FC7FB3FFEFE3FF35FAEEF721FFEFDFBB100030FFFE7E20136FB717CDFCBFEF105EFE3F69FFEF7BF90070CFDFB000C1047FFFFCF280018D406FEC8243DC001CFF3E1000036BE24C3A7FFCC01004CCFFFFFDF600005FA057FC824FD030153B79BCE0033FF88C02FEBF80018904FFFFFBCA0200CF23667C0C7F6038041F7D77FE036DD000619F7E40";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .mem_init2 = "110601FFFFF9D000000700E3FC0D6E00201C7E728FFC037FA800000FF800180101FFFFF7C0401027C013FC8F7E002828BF759620013FC00400F8F8003001337FFFF3804DC01F70161C039F802E10EEE157F8012F401F0361D803DC015270FFF7E05C1611DC3CF4817E00CA81ECDA342703CF81C050EDF81ECF003230FFFBC0207A7FE001B4014E0147D073CE24070B3E03A0D00DF0040E00A830FFFB006DCBDDF60374014D01C6941CD055A3036C9F4610239035E0403800FFFBD99CDF99F523B4010D00FC1C3CE145C3024CBB4C7803C058004A6000FFFB5F7FF689F980F4036D0546D83E80F017020D39847813A14001B8D000FFFECDFF7ECD7C017C076F05";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .mem_init1 = "83C92690C817020D3084740BA15000F0D800FFFB09BFBE4973C0D4077D0BC0B0BED0E817020F32007433E09400F6E000FFFF0BBFDA8931C0AC07690E81F03AF0A817021F33007435E000001E2000FFFF02FFD82923404C07790A8068BAD0B817021F3D003C2FE04000704000FFFB427FDC0131E04405790E8038BAD0E807020F35803C0CF02000391000FFFB42FFDC017E102505790E0038BAD0A807020F1580342FE04000020000FFFB43FFDC017FF427456D0E8438BAD2A807001F1500346DE04000000000FFFB59FFDC01718819416D0EFC38BAD2E807201F0500346BA06800000000FFFB597FF80160780B416D0EFC38BAD2E807221F0500756A502A0000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a70 .mem_init0 = "0000FFFF317FF801604C0B05F80EF63C3AD0E807200F15007C2E303E00040000FFFF327FD801637E0003780EF62C3AD0A807620F15003C2C300A00000000FFFF327FD80163F20003780EF62C3AD0A807620F15003C2C382AA2000000FFFF3A7FD80971FD0003780EF62C3AD0A807620F15003C2A342F02800000FFFF3A7FD80970FC8003780EFE3C3AD0A807620F05003C2A28037C000000FFFF3A7FD80970FD0003780EFE3C3AD0A807620F05807C2C06018E000000FFFF3A7FD80978FBC001780E3E3C3AD2A807620F07807C2C1401E3000000FFFF3A7FD80978854001F80E3E2C3AD2A807620F07807C2C108008C00000FFFF3A7FDC097A0BE041F80E362C";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFF84040FFFFFC00000000000007E000040807102BFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFED7FFFFFFFFFFDFFFFFFFFD7FFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFEE3FFFFFFFFFFDFFFFFFFFBEFCFFFCEFF40FE3F1FF3F7FFFFFFFFFFFFFFFFF1FFFFFFFFFFDFFFFFFFF7FC00000000007C000000000007F00000000003FBFFFFFFFFFF03FFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .mem_init1 = "F3FA0800DF03DEFE003800000079A3FFFF83C0FE7FFFFFFFFFFF01FFFFFDFBEC00000000007A00000000027BF03C1E0200FCBDFFFFFFFFFF01FFFFFCEFC880020F07867CD878040F87F9F7FFFFFFFFFFFFFFFFFFFFFF00FFFFFCF7BFFE012FFFEE7BFFFFFFFFFFFBFFFFFFFFFFFFDE7FFFFFFFFF00FFFFFCD7DFFFFFFFFFFF7BFFFFFFFFFFFBFFFFFFFFFFFFBE7FFFFFFFFFDFFFFFFFDFBFFFFFFFFFFF73FFFFFFFFFFFBFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFDF7FFFFFFFFFFF73FFFFFFFFFFFBF7FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFDF5FFFFFFFFFFF73FFFFFFFFFFFBF7FFFFFFFFFFEF3FFFFFFFFFFFFFFFFFDF9FFFFFFFFFFF7BFFFFFFFFFFFBF7FF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a102 .mem_init0 = "FFFFFFFFEF3FFFFFFFFFFFFFFFFFDFBFFFFFFFFFFF7BFFFFFFFFFFFBF7FFFFFFFFFFEF3FFFFFFFFFFFFFFFFFDFBFFFFFFFFFFF7BFFFFF07FFFFBFFFFFFFFFFFFEF3FFFFFFFFFFFFFFFFFDFBFFFF88FFFFF7BFFFFCE0FFFFBFFFFFFFFFFFFEF3FFFFFFFFFFFFFFFFFDFBFFFF81EFFFF7BFFFF46DFFFFBF7FFFFFFFFFFEF3FFFFFFFFFFFFFFFFFDFBFFFD66BFFFF7BFFFEBFA7FFFBF7FFFFFFFFFFEF3FFFFFFFFFFFFFFFFFDFBFFFFD0AFFFF7BFFFD2703FFFBF7FFFFFFFFFFC73FFFFFFFFFFFFFFFFFDFBFFFD1667FFF7BFFF7D683FFFBF7FFFFFFFFFFC73FFFFFFFFFFFFFFFFFDFFFFF0412FFFF7BFFFAE891FFFBF7FFFFFFFFFFE31FFFFFFFFFFFFFFFFFDFFF";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .mem_init3 = "FFFFFC0000000FFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FFFFC00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000007FFFFE00000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000F0FFFFFE00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000F0FFFFFFF0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000DFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFF800E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00E00007FFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00E00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8070003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8021FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .mem_init1 = "FFFFFFFFFFFFFFFFDE0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a118 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N24
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a118~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a86~portadataout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a118~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a86~portadataout  & 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a118~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a70~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a102~portadataout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a118~portadataout  & ( 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a70~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a102~portadataout ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .lut_mask = 64'h303F303F50505F5F;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N54
cyclonev_lcell_comb \imageRAM~13 (
// Equation(s):
// \imageRAM~13_combout  = ( \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & \imageRAM~12_combout ) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & \imageRAM~12_combout ) ) ) ) # ( 
// \imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & (((\imageRAM_rtl_0|auto_generated|address_reg_a [2]) # (\imageRAM~12_combout )) # 
// (\imageRAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & 
// (((\imageRAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout  & !\imageRAM_rtl_0|auto_generated|address_reg_a [2])) # (\imageRAM~12_combout ))) ) ) )

	.dataa(!\imageRAM~0DUPLICATE_q ),
	.datab(!\imageRAM_rtl_0|auto_generated|mux2|l2_w6_n0_mux_dataout~0_combout ),
	.datac(!\imageRAM~12_combout ),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\imageRAM_rtl_0|auto_generated|mux2|l2_w6_n1_mux_dataout~0_combout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~13 .extended_lut = "off";
defparam \imageRAM~13 .lut_mask = 64'h1505155505050505;
defparam \imageRAM~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y9_N56
dffeas \pixelData[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~13_combout ),
	.asdata(\pixelData~7_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[6] .is_wysiwyg = "true";
defparam \pixelData[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y9_N17
dffeas \Display|pixelDataTemp[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[6] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N44
dffeas \Display|displayData[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector28~0_combout ),
	.asdata(\Display|pixelDataTemp [6]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Display|stateMachine.WRITE_STATE~q ),
	.ena(\Display|displayData[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[6] .is_wysiwyg = "true";
defparam \Display|displayData[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y10_N40
dffeas \xAddr[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\xCounter|countValue [7]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(xAddr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \xAddr[7] .is_wysiwyg = "true";
defparam \xAddr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N25
dffeas \Display|xAddrTemp[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(xAddr[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|xAddrTemp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|xAddrTemp[7] .is_wysiwyg = "true";
defparam \Display|xAddrTemp[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y10_N12
cyclonev_lcell_comb \Display|initDataRom|ROM~0 (
// Equation(s):
// \Display|initDataRom|ROM~0_combout  = ( \Display|initDataRomAddr [1] & ( \Display|initDataRomAddr[4]~DUPLICATE_q  & ( (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [5] & (!\Display|initDataRomAddr [0] $ (!\Display|initDataRomAddr [3])))) ) ) 
// ) # ( !\Display|initDataRomAddr [1] & ( \Display|initDataRomAddr[4]~DUPLICATE_q  & ( (!\Display|initDataRomAddr [0] & ((!\Display|initDataRomAddr [3] & ((\Display|initDataRomAddr [5]))) # (\Display|initDataRomAddr [3] & (\Display|initDataRomAddr [2])))) # 
// (\Display|initDataRomAddr [0] & (!\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [5]))) ) ) ) # ( \Display|initDataRomAddr [1] & ( !\Display|initDataRomAddr[4]~DUPLICATE_q  & ( (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [5] $ 
// (((!\Display|initDataRomAddr [2] & \Display|initDataRomAddr [0]))))) # (\Display|initDataRomAddr [3] & (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [0]))) ) ) ) # ( !\Display|initDataRomAddr [1] & ( !\Display|initDataRomAddr[4]~DUPLICATE_q  
// & ( (!\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [0] $ (((\Display|initDataRomAddr [5] & \Display|initDataRomAddr [3]))))) # (\Display|initDataRomAddr [2] & ((!\Display|initDataRomAddr [0]) # ((!\Display|initDataRomAddr [5] & 
// \Display|initDataRomAddr [3])))) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [0]),
	.datac(!\Display|initDataRomAddr [5]),
	.datad(!\Display|initDataRomAddr [3]),
	.datae(!\Display|initDataRomAddr [1]),
	.dataf(!\Display|initDataRomAddr[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~0 .extended_lut = "off";
defparam \Display|initDataRom|ROM~0 .lut_mask = 64'hCCD6D2442C641040;
defparam \Display|initDataRom|ROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y10_N12
cyclonev_lcell_comb \Display|initDataRom|ROM~1 (
// Equation(s):
// \Display|initDataRom|ROM~1_combout  = ( !\Display|initDataRomAddr [4] & ( \Display|initDataRomAddr [5] & ( (!\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [1] & !\Display|initDataRomAddr [0]))) ) ) ) # ( 
// \Display|initDataRomAddr [4] & ( !\Display|initDataRomAddr [5] & ( (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [3] & (!\Display|initDataRomAddr [1] $ (\Display|initDataRomAddr [0])))) ) ) ) # ( !\Display|initDataRomAddr [4] & ( 
// !\Display|initDataRomAddr [5] & ( (\Display|initDataRomAddr [2] & (!\Display|initDataRomAddr [1] & !\Display|initDataRomAddr [0])) ) ) )

	.dataa(!\Display|initDataRomAddr [2]),
	.datab(!\Display|initDataRomAddr [3]),
	.datac(!\Display|initDataRomAddr [1]),
	.datad(!\Display|initDataRomAddr [0]),
	.datae(!\Display|initDataRomAddr [4]),
	.dataf(!\Display|initDataRomAddr [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~1 .extended_lut = "off";
defparam \Display|initDataRom|ROM~1 .lut_mask = 64'h5000400480000000;
defparam \Display|initDataRom|ROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N24
cyclonev_lcell_comb \Display|initDataRom|ROM~2 (
// Equation(s):
// \Display|initDataRom|ROM~2_combout  = ( \Display|initDataRom|ROM~1_combout  & ( (\Display|initDataRom|ROM~0_combout ) # (\Display|initDataRomAddr[6]~DUPLICATE_q ) ) ) # ( !\Display|initDataRom|ROM~1_combout  & ( (!\Display|initDataRomAddr[6]~DUPLICATE_q  
// & \Display|initDataRom|ROM~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|initDataRomAddr[6]~DUPLICATE_q ),
	.datad(!\Display|initDataRom|ROM~0_combout ),
	.datae(gnd),
	.dataf(!\Display|initDataRom|ROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|initDataRom|ROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|initDataRom|ROM~2 .extended_lut = "off";
defparam \Display|initDataRom|ROM~2 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Display|initDataRom|ROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y10_N25
dffeas \Display|initDataRom|initData[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|initDataRom|ROM~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|initDataRom|initData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|initDataRom|initData[7] .is_wysiwyg = "true";
defparam \Display|initDataRom|initData[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y11_N40
dffeas \yAddr[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\yCounter|countValue [7]),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(yAddr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \yAddr[7] .is_wysiwyg = "true";
defparam \yAddr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y11_N6
cyclonev_lcell_comb \Display|yAddrTemp[7]~feeder (
// Equation(s):
// \Display|yAddrTemp[7]~feeder_combout  = yAddr[7]

	.dataa(gnd),
	.datab(!yAddr[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|yAddrTemp[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|yAddrTemp[7]~feeder .extended_lut = "off";
defparam \Display|yAddrTemp[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \Display|yAddrTemp[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y11_N7
dffeas \Display|yAddrTemp[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|yAddrTemp[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|yAddrTemp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|yAddrTemp[7] .is_wysiwyg = "true";
defparam \Display|yAddrTemp[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y10_N48
cyclonev_lcell_comb \Display|Selector27~0 (
// Equation(s):
// \Display|Selector27~0_combout  = ( \Display|yAddrTemp [7] & ( \Display|displayData[5]~0_combout  & ( (\Display|xAddrTemp [7] & \Display|stateMachine.XHADDR_STATE~q ) ) ) ) # ( !\Display|yAddrTemp [7] & ( \Display|displayData[5]~0_combout  & ( 
// (\Display|xAddrTemp [7] & \Display|stateMachine.XHADDR_STATE~q ) ) ) ) # ( \Display|yAddrTemp [7] & ( !\Display|displayData[5]~0_combout  & ( (!\Display|stateMachine.XHADDR_STATE~q  & (((\Display|stateMachine.YHADDR_STATE~q ) # 
// (\Display|initDataRom|initData [7])))) # (\Display|stateMachine.XHADDR_STATE~q  & (\Display|xAddrTemp [7])) ) ) ) # ( !\Display|yAddrTemp [7] & ( !\Display|displayData[5]~0_combout  & ( (!\Display|stateMachine.XHADDR_STATE~q  & 
// (((\Display|initDataRom|initData [7] & !\Display|stateMachine.YHADDR_STATE~q )))) # (\Display|stateMachine.XHADDR_STATE~q  & (\Display|xAddrTemp [7])) ) ) )

	.dataa(!\Display|xAddrTemp [7]),
	.datab(!\Display|initDataRom|initData [7]),
	.datac(!\Display|stateMachine.XHADDR_STATE~q ),
	.datad(!\Display|stateMachine.YHADDR_STATE~q ),
	.datae(!\Display|yAddrTemp [7]),
	.dataf(!\Display|displayData[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|Selector27~0 .extended_lut = "off";
defparam \Display|Selector27~0 .lut_mask = 64'h350535F505050505;
defparam \Display|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .mem_init3 = "0109DA4000FA00000B140001E00000000000132000000000000000000F0001A6128000FA000B70AD0001E00000000000132000000000000000000F0001DC018000FA000960490001E00000000000132000000000000000000F0001C8096000FA000DA0138001E00000000000130000000000000000000F0003700D6000F8000DE0008001E00000000000132000000000000000000F0003D0096000F8000860020001E00000000000132000000000000000000F00023C05A000F8000CE0038001E00000000000132000000000000000000F000124162000F8000920338001E000000000001F3000000000000000000F00006D285000F8000D206A8001E0000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .mem_init2 = "00001F3000000000000000000F000034900880FA0006D0E88001E00000000000132000000000000000000F000025DB8080FA0006AF9A8001E00000000000132000000000000000000F00011BF90080FA000F46B98001E00000000000132000000000000000000F0001049F8000FA000E30938001E00000000000132000000000000000000F0001C9ED8000FA00024E678801E00000000000132000000000000000000F0001910C0000FA000060C18001E00000000000132000000000000000000F0001FE0AC000FA00003D924001E00000000000132400000000000000000F00012816A000FA0000331AC019E000000000001B2400000000000000000F0001BC";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .mem_init1 = "0E8800FA000001E2EC19E000000000001F3400000000000000000F0001BC0C8000FA000003E4EC19E000000000001F3400000000000000000F0001A49AC000FA00000444C039E00000000000132400000000000000000F000122124000FA000008DB0039E00000000000132400000000000000000F000137EA4000FA000039800039E00000000000132400000000000000000F0000D5F40000FA00067B1B0031E10000000000133400000000000000000F0000D9788000FA0000467F0001E30000000000132400000000000000000F000057B10000FA0009D04F0001E30000000000133000000000000000000F000021180000FA001933CF0001E30000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a87 .mem_init0 = "133400000000000000000F000159F80000FA0019C58F0031E3F0000000001F3600000000000000000F00004DD80000FA81B186030679E7FFFFFC03FF1F3600000000000000000F000003F18181FA8FFDF9C307F9E7FFFFFE0FFF1F3700000000000000000F000000100198F88F9F01871E79E7FFFF040FFF9F3BC0000000000000000F00000000081CF8E0EE00061F79E7FE3E77CFFF9F39E2440000000000000F000000018000FAE1F0300003F9E7FE637FCF61FF22727C0000000000000E186000008000FA0BF03001C3F9E6FCE0F7DE21BF303EFFFFFF000000060E007000004000F82FFE0603F3F0E6F4F9FCF0F11F303FF9FFFF000006DF5F0802005008";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .mem_init3 = "C0A1C6FF870FC00216F0D90CF1FF9E07CBC3FFFF000015FF1703FD0017F4E6FFFFBE871A9FFCF171E7FE31DF997FFCE1FDFF0000BFFFE10BFFC01FFAF3FFFFFCE019FFFFFC739FFFCF87BFFFFF7FFFFF00009FF05E03FF001FFF41FE1C380017FFFFFD67FFA27F0067F091FFFFFF00017F72300260201E4507FF8028002FFE00C906FD88CA001FB845DFFFCF0000FE9FE7938020040107F8FF9F01BF60000285F27F85303F4FFF26FB800002F27FFF8F3FAFF57C4BE3FFE2FF3FCFFFFC69F5B3E47F7D3FEFFB33000003F1FFFFDE1FB7F57C4FAFCFEB3F3F431FFC33E773FC7EFE7FFE75FB000005C5FDFF0F7C97F5F06F9FC7FB3F7E8801FC7B8FFF9EDE71BF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .mem_init2 = "EEFBFE000003CFFFFFB71F1BF5F06FBFDFE3BF7D7003FC7F57FFFF0EF7FFE7FCFE00000FBFBFEFD7DFE3F5707FFFDFD73EEA69DFFC2FBFFBFF09FFFFCFFE4C80000BDFB23FF89FE3E5FDFE7FD1EF30E6A807FCC73FE0FC9CE7FC03FE2D8F000BDF8B49EC3BC51D7EADFF2F7E12F5C2D9FD0E7E2EAF19F7E35CFF6DCF000FBF87F5800FFB5DFE9EFE990F8ED1CDF6F5CF7C1FAFDBEFF9FB7F17CF000FBF521C2E0DFF9DFE9EFF79CBF9EF8E56FD9D60F94FDFAFD61D3FD7FF000EA6A3306200FD5DFE9EFE83E3C9EEBA36FCBD45F397E7BFBFFFF59FFF000F20401576067F5DFCB8FAB977DBCF1FE6FCFEC6FBF7FFDEBFFFC72FFF000FB2409532877E95F8BEF9";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .mem_init1 = "7C66DBAF57E6FCFCCCFBE3F7DE9FFEAF0FFF000EF7C05DB28C3F7DF8AAF73F674BCF17E6FCFECFFFEBC7DF5BFF290FFF000FF4401D72CF3F25F8BAF57E67CFEF57E6FCFECDFFF3C7DF9FFFECBFFF000FFD001BD2DD7F85F8AAF17F774FCF47E6FCFEC3FFBBD5DFDFFFFBFFFF000FBD801FF2CE9FADFAAAF17F674FCF17F6FCFEC97FB3F5CFFFFFFEEFFF000FBD001FF281EFCCFAAAF1FF674FCF57F6FCFEE97FB3D6DF9FFFFDFFFF000FBD001FF2800FDEBABAF17B674FCD57F6FCFEE9FFB397DF9FFFFFFFFF000FA7001FF28E77ECBEBAF103674FCD17F6DCFEF9FFB394DFAFFFFFFFFF000FA7801BF29F9FF0BEBAF103674FCD17F6DCFEF9FFF295CFDDFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a71 .mem_init0 = "FFFF000FCF801BF29FB3F4FAABF10963CFCF17F6DCFEE9FFF3D5CFD7FFFBFFFF000FCD801BF29C91FFFCABF10973CFCF57F69CFEE9FFB3D7AFFCFFFFFFFF000FCD801BF29C09FFFCABF10973CFCF57F69CFEE9FFB3D787D5BDFFFFFF000FC5801BF28E0CFFFCABF10973CFCF57F69CFEE9FFB3D5D3DBCD7FFFFF000FC5801BF28F017FFCABF10163CFCF57F69CFEF9FFB3D5EBFC3FFFFFFF000FC5801BF28F007FFCABF10163CFCF57F69CFEF97FF3D7E1FE7FFFFFFF000FC5801BF287043FFEABF1C163CFCD57F69CFEFB7FF3D7F1FE067FFFFF000FC5801BF2877B3FFEABF1C173CFCD57F69CFEFB7FF3D7F47FF1FFFFFF000FC5801FF285FB1FBEABF1C973";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000008040FFFFFC00000000000007E00004080710180000000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000000000000000000000BFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFD0000000000000000000017FFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFE800000000000000000002FFCFFFCEFF40FE3F1FF3F7FFFFFFFFFFFFFFFFF400000000000000000005FC00000000007C000000000007F00000000003FA000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .mem_init1 = "07F9FFFFFFFFFF7DFFFFFFFFFFFDEFFFFFFFFFFC7C0000000000000000000BE40000000000FA000000000001E000000000013D00000000000000000007D80000000000FE000000000001E00000000000BE00000000000000000017A00000000000FA000000000001E000000000005E00000000000000000017800000000000FA000000000001E000000000001E8000000000000000000FC00000000000FA000000000001E000000000002F0000000000000000000F400000000000FA000000000001E000000000000F0000000000000000000F400000000000FA000000000001E000000000001F0000000000000000000F000000000000FA000000000001E000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a103 .mem_init0 = "000000001F0000000000000000000F000000000000FA000000000001E000000000001F0000000000000000000F000000000000FA00000F800001E000000000001F0000000000000000000F000007700000FA00003EC00001E000000000001F0000000000000000000F000006A00000FA000086C00001E000000000001F0000000000000000000F000034100000FA000180680001E000000000001F0000000000000000000F000002F70000FA000398F40001E00000000000170000000000000000000F00000C988000FA00012F640001E00000000000170000000000000000000F0000588C8000FA00070EEA0001E00000000000132000000000000000000F00";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N48
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a103~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a87~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a119~portadataout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a103~portadataout  & ( 
// \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a87~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a119~portadataout ))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a103~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a71~portadataout ) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a103~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a71~portadataout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a119~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .lut_mask = 64'h00AA55FF27272727;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .mem_init3 = "840000000000000000000E1BD2F4FFFFFFFFFFFFFBFFF7FFFFFFFFFFFFFFA60000000000000000001EE38D79FFFFFFFFFFE37A0273FFFFFFFFFFFFFFE88000000000000000001C7F003AFFFFFFFFFFD9BB82FFFFFFFFFFFFFFFFFE000000000000000000184FFF9CEFFFFFFFFFD49A00E8FFFFFFFFFFFFFFFE000000000000000000188DBD6EFFFFFFFFFFC480842AFFFFFFFFFFFFFFFC8000000000000000001DAC758D6FFFFFFFFF4DB06CC8FFFFFFFFFFFFFFFD8000000000000000001E2E65AD7FFFFFFFFFC4C56C0AFFFFFFFFFFFFFFFD0000000000000000001E4CC7FE7FFFFFFFFF56E5EC7CBFFFFFFFFFFFFFFC200000000000000000181BC7FF7FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .mem_init2 = "FFFFFF9886EC549FFFFFFF7FFFFFF8200000000000000000181EDDD77FFFFFFFFFBF34EDD0BFFFFFFFFFFFFFFD0000000000000000001E2DFCFF7FFFFFFFFF06C7ECC8BFFFFFFFFFFFFFFD0000000000000000001F9CF6DC5FFFFFFFFF3A7DEC00BFFFFFFFFFFFFFFD8000000000000000001EDD3D9CFFFFFFFFFE76B1ECECBFFFFFFFFFFFFFFC8000000000000000001F0F5E3CFFFFFFFFFE2D03E83EDFFFFFFFFFFFFFFD0000000000000000000F8E0218FFFFFFFFFE58D3ED3CDFFFFFFFFFFFFFFD0000000000000000000FC7443CFFFFFFFFFF3CE2F980FFFFFFFFFFFFFF290000000000000000000D9FF3F5FFFFFFFFFFFFFFB7FFBFEFFFFFFFFFFF0800";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .mem_init1 = "000000000000000005F7FFFBDFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFF200000000000000000001F8FFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF8E500000000000000000001DD7F4DFFFFFFFFFFFC7FF7F07E7FF3FFFC1FF06000000000000000000001E13F13C7E0FFFFFFFDFFFFF0FEFFF7FFFC3FFB1800000000000000000003F19E7DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3400000000000000000000FD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E0000000000000000000003EA0000000000000000000000000000000000480000000000000000000003FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000000000000000001F800000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a135 .mem_init0 = "0000000000000000000000000000000000000000000000033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000F04FFFFFFFE01FFC05E0E80B4200F814000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N54
cyclonev_lcell_comb \imageRAM~14 (
// Equation(s):
// \imageRAM~14_combout  = ( \imageRAM~1_combout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a135~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a151 )) ) )

	.dataa(gnd),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a151 ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a135~portadataout ),
	.datae(gnd),
	.dataf(!\imageRAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~14 .extended_lut = "off";
defparam \imageRAM~14 .lut_mask = 64'h0000000003CF03CF;
defparam \imageRAM~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "0FFFFF3FFFFFFFFFF803FFFFCF3FFFE6FFFFFFF9FFFFFFFFFFF93FFFF9D91FFFFF3FFFFFFFFF0001FFFFCFBFFF93FFFFFFF9FFFFFFFFFFF93FFFF9FD3FFFFF3FFFFFFFFF0001FFFFCFFFFFBFFFFFFFF9FFFFFFFFFFF93FFFF9383FFFFF3FFFFFFFFF0001FFFFCFFFFFE3FFFFFFF9FFFFFFFFFFF93FFFF94FBFFFFF3FFFFFFFFF0001FFFFCFFFFF27FFFFFFF9FFFFFFFFFFF93FFFF954FFFFFF3FFFFFFFFF0001FFFFCFFFFF2EFFFFFFF9FFFFFFFFFFFD3FFFF9C9FFFFFF3FFFFFFFFF07FFFFFFCFFFFF2FFC7FFFF9FFFFFFFFFFF93FFFF9CDFFFFFF3FFFFFFFFF07FFFFFFCFFFFF07FE3FFFF9FFFFFFFFFFF9BFFFF9F7FFFFFF3FFFFFFFFF07FFFFFFCFFFFF9A";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "F47FFFF9FFFFFFFFFFF9BFFFF927FFFFFF3FFFFFFFFF07FFFFFFCFFFFD17EC3FFFF9FFFFFFFFFFF9FFFFF9FFFFFFFF3FFFFFFFFF07FFFFFFCFFFFFD8C0BFFFF9FFFFFFFFFFF9FFFFF9FFFFFFFF3FFFFFFFFF0FFFFFFFCFFFFFED1DFFFFF9FFFFFFFFFFF9EFFFF9B7FFFFFF3FFFFFFFFF0FFFFFFFCFFFFFFE1ABFFFF9FFFFFFFFFFF9EFFFF9EFFFFFFF3FFFFFFFFF3FFFFFFFCFFFFFF969FFFFF9FFFFFFFFFFF9EFFFFC7FFFFFFF3FFFFFFFFFFFFFFFFFCFFFFFFEF3FFFFB9FFFFFFFFFFF9EFFFFDFFFFFFFF3FFFFFFFFFFFFFFFFFCFFFFFFE0DFFFFF9FFFFFFFFFFF9EFFFFDFFFFFFFF3FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFF9FFFFFFFFFFFDEFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "FF3FFFFFFFFFFFFFFFFFCF3FFFFFFFFFFFF9FFFFFFFFFFFDEFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFF9FFFFFFFFFFFDEFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFCF7FFFFFFFFFFFF9FFFFFFFFFFFDEFFFFFFFFFFFFF3FFFFFFFFF3FFFFFFFDF3FFFFFFFFFFFF9FFFFFFFFFFFDBFFFFFFFFFFFFF3FFFFFFFFF3FFFFFFFFF1FFFFFFFFFFFF9FFFFFFFFFFFDBFFFFFFFFFFFDF3FFFFFFFFFFFFFFFFFF75FFFFFFFFFFFF9FFFFFFFFFFFDBFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFE78FFFFFFFFFFFF9FFFFFFFFFFF9FFFFFFFFFFFF9F7FFFFFFFFFFFFFFFFFE7CFFFFFFFFFFFF9FFFFFFFFFFF9FFFFFFFFFFFF7E7FFFFFFFFFFFFFFFFFFFD7FFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "FFF9FFFFFFFFFFF9EFFFFFFFFFFE9FFFFFFFFFFFFFFFFFFFF0E4FEFFFFFFFEFAFFFFFFFFFFE9E7FFFFFFFFF97CFFFFFFFFFFFFFFFFFFF9F9FFFFFFFFFF78FFFFFFFFFFFDE7FFFFFFFFF87BFFFFFFFFFFFFFFFFFFFAFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFE60000000000000000000000000000000000027FFF";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "CFCD57F6DCFEFB7FF3D7FA3F50FFFFFF000FC5801FF284FFDFBEABF1C963CFCD57F6DCFEFB7FF3D7FD07EE5FFFFF000F85801FF285F71FBEAAF1C963CFCD57F6DCFEFB7FF397FE45FFBFFFFF000F85001BF283FF1FBFBBF18873CFEF5FF6FCFEF93FF397FF4ABF2673FF000F85801BF28FDEBF9FBAF1C873CFEF7FF6FCFEF97FF397FF34FFF5FFFF000F85C01BF3CFDE5F9FAAF1E873CEEF5FE6FCFEF97FF3D7F33CB7FAFFFF000F85C01BF3CF3DEF9FABF1F873CEEF5FE6FCFEF9FFF3D7F73F0FBDFFFF000FA5801BF38FB8F71FABF1F873CEEF5FE6FCFEF9FFF3D7FF3FA3BFBFFF000FE5C01BF38FFDE31FBBF1F873CEEF5FE6FDFEF9FFF3D7FF3FE5FEFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "000FE5C01BF2DEF9E13FABF1FFF34ECF5FE6FDFEF9FFF3D7FE3FFAFEFFFF000FE5C01BF2CEFAF05F8BF5FF734EDD5FF6FDFEF9FFF3D7FE3FEDFF3FFF000FE5C01BF2DDFBBC5FAAF3FD67CFDF5FF6FDFEF9FFF3D7FF3F841F7FFF000FE5801BF2CDC7E49FAAF5FCF74D8D1FF6F5FEF9FFF3D7FF3FD95D7FFF000FE5809BF247EFCEFFEFF5FFE7CDA87FF67DFEF9FFF3D7FF3FFFDD5FFF000FF5809BF24BC8DCFAF8F9FFE6CF6E8FF67DFEF9FFF3D7FF3FFF9D5FFF000FFD809BF29F929CFAEAFA2BF6DFECA7E67DFEF9FFF3D7FF203F5F5FFF000FFD80DFF38F6245F8EEE8FFEECF841FFE7DFEF9FFF3D7FBF8FFFF1FFF000FFDC09FF3AF2035F8FEE1FFEEFFC4";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "5BFE7DFEFBFFF3D7FDBFFE3F3FFF002FFDD09FF29E20F5F8B6F97EDE8FC67F7E7DFEFBFFF357FB91F87F3FFF002FDDD09FF2DC7A65F8B1FE0F9ED7DFF17E7DFEFBFFF357F3C80EFF3FFF002FDD809FF3FC38EDF89C7E045F17CBFE383DFEFB7FF217F718017E7FFF002FAD809FF37E39EEF8BEFFFF3F1FE7FFFF7DFEFB7FF217FF7FFF7FFFFF002F85809FF17D39ECF8BE3FFFF37EB89FFFFDFEFB7FF217F7B7FFFDFFFF000F8DE81FF2FD33EC3FBDBDFFFA3EBC739FE5FEFB7FB217FB3FFEF9FFFF000B05E01EF3E333EC1EBF57FFEFFE8611FFCDFEFAFFF217F3FF3F77FFFF001F11807FF2F603FCF8FF8FB80BFA8387FFFCE6FAFFB017F8791E4BFFFF000D";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "03001CB3E60B88F9FFA0FF83FF1799BC05F6FAFFC017FDCFFC3FFFFF000CFD000EFADFE7F3BFF7E01F137F8FFDFE5AFFFCFFE7F7F790003FFFFF00067DD148B7FFDFFFFCE7F7FFFFFFCFDDFA1FFDB5FFF7F7F70B6A7FFFFF0001FF78C8FE3FF7FFFE67FB5C7FFEEFCFFE1F7FFFFFCFFFF73C07FFFFFF00000031CF0F3CF7FF3DEFF9FFF9FDAFFFF9EC0FFFFFFFFFFF3FFFFFFFFF00000000CF079CFF79FFFEB9FF79F81FFF71DCEFFFFFFFFFFF3FFFFFFFFF0003C700CF1FFFFFFFFFFEF1FFFFFEDB8E786C03FFFFFFFFFF3FFFFFFFFF0003E7004F4000000000007A000004400006C0F1000000001F3FFFFFFFFF000000004F8001C00000007800000C0C0008";
// synopsys translate_on

// Location: M10K_X69_Y9_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "84B4000000000F3FFFFFFFFF000000004FFFFFFFFFFFFFFFFFFFBCDFDEF41B0C7FFFFFFFFF3FFFFFFFFF000000004FFFFFFFFFFFFFFFFFF7B8BFFD6893FBFFFFFFFFFF3FFFFFFFFF000000004FFFFFFFFFFFFFEF647C598C1FC81FC8FFFFFFFFFF3FFFFFFFFF000000004FFFFFFFFFFFFFEA2A71894D9E543FD5FFFFFFFFFF3FFFFFFFFF000000004F83FFFFFFF87FC43226D22ABD78FDE0800000007F3FFFFFFFFF000000004F70000000007F75E51B826A5681EE30800000000F3FFFFFFFFF000000004F030E00FF03C1C113C3E00A4D59D6DE7FFFFFFFBF3FFFFFFFFF000000004EBF3FF0FFFFEF27984F8FCC8479F17EFFFFFFFFBF3FFFFFFFFF00000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "4F3F3FFFFFFFE7CD59C65F511AF9FDFFFFFFFFFFFF3FFFFFFFFF00000000CF3FFFFFFFFE5F95D394831E12D9A8FFFFFFFFFFFF3FFFFFFFFF00000000CF3FFFFFFFF3D243D4BA56A836B8E7FFFFFFFFFFFF3FFFFFFFFF00000000CF3FFFEFFFF76D57533DD992C7FC07FFFFFFFFFFFF3FFFFFFFFF00000008CF3FFFC7FFFA8EB0B6167ADCA1FAFFFFFFFFFFFFFF3FFFFFFFFF0000000DCF3FFFFFFFFED20856123A7973FFFFFFFFFFFFFFFF3FFFFFFFFF07FE007CCF3FFF7FFFFCA01D97723808F278FFFFFFFFFFFFFF3FFFFFFFFF07FE007DCF3FFE7FFFFE5CDA57BD5044781DFFFFFFFFFFFFFF3FFFFFFFFF07FE007FCF3FFEFFFFFF21991AF9D8E7F8A3F7FF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FEFFFFFFFF3FFFFFFFFF07FE007FCF3FFF38587F78FB7C7BF1FBFF0367FFFD7FFFFFFF3FFFFFFFFF07FE007FCF3FFEA7803DFFF1FFFFFFFFFFE5BFFFFABFFFFFFF3FFFFFFFFF07FE00FFCF3FFFBFFEBFFFF9FFFFFFFFFA3BD7FFF87FFFFFFF3FFFFFFFFF07FE00FFCF3FFEA3FF67FFF9FFFFFFFFFCBA37FFFD7FFFFFFF3FFFFFFFFF07FE00FFCF3FFF001F7FFFF9FFFFFFFFFAB91FFFF9FFFFFFFF3FFFFFFFFF07FE01FFCF3FFEFFEDFFFFF9FFFFFFFFD8F91FFFF9FFFFFFFF3FFFFFFFFF07FE0FFFCF3FFFFF8BFFFFF9FFFFFFFFE19F7FFFF9FFFFFFFF3FFFFFFFFF07FFFFFFCF3FFFFF91FFFFF9FFFFFFFFEA7B07FFF9FFFFFFFF3FFFFFFFFFF801FFFFCF3F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFEEFFFFF9FFFFFFFE0FD6FFFFF3DFFFFFFF3FFFFFFFFFF803FFFFCF3FFFDC7FFFFFF9FFFFFFFE8FF57FFFF83FFFFFFF3FFFFFFFFFF803FFFFCF3FFFDECFFFFFF9FFFFFFFE7F02FFFFE0800FFFFF3FFFFFFFFFF803FFFFCF3FFFFC2FFFFFF9FFFFFFFE3FC6FFFF9FFFF3FFFF3FFFFFFFFFF803FFFFCF3FFFF71FFFFFF9FFFFFFFFD689FFFFEFC0F7FFFF3FFFFFFFFFF807FFFFCF3FFFFBFFFFFFF9FFFFFFFF1A1DBFFFDB3FE7FFFF3FFFFFFFFFF807FFFFCF3FFFF57FFFFFF9FFFFFFFFE2393FFFFB3CF7FFFF3FFFFFFFFFF803FFFFCF3FFF4CFFFFFFF9FFFFFFFFA5F93FFFF8FF4FFFFF3FFFFFFFFFF803FFFFCF3FFFA9FFFFFFF9FFFFFFFFE3F93FFFF9F9";
// synopsys translate_on

// Location: M10K_X76_Y9_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFF3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N30
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM_rtl_0|auto_generated|ram_block1a55~portadataout  ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM_rtl_0|auto_generated|ram_block1a23~portadataout  ) ) ) # ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM_rtl_0|auto_generated|ram_block1a39~portadataout  ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a7~portadataout  ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N54
cyclonev_lcell_comb \imageRAM~15 (
// Equation(s):
// \imageRAM~15_combout  = ( \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \imageRAM~0DUPLICATE_q  & ( ((!\imageRAM_rtl_0|auto_generated|address_reg_a [3] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [2]) # 
// (\imageRAM_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout )))) # (\imageRAM~14_combout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout  & ( \imageRAM~0DUPLICATE_q  & ( 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [3] & (\imageRAM_rtl_0|auto_generated|address_reg_a [2] & \imageRAM_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ))) # (\imageRAM~14_combout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [3]),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\imageRAM_rtl_0|auto_generated|mux2|l2_w7_n1_mux_dataout~0_combout ),
	.datad(!\imageRAM~14_combout ),
	.datae(!\imageRAM_rtl_0|auto_generated|mux2|l2_w7_n0_mux_dataout~0_combout ),
	.dataf(!\imageRAM~0DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~15 .extended_lut = "off";
defparam \imageRAM~15 .lut_mask = 64'h0000000002FF8AFF;
defparam \imageRAM~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N56
dffeas \pixelData[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~15_combout ),
	.asdata(\pixelData~7_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[7] .is_wysiwyg = "true";
defparam \pixelData[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N47
dffeas \Display|pixelDataTemp[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[7] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y10_N49
dffeas \Display|displayData[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|Selector27~0_combout ),
	.asdata(\Display|pixelDataTemp [7]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Display|stateMachine.WRITE_STATE~q ),
	.ena(\Display|displayData[6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[7] .is_wysiwyg = "true";
defparam \Display|displayData[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_first_bit_number = 8;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .mem_init3 = "FBFFFFFFFFFFFFFFFFFFF07BE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFE0FF123BFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFE07E1E1FFFFFFFFFFFFFBF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE7F9FFFFFFFFFFFFFBC85FDFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFE1EC7F8FFFFFFFFFFFF706F5FDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFE1DEFFDEFFFFFFFFFFFF7EF5FDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFE1FFF5EFFFFFFFFFFFEF5DF5FDFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFE1FDE5EFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .mem_init2 = "FFFFFFFB97F56DFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFE1FDCFEFFFFFFFFFFFFFA5F515FFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFE1DEE7CEFFFFFFFFFFAFB7F4BDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFE1CC799EFFFFFFFFFFFCFFF4FDFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFE0FEF9CDFFFFFFFFFFFFFBF5C5FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFE06F7F3DFFFFFFFFFF5C5FF5FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF067AD7DFFFFFFFFFF3DE7F9BDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F7C0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF23FDEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .mem_init1 = "FFFFFFFFFFFFFFFFFA79FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFE1CFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFE0F3F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07AD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a136 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFF0FB00000001FE003FA1F17F4BDFF07EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 8;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 4095;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .mem_init2 = "55555555555555555545554000000001555555554555555555554040010000140500001555555555555555555555555555555555555555555555555555555555555555555555540000000000000000000000500000000000000000000000000150000004000550005555555555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000500040555555555555555555555555555555555555555555555500000000000000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555500400000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000015555555555555555555555555555555555555555500000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00155555555555555555555555555555555555555555540000E9555555555555555555555555555555555555555555555555555555555555555555556C10555555555555555555555555555555555555555554000E5555555555555555555555555555555555555555555555555555555555555555555555558055555555555555555555555555555555555555555000355555555555555555555555555555555555555555";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a152 .mem_init0 = "555555555555555555555555555555556D155555555555555555555555555555555555555540009557FE555555555555555555555555555555555555555555555555555555555555555555555705555555555555555555555555555555555555554002559BFE6555555555555555555555555555555555555555555555555555555555555555555555D555555555555555555555555555555555555555000D54FFFFF1555555555555555555555555555555555555555555555555555555555555555555554555555555555555555555555555555555555555000553FFFFFD555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: LABCELL_X71_Y10_N45
cyclonev_lcell_comb \imageRAM~16 (
// Equation(s):
// \imageRAM~16_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM_rtl_0|auto_generated|ram_block1a152~portadataout  & ( \imageRAM~1_combout  ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a152~portadataout  & ( (\imageRAM_rtl_0|auto_generated|ram_block1a136~portadataout  & \imageRAM~1_combout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a152~portadataout  & ( (\imageRAM_rtl_0|auto_generated|ram_block1a136~portadataout  & \imageRAM~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a136~portadataout ),
	.datac(!\imageRAM~1_combout ),
	.datad(gnd),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a152~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~16 .extended_lut = "off";
defparam \imageRAM~16 .lut_mask = 64'h0303000003030F0F;
defparam \imageRAM~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "FF9FBFF6FFEDFFFFB7F7EAFFFE1FFFFFFFFFFEFFDFFFFFF7BFFEFBFBFF7FFF9FBFF6FFEDFFFFB7F7ED7FFFAFFFFFFFFFFEFFDFFFFFFFBFFEFBFBFF7FFF9FBFF6FFEDFFFFB7F7EE5FFFFFFFFFFFFFFEFFDBFFFFEF7FFEFBFBFF7FFFBFBFF6FFEDFDFFB7F7EF7FFFF3FFFFFFFFFEFFDBFFFFDEFFFEFBFBFF7FFFBFBFF6FFEDFDFFB7F7EF73FFFDFFFFFFFFFEFFDBFFFFFFFFFEFBFBFF7FFFBFBFF6FFEDFDFFB7F7E37CFFFFFFFFFFFFFEFFDBFFFFBFFFFEFBFBFF7FFFBFBFF6FFEDFDFFB7F7E77F3FFEFFFFFFFFFEFFDBFFFFFDFFFEFBFBFF7FFFBFBFF6FFEDFDFFB7F7EF7FEFFF3FFFFFFFFEFFDBFFFF7BFFFEFBFBFF7FFFBFBFF6FEEDFDFFB7F7EF7FFFFF7FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "FFFFFEFFDBFFFEF3F9FEFBFBFF7FFF9FBFF6FEEDFDFFB7F7EE7FF9FFBFFFFFFFFEFFDBFFFFFFF9FEDBFFFFFFFF9FBFF6FEEDFDFFB7F7EE7FFDFFBFFFFFFFFEFFDBFFFDFFF9FEFBFBFFFFFE9FBFF6FEEDFDFFB7F7EF7FFFFFFFFFFFFFFEFFDBFFFFFFF5FEFBFFFEEFFEDFBFF6FEEDFDFFB7F7EF7FFB7FBFFFFFFFFEFFDBFFFBDFE7FEFBFFFEEFFFDFDFF6FEEDFDFFB7F7EF7FFBBFBFFFFFFFFEFFDBFFFF9FEDFEEDFDFDFFFFFFCFF6FEEDFDFFB7F7EDFFF7FFBFFFFFFFFEFFDBFFF7BFDDFEEFFE27DFFF5FD81EFEEDFDFFB7F7EFC01FBFBFFFFFFFFEFFDFFFEF7FCDFEEDFDFFDFEFDFEFFEFEEDFDFFB7F7E9FFFFFFFFFFFFFFFEFFDFFFFFFFFDFEF7FEFF9FEFAF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "F7FEFEEDFFFFB7F7EBDFFE7FFFFFFFFFFEFFDFFFDFFFBDFEF5FF3FBFDFEFF901FEEDFFFFB7F7EFDBFEFFBFFFFFFFFEFFDFFFFEFFEDFEFDFFA2FFFFDFFF00FEEDFFFFB7F7E3FA0BFF7FFFFFFFFEFFDFFFBDFE6DFEFFFFFFFFDFEFFFFFFEEDFFFFB7F7E3BFFFFFFFFFFFFFFEFFDFFF7BFFEFFEFDFFFFFFBFEFFFFFFEEDFFFFB7F7E77FFFFF7FFFFFFFFEFFDFFDFFFDEDFEFE7FFFFFFFBBFFFFFEEDFFFFB7F7EF7FFFFFFFFFFFFFFEFFDFFEFFFDEDFEFFFFFFFF7FDFFFFFFEEDFFFFF7F7E7FFFFFFFFFFFFFFFEFFDFFEFFFFEDFEFFBFFFFF7F9FFFFFFEEDFEFFB7F7E6FFFFFBFFFFFFFBFEFFEFFEEFF7F5FEFF1FFFFEFF9BBFFFFFEDFEFFB7F7E9FFFFF7FFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "FCFFE7FF4FFBFDFEFF2FFFF9FF7FFFFFFEF5FEFFD7F7EDFFFFFFFFFFFFFDFEFFE3FF9FEFFBBEFF6BFFFFFF2FE9FFFBF9FCFFE7F7E7DFFF5FFFFFFFFF00FFEB83C00FFE01FF76FFAFFF3FFE03F0FE03FFF80FE76C66FFFFFFFFFFFFFFE87FFFFFFFFFFF7B9CFFFEEFFFFC0FFFFFFFFFFFE77FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF7BFFFFFEFFFFFDEC0FFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF3BFFFFFC7FFFFDD167FFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF73FFFFFCDFFFFCFBF9FFFFFFFFEF7FFFFFFFFFFFFFFFFFEF3FFFFFFFFFFF79FFFFFCBFFFFEDFFCFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF8001C00000007800000DCC000B";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "FC7F000000000F7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFB5DFDEDBF70B7FFFFFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFF7BB3FFD7FB3EBFFFFFFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFE7607C4B8C1E9E9FCEFFFFFFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFE0C760EECDC7E3FC9FFFFFFFFFF7FFFFFFFFFFFFFFFFFEF83FFFFFFF87FC437307F6839F0FDF0800000007F7FFFFFFFFFFFFFFFFFEF0FFFFFFFFF806D2354DC7CEBCDE12F7FFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF08990F9C3473BDCFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEE7FFFFFFFFFEFB8421F192077FDEA7FFFFFFFFFEF7FFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "EF7FFFFFFFFF9F371F3E32EA4FFDE07FFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFEF6B82FEC72C0C5FD8FFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFE58F129E9F5D0BCFC6BFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFC1DF19AF3F8C7DBFFBFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFF81EF37DA0FFD77DFA2FFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFC3FE7F1B3F7E373FFEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFDF1BAF79F639FF67CEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFCEFFBD3E756DD799DEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFED78BDD9FCDFDFB41EFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "FEFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFF47A77EFE72FF7FF7FBFFB86FFFFDFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFF7FFF73FFFFFFFFFFF0AFFFFB7FFFFFEF7FFFFFFFFFFFFFFFFFEF7FFEFFFFFFFF7BFFFFFFFFF83F8FFFFFBFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFF7FFF7FFF7BFFFFFFFFF2BC6FFFFBBFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFF803F7FFF7BFFFFFFFFEF3DEFFFFFBFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFDFFFFF7BFFFFFFFFEE3F6FFFFFBFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFDFFFF7BFFFFFFFF9F1DEFFFFFBFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFBFFFF7BFFFFFFFF7AFD8FFFFFBFFFFFEF7FFFFFFFFFFFFFFFFFEF7F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "FFFEFBFFFF7BFFFFFFFE27FBEFFFF79FFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFEFFFFFF7BFFFFFFFE5FC7EFFFDBFFF7FFEF7FFFFFFFFFFFFFFFFFEF7FFFFDFFFFFF7BFFFFFFFEDF5FEFFFBFFFFBFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFDFFFFF7BFFFFFFFE7E1AEFFFBFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFF7BFFFFF7BFFFFFFFF116DEFFFBFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFEFBFFFFF7BFFFFFFFF89ADAFFFC380F3FFEF7FFFFFFFFFFFFFFFFFEF7FFFEF7FFFFF7BFFFFFFFF3F7D2FFFFFBDF7FFEF7FFFFFFFFFFFFFFFFFEF7FFFDFFFFFFF7BFFFFFFFFC3FD2FFFFFBEFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFDDFFFFFF7BFFFFFFFFE3FD2FFFFFB9";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "DFFFEF7FFFFFFFFFFFFFFFFFEF7FFFBCFFFFFF7BFFFFFFFFFFFD2FFFFF9DDFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF7BFFFFFFFFFFFD2FFFFFBBFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFBBFFFFFF7BFFFFFFFFFFFD2FFFFFBF7FFFEF7FFFFFFFFFFFFFFFFFEF7FFF77FFFFFF7BFFFFFFFFFFFD2FFFFF9F3FFFEF7FFFFFFFFFFFFFFFFFEF7FFF7FFFFFFF7BFFFFFFFFFFFD2FFFFF8FFFFFEF7FFFFFFFFFFFFFFFFFEF7FFF7FFFFFFF7BFFFFFFFFFFFD2FFFFF9DFFFFEF7FFFFFFFFFFFFFFFFFEF7FFF7FFEFFFF7BFFFFFFFFFFFD2FFFFFDDFFFFEF7FFFFFFFFFFFFFFFFFEF7FFF7FFD7FFF7BFFFFFFFFFFFDAFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFF7F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "F7FFFF7BFFFFFFFFFFFDAFFFFFF7FFFFEF7FFFFFFFFFFFFFFFFFEF7FFFBBE7BFFF7BFFFFFFFFFFFDEFFFFFF7FFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFE77FFF7BFFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFBFDF7FFF7BFFFFFFFFFFFDEFFFFFD7FFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFEFFFF7BFFFFFFFFFFFDEFFFFFCFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFF9FFFF7BFFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFF3FFFFFF3BFFFFFFFFFFFDEFFFF97FFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFC1FFFFF7BFFFFFFFFFFFDEFFFFEFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF7BFFFFFFFFFFFDEFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "EF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF7BFFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF7BFFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF7BFFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF7BFFFFFFFFFFFDAFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF7BFFFFFFFFFFFDAFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFE73FFFFFFFFFFF7BFFFFFFFFFFFDAFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFF7BFFFFFFFFFFF7BFFFFFFFFFFFDEFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFF7BFFFFFFFFFFFDEFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFFF7CFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "FF7BFFFFFFFFFFFDEFFFFFFFFFFF1EFFFFFFFFFFFFFFFFFFF8E3FFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFE7DFFFFFFFFFFFFFFFFFFFDF8000000000078000000000001E0000000000079FFFFFFFFFFFFFFFFFFFCFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000001FFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N6
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a40~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (((\imageRAM_rtl_0|auto_generated|address_reg_a [0])) # (\imageRAM_rtl_0|auto_generated|ram_block1a8~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a40~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (((\imageRAM_rtl_0|auto_generated|address_reg_a [0])) # (\imageRAM_rtl_0|auto_generated|ram_block1a8~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (((\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a40~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a8~portadataout  & (!\imageRAM_rtl_0|auto_generated|address_reg_a [0]))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a40~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a24~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a8~portadataout  & (!\imageRAM_rtl_0|auto_generated|address_reg_a [0]))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (((\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a56~portadataout )))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .lut_mask = 64'h202570752A2F7A7F;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .mem_init3 = "FF7FFFFFFF79FFFDDFFBFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFF7FFFFFFF79FFFBDFDDFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFEF7FBBFFF79FFFFFFDFFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFEEFFFFFFF79FFFBBFFDFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFEEFFFFFFF7BFFFBBFEDFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFEEFFFFFFF7BFFFB3FEFFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFF77FBBFFF7BFFFBBFEEFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFFFFF77FFF7BFFFFBFDEFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFF7FEFFFFF7BFFFFFFFFFFFDEFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .mem_init2 = "FFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFE3EFFFF79FFFBDFBDFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFFDFFEFFFF79FFFDEF3DFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFFEFFBFFFF79FFFDFFFFFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFFCFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFF9DDFFFFF79FFFFFFFDFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFFFBFEFFFF79FFFFFFDBFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFF7BF7FFFF79FFFFD33FFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFF77F77FFF79FFFFFFBBFFFDEFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFEF7FFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .mem_init1 = "F77FFF79FFFFFFF7FFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFF77FFF79FFFFFEFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFF77FFF79FFFFFEEFFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFF77FFFFFF79FFFFFDFFFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFFBFEF7FFF79FFFFF3FFFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFFFE3EFFFF79FFFFDFBFFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFF9F7EFFFF79FFFFDF3FFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFFDFFFFFFF79FFFF7E7FFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7FFFE7FFFFFF79FFFF7CFFFFFDEFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a88 .mem_init0 = "E37FFFFFFFFFFFFFFFFFEF7FFFF5E7FFFF79FFFF77FFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFE3FFFFF79FFFFAFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF7BFFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF7BFFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEE7FFFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEE7FFFFFFFFFFF7A2FFFFFFFFFFCEFFFFFFFFFFFEF703FFFFFFFFFFFFE206F7803FFF00F";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF0040FFFFFC00000000000007E0000408071007FFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFCFFCFFFCEFF40FE3F1FF3F7FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF9FC00000000007C000000000007F00000000003F9FFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .mem_init1 = "FBF800000000007C000000000001E000000000007DFFFFFFFFFFFFFFFFFFF3E3FFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFE3CFFFFFFFFFFFFFFFFFFF7C7FFFFFFFFFF7DFFFFFFFFFFFDEFFFFFFFFFFF3EFFFFFFFFFFFFFFFFFFE79FFFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFF9EFFFFFFFFFFFFFFFFFFE7BFFFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFFDE7FFFFFFFFFFFFFFFFFEFBFFFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFFCF7FFFFFFFFFFFFFFFFFEF3FFFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF3FFFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF79FFFFFFFFFFFDEFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a104 .mem_init0 = "FFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF79FFFFFFFFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFFFFFFFF79FFFFF1FFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFFB6FFFFF79FFFFD67FFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFEFF3FFFF79FFFF7FDFFFFDEFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFEF7FFFCFFFFFFF79FFFE7FEFFFFDEFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFEF7FFF9FFEFFFF79FFFEFFFFFFFDEFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFEF7FFFBDDE7FFF79FFFFE87BFFFDEFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFEF7F";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .mem_init3 = "FF2BF8FFFFFFC003F7FFF8F0FFFFEEBFF3FFFFFFFFFFF3FFC777FFFFFFFFFF2FFF3FFFFE7FFFFBFFEFFFBFFFEAFFFEFFFFFFFFFFEFFFF97FFEFFFFFFFFBFFFDFFFFBFFFFFDFFBFFFEFFFE3FFFFFFFFFFFFFFBFE0387BFF7FFFFDFEFF5D7FFFFFFFFFFFFF7FC2F7FFEFFA94DFFFFFFFFF7F1FDE7DFFBFFDFEFDF8FFABFFFFEBFFFFFFFFBF8FFFDFFFFFEFFFFFFFFEFFFFF901FF801DFF07F3FFFC005F8FFFFC01FDFFFC007FBFFFD7FFFFFFFFFBFFFE8FFFCFEDFF47DFFFFAFF3F7FFFFE6FEFFFFE7F3FFFFFFFFFFFFFFDEFFFFF9E7FF7EDFF4F9FFFFE3FFDFFFFFE33EFFFFEFEF9FFFFFBFFFFFFFFFFFFFFEFFFE7EDFF673FFFFFBF7BFFFFFE779FFFFFDEFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .mem_init2 = "FFFDFFFFFFFBDFFFFFF71FFBEDFF7FFFFFFFFEFFFFFFFE7FBFFFFF8FF7FFFFFFFFFFFFFBBFFFFFE78FF3EDFF7FFFFFFFBFF7FFFFFE277FFFFFE8FFFFFFFF7FFFFFFFFFFFFFF80FFC1DFF0FFFFFFFE0FFFFFFFE1E7FFFFFC3FFFFFFFF7FFFFFFF7FF87FFFE7FFFDFEFDFFE3FFFFEFFE06FEEFFFE0FFEDFFFED7FFFFFFFFFF7FCFBFF7EFFFFDFEDDFFFEFFDFDFF7F6FEEFFFDF7FFDFFFFFFFFBFFFFFFFFFBFFFFBF7FEFDFEDFFF7F3FEDDFFFF6FEEEFFFF5FEDDFF7FD7FDFFFFFFF7FFFD7FBF1FEFDFEDDFEFF7FEDFFDFF6FFEDFEFFEFEDBFFFFFFFFFFFFFFE7FFFD7FFF9FF7DFEFDFDFF5FFFFFDFF6FFEFFEFFAFF5FFDFFEFFDFFFFFFEFF7FDBFFFCFF7DFEFBFD";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .mem_init1 = "FF7FFFDFFFF6FFEFFDFFA7F5BFDFFEBFDFFFFFFEFF7FDFFFFDFFFDFEFBFDFF6FFF9FBFF6FFEDFDFFB7F5FFFFFF5FDFFFFFFFFEFFDBFFFEFF8DFEFBFFFF7FFFBFBFF6FFEDFFFFBFF5FFBFFFBD9FFFFFFFFEFFDFFFFF7FEDFEFBFBFF7FFF9FBFF6FFEDFFFFFFF5FFFFFFD7FFFFFFFFFEFFDFFFFF3FFDFEFBFBFF7FFF9FBFF6FFEDFDFFF7F5FFDFFFFFFFFFFFFFFEFFDFFFFF9FFDFEFBFBFF7FFF9FBFF6FFEDFDFFF7F7FFDFFFFFFFFFFFFFFEFFDFFFFFBFFFFEFBFBFF7FFF9FBFF6FFEDFDFFF7F6BFFFFFFFFFFFFFFFFEFFDFFFFFDFF5FEFBFBFF7FFF9FBFF6FFEDFDFFF7F6FFFFFFFFFFFFFFFFFEFFDBFFFFDFFDFEFBFBFF7FFF9FBFF6FFEDFDFFB7F79FFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a72 .mem_init0 = "FFFFFFFFFEFFDBFFFFE7F9FEFBFBFF7FFF9FBFF6FFEDFDFFB7F77FFBFFFFFFFFFFFFFEFFDBFFFFF3FFFEFBFBFF7FFF9FBFF6FFEDFDFFF7F7DFF2FFFFFFFFFFFFFEFFDBFFFFF7FFFEFBFBFF7FFF9FBFF6FFEDFDFFF7F78FF93FFFFFFFFFFFFEFFDBFFFFFBFFFEFBFBFF7FFF9FBFF6FFEDFDFFF7F7DFFEEFFFFFFFFFFFFEFFDBFFFFF9FFFEFBFBFF7FFF9FBFF6FFEDFDFFF7F7FFFFB7FFFFFFFFFFFEFFDBFFFFFEFFFEFBFBFF7FFF9FBFF6FFEDFDFFB7F7FFFFEDFFFFFFFFFFFEFFDBFFFFFF7FFEFBFBFF7FFF9FBFF6FFEDFFFFB7F7E3FFE37FFFFFFFFFFEFFDBFFFFFBFFFEFBFBFF7FFF9FBFF6FFEDFFFFB7F7E5FFF8BFFFFFFFFFFEFFDFFFFFFFFFFEFBFBFF7F";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a120 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y18_N48
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a120~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a88~portadataout ) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a120~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a88~portadataout ) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a120~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a72~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a104~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a120~portadataout  & ( 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a72~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a104~portadataout )) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a120~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w8_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n1_mux_dataout~0 .lut_mask = 64'h05AF05AF22227777;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w8_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N24
cyclonev_lcell_comb \imageRAM~17 (
// Equation(s):
// \imageRAM~17_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [2] & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~16_combout  & \imageRAM~0DUPLICATE_q ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [2] & 
// ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~16_combout  & \imageRAM~0DUPLICATE_q ) ) ) ) # ( \imageRAM_rtl_0|auto_generated|address_reg_a [2] & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// (\imageRAM~0DUPLICATE_q  & ((\imageRAM_rtl_0|auto_generated|mux2|l2_w8_n1_mux_dataout~0_combout ) # (\imageRAM~16_combout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [2] & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// (\imageRAM~0DUPLICATE_q  & ((\imageRAM_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ) # (\imageRAM~16_combout ))) ) ) )

	.dataa(!\imageRAM~16_combout ),
	.datab(!\imageRAM~0DUPLICATE_q ),
	.datac(!\imageRAM_rtl_0|auto_generated|mux2|l2_w8_n0_mux_dataout~0_combout ),
	.datad(!\imageRAM_rtl_0|auto_generated|mux2|l2_w8_n1_mux_dataout~0_combout ),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~17 .extended_lut = "off";
defparam \imageRAM~17 .lut_mask = 64'h1313113311111111;
defparam \imageRAM~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N25
dffeas \pixelData[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~17_combout ),
	.asdata(\pixelData~7_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[8] .is_wysiwyg = "true";
defparam \pixelData[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N18
cyclonev_lcell_comb \Display|pixelDataTemp[8]~feeder (
// Equation(s):
// \Display|pixelDataTemp[8]~feeder_combout  = pixelData[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!pixelData[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|pixelDataTemp[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|pixelDataTemp[8]~feeder .extended_lut = "off";
defparam \Display|pixelDataTemp[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Display|pixelDataTemp[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N19
dffeas \Display|pixelDataTemp[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Display|pixelDataTemp[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[8] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N9
cyclonev_lcell_comb \Display|displayData[12]~6 (
// Equation(s):
// \Display|displayData[12]~6_combout  = ( !\Display|stateMachine.XHADDR_STATE~DUPLICATE_q  & ( (!\Display|stateMachine.LOAD_STATE~q  & !\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Display|stateMachine.LOAD_STATE~q ),
	.datad(!\Display|stateMachine.YHADDR_STATE~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Display|stateMachine.XHADDR_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|displayData[12]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|displayData[12]~6 .extended_lut = "off";
defparam \Display|displayData[12]~6 .lut_mask = 64'hF000F00000000000;
defparam \Display|displayData[12]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y10_N42
cyclonev_lcell_comb \Display|displayData[12]~7 (
// Equation(s):
// \Display|displayData[12]~7_combout  = ( \Display|displayData[12]~6_combout  & ( ((\Display|displayData[5]~4_combout  & ((\Display|stateMachine.PASET_STATE~q ) # (\Display|stateMachine.CASET_STATE~q )))) # (\Display|displayData[12]~1_combout ) ) ) # ( 
// !\Display|displayData[12]~6_combout  & ( (\Display|displayData[12]~1_combout ) # (\Display|displayData[5]~4_combout ) ) )

	.dataa(!\Display|displayData[5]~4_combout ),
	.datab(!\Display|stateMachine.CASET_STATE~q ),
	.datac(!\Display|stateMachine.PASET_STATE~q ),
	.datad(!\Display|displayData[12]~1_combout ),
	.datae(gnd),
	.dataf(!\Display|displayData[12]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Display|displayData[12]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Display|displayData[12]~7 .extended_lut = "off";
defparam \Display|displayData[12]~7 .lut_mask = 64'h55FF55FF15FF15FF;
defparam \Display|displayData[12]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y11_N40
dffeas \Display|displayData[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|pixelDataTemp [8]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.WRITE_STATE~q ),
	.sload(vcc),
	.ena(\Display|displayData[12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[8] .is_wysiwyg = "true";
defparam \Display|displayData[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_first_bit_number = 9;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .mem_init3 = "040000000000000000000043FFF00000000000000000000000000000000002000000000000000000008FC0FC000000000000000000000000000000000200000000000000000000878C7C000000000000007C000000000000000000000000000000000000009F3F3E000000000011427E020000000000000001000000000000000000000E7F9C00000000000983FC040000000000000001000000000000000000011EF9DE000000000008FE0C040000000000000000000000000000000000013CF5CF0000000000087F0C040000000000000000000000000000000000013CE5CF000000000008E60C440000000000000000000000000000000000013CC5CF0000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .mem_init2 = "0000000C6E0C7C0000000000000000000000000000000000013CEDCF000000000038360CEC0000000000000000000000000000000000013CF5CF000000000076680D840000000000000000000000000000000000013EF9CF0000000000371C0D840000000000000000000000000000000000000E7F9E0000000000C63C0C440000000000000001000000000000000000008E3F9C000000000063B00CFE0000000000000001000000000000000000009F1E3E0000000000C318067E00000000000000010000000000000000000087807800000000000000000000000000000000020000000000000000000043E1F8000000000000000000000000000000000200";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .mem_init1 = "00000000000000000047FFF800000000000000000000000000000000040000000000000000000023FFF0000000000000000000000000000000000400000000000000000000107FA000000000000000000000000000000000080000000000000000000008618000000000000000000000000000000000100000000000000000000004000000000000000000000000000000000000200000000000000000000002000000000000000000000000000000000000400000000000000000000000C000000000000000000000000000000000030000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a137 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X50_Y11_N36
cyclonev_lcell_comb \imageRAM~18 (
// Equation(s):
// \imageRAM~18_combout  = ( \imageRAM~1_combout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a137~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a153 ))) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a137~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a153 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imageRAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~18 .extended_lut = "off";
defparam \imageRAM~18 .lut_mask = 64'h0000000047474747;
defparam \imageRAM~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00003800000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000001C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "11E0400F011C020070000B0001600000000601003804000F80001C0400E011E0400F011C020070000D8000500000000601003804000FC0001C0400E011E0400F011C020070000E6000100000000601003C04001F00001C0400E011C0400F011C000070000F1000080000000601003C04003F00001C0400E011C0400F011C000070000F0400000000000601003C04003F00001C0400E011C0400F011C00007000030100000000000601003C04007C00001C0400E011C0400F011C00007000070040010000000601003C04007E00001C0400E011C0400F011C000070000F0030004000000601003C0400F800001C0400E011C0400F011C000070000F0008008000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "000601003C0401FC04001C0400E011E0400F011C000070000E0002000000000601003C0401F802003C0000E011E0400F011C000070000E0003000000000601003C0403E006001C0400E011E0400F011C000070000F0003804000000601003C0403F006001C0001E011E0400F011C000070000F0007804000000601003C0407C01C001C0001E010E0000F011C000070000F0007C04000000601003C0407E00E001E0003F010E0100F011C000070000C000FC04000000601003C040F802E001C03DFE010C03FFF011C000070000DFFFFC040000006010038041F801E001E03FFC000600FFF011C000070000BFFFF0040000006010038041F804E000E00FFE00070";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "07FF011C020070000BFFFF8040000006010038043E000E000C007F40202004FE011C020070000BB7FD0000000006010038043F009E0006006300202000FF011C0200700007C60C0080000006010038047C011E000300000000180000011C0200700007C000008000000601003804FC011C000200000040100000011C02007000078000000000000601003806FC021E000180000040400000011C02007000070000010000000601003805F0001E000080000080320000011C02007000078000020000000601003805F8041E000040000000610000011C03007000030000040000000601001805E0080E00002000000064C000011C030070000A00000800000002";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "01000804F00C06000030000400802000010C030030000D000010000000020100000440100440006C000800900E0005040100100007E000C00000000000000B80000000000077006000D00003F00000000000070F9E0000000000000008000000000000781C0001000000000000000000070000000000000000000F00000000000078000001800001E3F0000000000F0000000000000000000F00000000000038000003A00001CE60000000000F0000000000000000000F000000000000700000020000000C04000000000F0000000000000000000F000000000000780000034000016002000000000F0000000000000000000F8001C0000000780000084C0005";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "20000F0000000000000000000F000001000000780000000000012000042200000F0000000000000000000F000044000000780000000000012000040440000F0000000000000000000F000040000000780000000000012000040880000F0000000000000000000F000008000000780000000000012000042040000F0000000000000000000F000008000000780000000000012000043100000F0000000000000000000F000008000000780000000000012000040200000F0000000000000000000F000008000000780000000000012000046000000F0000000000000000000F00000802800078000000000001A000040400000F0000000000000000000F000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "0C400078000000000001A000040800000F0000000000000000000F00004410000078000000000001E000040000000F0000000000000000000F00004208800078000000000001E000041000000F0000000000000000000F000000E0000078000000000001E000042800000F0000000000000000000F00002000000078000000000001E000041000000F0000000000000000000F00001004000078000000000001E000044000000F0000000000000000000F00000408000038000000000001E000028000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001E00000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "0F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001A000000000000F0000000000000000000F00000000000078000000000001A000000000000F0000000000000000000700000000000078000000000001A000000000000F0000000000000000000780000000000078000000000001E000000000001F00000000000000000007C0000000000078000000000001E000000000003E00000000000000000007C000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "0078000000000001E000000000001E00000000000000000000E0000000000078000000000001E000000000007C00000000000000000001F8000000000078000000000001E000000000007800000000000000000000FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "03F9000000000F0000000000000000000FFFFFFFFFFFFFFFFFFFB25FDEC40F057FFFFFFFFF0000000000000000000FFFFFFFFFFFFFFFFFF7B0BFFD1073E5FFFFFFFFFF0000000000000000000FFFFFFFFFFFFFE7607C448C1E219FDAFFFFFFFFFF0000000000000000000FFFFFFFFFFFFFEE1070190C1D023FE5FFFFFFFFFF0000000000000000000F83FFFFFFF87FD8592BC0D95B08FD88800000007F0000000000000000000F000000000000409429F18A1621E0D0000000000F0000000000000000000F00000000000037C87247051841C120000000000F0000000000000000000E00000000001063BDE4E3DB0881E6C0000000000F000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "0F0000000000608BE9C9CF05B901ED00000000000F0000000000000000000F0000000001A94DB09389AA1A019600000000000F0000000000000000000F0000000001438AD007023741000800000000000F0000000000000000000F00000000024384C52E172E64003000000000000F0000000000000000000F0000000004EA19805F26088604E000000000000F0000000000000000000F0000000001CD33062A485C0C03E000000000000F0000000000000000000F00000000038C4618C09CF90380E000000000000F0000000000000000000F0000000002145608C029328361E000000000000F0000000000000000000F00000000012C94A249221005DDE000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "010000000F0000000000000000000F00007FFF00C27E0106040800386000010000000F0000000000000000000F00000000800070000000000007A000008000000F0000000000000000000F000000000000780000000007C24000040000000F0000000000000000000F00008000800078000000000C80A000040000000F0000000000000000000F00000020000078000000001440A000040000000F0000000000000000000F000000210000780000000021C0A000040000000F0000000000000000000F000000420000780000000042232000040000000F0000000000000000000F000000840000780000000081044000040000000F0000000000000000000F00";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000007800000001D00860000C2000000F0000000000000000000F00000108000078000000012030E0001C7FF0000F0000000000000000000F000002100000780000000180F1E000000000000F0000000000000000000F0000042000007800000001C1A6E000000004000F0000000000000000000F0000004000007800000000AE99E000000004000F0000000000000000000F0000000000007800000000B261A0001C7F08000F0000000000000000000F000010000000780000000041012000040200000F0000000000000000000F000001000000780000000000012000040110000F0000000000000000000F00002200000078000000001C0120000404";
// synopsys translate_on

// Location: LABCELL_X70_Y21_N54
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a41~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a57~portadataout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a41~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a57~portadataout  & 
// \imageRAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a41~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a9~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a41~portadataout  & ( 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a9~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a25~portadataout ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .lut_mask = 64'h505F505F0303F3F3;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y7_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .mem_init3 = "0027FF0000003FFC080007FF00000E7FFC00000000000FFFE70FFE000FF8001FFFC00001FFFFFC001FFFC00009FFFF00000000001FFFF107FF000FFC007FFFE00007FFFFFE007FFFF00007FFFF80000000007FFFFC07FF800FFE01FF9CF0000FFFFFFE00FFFDF8001FFC93E000000000FFA03602FF800FFE03FD007C001FF3FFFF01FEC05C003FD000B000000001FD00040000400E0103F40008003FB0000103FA000A003F40002800000001F800018E002FEE0147F00006FF7E8000016BF800027F7F00000800000003F800005EC017EE0147E000013F7C00000137D00001FE7E00000400000003F000002F0017EE016FC00000BFF800000177E000005EFC00";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .mem_init2 = "000200000007C0000017400BEE016F8000007EF000000177C000004EF000000100000007C0000017B00BEE016E0000007EF80000012F00000029E000000000000007C000000820040E011F00000021E00000010F80000021F0000000800000078007800818000E001E001C0021F001FF011E001F0003C001D800400000070020200810020E003C00408021E00C0F011F00404013E004020040000007804020000C000E003E00008003C0100F011F0080C013E000028000000007800030000E010E003E0000E003E0200F011E01007013C0100100200000078080380404000E001E0200E011E0000F011C00006003802001C02000000700003C0403008E001C00";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .mem_init1 = "00F011E0000F011C02007803800001C02000000700003C0402004E001C0000E011E0400F011C02007803C00000E0200000060100380401805E001C0000E011C0400F011C02007803C0400063800000060100380400803E001C0400E011E0400F011C02007803C0000010000000060100380400800E001C0400E011E0400F011C00007003C0000000000000060100380400601E001C0400E011E0400F011C00007001C00000000000000601003804004004001C0400E011E0400F011C0000700180200000000000060100380400300E001C0400E011E0400F011C00007001800000000000000601003C04002002001C0400E011E0400F011C00007000E0100000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a73 .mem_init0 = "0000000601003C04001004001C0400E011E0400F011C00007000E00400000000000601003C04000C00001C0400E011E0400F011C00007000400F00000000000601003C04000800001C0400E011E0400F011C000070007007C0000000000601003C04000600001C0400E011E0400F011C000070003000F0000000000601003C04000600001C0400E011E0400F011C000070000000F8000000000601003C04000200001C0400E011E0400F011C0000700008003E000000000601003C04000380001C0400E011E0400F011C02007000040017800000000601003C04000700001C0400E011E0400F011C02007000060005C000000006010038040007C0001C0400E0";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y8_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040FFFFFC00000000000007E00004080710000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000000000000000003FFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000000007FFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000FFCFFFCEFF40FE3F1FF3F7FFFFFFFFFFFFFFFFF000000000000000000001FC00000000007C000000000007F00000000003F8000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .mem_init1 = "03F800000000007C000000000001E000000000007C00000000000000000003E0000000000078000000000001E000000000003C00000000000000000007C000000000007C000000000001E000000000003E0000000000000000000780000000000078000000000001E000000000001E0000000000000000000780000000000078000000000001E000000000001E0000000000000000000F80000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001E000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a105 .mem_init0 = "000000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F000003E0000078000019C00001E000000000000F0000000000000000000F00000808000078000040200001E000000000000F0000000000000000000F00001002000078000080100001E00000000000070000000000000000000F00002000000078000100080001E00000000000070000000000000000000F000043E1000078000218800001E00000000000030000000000000000000F00";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .mem_init3 = "000410800078000220440001E00000000000030000000000000000000F00008808000078000000200001E00000000000030000000000000000000F00000004000078000440020001E00000000000030000000000000000000F00001004400078000400020001E00000000000030000000000000000000F00001004400078000400120001E00000000000030000000000000000000F00001004400078000480100001E00000000000030000000000000000000F00008004000078000400100001E00000000000030000000000000000000F00008800800078000400000001E000000000000F0000000000000000000F00000400800078000440200001E0000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .mem_init2 = "00000F0000000000000000000F00004221000078000000020001E00000000000030000000000000000000F00002000000078000200420001E00000000000030000000000000000000F0000100400007800000F020001E00000000000030000000000000000000F00001002000078000100020001E00000000000030000000000000000000F000023E1000078000080000001E00000000000030000000000000000000F00004411000078000040640001E00000000000030000000000000000000F0000000880007800001F040001E00000000000030000000000000000000F00000800800078000000400001E000000000000B0000000000000000000F000088";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .mem_init1 = "00800078000000880001E000000000000F0000000000000000000F00008800800078000000080001E000000000000F0000000000000000000F00008800800078000001100001E00000000000030000000000000000000F00000808800078000002100001E00000000000030000000000000000000F00004400000078000004200001E00000000000030000000000000000000F00004221000078000010400001E00000000000030000000000000000000F00002080000078000060800001E00000000000030000000000000000000F00000002000078000001000001E00000000000030000000000000000000F00000804000078000002000001E00000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a89 .mem_init0 = "030000000000000000000F0000061000007800000C000001E000000000000F0000000000000000000F00000000000078000020000001E000000000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000F00000000000078000000000001E000000000000F0000000000000000000E00000000000078000000000001E000000000000F0000000000000000000E00000000000079D00000000000E000000000000F0FC0000000000001FF8F07FC000FF0";
// synopsys translate_on

// Location: LABCELL_X70_Y9_N12
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a105~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a89~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\imageRAM_rtl_0|auto_generated|ram_block1a73~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1]))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a105~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a89~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] 
// & (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a73~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a105~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a89~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] 
// & (((\imageRAM_rtl_0|auto_generated|ram_block1a73~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1]))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a105~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a89~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] 
// & (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a73~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a121~portadataout )))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a121~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w9_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n1_mux_dataout~0 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w9_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N42
cyclonev_lcell_comb \imageRAM~19 (
// Equation(s):
// \imageRAM~19_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [2] & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~18_combout  & \imageRAM~0DUPLICATE_q ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [2] & 
// ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~18_combout  & \imageRAM~0DUPLICATE_q ) ) ) ) # ( \imageRAM_rtl_0|auto_generated|address_reg_a [2] & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// (\imageRAM~0DUPLICATE_q  & ((\imageRAM_rtl_0|auto_generated|mux2|l2_w9_n1_mux_dataout~0_combout ) # (\imageRAM~18_combout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [2] & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// (\imageRAM~0DUPLICATE_q  & ((\imageRAM_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ) # (\imageRAM~18_combout ))) ) ) )

	.dataa(!\imageRAM~18_combout ),
	.datab(!\imageRAM~0DUPLICATE_q ),
	.datac(!\imageRAM_rtl_0|auto_generated|mux2|l2_w9_n0_mux_dataout~0_combout ),
	.datad(!\imageRAM_rtl_0|auto_generated|mux2|l2_w9_n1_mux_dataout~0_combout ),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~19 .extended_lut = "off";
defparam \imageRAM~19 .lut_mask = 64'h1313113311111111;
defparam \imageRAM~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N43
dffeas \pixelData[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~19_combout ),
	.asdata(\pixelData~7_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[9] .is_wysiwyg = "true";
defparam \pixelData[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y9_N10
dffeas \Display|pixelDataTemp[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[9] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y9_N40
dffeas \Display|displayData[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|pixelDataTemp [9]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.WRITE_STATE~q ),
	.sload(vcc),
	.ena(\Display|displayData[12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[9] .is_wysiwyg = "true";
defparam \Display|displayData[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .mem_init3 = "FFDFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFFFFFFFFFFC00FFF007FFE01FFFE001FFFFFFC0000FFFF003FFFFFE0007FFFFFFFFFFE0003FF003FFE00FFF80007FFFFC00000FFFC0007FFFF80001FFFFFFFFFFC00007180101E00BFE0000100FF00000097F0000180FE000007FFFFFFFFF000002180081E00BFC00000C0FE000000CFE0000001FC000003FFFFFFFFE0000010C0081E009F80000040FC0000008FC0000021F800";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .mem_init2 = "0001FFFFFFFFE0000008E0041E009F00000001F80000008F80000031F8000000FFFFFFFFC000000860041E009F00000001F0000000DF80000017F0000000FFFFFFFF80000007F003FE00FE0000001FF0000000FF0000001FE00000007FFFFFFF80000007F003FE01FE0000001FE0000000FF0000001FE00020003FFFFFFF801FC007F801FE01FE003F001FE003FF00FE003F800FC003FC003FFFFFFF003FF007F801FE01FC00FFC01FE00FFF00FE007FE00FC00FFF003FFFFFFF007FF807FC00FE01FC01FFC01FC01FFF00FE00FFE00FC00FFF801FFFFFFF007FF803FE00FE01FC01FFE00FC03FFF00FE01FFF00FC01FFF801FFFFFFF00FFF803FE007E01FC03";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .mem_init1 = "FFE00FC03FFF00FE01FFF00FC03FFFC01FFFFFFF00FFF803FF003E01FC03FFF00FC03FFF00FE01FFF00F803FFFC01FFFFFFF00FFFC03FF003E01FC03FFF00FC03FFF00FE01FFF00F803FFFC07FFFFFFF00FFFC03FF801E01FC03FFF00FC03FFF00FE01FFF00F803FFFEFFFFFFFFF00FFFC03FFC01E01FC03FFF00FC03FFF00FE03FFF80F803FFFFFFFFFFFFF00FFFC03FFC00E01FC03FFF00FC03FFF00FE03FFF80F803FFFFFFFFFFFFF00FFFC03FFE00E01FC03FFF00FC03FFF00FE03FFF80FC01FFFFFFFFFFFFF00FFFC03FFE00601FC03FFF00FC03FFF00FE03FFF80FC01FFFFFFFFFFFFF00FFFC03FFF00601FC03FFF00FC03FFF00FE03FFF80FC00FFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a74 .mem_init0 = "FFFFFFFF00FFFC03FFF80201FC03FFF00FC03FFF00FE03FFF80FC00FFFFFFFFFFFFF00FFFC03FFF80001FC03FFF00FC03FFF00FE03FFF80FE007FFFFFFFFFFFF00FFFC03FFFC0001FC03FFF00FC03FFF00FE03FFF80FE003FFFFFFFFFFFF00FFFC03FFFC0001FC03FFF00FC03FFF00FE03FFF80FE001FFFFFFFFFFFF00FFFC03FFFE0001FC03FFF00FC03FFF00FE03FFF80FF0007FFFFFFFFFFF00FFFC03FFFF0001FC03FFF00FC03FFF00FE03FFF80FF0001FFFFFFFFFFF00FFFC03FFFF0001FC03FFF00FC03FFF00FE01FFF80FF8000FFFFFFFFFFF00FFFC03FFFF8001FC03FFF00FC03FFF00FE01FFF80FF80003FFFFFFFFFF00FFFC03FFFF8001FC03FFF0";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .mem_init3 = "FF83E07FFF87FFFC1F83FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF07F07FFF87FFFC3FC3FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF0FF87FFF87FFF83FE1FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF0FF83FFF87FFF87FE1FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF0FF83FFF87FFF87FE1FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF0FF83FFF87FFF87FE1FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF0FF87FFF87FFF87FE1FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF07F87FFF87FFF87FE1FFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFF83F07FFF87FFF83FC1FFFE1FFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .mem_init2 = "FFFFF0FFFFFFFFFFFFFFFFFFF0FFFF81C0FFFF87FFFC3FC1FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFFC001FFFF87FFFC1F81FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFFE003FFFF87FFFE0001FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFFE001FFFF87FFFE0001FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFFC000FFFF87FFFF0003FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF83E0FFFF87FFFF8003FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF87F07FFF87FFFFE0C3FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF87F87FFF87FFFFFF87FFFE1FFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFF0FFFF07";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .mem_init1 = "F87FFF87FFFFFF07FFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFF07F87FFF87FFFFFF07FFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFF07F87FFF87FFFFFE0FFFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF87F07FFF87FFFFFC0FFFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF83F0FFFF87FFFFF81FFFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFF81C0FFFF87FFFFE03FFFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFFC001FFFF87FFFF807FFFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFFE001FFFF87FFFF80FFFFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FFFFF003FFFF87FFFF81FFFFFE1FFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a90 .mem_init0 = "FCFFFFFFFFFFFFFFFFFFF0FFFFF80FFFFF87FFFF83FFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFDFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFF87FFFFFFFFFFFF1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a122 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF000003FFFFFFFFFFFFF81FFFFBF7F8EFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFC00000000018000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF80000000001C000000000000000000000000001FFFFFFFFFFFFFFFFFFFFF0030003100BF01C0E00C0800000000000000000FFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFF83FFFFFFFFFFF80FFFFFFFFFFC07FFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .mem_init1 = "FC07FFFFFFFFFF83FFFFFFFFFFFE1FFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFF83FFFFFFFFFFF83FFFFFFFFFFFE1FFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF87FFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFF87FFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFF07FFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a106 .mem_init0 = "FFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFC1FFFFF87FFFFE03FFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFF007FFFF87FFFF801FFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFE001FFFF87FFFF000FFFFE1FFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFF0FFFFC001FFFF87FFFE0007FFFE1FFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFF0FFFF8000FFFF87FFFC0707FFFE1FFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF0FF";
// synopsys translate_on

// Location: LABCELL_X48_Y24_N27
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a106~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a90~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a122~portadataout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a106~portadataout  & ( 
// \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a90~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a122~portadataout ))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a106~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a74~portadataout ) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a106~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a74~portadataout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a122~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w10_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n1_mux_dataout~0 .lut_mask = 64'h222277770A5F0A5F;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "0FC03FFF00FE01FFF80FF40000FFFFFFFFFF00FFFC03FFFFC001FC03FFF00FC03FFF00FE01FFF80FF200003FFFFFFFFF00FFFC03FFFF8001FC03FFF00FC03FFF00FE01FFF80FF180000FFFFFFFFF00FFFC03FFFF8001FC03FFF00FC03FFF00FE03FFF80FF0E00007FFFFFFFF00FFFC03FFFF0001FC03FFF00FC03FFF00FE03FFF80FF0F80003FFFFFFFF00FFFC03FFFE0001FC03FFF00FC03FFF00FE03FFF80FFCFE0001FFFFFFFF00FFFC03FFFE0001FC03FFF00FC03FFF00FE03FFF80FF8FF8000FFFFFFFF00FFFC03FFFC0001FC03FFF00FC03FFF00FE03FFF80FF0FFC000FFFFFFFF00FFFC03FFFC0001FC03FFF00FC03FFF00FE03FFF80FF0FFF0007FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "FFFF00FFFC03FFF80201FC03FFF00FC03FFF00FE03FFF80FF1FFFC007FFFFFFF00FFFC03FFF00601FC03FFF00FC03FFF00FE03FFF80FF1FFFE007FFFFFFF00FFFC03FFF00601FC03FFF00FC03FFF00FE03FFF80FF0FFFF003FFFFFFF00FFFC03FFE00E01FC03FFF00FC03FFF00FE03FFF80FF0FFFF803FFFFFFF00FFFC03FFE00E01FC03FFF00FC03FFF00FE03FFF80FF0FFFF803FFFFFFF00FFFC03FFC01E01FC03FFE00FC03FFF00FE03FFF80FF3FFFF803FFFFFFF00FFFC03FFC01E01FC01FFE00FE01FFF00FE03FFF80FF3FFFF803FFFFFFF00FFFC03FF803E01FC01FFE01FE01FFF00FE03FFF80FF7FFFF803FFFFFFF00FFFC03FF003E01FC01FFC01FE0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "0FFF00FE01FFF80FF7FFFF003FFFFFFF00FFFC03FF007E01FE00FF801FF003FF00FE01FFF80FF7CFFE007FFFFFFF00FFFC03FE007E01FE001C001FF0000000FE01FFF80FFF81F0007FFFFFFF00FFFC03FE00FE01FE0000003FF0000000FE01FFF80FFF8000007FFFFFFF00FFFC03FC00FE01FF0000003FF8000000FE01FFF80FFF800000FFFFFFFF00FFFC03F801FE01FF0000003FFC000000FE01FFF80FFF800000FFFFFFFF00FFFC03F803FE01FF0000007FCC000000FE01FFF80FFF000001FFFFFFFF00FFFC03F003FE01FF800000FFCE000000FE01FFF80FFF000003FFFFFFFF00FFFC03F007FE01FFC00001FFCF000000FE01FFF80FF7000007FFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00FFFC03E007FE01FFC00003FFCFC00000FE01FFF80FF200000FFFFFFFFF00FFFC03E00FFE01FF900007FFCFF00000FE03FFF80FF800003FFFFFFFFFFFFFF47FFFFFFFFFFF88001FFF8FFFFC0FFFFFFFFFFFF8F001FFFFFFFFFFFFFFF7FFFFFFFFFFFF87E3FFFF9FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFF1FFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFC7FFFFFF1FFFFE3F9FFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF8FFFFFFF3FFFFFF003FFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFE3FFFFF8001FFFFFFFFF0FFFFFFFFFFFFFFFFFFF07FFE3FFFFFFF87FFFFF633FFFE";
// synopsys translate_on

// Location: M10K_X76_Y16_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "0000FFFFFFFFF0FFFFFFFFFFFFFFFFFFF00000000000000000004C20213800F88000000000FFFFFFFFFFFFFFFFFFF00000000000000000084C4002E00C180000000000FFFFFFFFFFFFFFFFFFF0000000000000189F83B873E1C060310000000000FFFFFFFFFFFFFFFFFFF000000000000011FF8FF0F3E381C0320000000000FFFFFFFFFFFFFFFFFFF07C000000078033E0DC3187860702677FFFFFFF80FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFB3C8F023070C1E1FCFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFE33CE1E2CE8C3E3F9FFFFFFFFFF0FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFC678C3C48D987E1F3FFFFFFFFFF0FFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "F0FFFFFFFFFFFFC4F087819B10FE1EFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFC783C10F071731FE79FFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFA707231E0F0E33FFF7FFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFE60E621C0E1C33FFCFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFC50CC6381C3C73FF1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFF82198C743C38F3FC1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFF06330C6C7870F9FF1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFF08243C18F0E1FCFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFE18607C30F1E3FE3E1FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFF8000FF3D81FEF9FBF7FFC79FFFFEFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFF00007FFF8FFFFFFFFFFFF85FFFFC7FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFF00007FFF87FFFFFFFFFFFC3FFFF87FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFF00007FFF87FFFFFFFFFF7F1FFFF87FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFC0FFFF87FFFFFFFFF83F1FFFF87FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFC0FFFF87FFFFFFFFF03F1FFFF87FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFF81FFFF87FFFFFFFFE1FE1FFFF87FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFF03FFFF87FFFFFFFFC7FE3FFFF87FFFFFF0FFFFFFFFFFFFFFFFFFF0FF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFF07FFFF87FFFFFFFF8FFC1FFFF87FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFE07FFFF87FFFFFFFF9FF81FFFE0000FFFF0FFFFFFFFFFFFFFFFFFF0FFFFFC0FFFFF87FFFFFFFF3FE01FFFC00007FFF0FFFFFFFFFFFFFFFFFFF0FFFFF81FFFFF87FFFFFFFF3FC11FFFC00003FFF0FFFFFFFFFFFFFFFFFFF0FFFFF83FFFFF87FFFFFFFF7F061FFFC00003FFF0FFFFFFFFFFFFFFFFFFF0FFFFF07FFFFF87FFFFFFFF7C1E5FFFE00007FFF0FFFFFFFFFFFFFFFFFFF0FFFFE0FFFFFF87FFFFFFFF80FEDFFFF87F0FFFF0FFFFFFFFFFFFFFFFFFF0FFFFE0FFFFFF87FFFFFFFFFFFEDFFFF87E0FFFF0FFFFFFFFFFFFFFFFFFF0FFFFC1FFFFFF87FFFFFFFFFFFEDFFFF87E";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "1FFFF0FFFFFFFFFFFFFFFFFFF0FFFFC3FFFFFF87FFFFFFFFFFFEDFFFF87C3FFFF0FFFFFFFFFFFFFFFFFFF0FFFF83FFFFFF87FFFFFFFFFFFEDFFFF8783FFFF0FFFFFFFFFFFFFFFFFFF0FFFF87FFFFFF87FFFFFFFFFFFEDFFFF8707FFFF0FFFFFFFFFFFFFFFFFFF0FFFF87FFFFFF87FFFFFFFFFFFEDFFFF870FFFFF0FFFFFFFFFFFFFFFFFFF0FFFF87FFFFFF87FFFFFFFFFFFEDFFFF860FFFFF0FFFFFFFFFFFFFFFFFFF0FFFF87FFFFFF87FFFFFFFFFFFEDFFFF861FFFFF0FFFFFFFFFFFFFFFFFFF0FFFF87FFFFFF87FFFFFFFFFFFEDFFFF803FFFFF0FFFFFFFFFFFFFFFFFFF0FFFF87FC7FFF87FFFFFFFFFFFE5FFFF803FFFFF0FFFFFFFFFFFFFFFFFFF0FFFF87";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "F83FFF87FFFFFFFFFFFE5FFFF807FFFFF0FFFFFFFFFFFFFFFFFFF0FFFF83F87FFF87FFFFFFFFFFFE1FFFF80FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFF81F07FFF87FFFFFFFFFFFE1FFFF80FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFC000FFFF87FFFFFFFFFFFE1FFFF81FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFC001FFFF87FFFFFFFFFFFE1FFFF83FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFE003FFFF87FFFFFFFFFFFE1FFFF83FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFF807FFFFC7FFFFFFFFFFFE1FFFFC7FFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "F0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE5FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFF87FFFFFFFFFFFE5FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFF87FFFFFFFFFFFE5FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF87FFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFF83FFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFF83FFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "FF87FFFFFFFFFFFE1FFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFE07FFFFFFFFFF87FFFFFFFFFFFE1FFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFF002000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N39
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a42~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a42~portadataout )))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # ((\imageRAM_rtl_0|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a42~portadataout )))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a58~portadataout ))) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a10~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a26~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a42~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_first_bit_number = 10;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_last_address = 4095;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_b_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .port_b_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFD7FFF5555555555FF555555F5555555555555555555555555555555555F55555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5555555555555755555555555555555555555555555555555555555555555555555555557FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFF57F7FFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFD7FFFFFF5FFF5FFFFFF5F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D57555FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD55555555555555555F5555FF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FD7F55557D";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .mem_init1 = "5555557F55555FF55555D7FF55FD55555557DFFFFF57FFFFD5557FFD5557FFD5D5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF555F5D20000000000000000000000000000000000000000000000000000000000000200089DDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5575FA82AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA000AAAAAAAAAAAAAAAAAAA000A1F75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FD50A0222AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA0AAAAA802AAAAAAAAA80008895D5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7F5488A2800AAAAAAAAAAAAAA80AAAAAA00AAAAAAAAAA";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a154 .mem_init0 = "AA022828000A000002AA02AAAA8002A88B75FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D780888220AAAAAAAAAAAAAAA002AA00000000000008000AAAAAAAAAAA800AAA80AAAAAAA8220ADDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7568097F7E82AAAAAAAAAAAAAAAAAAAAAAA8000A2802AAAAAAAAAAAAAAAA0AAAA8AAAAAAAA82A80B5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FF0A1FFFFF4A0AAAAAAAAAAAAAAAAAAAAAAA00AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AA003DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFA0FD7FDFD20AAAAAAAAAAAAAAAAAAAAAAA0AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AA";
// synopsys translate_on

// Location: M10K_X76_Y15_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_first_bit_number = 10;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .mem_init3 = "03FFFFFFFFFFFFFFFFFFFF87FFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF07FFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF0FFFFC0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF0FFFFC00000000000881FC040000000000000000FFFFFFFFFFFFFFFFFFFF1FFFFE000000000018C37E060000000000000000FFFFFFFFFFFFFFFFFFFE1FFFFE000000000018C306060000000000000000FFFFFFFFFFFFFFFFFFFE1FFBFE000000000018FE06060000000000000000FFFFFFFFFFFFFFFFFFFE1FFBFE0000000000187E063E0000000000000000FFFFFFFFFFFFFFFFFFFE1FFBFE0000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .mem_init2 = "000000186406FE0000000000000000FFFFFFFFFFFFFFFFFFFE1FF3FE00000000001C6C06C60000000000000000FFFFFFFFFFFFFFFFFFFE1FFBFE00000000003C3C06C60000000000000000FFFFFFFFFFFFFFFFFFFE1FFFFE0000000000663806C60000000000000000FFFFFFFFFFFFFFFFFFFF1FFFFE0000000000631806FE0000000000000000FFFFFFFFFFFFFFFFFFFF1FFFFE0000000000C318067C0000000000000000FFFFFFFFFFFFFFFFFFFF0FFFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF0FFFFC0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF87FFF80000000000000000000000000000000001FF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .mem_init1 = "FFFFFFFFFFFFFFFFFF83FFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFC1FFE00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFE0FFC00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFF01E00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFC0000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a138 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N9
cyclonev_lcell_comb \pixelData~8 (
// Equation(s):
// \pixelData~8_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a154~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a138~portadataout  & ( \imageRAM~1_combout  ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a154~portadataout  & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a138~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & \imageRAM~1_combout ) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a154~portadataout  & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a138~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & \imageRAM~1_combout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\imageRAM~1_combout ),
	.datad(gnd),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a154~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a138~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~8 .extended_lut = "off";
defparam \pixelData~8 .lut_mask = 64'h000005050A0A0F0F;
defparam \pixelData~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y12_N21
cyclonev_lcell_comb \pixelData~15 (
// Equation(s):
// \pixelData~15_combout  = ( \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  & ( \pixelData~8_combout  & ( \imageRAM~0DUPLICATE_q  ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  & ( \pixelData~8_combout  
// & ( \imageRAM~0DUPLICATE_q  ) ) ) # ( \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  & ( !\pixelData~8_combout  & ( (\imageRAM~0DUPLICATE_q  & (!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [2]) # (\imageRAM_rtl_0|auto_generated|mux2|l2_w10_n1_mux_dataout~0_combout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout  & ( !\pixelData~8_combout  & ( 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [2] & (\imageRAM~0DUPLICATE_q  & (!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & \imageRAM_rtl_0|auto_generated|mux2|l2_w10_n1_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datab(!\imageRAM~0DUPLICATE_q ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\imageRAM_rtl_0|auto_generated|mux2|l2_w10_n1_mux_dataout~0_combout ),
	.datae(!\imageRAM_rtl_0|auto_generated|mux2|l2_w10_n0_mux_dataout~0_combout ),
	.dataf(!\pixelData~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~15 .extended_lut = "off";
defparam \pixelData~15 .lut_mask = 64'h0010203033333333;
defparam \pixelData~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N0
cyclonev_lcell_comb \pixelData~23 (
// Equation(s):
// \pixelData~23_combout  = ( !\always5~1_combout  & ( (!\Equal81~0_combout  & (\pixelData~15_combout )) # (\Equal81~0_combout  & ((((!\pixelData~4_combout )) # (\always7~12_combout )))) ) ) # ( \always5~1_combout  & ( (!\Equal81~0_combout  & 
// (\pixelData~15_combout )) # (\Equal81~0_combout  & (((!\pixelData~2_combout  & (!\pixelData~4_combout )) # (\pixelData~2_combout  & ((!\Mux510~27_combout )))))) ) )

	.dataa(!\pixelData~15_combout ),
	.datab(!\Equal81~0_combout ),
	.datac(!\pixelData~2_combout ),
	.datad(!\pixelData~4_combout ),
	.datae(!\always5~1_combout ),
	.dataf(!\Mux510~27_combout ),
	.datag(!\always7~12_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~23 .extended_lut = "on";
defparam \pixelData~23 .lut_mask = 64'h7747774777477444;
defparam \pixelData~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N42
cyclonev_lcell_comb \pixelData~9 (
// Equation(s):
// \pixelData~9_combout  = ( \Mux500~0_combout  & ( \Mux500~14_combout  & ( \pixelData~23_combout  ) ) ) # ( !\Mux500~0_combout  & ( \Mux500~14_combout  & ( (!\Equal81~0_combout  & (((\pixelData~23_combout )))) # (\Equal81~0_combout  & 
// (((!\pixelData~4_combout )) # (\always7~12_combout ))) ) ) ) # ( \Mux500~0_combout  & ( !\Mux500~14_combout  & ( \pixelData~23_combout  ) ) ) # ( !\Mux500~0_combout  & ( !\Mux500~14_combout  & ( \pixelData~23_combout  ) ) )

	.dataa(!\always7~12_combout ),
	.datab(!\Equal81~0_combout ),
	.datac(!\pixelData~23_combout ),
	.datad(!\pixelData~4_combout ),
	.datae(!\Mux500~0_combout ),
	.dataf(!\Mux500~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~9 .extended_lut = "off";
defparam \pixelData~9 .lut_mask = 64'h0F0F0F0F3F1D0F0F;
defparam \pixelData~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y8_N44
dffeas \pixelData[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pixelData~9_combout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[10] .is_wysiwyg = "true";
defparam \pixelData[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y8_N40
dffeas \Display|pixelDataTemp[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[10] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y9_N34
dffeas \Display|displayData[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|pixelDataTemp [10]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.WRITE_STATE~q ),
	.sload(vcc),
	.ena(\Display|displayData[12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[10] .is_wysiwyg = "true";
defparam \Display|displayData[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "C7D4DFF69E4FF9FF7FF7EF4F8467FFFFFFEFC2FFDDFFFFEEAFB6B9E9FE6BC7D4DFF69E4FF9FF7FE7FCBBC3E7FFFFFFEF42FFDDFFFFCF3E36B9F1FE6BC7D4DFF6BE4FFBFF7FE7FEA1F393FFFFFFEE02FFDDFFFFEFEC3EBBF7FE6BCDBEDFE6264FF3FF7FF7FF71FDF5FFFFFFEE02FFDDFFFFBEDD3EBBF7FE6BC1BEDFE6264FF3FF7FF7F77173F1FFFFFFEE02FFDDEFFFFDBDBEBBE5FE6BC3B6DFE6264FF3FF7BF7F778C3127FFFFFEE02FFDDEFFF3D1DBEBBE1FE6BC196FFEE264FF3FF7BF7F778AB143FFFFFFE42FFDDFFFFFB3FBEFBE1FE7BC196FFE6264FF3FF7BF7FF7E89007FFFFFFEA2FFDDEFFE7E7CBEFBE1FE6FC196DFE6264FF3FF7BFFFF7FF8FF7FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "FFFEE2FFDDE7FCF2FD3EDBE3FE6FC796DFF6264FF3FF7BFFFE7FE7FB3FFFFFFEF2FFDDE7FDD0E83EDBE3FEEFC597DFF6264FF3FF7BFFF77FF7F9BFFFFFFEF2FFDDE7F9A7C63EFAA8FEE3CD94DFF6264FF3FF7FFFFF7FFF38DFFFFFFEF2FFDDE7F3DF9C7EFAAEFCF3DCF4BFE6264FF3FF7FFFFE7FFBFC7FFFFFFEE0FFDDE7F3DE16BEFFFBF9E7A680DFEE2E4FF3FF7FE7FCFFF7ACFFFFFFF6C2FFD9EFF78E9EB6CD3C09F636E3ACC62E4FF3FF7FE7F6A25FA1FFFFFFF6C2FFD9EFEEA62CF6FD3777CEFE67B9162E4FF3FF7FFFF7CBBF203FFFFFFE02FFD9EEFFC2BCF6DF73FF56EE5AEFFA2E4FB3FF7BFFF1FFF7805FFFFFEE02FFD9EEDE836DF7DDF1FF869F48";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "63FE2E4FB3FF63FFF3CFFEC33FFFFFEE02FFD9EF9AC3CDF7E6F1C46EAFF8717C0E4FF3FF6BFFF7C9FE037FFFFFEE02FFD9EF3CA06FF7FEE012EF8F27F9012E4FF3FF6BFFFBF809033FFFFFEF02FFD9EEFD3B2FF6F8B0FA3FBE1469FFCE4FF3FF63FFE727F2007FFFFFEE02FFD9EFFD1D3FB6FE8808FB3FF9FF7F6E4FF3FF6F37EFB07F897FFFFFEE02FFD9EBF53CDFB6FC5CFFF3DFB19FFEAE4FF3FF6F27E76003927FFFFFEE01FF9DA4D52DDD9EFE53FFF4FB94303F804FF3FF7A77EE1FC7FB7FFFFFE6C13FFD35ED36ED14FFB3F1F97F1D203FC0CFF3FFFA7FEEDFC7E97FFFFFFB29FFCF39FE0BEF9CFFCF60817F3CEEFEDEFD76FF7E3FF1A0039DFFFFFFF7";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "82FFCD807C2DFE80FF0AB00AFE26920009668EFFF42FF8D9E859FFFFFFF9BA7FEFC6EFD5F6C97F8443C5FE1FF077016437FFAC77F6826BB7FFFFFFFC82FFEE7BA007FC1EFFFC015FFF4FFF3C0FF2C5FFEC37FBA1B7C7FFFFFFFF83FFFA7FE33FFE7FFFFA806FBCBFFE1F990FFFFFFC6FA769BE7FFFFFFFFFFFFFFF7DFFFFFFFFFFFBFFFFBDDFFFFC39E1FFFFFCFFBF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFB3FF7FFBEFFFFCBF80FFFFFFFFFE7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFBBFFFFF79FFFFD96E8FFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF1DFFFFF464DFFFFFFFFF77FFFFFFFFFFFFFFFFFFF8001E17000067C8CEDF70CDB39";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "23F2000000001F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8D7FFFB0B29BFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFC6FFBF5E5F5BFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8BD4F0FCC69A61AF9AFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E67FB5F6E67A3FEEFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF0001FFFF0001B51C88584E4536789E000000001F7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF82B9BE8E470D1DFCFDFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF5DD672241F1C6FED8FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF82DBD9FDDD56FC27FFFFFFFFFFF7FFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "EE7FFFFFFFFE34C21C45D5F9CF67FC3FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFD773594319F4E6DFF257FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF83A75E740982E64FF7F7FFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF2541DD6001D40C0FC34FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF4905718358FFACBF50FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF2FF71685F48ECAFFE4BFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF7FFFFFFFFFF0D24AEAC1C4770BF5FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF7FFFFFFFFFA949BCDE51A9E7B06DFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF7FFFF8FBFFD4BC24B2D9176F2B77FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FD3FFFFFFF7FFFFFFFFFFFFFFFFFF7FFFE4FBFFEC0DC9DC00EE7FA5A3FFFFD3FFFFFFF7FFFFFFFFFFFFFFFFFF7FFFC3FBDB70DE5FF21EADBFDE09FFFF2FFFFFFFF7FFFFFFFFFFFFFFFFFF7FFFE48D8FFFFFFFFFFFFFFF09A0FFFFBFFFFFFFF7FFFFFFFFFFFFFFFFFF77FFE03F6FFFFFFFFFFFFFF8F5F8FFFF6FFFFFFFF7FFFFFFFFFFFFFFFFFF77FFFCC5E7FFFFFFFFFFFFFB07C6FFFF4FFFFFFFF7FFFFFFFFFFFFFFFFFF77FFF810FBFFFFFFFFFFFFF375FBFFFF4FFFFFFFF7FFFFFFFFFFFFFFFFFF77FFFFF29FFFFFFFFFFFFFF7637EFFFF5BFFFFFFF7FFFFFFFFFFFFFFFFFF77FFFFE8FFFFFFBFFFFFFFEEEED6FFFF9FFFFFFFF7FFFFFFFFFFFFFFFFFF77F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFF90BFFFFFBFFFFFFFF1A0A9FFF952ED7FFFF7FFFFFFFFFFFFFFFFFF77FFFF981FFFFFBFFFFFFFD5FE90FFF896C6BFFFF7FFFFFFFFFFFFFFFFFF77FFFF1BFFFFFFBFFFFFFFE1FC1CFFFCDBFDBFFFF7FFFFFFFFFFFFFFFFFF77FFFFA1FFFFFFBFFFFFFFC902DCFFFB1800FFFFF7FFFFFFFFFFFFFFFFFF77FFFC60FFFFFFBFFFFFFFD9A9ADFFFF33C7FFFFF7FFFFFFFFFFFFFFFFFF77FFFD85FFFFFFBFFFFFFFF5BC57FFF8BFA63FFFF7FFFFFFFFFFFFFFFFFF77FFFFADFFFFFFBFFFFFFFEC1177FFFF4DD03FFFF7FFFFFFFFFFFFFFFFFF77FFFD0FFFFFFFBFFFFFFFE923FFFFFF5B837FFFF7FFFFFFFFFFFFFFFFFF77FFFC97FFFFFFBFFFFFFFFFFFFFFFFFAB9";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "17FFFF7FFFFFFFFFFFFFFFFFF77FFFD9FFFFFFFFFFFFFFFFFFFFFFFFF5292FFFFF7FFFFFFFFFFFFFFFFFF77FFEC3FFFFFFFFFFFFFFFFFFFFFFFFFBE57FFFFF7FFFFFFFFFFFFFFFFFFFFFFF2BFFFFFFFFFFFFFFFFFFFFFFFFFA6F3FFFFF7FFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFBFFFFFFFFFFFFFFFFF464BFFFFF7FFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFBFFFFFFFFFFFFFFFFF683FFFFFF7FFFFFFFFFFFFFFFFFFF7FFE43FFFFFFFBFFFFFFFFFFFFFFFFF711F7FFFF7FFFFFFFFFFFFFFFFFFFFFFF4BFD3FFFFBFFFFFFFFFFFFFFFFF4C7FFFFFF7FFFFFFFFFFFFFFFFFFF7FFF83F13FFFFBFFFFFFFFFFFEDFFFF6E3FFFFFF7FFFFFFFFFFFFFFFFFFF7FFF06";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "CB3FFFFBFFFFFFFFFFFEDFFFF743FFFFFF7FFFFFFFFFFFFFFFFFFF7FFF9114BFFFFBFFFFFFFFFFFEDFFFF773FFFFFF7FFFFFFFFFFFFFFFFFFF7FFF7AC03FFFFBFFFFFFFFFFFFDFFFF587FFFFFF7FFFFFFFFFFFFFFFFFFF7FFFAA523FFFFBFFFFFFFFFFFFDFFFF537FFFFFF7FFFFFFFFFFFFFFFFFFF7FFFB1FAFFFFFBFFFFFFFFFFFFDFFFF567FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF0CAFFFFFBFFFFFFFFFFFFDFFFE78FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF538FFFFFBFFFFFFFFFFFFFFFFF23FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF9277FFFFBFFFFFFFFFFFFFFFFF85FFFFFFF7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "E6FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFBFFFFFFFFFFFFDFFFFFFFFFFEFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFEDFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFBFFFFFFFFFFFEDFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "FFFBFFFFFFFFFFFFFFFFFFFFFFFF7DFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBDFFFFFFFFFFFFFFFFFFFCF8C780000FE1FF80000000003DFC000000001CFBFFFFFFFFFFFFFFFFFFFEFC0180000001FE00000000001BF8000000001FF7FFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000007FFFF";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N12
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a43~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a59~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( 
// \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a43~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a59~portadataout )) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a11~portadataout ) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a27~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a11~portadataout  & 
// !\imageRAM_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .lut_mask = 64'h0F000FFF33553355;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .mem_init3 = "FFD3FDBFFFFEE00409FFC1FF1FFFF1FFE77FFFFFFFFFD7FFFBEFFE7FFFF9FF9FFF1FFFF5FFFFFF7F8FFFCFFFF9FFFEBFFFFFFFFF5FFFF1F7FFFFEFFEBE79FFFFFFEFFFFFFCFEBFFFDFFFE7DFFFDFFFFFFFFE7FC19D73017FEE87FEFFECBFFFDFFE0506FDFBD5FDFF8FEF19C7FFFFFFFEFEDE5AFA19FFFD04F9FA47CDFFDFDC0021FDED1FDDFFDF9FDF7FFFFFFFFEDFBE79C2DF103EF80BEAF831003F0BFF7EF9FBFF1C203E880D43FFFFFFF9F19B6C47F09EFE361FDBFF38187D301C048BFB9A90B87EFB1F65FFFFFFF9E81FFAAC1C67CE33F7D00F823F7F87FEA6FFDCBE50BFFB9FFEEEFFFFFFFBDAFFFAFE6E0BCEF3CDA007CABFFD77FFE6EFDBFB8F1CF239";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .mem_init2 = "FE707FFFFFF3D7FFE787DC07DEF3DF400F82BDFAFF81E6F71FFFBFAFEC31F77E3FFFFFF6BFEDC7D5AE78BE728B083B81E7F1FF83A63F9FFFFF59A0FC37FFBFFFFFFE4DD7DFED0444DE741E8C07FBA3F3F005E61F5F1CF913E5FE47CF7FFFFFFE0CAB5B27CCD9EE37DE9DEEB9BFC1E08F676E8EF06A09FDE2FA1EBFFFFFE7655CAB07C00C7E76DFDD2C79EDC99637AF4F0DB20711CDD65A3F1FFFFFE6572F7B4FD636BE76FD3BDD517DEBA8EF164EDF5EE7138DA5F87F9FFFFFEE375FDA7BE28AFEF7DF396ED3097F16EE964FFA1F5B238D2FFB35AFFFFFFE063F9E67FC30FEF7D976FE7FCFC79FE69E4FECFF77F3F687FDAECFFFFFFE83FFDACBF2F37EFFDD71";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .mem_init1 = "FF7B51979FE69E4DCFFF67EBE62FFDBF5FFFFFFE037FD84FFDFBCFBFDF71FE6745D7BFE69E4FC4FF67F3A6CFFF3DBFFFFFFE027FDA6FF9EFEDBFFBF7FE6B4FB7DFE69E4FE6FF67F1FFBFFF54BFFFFFFE127FDF6FFFFFAFB7FBF5FF7B5FD6DFE69E4FC4FF6BE1FDDFFF9D3FFFFFFE1AFFD9EFFFBEFEB5BBF7FF6F4FB6DFF69E4FE1FF7FE3FDFFFFDFFFFFFFFE1AFFDDEFFEDE7635BBF5FF6E4F94DFF69E4FA3FF7FE7CCFFFFFFFFFFFFFE1AFFDDEFFFF66634B9F5FF7E5F94DFF69A4FE3FF7FE6E6B7FFFFFFFFFFFE1EFFDDFFFFEE5436B9F5FF7E5FD4DFF6924FF3FF7FFCF6B7FFFCFFFFFFFE16FFDDFFFFBAD1B6B9D5FF7E5FD4DFF6824FF3FF7FFF82D5FFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a75 .mem_init0 = "FFFFFFEF46FFDDEFFFCDD1BEBBF5FE6BCFD6DFE61E4FF3FF7DFFB65EFFFFFFFFFFEFCEFFDDEFFFE6FFFEB9E9FE6B87D7DFE69E4FF3FF7FFF73DA0FFFFFFFFFEFCEFFDDEFFFF0CFFEB9E9FE6B87D7DFE69E4FF3FF7FF76BF5FFFFFFFFFFEFCEFFDDEFFFE917FFB9E9FE6B87D7DFE69E4FF3FF7FF7C01DFBFFFFFFFFEFC6FFDDEFFFF28FFDF9E9FE6B87D7DFE69E4FF3FF7FF78DDFF6FFFFFFFFEF42FFDDEFFFF89FFDB9E9FE6B87D6DFE69E4FF3FF7FF7C6F5BC7FFFFFFFEFC2FFDDEFFFF8CFF5B9E9FE6BC7D6DFF69E4FF9FF7FF7FB1C677FFFFFFFEFC2FFDDFFFFF35FF4B9E9FE6BC7D4DFF69E4FF9FF7FF7E47E0CCFFFFFFFEFC2FFDDFFFFF77FB6B9E9FE6B";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a123 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000001C000000000061FFFFFFFFFFFFFFFFFFFFFFF39FFFFFFF7FFFFFFFFFF7FE7FFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFF9FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFF3FCFFFFFFC7FFF9FFFF7FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFF0000000001FE000000C0007FFC008040201FE7FFFFFFFFFFFFFFFFFFFFFC0000000000FE000000000007F8000000001FF3FFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .mem_init1 = "FDFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFB9FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a107 .mem_init0 = "FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFDA3FFFFFFFFFF967FFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFEFD13FFFFFFFFF7B5FFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF9467FFFFFFFFFC20E3FFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFDC157FFFFFFFFCDE2BFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFF49D27FFFFFFFFC8E69FFFFDFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFE3EF43FFFFFFFF90A7DFFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .mem_init3 = "FF449F3FFFFFFFFF5E55FFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFF8FEDFFFFFFFFF87F77FFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFE27FD3FFFFFFFFD5FD6FFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFEB7EF7FFFFFFFFB7CC3FFFFFFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFF23EFBFFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFE67F4FFFFFFFFFFFFD27FFFDFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFF6FE8FFFFFFFFF23FF1FFFFDFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFE87C1FFFFFFFFF61FCBFFFFDFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFFDDE6BFFFFFFFFC33F87FFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .mem_init2 = "FFFFE77FFFFFFFFFFFFFFFFFFFFFFF6223FFFFFFFFFE6177FFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFF95827FFFFFFFFD0E167FFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFEC8117FFFFFFFF80A937FFFDFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFEF4517FFFFFFFFE15C7FFFFDFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFF7FFFFAEB53FFFFFFFFE04CBFFFFDFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFFFFFFF081DFFFFFFFFFE400FFFFFFFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFF7FFFFBAECFFFFFFFFFFA261FFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFEEFF23FFFFFFFFFF967FFFFFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFF77FFEDB";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .mem_init1 = "FCFFFFFFFFFFFF67FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF77FFF5BF1FFFFFFFFFFFF3BFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFF47F0FFFFFFFFFFFC67FFFDFFFFFFFFFFFFE37FFFFFFFFFFFFFFFFFFFFFFF0964BFFFFFFFFFF92FFFFDFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFEE3D03FFFFFFFFFEF47FFFDFFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFFFFFFFDE25BFFFFFFFFF028FFFFFFFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFFFFFFFCE007FFFFFFFFE031FFFFFFFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFFF7FFF8676FFFFFFFFFF4A3FFFFFFFFFFFFFFFFFEB7FFFFFFFFFFFFFFFFFFF7FFFFC0FFFFFFFFFFF867FFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a91 .mem_init0 = "E37FFFFFFFFFFFFFFFFFFF7FFFDFB3FFFFFFFFFFD3FFFFFFFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFA3FFFFFDFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFBFFFFFFFFFFFFCFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFEFFFFFFFFFFDFFFFFFFFFFFFF7737FFFFFFFFFFFFC106E7117FFF23FFDE8007FFFFF08020BFFFC03FFFFF7840BFFFFFFFFFFF0FE0F78C0FFF31B";
// synopsys translate_on

// Location: LABCELL_X43_Y16_N12
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a107~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a91~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\imageRAM_rtl_0|auto_generated|address_reg_a [1])) # (\imageRAM_rtl_0|auto_generated|ram_block1a75~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a107~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a91~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a75~portadataout  & (!\imageRAM_rtl_0|auto_generated|address_reg_a [1]))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a107~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a91~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\imageRAM_rtl_0|auto_generated|address_reg_a [1])) # (\imageRAM_rtl_0|auto_generated|ram_block1a75~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a123~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a107~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a91~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a75~portadataout  & (!\imageRAM_rtl_0|auto_generated|address_reg_a [1]))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a123~portadataout )))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a123~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w11_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n1_mux_dataout~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w11_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_first_bit_number = 11;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .mem_init3 = "EAFFFFFFFFFFFFFFFFFFF0C9FFF1FFFFFFFFFFF87F03FFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFFFFE98792F2FFFFFFFFFFFAFFF9FCFFFFFFFFFFFFFE751FFFFFFFFFFFFFFFFFECFFC0FBFFFFFFFFFFFFED200DFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFE526FF1E7FFFFFFFFFB2657F1F7FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFE46E7D9CFFFFFFFFFF1A0D8B557FFFFFFFFFFFFEF41FFFFFFFFFFFFFFFFFEE2D7B8CFFFFFFFFFF827518037FFFFFFFFFFFFEFFBFFFFFFFFFFFFFFFFFEB8FF1EF3FFFFFFFFF819743553FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFEA7CFDED3FFFFFFFFF81D0C17F3FFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFCD0DFDFA3FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .mem_init2 = "FFFFFF48E864931FFFFFFF7FFFFFFE9FFFFFFFFFFFFFFFFFCD1DDFEC7FFFFFFFFF4DE347CD7FFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFEC0FFFCF3FFFFFFFF8E30CE6AD7FFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFECDC7DACBFFFFFFFF8A3B6C7757FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFECAE7DDFFFFFFFFFF90C76462D7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFE4773F367FFFFFFFF8704CD3067FFFFFFFFFFFFFFA3FFFFFFFFFFFFFFFFFF087EDFB7FFFFFFFF9E775F499BFFFFFFFFFFFFFF0BFFFFFFFFFFFFFFFFFF98FE47EFFFFFFFFF8C3EF6243FFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFF67EF3FEFFFFFFFFF801FE5BF7FFFFFFFFFFFFFFE43F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .mem_init1 = "FFFFFFFFFFFFFFFFFCA53F77FFFFFFFFF807FFA7FFFFFFFFFFFFFFFEE2FFFFFFFFFFFFFFFFFFFC22FFDBFFFFFFFFFAE3FFFFFDFFFFFFFFFE3FF8EAFFFFFFFFFFFFFFFFFFFEFB7EF7FFFF801FF1F07FE7F07E7FE3FFFC1FFFD5FFFFFFFFFFFFFFFFFFFF04E92FFFFFD83FFDEBFFFFF0FFFFF7FFFC3FFFB5FFFFFFFFFFFFFFFFFFFF4584FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFFFFFFFFFFFFFFFFFFFFAD1C0000000000000000000002000003F0000267FFFFFFFFFFFFFFFFFFFFDE303E00047FC03FF001F84001F007F00F0037DFFFFFFFFFFFFFFFFFFFFFF2F00000000000000000000000000000000015DFFFFFFFFFFFFFFFFFFFFFF8F1C000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a139 .mem_init0 = "000E800000000000000010081FFFFFFFFFFFFFFFFFFFFFFBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97BFFFFFFFFFFFFFFFFFFFFFF9FBFEFFFFFFBFFFF07FFFFFFFFFEFFFFFCFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N21
cyclonev_lcell_comb \imageRAM~20 (
// Equation(s):
// \imageRAM~20_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a139~portadataout  & ( (\imageRAM~1_combout  & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # (\imageRAM_rtl_0|auto_generated|ram_block1a155 ))) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a139~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a155  & \imageRAM~1_combout )) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a155 ),
	.datac(!\imageRAM~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a139~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~20 .extended_lut = "off";
defparam \imageRAM~20 .lut_mask = 64'h010101010B0B0B0B;
defparam \imageRAM~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N18
cyclonev_lcell_comb \imageRAM~21 (
// Equation(s):
// \imageRAM~21_combout  = ( \imageRAM~20_combout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( \imageRAM~0DUPLICATE_q  ) ) ) # ( \imageRAM~20_combout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// \imageRAM~0DUPLICATE_q  ) ) ) # ( !\imageRAM~20_combout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [2] & 
// (\imageRAM_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [2] & ((\imageRAM_rtl_0|auto_generated|mux2|l2_w11_n1_mux_dataout~0_combout ))))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|mux2|l2_w11_n0_mux_dataout~0_combout ),
	.datab(!\imageRAM~0DUPLICATE_q ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\imageRAM_rtl_0|auto_generated|mux2|l2_w11_n1_mux_dataout~0_combout ),
	.datae(!\imageRAM~20_combout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~21 .extended_lut = "off";
defparam \imageRAM~21 .lut_mask = 64'h1013333300003333;
defparam \imageRAM~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y9_N42
cyclonev_lcell_comb \pixelData~14 (
// Equation(s):
// \pixelData~14_combout  = ( \Mux510~27_combout  & ( (!\pixelData~1_combout ) # (\pixelData~2_combout ) ) ) # ( !\Mux510~27_combout  & ( (!\pixelData~1_combout  & !\pixelData~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pixelData~1_combout ),
	.datad(!\pixelData~2_combout ),
	.datae(gnd),
	.dataf(!\Mux510~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~14 .extended_lut = "off";
defparam \pixelData~14 .lut_mask = 64'hF000F000F0FFF0FF;
defparam \pixelData~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N48
cyclonev_lcell_comb \pixelData~10 (
// Equation(s):
// \pixelData~10_combout  = ( \pixelData~14_combout  & ( \Mux500~14_combout  & ( (!\always7~12_combout  & ((!\pixelData~1_combout ) # ((\always5~1_combout  & \Mux500~0_combout )))) # (\always7~12_combout  & (((\always5~1_combout  & \Mux500~0_combout )))) ) ) 
// ) # ( !\pixelData~14_combout  & ( \Mux500~14_combout  & ( (!\always7~12_combout  & (!\pixelData~1_combout  & ((!\always5~1_combout ) # (!\Mux500~0_combout )))) ) ) ) # ( \pixelData~14_combout  & ( !\Mux500~14_combout  & ( ((!\always7~12_combout  & 
// !\pixelData~1_combout )) # (\always5~1_combout ) ) ) ) # ( !\pixelData~14_combout  & ( !\Mux500~14_combout  & ( (!\always7~12_combout  & (!\pixelData~1_combout  & !\always5~1_combout )) ) ) )

	.dataa(!\always7~12_combout ),
	.datab(!\pixelData~1_combout ),
	.datac(!\always5~1_combout ),
	.datad(!\Mux500~0_combout ),
	.datae(!\pixelData~14_combout ),
	.dataf(!\Mux500~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~10 .extended_lut = "off";
defparam \pixelData~10 .lut_mask = 64'h80808F8F8880888F;
defparam \pixelData~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N19
dffeas \pixelData[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~21_combout ),
	.asdata(\pixelData~10_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[11] .is_wysiwyg = "true";
defparam \pixelData[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y9_N22
dffeas \Display|pixelDataTemp[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[11] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y9_N59
dffeas \Display|displayData[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|pixelDataTemp [11]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.WRITE_STATE~q ),
	.sload(vcc),
	.ena(\Display|displayData[12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[11] .is_wysiwyg = "true";
defparam \Display|displayData[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_first_bit_number = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .mem_init3 = "E0FFFFFFFFFFFFFFFFFFF843F3F9FFFFFFFFFFF87F03FFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFF113DE7AFFFFFFFFFFFAFFF9FCFFFFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFF12F1E39FFFFFFFFFFE66C5C09FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82F7F7F7FFFFFFFFFAB65FF1F7FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFF96EFF9DFFFFFFFFFF3B6F7F557FFFFFFFFFFFFEF47FFFFFFFFFFFFFFFFFF2DFF9FEFFFFFFFFFFBB4593077FFFFFFFFFFFFEFE7FFFFFFFFFFFFFFFFFF34FF9ECBFFFFFFFFFB942D3553FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36EF7DFBFFFFFFFFFB936D1033FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFF05EFFDFBFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .mem_init2 = "FFFFFF507B71CF1FFFFFFF7FFFFFFF7FFFFFFFFFFFFFFFFFF04EE5CEFFFFFFFFFF78C3521D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16FFDCCBFFFFFFFF8E518F2257FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06FFDFDBFFFFFFFF8CD82D3757FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFF1AF7FFFFFFFFFFFF98B5E52817FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8AEFFDF7FFFFFFFF952FCD7F87FFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFDDF7E7B7FFFFFFFF9A66DF2C3BFFFFFFFFFFFFFF27FFFFFFFFFFFFFFFFFFD1F977AFFFFFFFFF8C3FF667FFFFFFFFFFFFFFFF37FFFFFFFFFFFFFFFFFFC97E1FAFFFFFFFFF801FE5BF7FFFFFFFFFFFFFFE3FF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .mem_init1 = "FFFFFFFFFFFFFFFFFEA3FFE7FFFFFFFFF807FFA7FFFFFFFFFFFFFFFEE5FFFFFFFFFFFFFFFFFFFF77FFCBFFFFFFFFFAE3FFFFFDFFFFFFFFFE3FF8E9FFFFFFFFFFFFFFFFFFFF623FB7FFFF801FF1F07FE7F07E7FE3FFFC1FFFC7FFFFFFFFFFFFFFFFFFFFB0D62FFFFFD83FFDEBFFFFF0FFFFF7FFFC3FFF8BFFFFFFFFFFFFFFFFFFFF9A21FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE67FFFFFFFFFFFFFFFFFFFFC89C0000000000000000000002000003F00001FFFFFFFFFFFFFFFFFFFFFFE36000000000000000000000000000000000083FFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFF01C000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a140 .mem_init0 = "000E80000000000000001007FFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_first_bit_number = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_last_address = 4095;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_b_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .port_b_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAFEAEAAAAAAAABEAAAAAAAAAAAAAAAAAAAAABEAAAAAAFAAAFAAAAAAFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAA555555555555555555555555555555555555555555556AAAAAAAAAAAAAAAAA5AAAAAAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA95555555";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .mem_init1 = "555555555555555555555555555555555555555555555555555555555555556ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA54F9AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA9AAAABC16BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE93743FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000FFFFFFFFFFFFFFFFFFF000121AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAA46EA9995555555555555555555555555555555555555555555A555556A95555555556AAA68F6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA90EA556AA555555555555556A555555AA5555555555";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a156 .mem_init0 = "55A99696AAA5AAAAA955A955556AA95694AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA7FA59BB9A555555555555555AA955AAAAAAAAAAAAA6AAA555555555556AA5556A5555555695AC6BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE93AA26FD869555555555555555555555556AAA596A95555555555555555A55556555555556956B5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4758BFFFE25A55555555555555555555555AA555555555555555555555555555555555555655AA27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA62A7FFFFFD9A55555555555555555555555A5555555555555555555555555555555555555655";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N54
cyclonev_lcell_comb \imageRAM~22 (
// Equation(s):
// \imageRAM~22_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a140~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a156~portadataout  & ( \imageRAM~1_combout  ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a140~portadataout  & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a156~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & \imageRAM~1_combout ) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a140~portadataout  & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a156~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & \imageRAM~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imageRAM~1_combout ),
	.datad(gnd),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a140~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a156~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~22 .extended_lut = "off";
defparam \imageRAM~22 .lut_mask = 64'h00000C0C03030F0F;
defparam \imageRAM~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .mem_init3 = "FF8FFE7FFFFF1FFFFBFFFFFFFFFFFD7FF8FFFFFFFFFFEFFFE7FFFFFFFFFFFF3FFFFFFFFBFFFFF9FFFFFF9FFFF7FFFF7FFFFFFFFFBFFFF3FFFF7FFFFDFFFFFFEFFFF3FFFFFFFF7FFFE7FFE7FFFFBFFFFFFFFF3FE7DCFFFFBFFFFEFDFE73B3FFEFFFFFFFFE7FBFBBFFFFFFEDEFFFFFFFFF7FAE627E00FFFE01FFFC7FEBFFFFE20002FFFC9F1FFFBF87FE17FFFFFFFDFF7E783CBF2FCEFFFBE5F82EFF3F7FFFFF03F57F3EDF3FB80DFFFFFFFFFDF39F6CBD70EFCE37EFDFFF1BFF3E301C0573EB9B9C7F7EFF1F77FFFFFFFFF81FFA1EBC2FFE33EFD00F837EF887FEA777FCBFD0FEFD9FFEE1FFFFFFFFDAFFFA0E9E2FFEF3EF2007C0FEF977FFE777FBFB8E3EF239";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .mem_init2 = "FE71FFFFFFFFF7FFE7AF5C0BEEF3EE400F823EF2FF81E76F3FFFBF7CFC31F77F7FFFFFFF9FEFC7D72E67CE735E083F837CE5FF83A76F5FFFFF45F0FC37FEFFFFFFF7AFC7DFEFA44FEE77DE8C07FBBDFBF007E76FDF1CF91DEDFE07CFFFFFFFF7EF93DB2FFCC5FE35FD9C31B99FF9E58E67FE8E21CA2FEDE2601E7FFFFFFFE7089B0FF403FE75FFDC01B9EFC98417AFFE8CB0E70FFDC0E63F5FFFFFFFD77FB34FEE32FE75DD383ED1EFDB8FF717FEDDBF67179D87FE7FFFFFFFF6B73FBE73FE3B7EF5FB3BFE73BFCF1FF697FEF97F4B2F9D37FDB59FFFFFF7867FFA63F4317EF5FB70FFCFDDB7FFFE9FFDEFFFE7F7B60FFFAEAFFFFFF7027FF6CBFDF37EFDFF75";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .mem_init1 = "FFDB4F97BFFE9FFDCDFFEFFFA63FFE9F1FFFFFF6037FFE4FFB7B7FBDF971FFEF4FF7FFFE9FFFC4FFE7EFE69FFEFC5FFFFFF703FFFE6FFDFF9FBDD9F3FFEB4DD7DFFE9FFFE7FFFFEFBF9FFFC10FFFFFF7127FFF6FFCFFAFB5D9F5FFEB4DF6DFFE9FFFC5FFF7FFBDFFFFDEFFFFFFF71A7FFDEFFEFEFEB7D9F1FFEF4DD6DFFE9FFFE3FFFFFDBDDFFFFFFFFFFFF71A7FFDEFFF3E6E37D9F3FFEE4DF4DFFE9FFFA3FFFFFDAC9FFFFFFFFFFFF71A7FFDEFFF666637D9F3FFEE4DF4DFFE9BFFE3FFFFFDA6AFFFFFFFFFFFF71E7FFDFFFFBE5035D9F3FFEE4DF4DFFE93FFF3FFFFE7A68FFFFFFFFFFFF7167FFDFFFFE6DDB5D9D3FFEE4DF4DFFE83FFF3FFFFE6E6EFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a76 .mem_init0 = "FFFFFFF7467FFDEFFFF5D9BDD9F3FFEBCDF6DFFE1FFFF3FFFDE6F65DFFFFFFFFFFF7CE7FFDEFFFF2FFFDD9EFFFEB8DF7DFFE9FFFF3FFFFE7F3D7FFFFFFFFFFF7CE7FFDEFFFECCFFDD9EFFFEB8DF7DFFE9FFFF3FFFFEFABFB8FFFFFFFFFF7CE7FFDEFFFF517FDD9EFFFEB8DF7DFFE9FFFF3FFFFEFB19FE7FFFFFFFFF7C67FFDEFFFFC8FFFD9EFFFEB8DF7DFFE9FFFF3FFFFEFF9DFB9FFFFFFFFF7427FFDEFFFFA9FFFD9EFFFEB8DF6DFFE9FFFF3FFFFEFE0F58EFFFFFFFFF7C27FFDEFFFFACFF7D9EFFFEBCDF6DFFE9FFFFBFFFFEFEA7C7BBFFFFFFFF7C27FFDFFFFFFDFF7D9EFFFEBCDF4DFFE9FFFFBFFFFEFF37E0BFFFFFFFFF7C27FFDFFFFFF7FB5D9EFFFEB";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a108 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFEA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B7FFFFFFFFFF981FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE20FFFFFFFFFFFA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB008FFFFFFFFFE1E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE802FFFFFFFFFD076BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A75FFFFFFFFFD2E3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a124 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .mem_init3 = "FFCFDF7FFFFFFFFE1FD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BF17FFFFFFFFE1FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEA7FDFFFFFFFFF93FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37F77FFFFFFFFFBFE0FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEE7FB7FFFFFFFFA3FEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE7FC7FFFFFFFF73FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F8FFFFFFFFFA3FE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F5FFFFFFFFFEBFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC187FFFFFFFFC5FDBFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85ADFFFFFFFFFA5FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0C1FFFFFFFFFA10D4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01EFFFFFFFFFC1D92FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE098FFFFFFFFFD81C3FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFE3C6FFFFFFFFFE44A3FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF83C5FFFFFFFFFF7187FFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF33E57FFFFFFFFFDF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2BF27FFFFFFFFFE0EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .mem_init1 = "F4BFFFFFFFFFFCAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF8BFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F4BFFFFFFFFFFE77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF07FFFFFFFFFFC0FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF2DE1FFFFFFFFFFFD2FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF1E85FFFFFFFFFFF3FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFAC83FFFFFFFFFF337FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFE677FFFFFFFFFF09FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFC815FFFFFFFFFF44FFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a92 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFE277FFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2FFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF3FFFFFFFFFFFDFFFFFFFFFFFFFE7BF7FFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N15
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( \imageRAM_rtl_0|auto_generated|ram_block1a92~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a108~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a92~portadataout  & ( (\imageRAM_rtl_0|auto_generated|ram_block1a76~portadataout ) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( \imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a92~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a108~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ( !\imageRAM_rtl_0|auto_generated|ram_block1a92~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a76~portadataout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a124~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w12_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n1_mux_dataout~0 .lut_mask = 64'h22220A5F77770A5F;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "CDF4DFFE9FFFFBFFFFEFF08F87FFFFFFFFF7C27FFDFFFFFFAFB5D9EFFFEBCDF4DFFE9FFFFBFFFFFFFF83C39FFFFFFFF7427FFDFFFFFFBE35D9F7FFEBCDF4DFFEBFFFFBFFFFFFFFB9F3DFFFFFFFF7027FFDFFFFDFEC3DD9F1FFEBCFFEDFFE27FFF3FFFFEFFFC1FDFFFFFFFFF7027FFDFFFFDE5D3DD9F1FFEBCFFEDFFE27FFF3FFFFEFFFEA73F3FFFFFFF7027FFDEFFFBFBDBDD9E3FFEBCDF6DFFE27FFF3FFFFEFFFF94311FFFFFFF7027FFDEFFFFD1DBDD9E7FFEBCFF6DFF627FFF3FFFFEFFFFFC31D7FFFFFF7427FFDFFFF7B3FBDD9E7FFFBCFF6DFFE27FFF3FFFFEFFFFF711DFFFFFFF7A27FFDEFFFFA7CBDD9E7FFEFCFF6DFFE27FFF3FFFFE7FFFFC8FFBFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "FFF7E27FFDE7FFF6FA3DF9E1FFEFCFF6DFFE27FFF3FFFFE7FFFFF3FB3FFFFFF7F27FFDE7FFE4EE3DF9E5FFEFCFF7DFFE27FFF3FFFFE7FFFFFAF93FFFFFF7F27FFDE7FFF7CA3DD8ADFFEBCFF4DFFE27FFF3FFFFE7FFFFFAF83FFFFFF7F27FFDE7FFDF9E7DD8ABFFEBCFF4FFFE27FFF3FFFFE7FFFFFFBC1FFFFFF7E07FFDE7FFFE0EBDD9F9FDFF8F90DFF62FFFF3FFFFFFFE7FFF6C9FFFFFFFC27FFDEFFFCEBEB5FF39F3DE0FD3B3262FFFF3FFFFFFFD1F8F219FFFFFFFC27FFDEFFFE63EF5CB340FFEDFD7FFFE2FFFF3FFFFE7F9F41F205FFFFFF7027FFDEFEF82CEF5ED70FFF6DFDAFFFE2FFFB3FFFFE7FBFFFF007FFFFFF7027FFDEFFFC33FF5EFF0FF86EFE8";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "6BFE2FFFB3FFFFE7FBBFFEC37FFFFFF7027FFDEFFEC3FFF5FFF0BE2ECFA876020FFFF3FFFFE7FB89FE03BFFFFFF7027FFDEFFCA03FF5F4E0116FBFFFF8812FFFF3FFFFE7F7FF0103FFFFFFF7027FFDEF7D387FF5FEB0FB3FDFCDF9FFCFFFF3FFFFE7FF27FE003FFFFFF7027FFDEE7B1BEFB5FB0808FB7FC9FF7F6FFFF3FFFF2FF7B07F887FFFFFF7027FFDEEFB38EFB5FEDCFFF37FFB9FFEAFFFF3FFFF3FFF600391FFFFFFF7007FFDA7F93FEF9DFF53FFF4FFC9303F81FFF3FFFE6FF7DFC7F2FFFFFFFFC07FFD37ED35FF1FFF03F1F87FBCA03FC1FFF3FF7E67F35FC7E1FFFFFFF7287FFD3EEE03FF9FFF376081FFE68EFEDFEF73FFBE27FBA00383FFFFFFFA";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "017FEA06FC13F483FFAA3007FFEF0A0009E603FF9437FF01E80FFFFFFFFE38FFE2036FCBFCCBFFE643C3FFB7C67000F231FFDC6FFECA69AFFFFFFFFEFFFFF7FFDFFFFDFEFFF17F57FE4FF9FFFFFEFDFFFFF7F77D103FFFFFFFFFFFFFFFFFFFFFFFFFFFFE415FFFEFFFFC7FFFFFFFFFFFFFF1FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFD4EE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDFFFF64DC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF7DFFFD3";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFD795FFFFFFFFFFFFFFFFFFFFFFFFFFFFF45FFFFFFFFFFFFFFFFFFFFFFFFF7715FFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFF6FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFCE17FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFE417FFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFF23FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FDFFFFFFFFFFFFFFFFFFFFFFFC45FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4BFB7FFFFFFFFFFFFFFFFFFFFFFE41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "F4BFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5E4FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9ED0BFFFFFFFFFFFFFFFFFFFFFFD87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8821FFFFFFFFFFFFFFFFFFFFFFFD2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F9FFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0C5FFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9E7FFFFFFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "A9A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53FFF0A747BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB3FFE550BEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFCDBF7CC25FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF58E5778C89A1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE605C202B931FFF51FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB395FEBF9B8527FF8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF889F582D664C5FFBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C1CF0D2BE78FFFE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFCFD4D5D0D225EC7FCAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED578F78B93FF28FFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF632FD7149A1A67FCC5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBB15259323471FFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3A8C176FC544E3FEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6D68317D4CDDE9FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98FF931BCFD357EFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96BD1F21F0EBF7FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF30AA38AA60D3FD9CFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFA7E76F5FDFF94FFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC002FFFFFBFFFFF5FFFE18BFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00C0BFFFFFFFFFFFFFFF78DFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC06FFFFFFFFFFFFFFF83D1FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF806F3FFFFFFFFFFFFFD1DC1FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC7FFFFFFFFFFFFFFFBDCFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0AFFFFFFFFFFFFFFF07B9FFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC1349FFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFF03FFFFFFFFFFFFFF17FCFFFFE17FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFF6F30FFFFD53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFFE627FFFB18023FFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFEBF74FFFFC18003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FFFFFFFFFFFFFFF658BFFFF830077FFFFFFFFFFFFFFFFFFFFFFFFFFFFE23FFFFFFFFFFFFFFE767FFFFFF744EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3BFFFFFFFFFFFFFFF637FFFFFE02097FFFFFFFFFFFFFFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFFF9BFFFFFFFD7E17FFFFFFFFFFFFFFFFFFFFFFFFFFFFABFFFFFFFFFFFFFFFFFFFFFFFFF87E";
// synopsys translate_on

// Location: LABCELL_X60_Y17_N24
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a28~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a60~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (\imageRAM_rtl_0|auto_generated|ram_block1a12~portadataout ) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1]) ) ) ) # ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a28~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a60~portadataout )) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( !\imageRAM_rtl_0|auto_generated|ram_block1a44~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// \imageRAM_rtl_0|auto_generated|ram_block1a12~portadataout ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .lut_mask = 64'h00F035350FFF3535;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N12
cyclonev_lcell_comb \imageRAM~23 (
// Equation(s):
// \imageRAM~23_combout  = ( \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~22_combout  & \imageRAM~0DUPLICATE_q ) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~22_combout  & \imageRAM~0DUPLICATE_q ) ) ) ) # ( 
// \imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [2]) # 
// (\imageRAM_rtl_0|auto_generated|mux2|l2_w12_n1_mux_dataout~0_combout )) # (\imageRAM~22_combout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// (\imageRAM~0DUPLICATE_q  & (((\imageRAM_rtl_0|auto_generated|mux2|l2_w12_n1_mux_dataout~0_combout  & \imageRAM_rtl_0|auto_generated|address_reg_a [2])) # (\imageRAM~22_combout ))) ) ) )

	.dataa(!\imageRAM~22_combout ),
	.datab(!\imageRAM~0DUPLICATE_q ),
	.datac(!\imageRAM_rtl_0|auto_generated|mux2|l2_w12_n1_mux_dataout~0_combout ),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datae(!\imageRAM_rtl_0|auto_generated|mux2|l2_w12_n0_mux_dataout~0_combout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~23 .extended_lut = "off";
defparam \imageRAM~23 .lut_mask = 64'h1113331311111111;
defparam \imageRAM~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N14
dffeas \pixelData[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~23_combout ),
	.asdata(\pixelData~10_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[12] .is_wysiwyg = "true";
defparam \pixelData[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y9_N5
dffeas \Display|pixelDataTemp[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[12] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y9_N4
dffeas \Display|displayData[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|pixelDataTemp [12]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.WRITE_STATE~q ),
	.sload(vcc),
	.ena(\Display|displayData[12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[12] .is_wysiwyg = "true";
defparam \Display|displayData[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y9_N38
dffeas \imageRAM~0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~0feeder_combout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\imageRAM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \imageRAM~0 .is_wysiwyg = "true";
defparam \imageRAM~0 .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a109 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3EFFFFFFFFFFF3FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFBFFFFFFFFFEE1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE45A7FFFFFFFFFF7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a125 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .mem_init3 = "FFFDE87FFFFFFFF9EF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63FFFFFFFFF9F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47F2FFFFFFFFFABFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4FFCBFFFFFFFFCFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FF8BFFFFFFFFD3FC4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9FFFBFFFFFFFF83FCCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F7FFFFFFFFFD3FCCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FE3FFFFFFFFDFFD4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBF77FFFFFFFFBFFC4FFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEEE7FFFFFFFFBFFE8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFDFABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE7FFFFFFFFFCF9EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE5FFFFFFFFFEFE3DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C3BFFFFFFFFFF7B7BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDEA7FFFFFFFFF9F19FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FBFFFFFFFFFFCE3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFD7FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .mem_init1 = "F7FFFFFFFFFFFF53FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F3FFFFFFFFFFFF17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F77FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1BF7FFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA60A7FFFFFFFFFC41FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF923FFFFFFFFFFFDC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE98DFFFFFFFFFF36FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F3FFFFFFFFFFFEFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a93 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFF017FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7BFFFFFFFFFFFFFFF3EFFFFFFFFFFFFFFFFDF7FFFFFF5F8FFFFFFFFFFFF91BFFEFFFFFDFCFFF8806FFFFFEBFFFFFFFFA09FFFFFF801FFFFFFFFFFFE8183FF80DFFF03F7F407D9FFFF900001FFF800C7FFFF07F21FFFFFFFFFFA6093FF8F5FFFCBF7C000E0FFFF4FE3FBFFE46464FFFD00E093FFFFFFFFE7E0057FC3CFFFCFFFCFF07EFFFD780159FFF3402FFFF860011DFFFFFFFFE50005BFA1E7FF0FFF1FF83E7FFA880019FFE40471BFFDC6";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .mem_init2 = "018EFFFFFFFFE800184FC3EFFF0FFFBFF07D3FFD007E19FF800040DFFBCE0881FFFFFFFFA010383FC19BFF8FFFF7C07CDFF2007C59FF200000FFFF03C8017FFFFFFFD038200FFBBBFF8BFF73F8043FE40FF819FEA0E306EFF201F8303FFFFFFF507464D7F33BFFCBFD63ED465FE61C7099FF71EEB5EFF21F0BE1BFFFFFFF18F714F3F7FDFF8BFC231FC61FD679EF51FF73AFF8EFE231F8C0BFFFFFFFA8DFFCBFFDCEFF8BFEC6FFAE2FC467FFE9FC237FF8EFC26FFE007FFFFFFF483FF98FFBC5FF0BFEC6FFEC7FE0EFFE69FF07FFE4C7A2EFFFCA5FFFFFFEF97FFD9BFFCFFF0BFE8FFFD02FC87FFE61FE13FFE817C9FFFFD17FFFFFFEFDFFF933FE0CBF03FA8F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .mem_init1 = "FFE4AFC81FFE61FE30FFE81F99DFFFA0EFFFFFFEFD7FFDB7FF84BE43FA89FFE0AFA81FFE61FC3BFFF01FD95FFFC3EFFFFFFFFC7FF997FF801E43FA09FFF4AFA83FFE61FC1BFFF01FC01FFFD35FFFFFFFEDFFF897FF407E4BFA0BFFF4AFA93FFE61FC39FFF81FC25FFFCBFFFFFFFFE5FFFE17FF813F4BFA0FFFF0AFA93FFE61FC1DFFF81FC25FFFFFFFFFFFFFE5FFFE17FFC19FCBFA0FFFF1AFAB3FFE61FC5DFFF81FD37FFFFFFFFFFFFFE5FFFE17FFF99FCBFA0FFFF1AFAB3FFE65FC1DFFF81F997FFFFFFFFFFFFFE1FFFE07FFF1A5CBFA0FFFF1AFAB3FFE6DFC0DFFF81FD94FFFFFFFFFFFFFE9FFFE07FFE9204BFA2FFFF1AFAB3FFE7DFC0DFFF81FB92FFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a77 .mem_init0 = "FFFFFFFFB9FFFE17FFF22043FA0FFFF42FA93FFEE1FC0DFFFA1FC9BFFFFFFFFFFFFF31FFFE17FFF90003FA17FFF46FA83FFE61FC0DFFF81FCC23FFFFFFFFFFFF31FFFE17FFFF3003FA17FFF46FA83FFE61FC0DFFF81FC401FFFFFFFFFFFF31FFFE17FFFEE803FA17FFF46FA83FFE61FC0DFFF81FEE62FFFFFFFFFFFF39FFFE17FFFD7003FA17FFF46FA83FFE61FC0DFFF81FE6203FFFFFFFFFFFBDFFFE17FFFE6003FA17FFF46FA93FFE61FC0DFFF81FFB0A6FFFFFFFFFFF3DFFFE17FFFFB00BFA17FFF42FA93FFE61FC05FFF81FF3839BFFFFFFFFFF3DFFFE07FFFF200BFA17FFF42FAB3FFE61FC05FFF81FFB81F6FFFFFFFFFF3DFFFE07FFFF804BFA17FFF4";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N6
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a93~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a109~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a93~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [1])) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a109~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((\imageRAM_rtl_0|auto_generated|ram_block1a125~portadataout  & \imageRAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a93~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|ram_block1a109~portadataout  & 
// ((\imageRAM_rtl_0|auto_generated|address_reg_a [1])))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # (\imageRAM_rtl_0|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a93~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a77~portadataout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a109~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((\imageRAM_rtl_0|auto_generated|ram_block1a125~portadataout ))))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a109~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a125~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w13_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n1_mux_dataout~0 .lut_mask = 64'h00530F53F053FF53;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "2FAB3FFE61FC05FFF81FFDF0793FFFFFFFFF3DFFFE07FFFF904BFA17FFF42FAB3FFE61FC05FFF81FFEBC3C3FFFFFFFFFBDFFFE07FFFF01CBFA0FFFF42FAB3FFE41FC05FFF81FFF5E0C37FFFFFFFFFDFFFE07FFFF93C3FA0FFFF42FA13FFED9FC0DFFF81FFFC60207FFFFFFFFFDFFFE07FFFEA2C3FA0FFFF42FA13FFED9FC0DFFF81FFFFF8C0BFFFFFFFFFDFFFE17FFFE4243FA1FFFF42FA93FFED9FC0DFFF81FFFFEBCECFFFFFFFFFDFFFE17FFFEE243FA1FFFF42FA93FFED9FC0DFFF81FFFFE3CE3FFFFFFFFBDFFFE07FFFEC043FA1FFFE42FA93FFED9FC0DFFF81FFFFF8EE3FFFFFFFF5DFFFE17FFF98343FA1FFFF02FA93FFED9FC0DFFF81FFFFFEB00FFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "FFFF1DFFFE1FFFF507C3FA1FFFF02FA93FFED9FC0DFFF81FFFFFFC043FFFFFFF0DFFFE1FFFFB17C3FA1BFFF02FA83FFED9FC0DFFF81FFFFFFD06FFFFFFFF0DFFFE1FFFF83BC3FB53FFF42FAB3FFED9FC0DFFF81FFFFFFF07BFFFFFFF0DFFFE1FFFE06F83FB51FFE42FAB1FFED9FC0DFFF81FFFFFFFC3FFFFFFFF1FFFFE1FFFC1E743FA01FFF06FCF5FFED1FC0DFFF81FFFFFFF937FFFFFFF3DFFFE17FF916F4BFAC7FFE1EFEC5FFED1FC0DFFF81FFFFFFFDE7FFFFFFF3DFFFE17FFD9CF0BFEC9FFD12FC81FFED1FC0DFFF81FFFFFFF9FFFFFFFFFFDFFFE17FFFD7F0BFC8DFFC93FC50FFED1FC4DFFF81FFFFFFFFFFFFFFFFFFDFFFE17FF3CDE0BFE0EFF992FE7";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "97FED1FC4DFFF81FFFDFFEBCBFFFFFFFFDFFFE17FF3CFE0BFC0FBF911FE78901F1FC0DFFF81FFFD3F8FCFFFFFFFFFDFFFE17FE5F7E0BFD1FB2907FE80781D1FC0DFFF81FFFC50AFC3FFFFFFFFDFFFE17FCC67E0BFF4F04C07FFA060031FC0DFFF81FFF9801FF7FFFFFFFFDFFFE17FAE6FE4BFFF7F7049FFA008091FC0DFFF8DFFFCF80767FFFFFFFFDFFFE17FCC7FE4BFF23000CBFCE600151FC0DFFF8DFFF1FFC6EFFFFFFFFFFFFFE5FFEC7FE63FFEC000B3FADCFC07FFC0DFFF99FFF20380FFFFFFFFF3FFFFECFF2CFFEE3FFBC0E067FD6DFC03FFC0DFFF99FFEA0381FFFFFFFFFD7FFFEC7E1F3FE63FFB89F7DFFB7310121FC8DFFF9DFFF5FFC7BFFFFFFFE";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "FFFFFBFFD3F7FD7FFFCDCFFBFFC78DFFF7FDFDFFF3DFFF7E17C7FFFFFFFE38FFF803CFD7FCC9FFFBBC23FF8FEC7000FE33FFF46FFFAD973FFFFFFFFFFEFFFBFBDFEFFFFFFFFB7F1FFFAFFDFFFEFCFFFFF7FFFFD60D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F3FFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFF92BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFEFD1BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF53C8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCBFFFEE";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "DB73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFFFFFE5E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFB67F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6FFFFDFBFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1FED34FDF58FFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C5FF4CF59FFDFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC261107EECDFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3AC55D05C6B9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3B62B881037BFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "FFFFFFFFFFFFE7A67B3725C89BFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB472BF6642EDEFFF4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED32ADF77DC8FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF096F8ACFECDDBFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAFBECB15EFF2BFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92DFD4BEFFB777FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECAEA53377BF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE652EBEFFE774FD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAF03FF6E6FBFCAFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBDE4FCB9FDE7FF55FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF3FFFFFFFFFFFFFFFEAFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F3FBFFFFFFFFFFFFFFFFF3FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFFFFFFFFE7F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FB1FFFFFFFFFFFFFFF63FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2FFFFFFFFFFFFFFE97EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFCEFF1FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79FFFFFFFFFFFFFFF77FBFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "FFFF73FFFFFFFFFFFFFFA7FB3FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCEFFFFFFFFFFFFFFF8FF6FFFFC2C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFFFFDDFFFF9E7FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEFFFFFFFFFFFFFFF3FADFFFFFE7FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFFFFFFFFEFF67FFFF9CFF8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFE57FFFFFFFFFFFFFFF018FFFFFFCBF93FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFF41BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9FFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFFFFFFFFFFBFD";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFEF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFDF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFCDCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "FBFFFFFFFFFFFFFFFFFFFFFFFCB3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA607FFFFFFFFFFFFFFFFFFFFFFFE6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96DE7FFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE05FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE73BFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE3FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDEFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N12
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a45~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\imageRAM_rtl_0|auto_generated|address_reg_a [1])) # (\imageRAM_rtl_0|auto_generated|ram_block1a13~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a45~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a13~portadataout  & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1])))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a61~portadataout )))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a45~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\imageRAM_rtl_0|auto_generated|address_reg_a [1])) # (\imageRAM_rtl_0|auto_generated|ram_block1a13~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((\imageRAM_rtl_0|auto_generated|ram_block1a61~portadataout  & 
// \imageRAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a45~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a29~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a13~portadataout  & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1])))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((\imageRAM_rtl_0|auto_generated|ram_block1a61~portadataout  & 
// \imageRAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .lut_mask = 64'h500350F35F035FF3;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_first_bit_number = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .mem_init3 = "1DFFFFFFFFFFFFFFFFFFFF7BFFF600000000000780FC00000000000000000DFFFFFFFFFFFFFFFFFFFEAFE1FD0000000000050006030000000000000188FFFFFFFFFFFFFFFFFFFE5FBF7A00000000001993FFF60000000000000003FFFFFFFFFFFFFFFFFFFEDF3FBC800000000054DAFCE08000000000000002FFFFFFFFFFFFFFFFFFFF1F7FFE0000000000C4D3FEA8800000000000010BFFFFFFFFFFFFFFFFFFFDAEFDDD0000000000454366FA80000000000001007FFFFFFFFFFFFFFFFFFC9CFFDE4000000000467C26A8C000000000000001FFFFFFFFFFFFFFFFFFFC9DEFEE4000000000464F24FEC000000000000001FFFFFFFFFFFFFFFFFFFEBDCFEF4000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .mem_init2 = "000000BBEE84E6E000000080000001FFFFFFFFFFFFFFFFFFFEBDFFFF0000000000BF66A7188000000000000001FFFFFFFFFFFFFFFFFFFE9CF3FE40000000074EAF06988000000000000001FFFFFFFFFFFFFFFFFFFFAEFBDF4000000007397D278880000000000000007FFFFFFFFFFFFFFFFFFFDEFF9E000000000676B5A7C480000000000000007FFFFFFFFFFFFFFFFFFE5F7FBE80000000060EA3223F8000000000000007FFFFFFFFFFFFFFFFFFFEF79F3E80000000069A8A0B7E400000000000000FFFFFFFFFFFFFFFFFFFFEAFC8F900000000073C009980000000000000000CFFFFFFFFFFFFFFFFFFFF6FFFFD0000000007FE01A408000000000000001DFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .mem_init1 = "FFFFFFFFFFFFFFFFFF79FFE00000000007F80058000000000000000119FFFFFFFFFFFFFFFFFFFFBBFFC400000000051C0000020000000001C0071FFFFFFFFFFFFFFFFFFFFFBD3F2800007FE00E0F80180F81801C0003E00033FFFFFFFFFFFFFFFFFFFFDF6D50000027C0021400000F0000080003C00077FFFFFFFFFFFFFFFFFFFFEFDE0000000000000000000000000000000001EFFFFFFFFFFFFFFFFFFFFFF0E3FFFFFFFFFFFFFFFFFFFFFDFFFFFC0FFFFF1FFFFFFFFFFFFFFFFFFFFFFD3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFFFFFFFF20000000000000000000000000000000000DFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a141 .mem_init0 = "FFF17FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N9
cyclonev_lcell_comb \imageRAM~24 (
// Equation(s):
// \imageRAM~24_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a141~portadataout  & ( \imageRAM~1_combout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # (\imageRAM_rtl_0|auto_generated|ram_block1a157 ) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a141~portadataout  & ( \imageRAM~1_combout  & ( (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & \imageRAM_rtl_0|auto_generated|ram_block1a157 ) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a157 ),
	.datad(gnd),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a141~portadataout ),
	.dataf(!\imageRAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~24 .extended_lut = "off";
defparam \imageRAM~24 .lut_mask = 64'h000000000505AFAF;
defparam \imageRAM~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y9_N24
cyclonev_lcell_comb \imageRAM~25 (
// Equation(s):
// \imageRAM~25_combout  = ( \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  & ( \imageRAM~24_combout  & ( \imageRAM~0_q  ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  & ( \imageRAM~24_combout  & ( 
// \imageRAM~0_q  ) ) ) # ( \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  & ( !\imageRAM~24_combout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [3] & (\imageRAM~0_q  & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [2]) # 
// (\imageRAM_rtl_0|auto_generated|mux2|l2_w13_n1_mux_dataout~0_combout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout  & ( !\imageRAM~24_combout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [3] & 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [2] & (\imageRAM~0_q  & \imageRAM_rtl_0|auto_generated|mux2|l2_w13_n1_mux_dataout~0_combout ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [3]),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datac(!\imageRAM~0_q ),
	.datad(!\imageRAM_rtl_0|auto_generated|mux2|l2_w13_n1_mux_dataout~0_combout ),
	.datae(!\imageRAM_rtl_0|auto_generated|mux2|l2_w13_n0_mux_dataout~0_combout ),
	.dataf(!\imageRAM~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~25 .extended_lut = "off";
defparam \imageRAM~25 .lut_mask = 64'h0002080A0F0F0F0F;
defparam \imageRAM~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y9_N25
dffeas \pixelData[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~25_combout ),
	.asdata(\pixelData~10_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[13] .is_wysiwyg = "true";
defparam \pixelData[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y9_N55
dffeas \Display|pixelDataTemp[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[13] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y9_N10
dffeas \Display|displayData[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|pixelDataTemp [13]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.WRITE_STATE~q ),
	.sload(vcc),
	.ena(\Display|displayData[12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[13] .is_wysiwyg = "true";
defparam \Display|displayData[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "0704FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF413FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFF0DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFA17FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFF1FFFF05FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAFB33DF6F0BFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5B5F931860C2FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DDE1C745087FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F9C3E2CB08FFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFF8AE9C7CD0739FFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF8DB09F8B8A13FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF638AD22F063771FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4794C51E0F2C27FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCE29805E1E18F3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDCD13062678387FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82760CC0F879F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1CE258C079F3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF396D7E50FBF5FE9FFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FBCF5FE79F7F3FF93FFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFF27FFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFDBFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFC3EFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80207FFFFFFFFFFFFFFC7F9FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFE0FF1FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFC33F7FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFF8BFC3FFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFE8FFFFFFFFFFFFFFFDFF8FFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFF3FF17FFFE44007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFF9FF2FFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFBF87FFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFBE97FFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFF3A5FFFFFD87F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFF7FFFFFFC3E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFE7FFFFFFFC3F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFF83C";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1FFFFFFFFFFFFFFFFFFFFFFFFFC3E1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFC3C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFC30FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFC387FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFC31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FEFFFFFFFFFFFFFFFFFFFFFFFC61FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFEFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "F83FFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F03FFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83E8FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E1FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC002FFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE805FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF617FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "0FC07FFF01FC01FFF807FF00007FFFFFFFFE01FFF807FFFF8000FC07FFE00FC07FFF01FC01FFF807FFC0005FFFFFFFFE01FFF807FFFFC000FC07FFE00FC07FFF01FC01FFF807FFA0001FFFFFFFFE01FFF807FFFF8000FC07FFE00FC07FFF01FC01FFF807FFE8000BFFFFFFFE01FFF807FFFF0000FC07FFE00FC07FFF01FC01FFF807FFF40005FFFFFFFE01FFF807FFFF0000FC07FFE00FC07FFF01FC01FFF807FFFD0003FFFFFFFE01FFF807FFFC0000FC07FFE00FC07FFF01FC01FFF807FFFF4001FFFFFFFE01FFF807FFFC0000FC07FFE00FC07FFF01FC01FFF807FFFFD0007FFFFFFE01FFF807FFF80000FC07FFE00FC07FFF01FC01FFF807FFFFFC00FFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "FFFE01FFF807FFF80200FC07FFE00FC07FFF01FC01FFF807FFFFFA00FFFFFFFE01FFF807FFF80400FC07FFE00FC07FFF01FC01FFF807FFFFFF003FFFFFFE01FFF807FFE00400FC07FFE00FC07FFF01FC01FFF807FFFFFF803FFFFFFE01FFF807FFF00C00FC07FFE00FC07FFF01FC01FFF807FFFFFF007FFFFFFE01FFF807FFC01C00FC07FFF00FE03FFF01FC01FFF807FFFFFFC07FFFFFFE01FFF807FFE00C00FC01FFF00FE01FFF01FC01FFF807FFFFFFC07FFFFFFE01FFF807FFC03C00FC01FFE00FC03FFF01FC01FFF807FFFFFFC07FFFFFFE01FFF807FF001C00FE03FFC00FE00FFF01FC01FFF807FFFFFF007FFFFFFE01FFF807FF807C00FE00FFE01FF0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "07FF01FC01FFF807FFFFFF003FFFFFFE01FFF807FE003C00FC00FF403FE004FE01FC01FFF807FFB7FD003FFFFFFE01FFF807FF007C00FE0073003FF0007E01FC01FFF807FFC30C00FFFFFFFE01FFF807FC01FC00FF0000001FF8000001FC01FFF807FFC000007FFFFFFE01FFF807FC00FC00FE0000007FF4000001FC01FFF807FF000001FFFFFFFE01FFF807FC03FC00FF8000003FF8000001FC01FFF807FF000000FFFFFFFE01FFF807F001FC00FF000000FFEC000001FC01FFF807FF800003FFFFFFFE01FFF807F807FC00FF800001FFEE000001FC01FFF807FF000007FFFFFFFE01FFF807E00FFC00FFE00002FFCF400001FC01FFF807FE00000FFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "01FFFC07E007FE00FFE00005FF9FD00001FC01FFF007FE80002FFFFFFFFFC6FFFFFBD03FFF36FFF40017FF9FF78FFEFDCDFFF397FF30009FFFFFFFFF01FFFC07E01FFE01FFFD80CFFFCFFE0001FF03FFF80FFFE7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFE27FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFE805FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFE033FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFD";
// synopsys translate_on

// Location: LABCELL_X57_Y20_N51
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a62~portadataout  & ( ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a46~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a62~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a46~portadataout )))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\imageRAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a62~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a46~portadataout )))) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a30~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a62~portadataout  & ( 
// (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a46~portadataout )))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .lut_mask = 64'h04C434F407C737F7;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_first_bit_number = 14;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_last_address = 4095;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_b_address_width = 12;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .port_b_data_width = 2;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE95400000000000000000000000000000000000000000055500000000000000000005555AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000000000000000000000000000000000000000000000000000000000000000000000016FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000000000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a158 .mem_init0 = "000000000000000000000000000000001BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4001540000000000000000000000000000000000000000000000000000000000000000000002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD006FFF9000000000000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF802FFFFF8000000000000000000000000000000000000000000000000000000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40BFFFFFE000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_first_bit_number = 14;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .mem_init3 = "07FFFFFFFFFFFFFFFFFFFFC3FFF00000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF4FFFFC0000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF07FFFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFF9FFFFE0000000000110282020000000000000000FFFFFFFFFFFFFFFFFFFE8FFFFC000000000009C086040000000000000001FFFFFFFFFFFFFFFFFFFE1FFFFE000000000008BF0E060000000000000001FFFFFFFFFFFFFFFFFFFE3FFFFF0000000000087F0E0400000000000000007FFFFFFFFFFFFFFFFFFE3FFFFF000000000008E40C4600000000000000007FFFFFFFFFFFFFFFFFFE3FFFFF0000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .mem_init2 = "0000000C060CFE00000000000000007FFFFFFFFFFFFFFFFFFE3FFFFF000000000038740EE400000000000000007FFFFFFFFFFFFFFFFFFE3FFFFF000000000036600F8400000000000000007FFFFFFFFFFFFFFFFFFE1FFFFE0000000000361C0E840000000000000001FFFFFFFFFFFFFFFFFFFE0FFFFC0000000000C6380E440000000000000001FFFFFFFFFFFFFFFFFFFF9FFFFE000000000061100EFE0000000000000001FFFFFFFFFFFFFFFFFFFF8FFFFC00000000004110043C0000000000000000FFFFFFFFFFFFFFFFFFFF4FFFF80000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFC3FFF00000000000000000000000000000000001FF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .mem_init1 = "FFFFFFFFFFFFFFFFFF87FFF80000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE0FFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFD07F800000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE82180000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFF40000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFD000000000000000000000000000000000000BFFFFFFFFFFFFFFFFFFFFFFE400000000000000000000000000000000006FFFFFFFFFFFFFFFFFFFFFFFFC00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a142 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X59_Y13_N57
cyclonev_lcell_comb \imageRAM~26 (
// Equation(s):
// \imageRAM~26_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a142~portadataout  & ( \imageRAM~1_combout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0]) # (\imageRAM_rtl_0|auto_generated|ram_block1a158~portadataout ) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a142~portadataout  & ( \imageRAM~1_combout  & ( (\imageRAM_rtl_0|auto_generated|ram_block1a158~portadataout  & \imageRAM_rtl_0|auto_generated|address_reg_a [0]) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a158~portadataout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a142~portadataout ),
	.dataf(!\imageRAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~26 .extended_lut = "off";
defparam \imageRAM~26 .lut_mask = 64'h000000000055FF55;
defparam \imageRAM~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFBE7FFFFFFFFFFFFFFFE0FFFFFFF9FBFFFFFFFFFFFF2017FFFFBFFFFDFFFD003FFFFFF3FFFEFFFEC04FFFFFD000BFFFFFFFFFFD0005FF007FFC00FFF0000FFFFFA00001FFFA000BFFFF40002FFFFFFFFFF800017F001FFC00FFF00005FFFE800001FFF80001FFFF000007FFFFFFFFF80000BFC03FFC00FFA00000FFFC000001FFC000017FFE000007FFFFFFFFF000005FC00FFC00FFC000017FF8000001FF800000FFFC00";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .mem_init2 = "0003FFFFFFFFE000003FC017FC00FF800000FFF0000001FFC000007FF8000001FFFFFFFFC000001FF00FFC00FE0000007FF8000001FF0000001FE00000007FFFFFFFC0000017E003FC00FF0000005FE0000001FF0000003FF0000000FFFFFFFF800F8007F807FC00FE001E001FF003FF01FE001F001FC0010C003FFFFFFF002FC00FF801FC00FC00BE803FE00BFE01FF001F400FE00BFD007FFFFFFF807FE003FC01FC00FE017F801FC00FFE01FF007FE01FE017FF801FFFFFFF80FFF803FC01FC00FC00FFE00FE03FFF01FC01FFF01FC00FFF001FFFFFFF007FF003FC007C00FC03FFE00FE01FFF01FC00FFE00F803FFFC03FFFFFFF007FFC03FF00FC00FC01";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .mem_init1 = "FFF00FE07FFF01FC03FFF007801FFFC03FFFFFFF00FFFC07FE003C00FC07FFE00FC07FFF01FC03FFF807C03FFFE03FFFFFFE01FFF807FF807C00FC07FFE00FC07FFF01FC03FFF807C07FFFCF3FFFFFFE01FFF807FF803C00FC07FFE00FC07FFF01FC01FFF807C03FFFE7FFFFFFFE01FFF807FF800C00FC07FFE00FC07FFF01FC01FFF807C03FFFFFFFFFFFFE01FFF807FFE01C00FC07FFE00FC07FFF01FC01FFF807C01FFFFFFFFFFFFE01FFF807FFC00400FC07FFE00FC07FFF01FC01FFF807803FFFFFFFFFFFFE01FFF807FFF00E00FC07FFE00FC07FFF01FC01FFF807803FFFFFFFFFFFFE01FFF807FFF00200FC07FFE00FC07FFF01FC01FFF807C00FFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a78 .mem_init0 = "FFFFFFFE01FFF807FFF00400FC07FFE00FC07FFF01FC01FFF807E007FFFFFFFFFFFE01FFF807FFFC0000FC07FFE00FC07FFF01FC01FFF807C00FFFFFFFFFFFFE01FFF807FFF80000FC07FFE00FC07FFF01FC01FFF807F007FFFFFFFFFFFE01FFF807FFFE0000FC07FFE00FC07FFF01FC01FFF807E000FFFFFFFFFFFE01FFF807FFFE0000FC07FFE00FC07FFF01FC01FFF807F800FFFFFFFFFFFE01FFF807FFFE0000FC07FFE00FC07FFF01FC01FFF807F4003FFFFFFFFFFE01FFF807FFFF0000FC07FFE00FC07FFF01FC01FFF807F8000FFFFFFFFFFE01FFF807FFFF0000FC07FFE00FC07FFF01FC01FFF807FE0003FFFFFFFFFE01FFF807FFFFC000FC07FFE0";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a126 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .mem_init3 = "FF07E07FFFFFFFFE3FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF0FFFFFFFFF87FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC3FFFFFFFF83FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC3FFFFFFFFC3FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF83FFFFFFFFCFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFC3FFFFFFFFCFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC3FFFFFFFFCFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F0FFFFFFFFFC3FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03E87FFFFFFFF87FC3FFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8231FFFFFFFFFC1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE002FFFFFFFFFE2F43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFF0903FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD001FFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE220FFFFFFFFFF0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87E1FFFFFFFFFFA0A7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF87FFFFFFFFFEE83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .mem_init1 = "F8FFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FCFFFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F8FFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF07FFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3E87FFFFFFFFFF43FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83D1FFFFFFFFFFE87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C0FFFFFFFFFFA0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD001FFFFFFFFFFC17FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80BFFFFFFFFFF03FFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a94 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a110 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98FFFFFFFFFFFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41BFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD005FFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA000FFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC261FFFFFFFFFC1083FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N3
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a94~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a110~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\imageRAM_rtl_0|auto_generated|address_reg_a [1])) # (\imageRAM_rtl_0|auto_generated|ram_block1a78~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a94~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a110~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((\imageRAM_rtl_0|auto_generated|address_reg_a [1])) # (\imageRAM_rtl_0|auto_generated|ram_block1a78~portadataout ))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((\imageRAM_rtl_0|auto_generated|ram_block1a126~portadataout  & 
// \imageRAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a94~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a110~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a78~portadataout  & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1])))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((!\imageRAM_rtl_0|auto_generated|address_reg_a [1]) # 
// (\imageRAM_rtl_0|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a94~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a110~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] 
// & (\imageRAM_rtl_0|auto_generated|ram_block1a78~portadataout  & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1])))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((\imageRAM_rtl_0|auto_generated|ram_block1a126~portadataout  & 
// \imageRAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a126~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0 .lut_mask = 64'h50035F0350F35FF3;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y9_N0
cyclonev_lcell_comb \imageRAM~27 (
// Equation(s):
// \imageRAM~27_combout  = ( \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0_combout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & \imageRAM~26_combout ) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0_combout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & \imageRAM~26_combout ) ) ) ) # ( 
// \imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0_combout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & (((\imageRAM~26_combout ) # (\imageRAM_rtl_0|auto_generated|address_reg_a [2])) # 
// (\imageRAM_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0_combout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( (\imageRAM~0DUPLICATE_q  & 
// (((\imageRAM_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout  & !\imageRAM_rtl_0|auto_generated|address_reg_a [2])) # (\imageRAM~26_combout ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|mux2|l2_w14_n0_mux_dataout~0_combout ),
	.datab(!\imageRAM~0DUPLICATE_q ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\imageRAM~26_combout ),
	.datae(!\imageRAM_rtl_0|auto_generated|mux2|l2_w14_n1_mux_dataout~0_combout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM~27 .extended_lut = "off";
defparam \imageRAM~27 .lut_mask = 64'h1033133300330033;
defparam \imageRAM~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y9_N1
dffeas \pixelData[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\imageRAM~27_combout ),
	.asdata(\pixelData~10_combout ),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Equal81~0_combout ),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[14] .is_wysiwyg = "true";
defparam \pixelData[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y10_N28
dffeas \Display|pixelDataTemp[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[14] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N4
dffeas \Display|displayData[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|pixelDataTemp [14]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.WRITE_STATE~q ),
	.sload(vcc),
	.ena(\Display|displayData[12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[14] .is_wysiwyg = "true";
defparam \Display|displayData[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFC00FFF007FFE03FFFE001FFFFFFC0001FFFF003FFFFFE0007FFFFFFFFFFE0003FF003FFE01FFF80007FFFFC00000FFFC0007FFFF80001FFFFFFFFFFC0000FF803FFE01FFE00003FFFF000000FFF00003FFFE00000FFFFFFFFFF000007F801FFE01FFC00001FFFE000000FFE00000FFFC000003FFFFFFFFE000003FC01FFE01FF800000FFFC000000FFC000007FF800";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .mem_init2 = "0001FFFFFFFFC000001FE00FFE01FF0000007FF8000000FF8000003FF0000000FFFFFFFFC000000FE007FE01FF0000003FF0000000FF8000003FF0000000FFFFFFFF8000000FF007FE01FE0000003FF0000000FF0000001FE00000007FFFFFFF8000000FF003FE01FE0000003FE0000000FF0000001FE000F0007FFFFFFF801FE007F803FE01FE007F001FE007FF00FE007F801FC007FE003FFFFFFF003FF007F801FE01FC00FFC01FE01FFF00FE00FFC00FC00FFF003FFFFFFF007FF007FC00FE01FC01FFC01FC01FFF00FE00FFE00FC01FFF803FFFFFFF00FFF807FE00FE01FC01FFE01FC03FFF00FE01FFF00FC01FFF801FFFFFFF00FFF807FE007E01FC03";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .mem_init1 = "FFE01FC03FFF00FE01FFF00FC03FFFC01FFFFFFF00FFF803FF007E01FC03FFF01FC03FFF00FE01FFF00F803FFFC01FFFFFFF00FFFC03FF003E01FC03FFF01FC03FFF00FE01FFF00F803FFFE0FFFFFFFF00FFFC03FF801E01FC03FFF01FC03FFF00FE03FFF00F803FFFFFFFFFFFFF00FFFC03FFC01E01FC03FFF01FC03FFF00FE03FFF00F803FFFFFFFFFFFFF00FFFC03FFC00E01FC03FFF01FC03FFF00FE03FFF00F803FFFFFFFFFFFFF00FFFC03FFE00E01FC03FFF01FC03FFF00FE03FFF00FC01FFFFFFFFFFFFF00FFFC03FFE00601FC03FFF01FC03FFF00FE03FFF00FC01FFFFFFFFFFFFF00FFFC03FFF00601FC03FFF01FC03FFF00FE03FFF00FC01FFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a79 .mem_init0 = "FFFFFFFF00FFFC03FFF80201FC03FFF01FC03FFF00FE03FFF00FC00FFFFFFFFFFFFF00FFFC03FFF80001FC03FFF01FC03FFF00FE03FFF00FE007FFFFFFFFFFFF00FFFC03FFFC0001FC03FFF01FC03FFF00FE03FFF00FE003FFFFFFFFFFFF00FFFC03FFFC0001FC03FFF01FC03FFF00FE03FFF00FF001FFFFFFFFFFFF00FFFC03FFFE0001FC03FFF01FC03FFF00FE03FFF00FF0007FFFFFFFFFFF00FFFC03FFFF0001FC03FFF01FC03FFF00FE03FFF00FF8001FFFFFFFFFFF00FFFC03FFFF0001FC03FFF01FC03FFF00FE03FFF00FFC0007FFFFFFFFFF00FFFC03FFFF8001FC03FFF01FC03FFF00FE03FFF00FFC0001FFFFFFFFFF00FFFC03FFFF8001FC03FFF0";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a111 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8180FFFFFFFFFE0F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a127 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .mem_init3 = "FF83F0FFFFFFFFFC1F83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F87FFFFFFFFC3FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF87FFFFFFFFC7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF87FFFFFFFF87FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFC7FFFFFFFF87FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF87FFFFFFFF87FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF87FFFFFFFF87FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FF87FFFFFFFF87FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F0FFFFFFFFFC3FE1FFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1C0FFFFFFFFFC3FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFC1F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFE0601FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1C1FFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0FFFFFFFFFFC043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F0FFFFFFFFFFF1C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F8FFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .mem_init1 = "F87FFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF87FFFFFFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FF87FFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F8FFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F0FFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1E0FFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFFFFFFFFF81FFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a95 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X47_Y25_N30
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n1_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n1_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a127~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a95~portadataout  & ( ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a79~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a111~portadataout )))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a127~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a95~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a79~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a111~portadataout ))))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (!\imageRAM_rtl_0|auto_generated|address_reg_a [1])) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a127~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a95~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a79~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a111~portadataout ))))) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (\imageRAM_rtl_0|auto_generated|address_reg_a [1])) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a127~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a95~portadataout  & ( 
// (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a79~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a111~portadataout ))))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datab(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datac(!\imageRAM_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.datad(!\imageRAM_rtl_0|auto_generated|ram_block1a111~portadataout ),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a127~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w15_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n1_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n1_mux_dataout~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_first_bit_number = 15;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .mem_init3 = "03FFFFFFFFFFFFFFFFFFFF87FFF80000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFF87FFF80000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF8FFFFC0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF0FFFFC000000000008817C040000000000000001FFFFFFFFFFFFFFFFFFFF1FFFFE000000000018837C060000000000000000FFFFFFFFFFFFFFFFFFFF1FFFFE000000000018C204040000000000000000FFFFFFFFFFFFFFFFFFFF1FFFFE000000000018FE04060000000000000000FFFFFFFFFFFFFFFFFFFF1FFFFE0000000000187E063C0000000000000000FFFFFFFFFFFFFFFFFFFF1FFFFE0000";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .mem_init2 = "0000001864067C0000000000000000FFFFFFFFFFFFFFFFFFFF1FFFFE00000000001C2C04C60000000000000000FFFFFFFFFFFFFFFFFFFF1FFFFE00000000003C3C04C60000000000000000FFFFFFFFFFFFFFFFFFFF1FFFFE0000000000663804C60000000000000000FFFFFFFFFFFFFFFFFFFF1FFFFE0000000000631804FE0000000000000000FFFFFFFFFFFFFFFFFFFF0FFFFC0000000000C318047C0000000000000000FFFFFFFFFFFFFFFFFFFF0FFFFC0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF87FFFC0000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFF87FFF80000000000000000000000000000000003FF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .mem_init1 = "FFFFFFFFFFFFFFFFFFC3FFF00000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFC1FFE00000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFE0FFC0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF01E00000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFF80000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a143 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N48
cyclonev_lcell_comb \pixelData~11 (
// Equation(s):
// \pixelData~11_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a143~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a159  & \imageRAM~1_combout ) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a143~portadataout  & ( \imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( (\imageRAM_rtl_0|auto_generated|ram_block1a159  & \imageRAM~1_combout ) ) ) ) # ( 
// \imageRAM_rtl_0|auto_generated|ram_block1a143~portadataout  & ( !\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ( \imageRAM~1_combout  ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a159 ),
	.datab(!\imageRAM~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a143~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~11 .extended_lut = "off";
defparam \pixelData~11 .lut_mask = 64'h0000333311111111;
defparam \pixelData~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF80FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFE03FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFC0FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFF83FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F1FCF18F9E07FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C8F0E30F1E1FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE338E3E28E9C3FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC678C7C58D987FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFC5F08F839B10FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC783C10F071731FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8707211E0F0E33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60E623C1E1E73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC51CC6383C3C77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82398C703C78F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04331C6C78F0FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08743C18F0E1FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1CF0FC39F1E3FF7FFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FF7FFBFFFFFBFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFDFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFE7FFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFF3FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFF83F3FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFF03F3FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFE1FE3FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFC7FE7FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFF07FFFFFFFFFFFFFF8FFC7FFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFF9FF8FFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFF3FE1FFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFF7FC3FFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFF7F0FFFFFC00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFC3FFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFF80FFFFFFF87F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFF87E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFC7E";
// synopsys translate_on

// Location: M10K_X76_Y14_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "1FC03FFF00FE03FFF00FFE0000FFFFFFFFFF00FFFC03FFFFC001FC03FFF01FC03FFF00FE03FFF00FFF00003FFFFFFFFF00FFFC03FFFF8001FC03FFF01FC03FFF00FE03FFF00FFFC0000FFFFFFFFF00FFFC03FFFF0001FC03FFF01FC03FFF00FE03FFF00FFFF00007FFFFFFFF00FFFC03FFFF0001FC03FFF01FC03FFF00FE03FFF00FFFF80003FFFFFFFF00FFFC03FFFE0001FC03FFF01FC03FFF00FE03FFF00FFFFE0001FFFFFFFF00FFFC03FFFE0001FC03FFF01FC03FFF00FE03FFF00FFFFF8000FFFFFFFF00FFFC03FFFC0001FC03FFF01FC03FFF00FE03FFF00FFFFFE000FFFFFFFF00FFFC03FFFC0001FC03FFF01FC03FFF00FE03FFF00FFFFFF0007FFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "FFFF00FFFC03FFF80001FC03FFF01FC03FFF00FE03FFF00FFFFFFC007FFFFFFF00FFFC03FFF00201FC03FFF01FC03FFF00FE03FFF00FFFFFFE007FFFFFFF00FFFC03FFF00601FC03FFF01FC03FFF00FE03FFF00FFFFFFF007FFFFFFF00FFFC03FFE00601FC03FFF01FC03FFF00FE03FFF00FFFFFFF803FFFFFFF00FFFC03FFE00E01FC03FFE01FC03FFF00FE03FFF00FFFFFFF803FFFFFFF00FFFC03FFC01E01FC03FFE01FC03FFF00FE03FFF00FFFFFFF803FFFFFFF00FFFC03FF801E01FC03FFE01FE01FFF00FE03FFF00FFFFFFF803FFFFFFF00FFFC03FF803E01FC01FFE01FE01FFF00FE03FFF00FFFFFFF803FFFFFFF00FFFC03FF003E01FC01FFC01FE0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "0FFF00FE03FFF00FFFFFFF007FFFFFFF00FFFC03FF007E01FE007F801FF003FF00FE03FFF00FFFCFFE007FFFFFFF00FFFC03FE00FE01FE000C001FF0000000FE03FFF00FFF80F0007FFFFFFF00FFFC03FE00FE01FE0000003FF0000000FE03FFF00FFF800000FFFFFFFF00FFFC03FC01FE01FF0000003FF8000000FE03FFF00FFF800000FFFFFFFF00FFFC03F801FE01FF0000007FFC000000FE03FFF00FFF800001FFFFFFFF00FFFC03F803FE01FF8000007FDE000000FE03FFF00FFF000001FFFFFFFF00FFFC03F003FE01FFC00000FFCF000000FE03FFF00FFF000003FFFFFFFF00FFFC03F007FE01FFC00001FFCF800000FE03FFF00FFF000007FFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00FFFC03E00FFE01FFF00003FFCFE00000FE03FFF80FFF00001FFFFFFFFF01FFFC07E00FFE01FFF8000FFFCFF80001FE03FFF80FFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFF9FFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFE";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \imageRAM_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\Display|pixelReady~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({ram_addr[12],ram_addr[11],ram_addr[10],ram_addr[9],ram_addr[8],ram_addr[7],ram_addr[6],ram_addr[5],ram_addr[4],ram_addr[3],ram_addr[2],ram_addr[1],ram_addr[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imageRAM_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .init_file = "db/Integrated_Code.ram0_Integrated_Code_89b35266.hdl.mif";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:imageRAM_rtl_0|altsyncram_cih1:auto_generated|ALTSYNCRAM";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFF87C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFF8783FFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFF8787FFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFF870FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFF860FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFF861FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FC7FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "FC7FFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F87FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F07FFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \imageRAM_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X70_Y13_N42
cyclonev_lcell_comb \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0 (
// Equation(s):
// \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  = ( \imageRAM_rtl_0|auto_generated|ram_block1a63~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a31~portadataout  & ( ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a15~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a47~portadataout )))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0]) ) ) ) # ( 
// !\imageRAM_rtl_0|auto_generated|ram_block1a63~portadataout  & ( \imageRAM_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// (\imageRAM_rtl_0|auto_generated|ram_block1a15~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a47~portadataout ))))) # (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// (((!\imageRAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( \imageRAM_rtl_0|auto_generated|ram_block1a63~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a31~portadataout  & ( (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & 
// ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a15~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & ((\imageRAM_rtl_0|auto_generated|ram_block1a47~portadataout ))))) # 
// (\imageRAM_rtl_0|auto_generated|address_reg_a [0] & (((\imageRAM_rtl_0|auto_generated|address_reg_a [1])))) ) ) ) # ( !\imageRAM_rtl_0|auto_generated|ram_block1a63~portadataout  & ( !\imageRAM_rtl_0|auto_generated|ram_block1a31~portadataout  & ( 
// (!\imageRAM_rtl_0|auto_generated|address_reg_a [0] & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [1] & (\imageRAM_rtl_0|auto_generated|ram_block1a15~portadataout )) # (\imageRAM_rtl_0|auto_generated|address_reg_a [1] & 
// ((\imageRAM_rtl_0|auto_generated|ram_block1a47~portadataout ))))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datab(!\imageRAM_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [0]),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a [1]),
	.datae(!\imageRAM_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .lut_mask = 64'h5030503F5F305F3F;
defparam \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y13_N24
cyclonev_lcell_comb \pixelData~16 (
// Equation(s):
// \pixelData~16_combout  = ( \pixelData~11_combout  & ( \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  & ( \imageRAM~0DUPLICATE_q  ) ) ) # ( !\pixelData~11_combout  & ( 
// \imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  & ( (\imageRAM~0DUPLICATE_q  & (!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\imageRAM_rtl_0|auto_generated|address_reg_a [2]) # 
// (\imageRAM_rtl_0|auto_generated|mux2|l2_w15_n1_mux_dataout~0_combout )))) ) ) ) # ( \pixelData~11_combout  & ( !\imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  & ( \imageRAM~0DUPLICATE_q  ) ) ) # ( !\pixelData~11_combout  & ( 
// !\imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout  & ( (\imageRAM_rtl_0|auto_generated|mux2|l2_w15_n1_mux_dataout~0_combout  & (\imageRAM~0DUPLICATE_q  & (\imageRAM_rtl_0|auto_generated|address_reg_a [2] & 
// !\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\imageRAM_rtl_0|auto_generated|mux2|l2_w15_n1_mux_dataout~0_combout ),
	.datab(!\imageRAM~0DUPLICATE_q ),
	.datac(!\imageRAM_rtl_0|auto_generated|address_reg_a [2]),
	.datad(!\imageRAM_rtl_0|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\pixelData~11_combout ),
	.dataf(!\imageRAM_rtl_0|auto_generated|mux2|l2_w15_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~16 .extended_lut = "off";
defparam \pixelData~16 .lut_mask = 64'h0100333331003333;
defparam \pixelData~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y8_N54
cyclonev_lcell_comb \pixelData~19 (
// Equation(s):
// \pixelData~19_combout  = ( !\always5~1_combout  & ( (!\Equal81~0_combout  & (\pixelData~16_combout )) # (\Equal81~0_combout  & (((!\pixelData~4_combout  & (!\always7~12_combout ))))) ) ) # ( \always5~1_combout  & ( (!\Equal81~0_combout  & 
// (\pixelData~16_combout )) # (\Equal81~0_combout  & (((!\pixelData~2_combout  & (!\pixelData~4_combout )) # (\pixelData~2_combout  & ((\Mux510~27_combout )))))) ) )

	.dataa(!\pixelData~16_combout ),
	.datab(!\pixelData~4_combout ),
	.datac(!\pixelData~2_combout ),
	.datad(!\Equal81~0_combout ),
	.datae(!\always5~1_combout ),
	.dataf(!\Mux510~27_combout ),
	.datag(!\always7~12_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~19 .extended_lut = "on";
defparam \pixelData~19 .lut_mask = 64'h55C055C055C055CF;
defparam \pixelData~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y9_N0
cyclonev_lcell_comb \pixelData~12 (
// Equation(s):
// \pixelData~12_combout  = ( \pixelData~19_combout  & ( \Mux500~14_combout  & ( ((!\Equal81~0_combout ) # ((!\always7~12_combout  & !\pixelData~4_combout ))) # (\Mux500~0_combout ) ) ) ) # ( !\pixelData~19_combout  & ( \Mux500~14_combout  & ( 
// (!\Mux500~0_combout  & (\Equal81~0_combout  & (!\always7~12_combout  & !\pixelData~4_combout ))) ) ) ) # ( \pixelData~19_combout  & ( !\Mux500~14_combout  ) )

	.dataa(!\Mux500~0_combout ),
	.datab(!\Equal81~0_combout ),
	.datac(!\always7~12_combout ),
	.datad(!\pixelData~4_combout ),
	.datae(!\pixelData~19_combout ),
	.dataf(!\Mux500~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pixelData~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pixelData~12 .extended_lut = "off";
defparam \pixelData~12 .lut_mask = 64'h0000FFFF2000FDDD;
defparam \pixelData~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y9_N1
dffeas \pixelData[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pixelData~12_combout ),
	.asdata(vcc),
	.clrn(!\Display|resetApp~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Display|pixelReady~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pixelData[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pixelData[15] .is_wysiwyg = "true";
defparam \pixelData[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y8_N4
dffeas \Display|pixelDataTemp[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(pixelData[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Display|xAddrTemp[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|pixelDataTemp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|pixelDataTemp[15] .is_wysiwyg = "true";
defparam \Display|pixelDataTemp[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y10_N34
dffeas \Display|displayData[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Display|pixelDataTemp [15]),
	.clrn(\Display|resetGen|resetSync [3]),
	.aload(gnd),
	.sclr(!\Display|stateMachine.WRITE_STATE~q ),
	.sload(vcc),
	.ena(\Display|displayData[12]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Display|displayData [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Display|displayData[15] .is_wysiwyg = "true";
defparam \Display|displayData[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N51
cyclonev_lcell_comb \debug_state[0]~reg0feeder (
// Equation(s):
// \debug_state[0]~reg0feeder_combout  = ( state[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_state[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_state[0]~reg0feeder .extended_lut = "off";
defparam \debug_state[0]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debug_state[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N52
dffeas \debug_state[0]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debug_state[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug_state[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug_state[0]~reg0 .is_wysiwyg = "true";
defparam \debug_state[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N9
cyclonev_lcell_comb \debug_state[1]~reg0feeder (
// Equation(s):
// \debug_state[1]~reg0feeder_combout  = ( state[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debug_state[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debug_state[1]~reg0feeder .extended_lut = "off";
defparam \debug_state[1]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \debug_state[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N10
dffeas \debug_state[1]~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\debug_state[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\debug_key0_held~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debug_state[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \debug_state[1]~reg0 .is_wysiwyg = "true";
defparam \debug_state[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N0
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( \pwm_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \Add1~78  = CARRY(( \pwm_counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pwm_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000000000000F0F;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N2
dffeas \pwm_counter[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \pwm_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N3
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( \pwm_counter[1]~DUPLICATE_q  ) + ( GND ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( \pwm_counter[1]~DUPLICATE_q  ) + ( GND ) + ( \Add1~78  ))

	.dataa(!\pwm_counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N5
dffeas \pwm_counter[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \pwm_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N6
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \pwm_counter[2]~DUPLICATE_q  ) + ( GND ) + ( \Add1~74  ))
// \Add1~70  = CARRY(( \pwm_counter[2]~DUPLICATE_q  ) + ( GND ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(!\pwm_counter[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N8
dffeas \pwm_counter[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \pwm_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N9
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( pwm_counter[3] ) + ( GND ) + ( \Add1~70  ))
// \Add1~38  = CARRY(( pwm_counter[3] ) + ( GND ) + ( \Add1~70  ))

	.dataa(!pwm_counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N10
dffeas \pwm_counter[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~37_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[3] .is_wysiwyg = "true";
defparam \pwm_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N12
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( pwm_counter[4] ) + ( GND ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( pwm_counter[4] ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!pwm_counter[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N13
dffeas \pwm_counter[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~41_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[4] .is_wysiwyg = "true";
defparam \pwm_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N15
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( pwm_counter[5] ) + ( GND ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( pwm_counter[5] ) + ( GND ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pwm_counter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N17
dffeas \pwm_counter[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[5] .is_wysiwyg = "true";
defparam \pwm_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( pwm_counter[6] ) + ( GND ) + ( \Add1~46  ))
// \Add1~26  = CARRY(( pwm_counter[6] ) + ( GND ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(!pwm_counter[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N19
dffeas \pwm_counter[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~25_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[6] .is_wysiwyg = "true";
defparam \pwm_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N21
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( pwm_counter[7] ) + ( GND ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( pwm_counter[7] ) + ( GND ) + ( \Add1~26  ))

	.dataa(!pwm_counter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N23
dffeas \pwm_counter[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[7] .is_wysiwyg = "true";
defparam \pwm_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N24
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( pwm_counter[8] ) + ( GND ) + ( \Add1~22  ))
// \Add1~30  = CARRY(( pwm_counter[8] ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!pwm_counter[8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N25
dffeas \pwm_counter[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~29_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[8] .is_wysiwyg = "true";
defparam \pwm_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N27
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( pwm_counter[9] ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( pwm_counter[9] ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pwm_counter[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N28
dffeas \pwm_counter[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~33_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[9] .is_wysiwyg = "true";
defparam \pwm_counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N16
dffeas \pwm_counter[5]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~45_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \pwm_counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N27
cyclonev_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = ( \pwm_counter[5]~DUPLICATE_q  & ( (pwm_counter[3] & pwm_counter[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pwm_counter[3]),
	.datad(!pwm_counter[4]),
	.datae(gnd),
	.dataf(!\pwm_counter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~0 .extended_lut = "off";
defparam \LessThan4~0 .lut_mask = 64'h00000000000F000F;
defparam \LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N1
dffeas \pwm_counter[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~77_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[0] .is_wysiwyg = "true";
defparam \pwm_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N7
dffeas \pwm_counter[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~69_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[2] .is_wysiwyg = "true";
defparam \pwm_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N4
dffeas \pwm_counter[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~73_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[1] .is_wysiwyg = "true";
defparam \pwm_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N57
cyclonev_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = ( pwm_counter[1] & ( (\LessThan4~0_combout  & (pwm_counter[0] & pwm_counter[2])) ) )

	.dataa(!\LessThan4~0_combout ),
	.datab(gnd),
	.datac(!pwm_counter[0]),
	.datad(!pwm_counter[2]),
	.datae(gnd),
	.dataf(!pwm_counter[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~1 .extended_lut = "off";
defparam \LessThan4~1 .lut_mask = 64'h0000000000050005;
defparam \LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N22
dffeas \pwm_counter[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~21_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \pwm_counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N51
cyclonev_lcell_comb \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = ( pwm_counter[6] & ( pwm_counter[9] ) ) # ( !pwm_counter[6] & ( (pwm_counter[9] & (((\pwm_counter[7]~DUPLICATE_q ) # (\LessThan4~1_combout )) # (pwm_counter[8]))) ) )

	.dataa(!pwm_counter[9]),
	.datab(!pwm_counter[8]),
	.datac(!\LessThan4~1_combout ),
	.datad(!\pwm_counter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!pwm_counter[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~2 .extended_lut = "off";
defparam \LessThan4~2 .lut_mask = 64'h1555155555555555;
defparam \LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N30
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( pwm_counter[10] ) + ( GND ) + ( \Add1~34  ))
// \Add1~18  = CARRY(( pwm_counter[10] ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pwm_counter[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N31
dffeas \pwm_counter[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~17_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[10] .is_wysiwyg = "true";
defparam \pwm_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N41
dffeas \pwm_counter[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[13] .is_wysiwyg = "true";
defparam \pwm_counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N33
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( \pwm_counter[11]~DUPLICATE_q  ) + ( GND ) + ( \Add1~18  ))
// \Add1~50  = CARRY(( \pwm_counter[11]~DUPLICATE_q  ) + ( GND ) + ( \Add1~18  ))

	.dataa(!\pwm_counter[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N35
dffeas \pwm_counter[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \pwm_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N36
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( pwm_counter[12] ) + ( GND ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( pwm_counter[12] ) + ( GND ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(!pwm_counter[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N37
dffeas \pwm_counter[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~53_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[12] .is_wysiwyg = "true";
defparam \pwm_counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( pwm_counter[13] ) + ( GND ) + ( \Add1~54  ))
// \Add1~14  = CARRY(( pwm_counter[13] ) + ( GND ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pwm_counter[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N40
dffeas \pwm_counter[13]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~13_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \pwm_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N34
dffeas \pwm_counter[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~49_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[11] .is_wysiwyg = "true";
defparam \pwm_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N30
cyclonev_lcell_comb \LessThan4~3 (
// Equation(s):
// \LessThan4~3_combout  = ( !pwm_counter[12] & ( (!pwm_counter[10] & (!\pwm_counter[13]~DUPLICATE_q  & !pwm_counter[11])) ) )

	.dataa(!pwm_counter[10]),
	.datab(gnd),
	.datac(!\pwm_counter[13]~DUPLICATE_q ),
	.datad(!pwm_counter[11]),
	.datae(gnd),
	.dataf(!pwm_counter[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~3 .extended_lut = "off";
defparam \LessThan4~3 .lut_mask = 64'hA000A00000000000;
defparam \LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N47
dffeas \pwm_counter[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[15] .is_wysiwyg = "true";
defparam \pwm_counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N42
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( pwm_counter[14] ) + ( GND ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( pwm_counter[14] ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!pwm_counter[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N45
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( pwm_counter[15] ) + ( GND ) + ( \Add1~10  ))
// \Add1~6  = CARRY(( pwm_counter[15] ) + ( GND ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pwm_counter[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N46
dffeas \pwm_counter[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~5_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \pwm_counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N48
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( pwm_counter[16] ) + ( GND ) + ( \Add1~6  ))
// \Add1~2  = CARRY(( pwm_counter[16] ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pwm_counter[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N50
dffeas \pwm_counter[16] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~1_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[16] .is_wysiwyg = "true";
defparam \pwm_counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N51
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( pwm_counter[17] ) + ( GND ) + ( \Add1~2  ))
// \Add1~66  = CARRY(( pwm_counter[17] ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pwm_counter[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N52
dffeas \pwm_counter[17] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~65_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[17] .is_wysiwyg = "true";
defparam \pwm_counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N54
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( pwm_counter[18] ) + ( GND ) + ( \Add1~66  ))
// \Add1~58  = CARRY(( pwm_counter[18] ) + ( GND ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(!pwm_counter[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N55
dffeas \pwm_counter[18] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~57_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[18] .is_wysiwyg = "true";
defparam \pwm_counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N57
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( pwm_counter[19] ) + ( GND ) + ( \Add1~58  ))

	.dataa(!pwm_counter[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N58
dffeas \pwm_counter[19] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~61_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[19] .is_wysiwyg = "true";
defparam \pwm_counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N39
cyclonev_lcell_comb \LessThan4~4 (
// Equation(s):
// \LessThan4~4_combout  = ( pwm_counter[18] & ( (pwm_counter[17] & (pwm_counter[19] & pwm_counter[16])) ) )

	.dataa(!pwm_counter[17]),
	.datab(!pwm_counter[19]),
	.datac(!pwm_counter[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pwm_counter[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~4 .extended_lut = "off";
defparam \LessThan4~4 .lut_mask = 64'h0000000001010101;
defparam \LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N42
cyclonev_lcell_comb \LessThan4~5 (
// Equation(s):
// \LessThan4~5_combout  = ( \pwm_counter[14]~DUPLICATE_q  & ( \LessThan4~4_combout  & ( ((!\LessThan4~3_combout ) # (\pwm_counter[15]~DUPLICATE_q )) # (\LessThan4~2_combout ) ) ) ) # ( !\pwm_counter[14]~DUPLICATE_q  & ( \LessThan4~4_combout  & ( 
// \pwm_counter[15]~DUPLICATE_q  ) ) )

	.dataa(!\LessThan4~2_combout ),
	.datab(!\LessThan4~3_combout ),
	.datac(!\pwm_counter[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\pwm_counter[14]~DUPLICATE_q ),
	.dataf(!\LessThan4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan4~5 .extended_lut = "off";
defparam \LessThan4~5 .lut_mask = 64'h000000000F0FDFDF;
defparam \LessThan4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N44
dffeas \pwm_counter[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pwm_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[14] .is_wysiwyg = "true";
defparam \pwm_counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N43
dffeas \pwm_counter[14]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\Add1~9_sumout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(\LessThan4~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm_counter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwm_counter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \pwm_counter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N3
cyclonev_lcell_comb \pwm~6 (
// Equation(s):
// \pwm~6_combout  = ( \pwm_counter[15]~DUPLICATE_q  & ( ((\pwm_counter[14]~DUPLICATE_q  & !level[1])) # (pwm_counter[16]) ) ) # ( !\pwm_counter[15]~DUPLICATE_q  & ( (!level[1] & pwm_counter[16]) ) )

	.dataa(gnd),
	.datab(!\pwm_counter[14]~DUPLICATE_q ),
	.datac(!level[1]),
	.datad(!pwm_counter[16]),
	.datae(gnd),
	.dataf(!\pwm_counter[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm~6 .extended_lut = "off";
defparam \pwm~6 .lut_mask = 64'h00F000F030FF30FF;
defparam \pwm~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N36
cyclonev_lcell_comb \pwm~7 (
// Equation(s):
// \pwm~7_combout  = ( !pwm_counter[18] & ( (!pwm_counter[19] & (!pwm_counter[17] & \Equal81~0_combout )) ) )

	.dataa(gnd),
	.datab(!pwm_counter[19]),
	.datac(!pwm_counter[17]),
	.datad(!\Equal81~0_combout ),
	.datae(gnd),
	.dataf(!pwm_counter[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm~7 .extended_lut = "off";
defparam \pwm~7 .lut_mask = 64'h00C000C000000000;
defparam \pwm~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N12
cyclonev_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = ( !pwm_counter[8] & ( (!pwm_counter[9] & ((!\pwm_counter[7]~DUPLICATE_q ) # ((!pwm_counter[6]) # (!\LessThan4~0_combout )))) ) )

	.dataa(!\pwm_counter[7]~DUPLICATE_q ),
	.datab(!pwm_counter[6]),
	.datac(!\LessThan4~0_combout ),
	.datad(!pwm_counter[9]),
	.datae(gnd),
	.dataf(!pwm_counter[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~0 .extended_lut = "off";
defparam \LessThan6~0 .lut_mask = 64'hFE00FE0000000000;
defparam \LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N9
cyclonev_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_combout  = ( pwm_counter[10] & ( (\pwm_counter[13]~DUPLICATE_q  & (((!\LessThan6~0_combout ) # (pwm_counter[11])) # (pwm_counter[12]))) ) ) # ( !pwm_counter[10] & ( (\pwm_counter[13]~DUPLICATE_q  & ((pwm_counter[11]) # (pwm_counter[12]))) ) )

	.dataa(!pwm_counter[12]),
	.datab(!pwm_counter[11]),
	.datac(!\LessThan6~0_combout ),
	.datad(!\pwm_counter[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!pwm_counter[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~1 .extended_lut = "off";
defparam \LessThan6~1 .lut_mask = 64'h0077007700F700F7;
defparam \LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N0
cyclonev_lcell_comb \pwm~0 (
// Equation(s):
// \pwm~0_combout  = ( \pwm_counter[15]~DUPLICATE_q  & ( (!pwm_counter[16] & \Decoder0~0_combout ) ) ) # ( !\pwm_counter[15]~DUPLICATE_q  & ( (\Decoder0~0_combout  & ((!pwm_counter[16]) # ((!\pwm_counter[14]~DUPLICATE_q  & !\LessThan6~1_combout )))) ) )

	.dataa(!pwm_counter[16]),
	.datab(!\pwm_counter[14]~DUPLICATE_q ),
	.datac(!\Decoder0~0_combout ),
	.datad(!\LessThan6~1_combout ),
	.datae(gnd),
	.dataf(!\pwm_counter[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm~0 .extended_lut = "off";
defparam \pwm~0 .lut_mask = 64'h0E0A0E0A0A0A0A0A;
defparam \pwm~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N15
cyclonev_lcell_comb \pwm~3 (
// Equation(s):
// \pwm~3_combout  = ( \pwm_counter[5]~DUPLICATE_q  & ( (!\pwm_counter[7]~DUPLICATE_q  & !pwm_counter[8]) ) ) # ( !\pwm_counter[5]~DUPLICATE_q  & ( (!pwm_counter[8] & ((!\pwm_counter[7]~DUPLICATE_q ) # (!pwm_counter[6]))) ) )

	.dataa(!\pwm_counter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pwm_counter[6]),
	.datad(!pwm_counter[8]),
	.datae(gnd),
	.dataf(!\pwm_counter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm~3 .extended_lut = "off";
defparam \pwm~3 .lut_mask = 64'hFA00FA00AA00AA00;
defparam \pwm~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N33
cyclonev_lcell_comb \pwm~4 (
// Equation(s):
// \pwm~4_combout  = ( \pwm~3_combout  & ( (level[1] & !\pwm_counter[14]~DUPLICATE_q ) ) ) # ( !\pwm~3_combout  & ( (level[1] & (!\pwm_counter[14]~DUPLICATE_q  & ((!pwm_counter[10]) # (!pwm_counter[9])))) ) )

	.dataa(!pwm_counter[10]),
	.datab(!level[1]),
	.datac(!\pwm_counter[14]~DUPLICATE_q ),
	.datad(!pwm_counter[9]),
	.datae(gnd),
	.dataf(!\pwm~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm~4 .extended_lut = "off";
defparam \pwm~4 .lut_mask = 64'h3020302030303030;
defparam \pwm~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N54
cyclonev_lcell_comb \pwm~1 (
// Equation(s):
// \pwm~1_combout  = ( \pwm_counter[5]~DUPLICATE_q  & ( (!pwm_counter[6] & !\pwm_counter[7]~DUPLICATE_q ) ) ) # ( !\pwm_counter[5]~DUPLICATE_q  & ( (!\pwm_counter[7]~DUPLICATE_q  & ((!pwm_counter[6]) # (!pwm_counter[4]))) ) )

	.dataa(gnd),
	.datab(!pwm_counter[6]),
	.datac(!\pwm_counter[7]~DUPLICATE_q ),
	.datad(!pwm_counter[4]),
	.datae(gnd),
	.dataf(!\pwm_counter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm~1 .extended_lut = "off";
defparam \pwm~1 .lut_mask = 64'hF0C0F0C0C0C0C0C0;
defparam \pwm~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N48
cyclonev_lcell_comb \pwm~2 (
// Equation(s):
// \pwm~2_combout  = ( !pwm_counter[10] & ( (!pwm_counter[16] & ((!pwm_counter[9]) # ((!pwm_counter[8]) # (\pwm~1_combout )))) ) )

	.dataa(!pwm_counter[9]),
	.datab(!pwm_counter[8]),
	.datac(!pwm_counter[16]),
	.datad(!\pwm~1_combout ),
	.datae(gnd),
	.dataf(!pwm_counter[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm~2 .extended_lut = "off";
defparam \pwm~2 .lut_mask = 64'hE0F0E0F000000000;
defparam \pwm~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N6
cyclonev_lcell_comb \pwm~5 (
// Equation(s):
// \pwm~5_combout  = ( !\pwm_counter[13]~DUPLICATE_q  & ( (!pwm_counter[12] & (!pwm_counter[11] & ((\pwm~2_combout ) # (\pwm~4_combout )))) ) )

	.dataa(!pwm_counter[12]),
	.datab(!pwm_counter[11]),
	.datac(!\pwm~4_combout ),
	.datad(!\pwm~2_combout ),
	.datae(gnd),
	.dataf(!\pwm_counter[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm~5 .extended_lut = "off";
defparam \pwm~5 .lut_mask = 64'h0888088800000000;
defparam \pwm~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y5_N24
cyclonev_lcell_comb \pwm~8 (
// Equation(s):
// \pwm~8_combout  = ( \pwm~5_combout  & ( (\pwm~7_combout  & ((!level[0]) # (\pwm~0_combout ))) ) ) # ( !\pwm~5_combout  & ( (\pwm~7_combout  & (((!\pwm~6_combout  & !level[0])) # (\pwm~0_combout ))) ) )

	.dataa(!\pwm~6_combout ),
	.datab(!\pwm~7_combout ),
	.datac(!level[0]),
	.datad(!\pwm~0_combout ),
	.datae(gnd),
	.dataf(!\pwm~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pwm~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pwm~8 .extended_lut = "off";
defparam \pwm~8 .lut_mask = 64'h2033203330333033;
defparam \pwm~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y5_N25
dffeas \pwm~reg0 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\pwm~8_combout ),
	.asdata(vcc),
	.clrn(!\debug_key0_held~reg0_q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pwm~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pwm~reg0 .is_wysiwyg = "true";
defparam \pwm~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y33_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
