entity Tb_lab3 is 
--  Port ( ); 
end Tb_lab3;  
architecture Behavioral of Tb_lab3 is  
component Lab_3_topmodule is 
Port (A: in std_logic;       
    B: in std_logic;       
    C: in std_logic;       
    X: out std_logic); 
end component;  
    --Entradas  
signal A_s: std_logic; 
signal B_s: std_logic; 
signal C_s: std_logic;
 -- Salidas 
signal X_s: std_logic;  
begin  DUT: Lab_3_topmodule port map(A=>A_s,B=>B_s,C=>C_s,X=>X_s);
process begin  
A_s <= '0'; 
B_s <= '0'; 
C_s <= '0'; 
wait for 100 ns;  

A_s <= '0'; 
B_s <= '0'; 
C_s <= '1'; 
wait for 100 ns;  

A_s <= '0'; 
B_s <= '1'; 
C_s <= '0';
wait for 100 ns; 
 
A_s <= '0'; 
B_s <= '1'; 
C_s <= '1'; 
wait for 100 ns;  

A_s <= '1'; 
B_s <= '0'; 
C_s <= '0'; 
wait for 100 ns;  

A_s <= '1'; 
B_s <= '0'; 
C_s <= '1';
wait for 100 ns;

A_s <= '1';
B_s <= '1';
C_s <= '0';
wait for 100 ns;

A_s <= '1';
B_s <= '1';
C_s <= '1';
wait for 100 ns;

end process;
end Behavioral;
