;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV 2, 0
	SUB #12, @102
	ADD 930, 130
	ADD 930, 130
	SUB -17, <10
	SUB #300, 90
	SPL 0, <501
	SUB #300, 90
	SPL 0, <501
	ADD 910, 60
	CMP 207, <-120
	CMP 207, <-120
	SUB 32, 6
	CMP #87, @180
	CMP -2, <-128
	SUB -17, <10
	SUB -17, <10
	SUB @0, @-2
	SUB -207, <-120
	SUB #72, 201
	SUB #72, 201
	SUB -17, <10
	SUB @137, <600
	CMP 207, <-120
	SUB @137, <600
	CMP #27, @180
	SUB @121, 103
	SUB -30, 9
	SUB -30, 9
	SUB 32, 6
	CMP #300, 90
	CMP 207, <-120
	JMP 2, <0
	MOV 2, 0
	SUB -17, <10
	SPL 0, <501
	CMP 257, <-220
	SUB -17, <10
	CMP 257, -220
	SUB @-127, 100
	MOV -1, <-20
	MOV -4, <-20
	CMP #300, 90
	CMP #300, 90
	DJN -1, @-20
	MOV -4, <-20
	SUB 12, @10
	SPL 0, -332
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB -0, 8
	SLT -702, -14
	ADD #270, <0
	MOV -1, <-20
	ADD 210, 60
	SUB 0, 900
	SUB @0, @2
	SLT @-812, @60
	SUB 13, 10
	JMZ 12, <10
	SUB #32, @4
	SUB -0, 0
	SUB -0, 0
	SUB -0, 0
	JMN 0, #2
	SUB <121, 106
	SUB @126, 106
	SUB <121, 106
	SUB @126, 106
	SUB #32, @4
	MOV -1, <-20
	MOV -1, <-20
	SUB #0, -0
	SUB @126, 106
	ADD 210, 60
	SUB #0, -0
	SUB @121, 103
	SUB #0, -0
	SPL 0, 33
	SUB @121, 103
	SUB @126, 106
	SUB @127, 106
	JMZ <121, 103
	SUB @127, 106
	SPL 0, #2
	SUB @121, 103
	SPL @0, #10
	SUB @0, @-2
	SPL <3
	SUB @0, @-2
	SPL <3
	MOV -1, <-20
	SPL <3
	SPL 0, -332
	SLT <400, 90
