// Seed: 1036799427
program module_0;
  always id_1 = id_1;
  wire id_2 = ~1;
  logic [7:0] id_3, id_4, id_5;
  assign id_3[-1][-1] = 1'd0;
  logic [7:0] id_6 = id_5;
  integer id_7, id_8 = 1'b0;
  assign id_5 = id_3;
  assign id_1[1] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_14;
  tri  id_15 = 1 ? 1'b0 : 1, id_16;
  wire id_17, id_18;
  wire id_19;
  wire id_20;
  module_0 modCall_1 ();
  wire id_21;
endmodule
