

================================================================
== Vivado HLS Report for 'aes_ha'
================================================================
* Date:           Tue Jul  4 18:06:36 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_dma_prj
* Solution:       sol1
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-----+-------+-----+-------+---------+
        |                                 |                      |   Latency   |   Interval  | Pipeline|
        |             Instance            |        Module        | min |  max  | min |  max  |   Type  |
        +---------------------------------+----------------------+-----+-------+-----+-------+---------+
        |grp_AES_CTR_xcrypt_buffe_fu_286  |AES_CTR_xcrypt_buffe  |   49|  22449|   49|  22449|   none  |
        |grp_KeyExpansion_fu_295          |KeyExpansion          |  262|    262|  262|    262|   none  |
        +---------------------------------+----------------------+-----+-------+-----+-------+---------+

        * Loop: 
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+
        |             |  Latency  |  Iteration  |  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+
        |- Loop 1     |   32|   32|            2|          -|          -|    16|    no    |
        |- Loop 2     |    ?|    ?| 144 ~ 22544 |          -|          -|     ?|    no    |
        | + Loop 2.1  |   32|   32|            2|          -|          -|    16|    no    |
        | + Loop 2.2  |   48|   48|            3|          -|          -|    16|    no    |
        |- Loop 3     |   32|   32|            2|          -|          -|    16|    no    |
        +-------------+-----+-----+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 23 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 15 
14 --> 13 
15 --> 16 
16 --> 17 19 
17 --> 18 
18 --> 16 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 5 
23 --> 24 25 
24 --> 23 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 26 [2/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %length_r)"   --->   Operation 26 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_r)"   --->   Operation 27 'read' 'out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_r)"   --->   Operation 28 'read' 'in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (2.77ns)   --->   "%ctx_RoundKey = alloca [176 x i8], align 1" [hls/dma/aes_ha.c:15]   --->   Operation 29 'alloca' 'ctx_RoundKey' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "%ctx_Iv = alloca [16 x i8], align 1" [hls/dma/aes_ha.c:15]   --->   Operation 30 'alloca' 'ctx_Iv' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "%text = alloca [16 x i8], align 16" [hls/dma/aes_ha.c:17]   --->   Operation 31 'alloca' 'text' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([176 x i8]* %ctx_RoundKey, [16 x i8]* %key) nounwind" [c_src/aes.c:259->hls/dma/aes_ha.c:19]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 33 [1/2] (1.00ns)   --->   "%length_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %length_r)"   --->   Operation 33 'read' 'length_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast9 = sext i32 %out_read to i33"   --->   Operation 34 'sext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast7 = sext i32 %in_read to i33"   --->   Operation 35 'sext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %mst), !map !63"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %key) nounwind, !map !70"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16 x i8]* %iv) nounwind, !map !76"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %length_r) nounwind, !map !80"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @aes_ha_str) nounwind"   --->   Operation 40 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_r, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str17, i32 0, i32 8832, [1 x i8]* @bundle4, [6 x i8]* @p_str39, [1 x i8]* @p_str17, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:8]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %mst, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str17, i32 0, i32 8832, [4 x i8]* @p_str28, [6 x i8]* @p_str39, [1 x i8]* @p_str17, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:9]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str17, i32 0, i32 8832, [1 x i8]* @bundle, [6 x i8]* @p_str39, [1 x i8]* @p_str17, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:9]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %length_r, [10 x i8]* @p_str410, i32 1, i32 1, [1 x i8]* @p_str17, i32 0, i32 0, [4 x i8]* @p_str511, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:10]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %iv, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [hls/dma/aes_ha.c:11]   --->   Operation 45 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %iv, [10 x i8]* @p_str410, i32 1, i32 1, [1 x i8]* @p_str17, i32 0, i32 0, [4 x i8]* @p_str511, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:11]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecMemCore([16 x i8]* %key, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [hls/dma/aes_ha.c:12]   --->   Operation 47 'specmemcore' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([16 x i8]* %key, [10 x i8]* @p_str410, i32 1, i32 1, [1 x i8]* @p_str17, i32 0, i32 0, [4 x i8]* @p_str511, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:12]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str410, i32 1, i32 1, [1 x i8]* @p_str17, i32 0, i32 0, [4 x i8]* @p_str511, [1 x i8]* @p_str17, [1 x i8]* @p_str17, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str17, [1 x i8]* @p_str17) nounwind" [hls/dma/aes_ha.c:13]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @KeyExpansion([176 x i8]* %ctx_RoundKey, [16 x i8]* %key) nounwind" [c_src/aes.c:259->hls/dma/aes_ha.c:19]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (1.39ns)   --->   "br label %1" [c_src/aes.c:54->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.39>

State 3 <SV = 2> <Delay = 4.83>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i5 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 52 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.20ns)   --->   "%icmp_ln54_3 = icmp eq i5 %i_0_i_i, -16" [c_src/aes.c:54->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 53 'icmp' 'icmp_ln54_3' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 54 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%i_1 = add i5 %i_0_i_i, 1" [c_src/aes.c:54->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 55 'add' 'i_1' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_3, label %AES_init_ctx_iv.exit.preheader, label %2" [c_src/aes.c:54->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i5 %i_0_i_i to i64" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 57 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%iv_addr_1 = getelementptr [16 x i8]* %iv, i64 0, i64 %zext_ln55_3" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 58 'getelementptr' 'iv_addr_1' <Predicate = (!icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.76ns)   --->   "%iv_load = load i8* %iv_addr_1, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 59 'load' 'iv_load' <Predicate = (!icmp_ln54_3)> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %length_read, i32 31)" [hls/dma/aes_ha.c:21]   --->   Operation 60 'bitselect' 'tmp' <Predicate = (icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.14ns)   --->   "%add_ln21 = add i32 %length_read, 15" [hls/dma/aes_ha.c:21]   --->   Operation 61 'add' 'add_ln21' <Predicate = (icmp_ln54_3)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln21, i32 31)" [hls/dma/aes_ha.c:21]   --->   Operation 62 'bitselect' 'tmp_1' <Predicate = (icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.14ns)   --->   "%sub_ln21 = sub i32 -15, %length_read" [hls/dma/aes_ha.c:21]   --->   Operation 63 'sub' 'sub_ln21' <Predicate = (icmp_ln54_3)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_lshr = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sub_ln21, i32 4, i32 31)" [hls/dma/aes_ha.c:21]   --->   Operation 64 'partselect' 'p_lshr' <Predicate = (icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (2.04ns)   --->   "%sub_ln21_1 = sub i28 0, %p_lshr" [hls/dma/aes_ha.c:21]   --->   Operation 65 'sub' 'sub_ln21_1' <Predicate = (icmp_ln54_3)> <Delay = 2.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%tmp_2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln21, i32 4, i32 31)" [hls/dma/aes_ha.c:21]   --->   Operation 66 'partselect' 'tmp_2' <Predicate = (icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%select_ln21 = select i1 %tmp_1, i28 %sub_ln21_1, i28 %tmp_2" [hls/dma/aes_ha.c:21]   --->   Operation 67 'select' 'select_ln21' <Predicate = (icmp_ln54_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.64ns) (out node of the LUT)   --->   "%select_ln21_1 = select i1 %tmp, i28 0, i28 %select_ln21" [hls/dma/aes_ha.c:21]   --->   Operation 68 'select' 'select_ln21_1' <Predicate = (icmp_ln54_3)> <Delay = 0.64> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %select_ln21_1, i4 0)" [hls/dma/aes_ha.c:21]   --->   Operation 69 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln54_3)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.39ns)   --->   "br label %AES_init_ctx_iv.exit" [hls/dma/aes_ha.c:21]   --->   Operation 70 'br' <Predicate = (icmp_ln54_3)> <Delay = 1.39>

State 4 <SV = 3> <Delay = 3.53>
ST_4 : Operation 71 [1/2] (1.76ns)   --->   "%iv_load = load i8* %iv_addr_1, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 71 'load' 'iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%ctx_Iv_addr = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55_3" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 72 'getelementptr' 'ctx_Iv_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.76ns)   --->   "store i8 %iv_load, i8* %ctx_Iv_addr, align 1" [c_src/aes.c:55->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 73 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %1" [c_src/aes.c:54->c_src/aes.c:260->hls/dma/aes_ha.c:19]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.14>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i_3, %_memcpy.exit3 ], [ 0, %AES_init_ctx_iv.exit.preheader ]"   --->   Operation 75 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.10ns)   --->   "%icmp_ln21 = icmp eq i32 %i_0, %tmp_3" [hls/dma/aes_ha.c:21]   --->   Operation 76 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.10> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %.preheader.preheader, label %3" [hls/dma/aes_ha.c:21]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %i_0 to i33" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 78 'sext' 'sext_ln55' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (2.14ns)   --->   "%add_ln55 = add i33 %sext_ln55, %p_cast7" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 79 'add' 'add_ln55' <Predicate = (!icmp_ln21)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i33 %add_ln55 to i64" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 80 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%mst_addr = getelementptr inbounds i8* %mst, i64 %sext_ln55_1" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 81 'getelementptr' 'mst_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.39ns)   --->   "br label %.preheader" [c_src/aes.c:54->hls/dma/aes_ha.c:30]   --->   Operation 82 'br' <Predicate = (icmp_ln21)> <Delay = 1.39>

State 6 <SV = 4> <Delay = 8.75>
ST_6 : Operation 83 [7/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 83 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 8.75>
ST_7 : Operation 84 [6/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 84 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 8.75>
ST_8 : Operation 85 [5/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 85 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 8.75>
ST_9 : Operation 86 [4/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 86 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 8.75>
ST_10 : Operation 87 [3/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 87 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 8.75>
ST_11 : Operation 88 [2/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 88 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 8.75>
ST_12 : Operation 89 [1/7] (8.75ns)   --->   "%mst_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %mst_addr, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 89 'readreq' 'mst_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 90 [1/1] (1.39ns)   --->   "br label %4" [c_src/aes.c:54->hls/dma/aes_ha.c:23]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.39>

State 13 <SV = 11> <Delay = 8.75>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %3 ], [ %i_2, %5 ]"   --->   Operation 91 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (1.20ns)   --->   "%icmp_ln54 = icmp eq i5 %i_0_i, -16" [c_src/aes.c:54->hls/dma/aes_ha.c:23]   --->   Operation 92 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 93 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (1.58ns)   --->   "%i_2 = add i5 %i_0_i, 1" [c_src/aes.c:54->hls/dma/aes_ha.c:23]   --->   Operation 94 'add' 'i_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %_memcpy.exit, label %5" [c_src/aes.c:54->hls/dma/aes_ha.c:23]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (8.75ns)   --->   "%mst_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %mst_addr)" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 96 'read' 'mst_addr_read' <Predicate = (!icmp_ln54)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 97 [2/2] (0.00ns)   --->   "call fastcc void @AES_CTR_xcrypt_buffe([176 x i8]* %ctx_RoundKey, [16 x i8]* %ctx_Iv, [16 x i8]* %text) nounwind" [hls/dma/aes_ha.c:25]   --->   Operation 97 'call' <Predicate = (icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 98 [1/1] (2.14ns)   --->   "%add_ln55_1 = add i33 %p_cast9, %sext_ln55" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 98 'add' 'add_ln55_1' <Predicate = (icmp_ln54)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln55_2 = sext i33 %add_ln55_1 to i64" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 99 'sext' 'sext_ln55_2' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%mst_addr_1 = getelementptr inbounds i8* %mst, i64 %sext_ln55_2" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 100 'getelementptr' 'mst_addr_1' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 14 <SV = 12> <Delay = 1.76>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i5 %i_0_i to i64" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 101 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%text_addr = getelementptr inbounds [16 x i8]* %text, i64 0, i64 %zext_ln55_1" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 102 'getelementptr' 'text_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (1.76ns)   --->   "store i8 %mst_addr_read, i8* %text_addr, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:23]   --->   Operation 103 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "br label %4" [c_src/aes.c:54->hls/dma/aes_ha.c:23]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 12> <Delay = 8.75>
ST_15 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @AES_CTR_xcrypt_buffe([176 x i8]* %ctx_RoundKey, [16 x i8]* %ctx_Iv, [16 x i8]* %text) nounwind" [hls/dma/aes_ha.c:25]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 106 [1/1] (8.75ns)   --->   "%mst_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %mst_addr_1, i32 16)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 106 'writereq' 'mst_addr_1_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 107 [1/1] (1.39ns)   --->   "br label %6" [c_src/aes.c:54->hls/dma/aes_ha.c:27]   --->   Operation 107 'br' <Predicate = true> <Delay = 1.39>

State 16 <SV = 13> <Delay = 8.75>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%i_0_i1 = phi i5 [ 0, %_memcpy.exit ], [ %i_4, %7 ]"   --->   Operation 108 'phi' 'i_0_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (1.20ns)   --->   "%icmp_ln54_2 = icmp eq i5 %i_0_i1, -16" [c_src/aes.c:54->hls/dma/aes_ha.c:27]   --->   Operation 109 'icmp' 'icmp_ln54_2' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 110 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (1.58ns)   --->   "%i_4 = add i5 %i_0_i1, 1" [c_src/aes.c:54->hls/dma/aes_ha.c:27]   --->   Operation 111 'add' 'i_4' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_2, label %_memcpy.exit3, label %7" [c_src/aes.c:54->hls/dma/aes_ha.c:27]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i5 %i_0_i1 to i64" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 113 'zext' 'zext_ln55_2' <Predicate = (!icmp_ln54_2)> <Delay = 0.00>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "%text_addr_1 = getelementptr inbounds [16 x i8]* %text, i64 0, i64 %zext_ln55_2" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 114 'getelementptr' 'text_addr_1' <Predicate = (!icmp_ln54_2)> <Delay = 0.00>
ST_16 : Operation 115 [2/2] (1.76ns)   --->   "%text_load = load i8* %text_addr_1, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 115 'load' 'text_load' <Predicate = (!icmp_ln54_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 116 [5/5] (8.75ns)   --->   "%mst_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %mst_addr_1)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 116 'writeresp' 'mst_addr_1_wr_resp' <Predicate = (icmp_ln54_2)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 117 [1/1] (2.14ns)   --->   "%i_3 = add nsw i32 %i_0, 16" [hls/dma/aes_ha.c:21]   --->   Operation 117 'add' 'i_3' <Predicate = (icmp_ln54_2)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 1.76>
ST_17 : Operation 118 [1/2] (1.76ns)   --->   "%text_load = load i8* %text_addr_1, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 118 'load' 'text_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 15> <Delay = 8.75>
ST_18 : Operation 119 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %mst_addr_1, i8 %text_load, i1 true)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 119 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "br label %6" [c_src/aes.c:54->hls/dma/aes_ha.c:27]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 14> <Delay = 8.75>
ST_19 : Operation 121 [4/5] (8.75ns)   --->   "%mst_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %mst_addr_1)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 121 'writeresp' 'mst_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 8.75>
ST_20 : Operation 122 [3/5] (8.75ns)   --->   "%mst_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %mst_addr_1)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 122 'writeresp' 'mst_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 8.75>
ST_21 : Operation 123 [2/5] (8.75ns)   --->   "%mst_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %mst_addr_1)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 123 'writeresp' 'mst_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 17> <Delay = 8.75>
ST_22 : Operation 124 [1/5] (8.75ns)   --->   "%mst_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %mst_addr_1)" [c_src/aes.c:55->hls/dma/aes_ha.c:27]   --->   Operation 124 'writeresp' 'mst_addr_1_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "br label %AES_init_ctx_iv.exit" [hls/dma/aes_ha.c:21]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 4> <Delay = 1.76>
ST_23 : Operation 126 [1/1] (0.00ns)   --->   "%i_0_i4 = phi i5 [ %i, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 126 'phi' 'i_0_i4' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 127 [1/1] (1.20ns)   --->   "%icmp_ln54_1 = icmp eq i5 %i_0_i4, -16" [c_src/aes.c:54->hls/dma/aes_ha.c:30]   --->   Operation 127 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 1.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 128 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 129 [1/1] (1.58ns)   --->   "%i = add i5 %i_0_i4, 1" [c_src/aes.c:54->hls/dma/aes_ha.c:30]   --->   Operation 129 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54_1, label %_memcpy.exit6, label %8" [c_src/aes.c:54->hls/dma/aes_ha.c:30]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i5 %i_0_i4 to i64" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 131 'zext' 'zext_ln55' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_23 : Operation 132 [1/1] (0.00ns)   --->   "%ctx_Iv_addr_1 = getelementptr [16 x i8]* %ctx_Iv, i64 0, i64 %zext_ln55" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 132 'getelementptr' 'ctx_Iv_addr_1' <Predicate = (!icmp_ln54_1)> <Delay = 0.00>
ST_23 : Operation 133 [2/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 133 'load' 'ctx_Iv_load' <Predicate = (!icmp_ln54_1)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_23 : Operation 134 [2/2] (0.00ns)   --->   "ret void" [hls/dma/aes_ha.c:31]   --->   Operation 134 'ret' <Predicate = (icmp_ln54_1)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 3.53>
ST_24 : Operation 135 [1/2] (1.76ns)   --->   "%ctx_Iv_load = load i8* %ctx_Iv_addr_1, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 135 'load' 'ctx_Iv_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%iv_addr = getelementptr [16 x i8]* %iv, i64 0, i64 %zext_ln55" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 136 'getelementptr' 'iv_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (1.76ns)   --->   "store i8 %ctx_Iv_load, i8* %iv_addr, align 1" [c_src/aes.c:55->hls/dma/aes_ha.c:30]   --->   Operation 137 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_24 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader" [c_src/aes.c:54->hls/dma/aes_ha.c:30]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 5> <Delay = 0.00>
ST_25 : Operation 139 [1/2] (0.00ns)   --->   "ret void" [hls/dma/aes_ha.c:31]   --->   Operation 139 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ mst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ iv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ length_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_read           (read             ) [ 00100000000000000000000000]
in_read            (read             ) [ 00100000000000000000000000]
ctx_RoundKey       (alloca           ) [ 00111111111111111111111000]
ctx_Iv             (alloca           ) [ 00111111111111111111111110]
text               (alloca           ) [ 00111111111111111111111000]
length_read        (read             ) [ 00011000000000000000000000]
p_cast9            (sext             ) [ 00011111111111111111111000]
p_cast7            (sext             ) [ 00011111111111111111111000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000]
specinterface_ln8  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln9  (specinterface    ) [ 00000000000000000000000000]
specinterface_ln10 (specinterface    ) [ 00000000000000000000000000]
empty              (specmemcore      ) [ 00000000000000000000000000]
specinterface_ln11 (specinterface    ) [ 00000000000000000000000000]
empty_7            (specmemcore      ) [ 00000000000000000000000000]
specinterface_ln12 (specinterface    ) [ 00000000000000000000000000]
specinterface_ln13 (specinterface    ) [ 00000000000000000000000000]
call_ln259         (call             ) [ 00000000000000000000000000]
br_ln54            (br               ) [ 00111000000000000000000000]
i_0_i_i            (phi              ) [ 00010000000000000000000000]
icmp_ln54_3        (icmp             ) [ 00011000000000000000000000]
empty_8            (speclooptripcount) [ 00000000000000000000000000]
i_1                (add              ) [ 00111000000000000000000000]
br_ln54            (br               ) [ 00000000000000000000000000]
zext_ln55_3        (zext             ) [ 00001000000000000000000000]
iv_addr_1          (getelementptr    ) [ 00001000000000000000000000]
tmp                (bitselect        ) [ 00000000000000000000000000]
add_ln21           (add              ) [ 00000000000000000000000000]
tmp_1              (bitselect        ) [ 00000000000000000000000000]
sub_ln21           (sub              ) [ 00000000000000000000000000]
p_lshr             (partselect       ) [ 00000000000000000000000000]
sub_ln21_1         (sub              ) [ 00000000000000000000000000]
tmp_2              (partselect       ) [ 00000000000000000000000000]
select_ln21        (select           ) [ 00000000000000000000000000]
select_ln21_1      (select           ) [ 00000000000000000000000000]
tmp_3              (bitconcatenate   ) [ 00000111111111111111111000]
br_ln21            (br               ) [ 00011111111111111111111000]
iv_load            (load             ) [ 00000000000000000000000000]
ctx_Iv_addr        (getelementptr    ) [ 00000000000000000000000000]
store_ln55         (store            ) [ 00000000000000000000000000]
br_ln54            (br               ) [ 00111000000000000000000000]
i_0                (phi              ) [ 00000111111111111110000000]
icmp_ln21          (icmp             ) [ 00000111111111111111111000]
br_ln21            (br               ) [ 00000000000000000000000000]
sext_ln55          (sext             ) [ 00000011111111100000000000]
add_ln55           (add              ) [ 00000000000000000000000000]
sext_ln55_1        (sext             ) [ 00000000000000000000000000]
mst_addr           (getelementptr    ) [ 00000011111111100000000000]
br_ln54            (br               ) [ 00000111111111111111111110]
mst_addr_rd_req    (readreq          ) [ 00000000000000000000000000]
br_ln54            (br               ) [ 00000111111111111111111000]
i_0_i              (phi              ) [ 00000000000001100000000000]
icmp_ln54          (icmp             ) [ 00000111111111111111111000]
empty_9            (speclooptripcount) [ 00000000000000000000000000]
i_2                (add              ) [ 00000111111111111111111000]
br_ln54            (br               ) [ 00000000000000000000000000]
mst_addr_read      (read             ) [ 00000000000000100000000000]
add_ln55_1         (add              ) [ 00000000000000000000000000]
sext_ln55_2        (sext             ) [ 00000000000000000000000000]
mst_addr_1         (getelementptr    ) [ 00000000000000011111111000]
zext_ln55_1        (zext             ) [ 00000000000000000000000000]
text_addr          (getelementptr    ) [ 00000000000000000000000000]
store_ln55         (store            ) [ 00000000000000000000000000]
br_ln54            (br               ) [ 00000111111111111111111000]
call_ln25          (call             ) [ 00000000000000000000000000]
mst_addr_1_wr_req  (writereq         ) [ 00000000000000000000000000]
br_ln54            (br               ) [ 00000111111111111111111000]
i_0_i1             (phi              ) [ 00000000000000001000000000]
icmp_ln54_2        (icmp             ) [ 00000111111111111111111000]
empty_10           (speclooptripcount) [ 00000000000000000000000000]
i_4                (add              ) [ 00000111111111111111111000]
br_ln54            (br               ) [ 00000000000000000000000000]
zext_ln55_2        (zext             ) [ 00000000000000000000000000]
text_addr_1        (getelementptr    ) [ 00000000000000000100000000]
i_3                (add              ) [ 00010100000000000001111000]
text_load          (load             ) [ 00000000000000000010000000]
write_ln55         (write            ) [ 00000000000000000000000000]
br_ln54            (br               ) [ 00000111111111111111111000]
mst_addr_1_wr_resp (writeresp        ) [ 00000000000000000000000000]
br_ln21            (br               ) [ 00010111111111111111111000]
i_0_i4             (phi              ) [ 00000000000000000000000100]
icmp_ln54_1        (icmp             ) [ 00000000000000000000000110]
empty_11           (speclooptripcount) [ 00000000000000000000000000]
i                  (add              ) [ 00000100000000000000000110]
br_ln54            (br               ) [ 00000000000000000000000000]
zext_ln55          (zext             ) [ 00000000000000000000000010]
ctx_Iv_addr_1      (getelementptr    ) [ 00000000000000000000000010]
ctx_Iv_load        (load             ) [ 00000000000000000000000000]
iv_addr            (getelementptr    ) [ 00000000000000000000000000]
store_ln55         (store            ) [ 00000000000000000000000000]
br_ln54            (br               ) [ 00000100000000000000000110]
ret_ln31           (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mst"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="iv">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iv"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="length_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="length_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sbox">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Rcon">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeyExpansion"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_ha_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str410"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str511"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_CTR_xcrypt_buffe"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="ctx_RoundKey_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_RoundKey/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="ctx_Iv_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctx_Iv/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="text_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="text/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="length_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="out_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="in_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_readreq_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="1"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mst_addr_rd_req/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="mst_addr_read_read_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="8"/>
<pin id="150" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mst_addr_read/13 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_writeresp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="1"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="mst_addr_1_wr_req/15 mst_addr_1_wr_resp/16 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln55_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="4"/>
<pin id="163" dir="0" index="2" bw="8" slack="1"/>
<pin id="164" dir="0" index="3" bw="1" slack="0"/>
<pin id="165" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/18 "/>
</bind>
</comp>

<comp id="168" class="1004" name="iv_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iv_addr_1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="iv_load/3 store_ln55/24 "/>
</bind>
</comp>

<comp id="181" class="1004" name="ctx_Iv_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="1"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_Iv_addr/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="8" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln55/4 ctx_Iv_load/23 "/>
</bind>
</comp>

<comp id="194" class="1004" name="text_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="5" slack="0"/>
<pin id="198" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="text_addr/14 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="1"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln55/14 text_load/16 "/>
</bind>
</comp>

<comp id="206" class="1004" name="text_addr_1_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="5" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="text_addr_1/16 "/>
</bind>
</comp>

<comp id="213" class="1004" name="ctx_Iv_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_Iv_addr_1/23 "/>
</bind>
</comp>

<comp id="220" class="1004" name="iv_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="1"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iv_addr/24 "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_0_i_i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="1"/>
<pin id="231" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="i_0_i_i_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_0_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_0_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="1" slack="1"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_0_i_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="1"/>
<pin id="254" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_0_i_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/13 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_0_i1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="1"/>
<pin id="266" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_0_i1_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i1/16 "/>
</bind>
</comp>

<comp id="275" class="1005" name="i_0_i4_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="1"/>
<pin id="277" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i4 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="i_0_i4_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="1" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i4/23 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_AES_CTR_xcrypt_buffe_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="290" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="291" dir="0" index="4" bw="8" slack="0"/>
<pin id="292" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/13 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_KeyExpansion_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="8" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="0" index="3" bw="8" slack="0"/>
<pin id="300" dir="0" index="4" bw="8" slack="0"/>
<pin id="301" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln259/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_cast9_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="1"/>
<pin id="309" dir="1" index="1" bw="33" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast9/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_cast7_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast7/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln54_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="5" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_3/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="i_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln55_3_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_3/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln21_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sub_ln21_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="1"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="p_lshr_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="28" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="4" slack="0"/>
<pin id="359" dir="0" index="3" bw="6" slack="0"/>
<pin id="360" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sub_ln21_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="28" slack="0"/>
<pin id="368" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln21_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_2_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="28" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="4" slack="0"/>
<pin id="375" dir="0" index="3" bw="6" slack="0"/>
<pin id="376" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln21_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="28" slack="0"/>
<pin id="384" dir="0" index="2" bw="28" slack="0"/>
<pin id="385" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="select_ln21_1_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="28" slack="0"/>
<pin id="393" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="28" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln21_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="1"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="sext_ln55_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln55_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="2"/>
<pin id="417" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="sext_ln55_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="33" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="mst_addr_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="0"/>
<pin id="425" dir="0" index="1" bw="33" slack="0"/>
<pin id="426" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mst_addr/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln54_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="5" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/13 "/>
</bind>
</comp>

<comp id="435" class="1004" name="i_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln55_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="10"/>
<pin id="443" dir="0" index="1" bw="32" slack="8"/>
<pin id="444" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/13 "/>
</bind>
</comp>

<comp id="445" class="1004" name="sext_ln55_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="33" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_2/13 "/>
</bind>
</comp>

<comp id="449" class="1004" name="mst_addr_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="33" slack="0"/>
<pin id="452" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mst_addr_1/13 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln55_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_1/14 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln54_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_2/16 "/>
</bind>
</comp>

<comp id="466" class="1004" name="i_4_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/16 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln55_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55_2/16 "/>
</bind>
</comp>

<comp id="477" class="1004" name="i_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="10"/>
<pin id="479" dir="0" index="1" bw="6" slack="0"/>
<pin id="480" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/16 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln54_1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="0" index="1" bw="5" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/23 "/>
</bind>
</comp>

<comp id="489" class="1004" name="i_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/23 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln55_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/23 "/>
</bind>
</comp>

<comp id="500" class="1005" name="out_read_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="505" class="1005" name="in_read_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="510" class="1005" name="length_read_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="length_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="p_cast9_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="33" slack="10"/>
<pin id="519" dir="1" index="1" bw="33" slack="10"/>
</pin_list>
<bind>
<opset="p_cast9 "/>
</bind>
</comp>

<comp id="522" class="1005" name="p_cast7_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="33" slack="2"/>
<pin id="524" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="p_cast7 "/>
</bind>
</comp>

<comp id="530" class="1005" name="i_1_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="zext_ln55_3_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55_3 "/>
</bind>
</comp>

<comp id="540" class="1005" name="iv_addr_1_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="1"/>
<pin id="542" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="iv_addr_1 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_3_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="553" class="1005" name="sext_ln55_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="33" slack="8"/>
<pin id="555" dir="1" index="1" bw="33" slack="8"/>
</pin_list>
<bind>
<opset="sext_ln55 "/>
</bind>
</comp>

<comp id="558" class="1005" name="mst_addr_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="1"/>
<pin id="560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mst_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="i_2_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="mst_addr_read_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="1"/>
<pin id="574" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mst_addr_read "/>
</bind>
</comp>

<comp id="577" class="1005" name="mst_addr_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="1"/>
<pin id="579" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mst_addr_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="i_4_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="5" slack="0"/>
<pin id="588" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="591" class="1005" name="text_addr_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="1"/>
<pin id="593" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="text_addr_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="i_3_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="601" class="1005" name="text_load_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="1"/>
<pin id="603" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="text_load "/>
</bind>
</comp>

<comp id="609" class="1005" name="i_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="614" class="1005" name="zext_ln55_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="1"/>
<pin id="616" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln55 "/>
</bind>
</comp>

<comp id="619" class="1005" name="ctx_Iv_addr_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="1"/>
<pin id="621" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ctx_Iv_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="96" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="98" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="102" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="104" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="166"><net_src comp="106" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="108" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="76" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="76" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="175" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="76" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="76" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="206" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="218"><net_src comp="76" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="225"><net_src comp="4" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="76" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="187" pin="3"/><net_sink comp="175" pin=1"/></net>

<net id="228"><net_src comp="220" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="251"><net_src comp="244" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="255"><net_src comp="66" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="267"><net_src comp="66" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="66" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="293"><net_src comp="100" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="286" pin=4"/></net>

<net id="302"><net_src comp="20" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="110" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="2" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="317"><net_src comp="233" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="68" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="233" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="74" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="233" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="80" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="82" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="78" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="80" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="84" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="86" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="350" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="88" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="80" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="369"><net_src comp="90" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="355" pin="4"/><net_sink comp="365" pin=1"/></net>

<net id="377"><net_src comp="86" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="337" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="379"><net_src comp="88" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="380"><net_src comp="80" pin="0"/><net_sink comp="371" pin=3"/></net>

<net id="386"><net_src comp="342" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="365" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="371" pin="4"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="330" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="90" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="381" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="402"><net_src comp="92" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="389" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="94" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="244" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="244" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="0" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="256" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="68" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="256" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="74" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="448"><net_src comp="441" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="0" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="252" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="464"><net_src comp="268" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="68" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="268" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="74" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="268" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="481"><net_src comp="240" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="42" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="279" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="68" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="279" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="74" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="279" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="503"><net_src comp="128" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="508"><net_src comp="134" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="513"><net_src comp="122" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="516"><net_src comp="510" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="520"><net_src comp="307" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="525"><net_src comp="310" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="533"><net_src comp="319" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="538"><net_src comp="325" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="543"><net_src comp="168" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="548"><net_src comp="397" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="556"><net_src comp="410" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="561"><net_src comp="423" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="570"><net_src comp="435" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="575"><net_src comp="147" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="580"><net_src comp="449" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="589"><net_src comp="466" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="594"><net_src comp="206" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="599"><net_src comp="477" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="604"><net_src comp="200" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="612"><net_src comp="489" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="617"><net_src comp="495" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="622"><net_src comp="213" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mst | {15 16 18 19 20 21 22 }
	Port: iv | {24 }
 - Input state : 
	Port: aes_ha : mst | {6 7 8 9 10 11 12 13 }
	Port: aes_ha : key | {1 2 }
	Port: aes_ha : iv | {3 4 }
	Port: aes_ha : in_r | {1 }
	Port: aes_ha : out_r | {1 }
	Port: aes_ha : length_r | {1 }
	Port: aes_ha : sbox | {1 2 13 15 }
	Port: aes_ha : Rcon | {1 2 }
  - Chain level:
	State 1
		call_ln259 : 1
	State 2
	State 3
		icmp_ln54_3 : 1
		i_1 : 1
		br_ln54 : 2
		zext_ln55_3 : 1
		iv_addr_1 : 2
		iv_load : 3
		tmp_1 : 1
		p_lshr : 1
		sub_ln21_1 : 2
		tmp_2 : 1
		select_ln21 : 3
		select_ln21_1 : 4
		tmp_3 : 5
	State 4
		store_ln55 : 1
	State 5
		icmp_ln21 : 1
		br_ln21 : 2
		sext_ln55 : 1
		add_ln55 : 2
		sext_ln55_1 : 3
		mst_addr : 4
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		icmp_ln54 : 1
		i_2 : 1
		br_ln54 : 2
		sext_ln55_2 : 1
		mst_addr_1 : 2
	State 14
		text_addr : 1
		store_ln55 : 2
	State 15
	State 16
		icmp_ln54_2 : 1
		i_4 : 1
		br_ln54 : 2
		zext_ln55_2 : 1
		text_addr_1 : 2
		text_load : 3
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		icmp_ln54_1 : 1
		i : 1
		br_ln54 : 2
		zext_ln55 : 1
		ctx_Iv_addr_1 : 2
		ctx_Iv_load : 3
	State 24
		store_ln55 : 1
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   | grp_AES_CTR_xcrypt_buffe_fu_286 |    1    | 30.1232 |   543   |   1016  |    0    |
|          |     grp_KeyExpansion_fu_295     |    0    | 12.8383 |   471   |   469   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            i_1_fu_319           |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln21_fu_337         |    0    |    0    |    0    |    39   |    0    |
|          |         add_ln55_fu_414         |    0    |    0    |    0    |    39   |    0    |
|    add   |            i_2_fu_435           |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln55_1_fu_441        |    0    |    0    |    0    |    39   |    0    |
|          |            i_4_fu_466           |    0    |    0    |    0    |    15   |    0    |
|          |            i_3_fu_477           |    0    |    0    |    0    |    39   |    0    |
|          |             i_fu_489            |    0    |    0    |    0    |    15   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    sub   |         sub_ln21_fu_350         |    0    |    0    |    0    |    39   |    0    |
|          |        sub_ln21_1_fu_365        |    0    |    0    |    0    |    35   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        icmp_ln54_3_fu_313       |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln21_fu_405        |    0    |    0    |    0    |    18   |    0    |
|   icmp   |         icmp_ln54_fu_429        |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln54_2_fu_460       |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln54_1_fu_483       |    0    |    0    |    0    |    11   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  select  |        select_ln21_fu_381       |    0    |    0    |    0    |    28   |    0    |
|          |       select_ln21_1_fu_389      |    0    |    0    |    0    |    28   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         grp_read_fu_122         |    0    |    0    |    0    |    0    |    0    |
|   read   |       out_read_read_fu_128      |    0    |    0    |    0    |    0    |    0    |
|          |       in_read_read_fu_134       |    0    |    0    |    0    |    0    |    0    |
|          |    mst_addr_read_read_fu_147    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  readreq |        grp_readreq_fu_140       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_152      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   write  |     write_ln55_write_fu_160     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          p_cast9_fu_307         |    0    |    0    |    0    |    0    |    0    |
|          |          p_cast7_fu_310         |    0    |    0    |    0    |    0    |    0    |
|   sext   |         sext_ln55_fu_410        |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln55_1_fu_419       |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln55_2_fu_445       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        zext_ln55_3_fu_325       |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln55_1_fu_455       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln55_2_fu_472       |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln55_fu_495        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
| bitselect|            tmp_fu_330           |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_1_fu_342          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|partselect|          p_lshr_fu_355          |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_371          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|           tmp_3_fu_397          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    1    | 42.9615 |   1014  |   1893  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|    Rcon    |    0   |    8   |    2   |    -   |
|   ctx_Iv   |    0   |   16   |    2   |    0   |
|ctx_RoundKey|    1   |    0   |    0   |    0   |
|    sbox    |    1   |    0   |    0   |    -   |
|    text    |    0   |   16   |    2   |    0   |
+------------+--------+--------+--------+--------+
|    Total   |    2   |   40   |    6   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|ctx_Iv_addr_1_reg_619|    4   |
|    i_0_i1_reg_264   |    5   |
|    i_0_i4_reg_275   |    5   |
|   i_0_i_i_reg_229   |    5   |
|    i_0_i_reg_252    |    5   |
|     i_0_reg_240     |   32   |
|     i_1_reg_530     |    5   |
|     i_2_reg_567     |    5   |
|     i_3_reg_596     |   32   |
|     i_4_reg_586     |    5   |
|      i_reg_609      |    5   |
|   in_read_reg_505   |   32   |
|  iv_addr_1_reg_540  |    4   |
| length_read_reg_510 |   32   |
|  mst_addr_1_reg_577 |    8   |
|mst_addr_read_reg_572|    8   |
|   mst_addr_reg_558  |    8   |
|   out_read_reg_500  |   32   |
|   p_cast7_reg_522   |   33   |
|   p_cast9_reg_517   |   33   |
|  sext_ln55_reg_553  |   33   |
| text_addr_1_reg_591 |    4   |
|  text_load_reg_601  |    8   |
|    tmp_3_reg_545    |   32   |
| zext_ln55_3_reg_535 |   64   |
|  zext_ln55_reg_614  |   64   |
+---------------------+--------+
|        Total        |   503  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_152 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_175  |  p0  |   3  |   4  |   12   ||    15   |
|   grp_access_fu_187  |  p0  |   3  |   4  |   12   ||    15   |
|   grp_access_fu_200  |  p0  |   3  |   4  |   12   ||    15   |
|      i_0_reg_240     |  p0  |   2  |  32  |   64   ||    9    |
|     i_0_i_reg_252    |  p0  |   2  |   5  |   10   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   112  ||  8.5725 ||    63   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    1   |   42   |  1014  |  1893  |    0   |
|   Memory  |    2   |    -   |   40   |    6   |    0   |
|Multiplexer|    -   |    8   |    -   |   63   |    -   |
|  Register |    -   |    -   |   503  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |   51   |  1557  |  1962  |    0   |
+-----------+--------+--------+--------+--------+--------+
