# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -t 10ps work.RCATEST -voptargs="+acc" 
# Start time: 15:19:12 on Mar 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): rca.vhd(34): (vopt-1272) Length of expected is 4; length of actual is 6.
# ** Note: rca.vhd(43): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 15:19:15 on Mar 09,2023, Elapsed time: 0:00:03
# Errors: 2, Warnings: 0
vsim -t 10ps worl.RCATEST -voptargs="+acc@
# vsim -t 10ps worl.RCATEST -voptargs=""+acc@" 
# Start time: 15:24:38 on Mar 09,2023
# ** Error (suppressible): (vsim-19) Failed to access library 'worl' at "worl".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 15:24:38 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -t 10ps worl.RCATEST -voptargs="+acc"
# vsim -t 10ps worl.RCATEST -voptargs=""+acc"" 
# Start time: 15:24:44 on Mar 09,2023
# ** Error (suppressible): (vsim-19) Failed to access library 'worl' at "worl".
# No such file or directory. (errno = ENOENT)
# Error loading design
# End time: 15:24:44 on Mar 09,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -t 10ps work.RCATEST -voptargs="+acc"
# vsim -t 10ps work.RCATEST -voptargs=""+acc"" 
# Start time: 15:25:05 on Mar 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): rca.vhd(34): (vopt-1272) Length of expected is 4; length of actual is 6.
# ** Note: rca.vhd(43): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 15:25:07 on Mar 09,2023, Elapsed time: 0:00:02
# Errors: 2, Warnings: 0
vsim -t 10ps work.RCATEST -voptargs="+acc"
# vsim -t 10ps work.RCATEST -voptargs=""+acc"" 
# Start time: 15:26:12 on Mar 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: rca.vhd(35): (vopt-1152) Index value 6 is out of index range 4 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_rca.vhd(81): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Error: rca.vhd(35): (vopt-1152) Index value 6 is out of index range 4 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_rca.vhd(95): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# End time: 15:26:14 on Mar 09,2023, Elapsed time: 0:00:02
# Errors: 4, Warnings: 0
vsim -t 10ps work.RCATEST -voptargs="+acc"
# vsim -t 10ps work.RCATEST -voptargs=""+acc"" 
# Start time: 15:26:47 on Mar 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: rca.vhd(35): (vopt-1152) Index value 6 is out of index range 4 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_rca.vhd(81): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Error: rca.vhd(35): (vopt-1152) Index value 6 is out of index range 4 downto 0 of ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: tb_rca.vhd(95): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# End time: 15:26:49 on Mar 09,2023, Elapsed time: 0:00:02
# Errors: 4, Warnings: 0
vsim -t 10ps work.RCATEST -voptargs="+acc"
# vsim -t 10ps work.RCATEST -voptargs=""+acc"" 
# Start time: 15:27:19 on Mar 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.RCATEST#1
# Loading work.tbrca(test)#1
# Loading work.cfg_rca_structural#1
# Loading work.rca(structural)#1
# Loading work.cfg_fa_behavioral#1
# Loading work.fa(behavioral)#1
# Loading work.cfg_rca_structural#2
# Loading work.rca(structural)#2
# Loading work.cfg_fa_behavioral#2
# Loading work.fa(behavioral)#2
# Loading work.cfg_rca_behavioral#1
# Loading work.rca(behavioral)#1
# Loading work.lfsr16(rtl)#1
run 50 ns
wave add *
# No help for wave addcursor available.
add wave *
run 50 ns
restart 
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 50 ns
# Causality operation skipped due to absence of debug database file
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.RCATEST#1
# Loading work.tbrca(test)#1
# Loading work.cfg_rca_structural#1
# Loading work.rca(structural)#1
# Loading work.cfg_fa_behavioral#1
# Loading work.fa(behavioral)#1
# Loading work.cfg_rca_structural#2
# Loading work.rca(structural)#2
# Loading work.cfg_fa_behavioral#2
# Loading work.fa(behavioral)#2
# Loading work.cfg_rca_behavioral#1
# Loading work.rca(behavioral)#1
# Loading work.lfsr16(rtl)#1
run 50 ns
# End time: 15:46:15 on Mar 09,2023, Elapsed time: 0:18:56
# Errors: 0, Warnings: 0
