.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
001001110000000000
000000000000000000
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000011000
000000000000000000
000000000000010001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001001010000000100
000000001000000000
000001011000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001000000000000100
000000000000000000
000000000000000000
110100000000000001
000000000000000000
100000000000000000
000011011000000100
000001010000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000011000
000000000000000010
000100000000000001
000000000000000000
000000000000000000
000000000000100100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000010001
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000010000
110001110000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000010
000100000000010000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000001010000000000
000010000000000000
000000110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010000000111100000000001001100110000110000001000
000000010000000000100000001101010000110000110010000000
111000000000001000000011110111101100110000110000001000
000000000000000111000111111101000000110000110010000000
000000000000000111100111100011001110110000110000001001
000000000000001001000110000101000000110000110000000000
000000000000000111000011111011111000110000110000001001
000000000000000000100011101101010000110000110000000000
000000000000000111100011100111011100110000110000001001
000000000000001001100110000111110000110000110000000000
000000000000001001000011101101111010110000110010001000
000000001110000011000100000011010000110000110000000000
000000000000001111100000001111111000110000110010001000
000000000000000111000010101111110000110000110000000000
000000000000000111000111110001101100110000110010001000
000000001110000000100111110101010000110000110000000000

.logic_tile 1 1
000000000011010000000000000001111100111000000000000000
000000000000000000000000001101001110100000000010000000
000000000000000111100000010101011111110000010000000000
000000000000000000000011010011101100010000000000000001
000000000010000111000111100101011100101000000000000000
000000000000000111100111100101001011100100000000100000
000000001100000000000011101001101011101000010000000001
000000000000000000000111100011111111000000100000000000
000000000100000111100111100011111011101000000000000000
000000000000000000100111101101011101100000010010000000
000000000000000001000111101101101010100001010000000001
000000000000000000000011100011111101010000000000000000
000000000000000111000111000011111100101000000000000000
000000000100000000000100001111101011100100000000000001
000000001000000011100000010011001011100000010000000000
000000000001010000100011011101111100010000010000000010

.logic_tile 2 1
000000000000000111100011100111001100000000000000000000
000000000000000000100000000000110000001000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011001101000010000000100000
000000000000000000000000000011001100000000000000000000
000000000000000000000000000000100000001000000001000000
000001000000100011100000000111100000000000000000000000
000010100001000000100000000000101101000001000001000000
000000000000000011100011101001001100100001010000000000
000000000000000000100111110101011101010000000010000000
000000001100100000000000000101101110100000010000000001
000000000000010000000000001011011001101000000000000000
000000000000000000000011100011001110000100000010000000
000000000000000000000010000000110000000000000000000010
000001000000000000000011000111100000000000000000000000
000010100000000000000000000000101101000000010001000000

.logic_tile 3 1
000000000000100000000000000111100001000000000010000000
000000000000000000000000000000101111000000010000000000
000000000000000000000000001000000000000000100000000000
000000000000000111000000001111001110000000000001000000
000000000000000000000000000101011110000000000000000000
000000000000000000000011110000110000000001000001000000
000000001110000111000000001101111001101000000000000000
000000001110000000100000001111001110100000010000000001
000000000000000000000000000101011110000000000000000000
000000000000000000000000000000110000001000000001000000
000001000000000000000000000000000001000000000000000000
000010100000000000000000000111001111000000100001000000
000000000000000000000000000000011111000000100000000000
000000000000000001000000000000011111000000000001000000
000000000000000000000010010000000000000000000000000000
000000000000000111000011100000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000111100000000000000110000001
000000000000001111000000000000000000000001001101000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000111100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001001100000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000000000000010000000000000000001000000000
000000001110000000000011110000001111000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000001010000000000000000001101110011000000000000
000000000000001000000110110011101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000000101100000010111101000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010100000001100110011000000000000
000000000000000000000110100011101000001100110000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 8 1
000000000000100000000110110000000001000000000110000000
000000000000010000000011100111001001000000100000000000
111001000000001101100000011111011011110000110000000001
000010001100000101000010101011001011110000100000000000
010000000000100000000000010101000000000001000100000000
010000000000000000000010100111100000000000000000000000
000000000000000011100110100111000000000000000100000000
000010100000000000100011100000001001000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100001101110000000000100000000
000000000000000000000000000000000000001000000000000010
000000000000000101100000000000000001000000000100000000
000000000000000000000000000111001011000000100010000000
010010100000000000000000000111000001000000000100000000
000011100000000000000000000000001000000000010010000000

.logic_tile 9 1
000000000000000000000000011001100000001100110000000000
000000000000000000000010001111100000110011000000000000
111000000000000000000111100011101000000010000000000000
000000000000000000000000000000110000000000000000000000
110000000000000000000110110111001011000000000000000000
110000000000000000000010101101111110000000010000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001010000000000000000000001010000010000000000000
000000000000000000000010111101011101000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000101000000111100000000000000000000000000000
000000000001000001000010110000000000000000000000000000
010000000000000101100110000011101000000001000100000000
000000000000000000000000000111110000000011000001000000

.logic_tile 10 1
000000001010000000000000010011011110000010000000000000
000000000000000000000010001001100000000011000010000000
000000000000000000000000000000011100000000100000000000
000000000000000000000000000111001101000000000000000000
000000000000000000000000001101101111000000000000000000
000000000000000000000000001011101100000000010000000000
000000000000001000000110111101100000000000000000000000
000000001000000101000011110101100000000010000000000000
000000000100000000000110000101100001000001000010000000
000000000000000000000000000111101101000000000010000000
000000000000001000000000010000011010010000000000000000
000000000000000111000011100000011111000000000000000000
000000000000001001100000011101100000000000100000000000
000000000000001111000010001011101110000000000000000010
000000000000000001100000000111100001000010100000000000
000000000000000001000000000000001010000001000000000000

.logic_tile 11 1
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000110100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000101000001000010100000000000
000000000000000000000000000000001011000001000000100000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000

.logic_tile 12 1
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000001100000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001010000000000001000000000000010100000000000
000000000000100000000011111101001111000000100000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101100000000000000100000000
000000000000000000000010000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000001000001110010110000000000000
000000000000000000000000000011011101010000000010000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000010000000001000010000100000000
000000000000000000000010000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000001000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000111101010000100000000000000
000000000000000000000011100000011101101000010000000010
010000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000

.logic_tile 22 1
000000000000001000000000000011111100000000000000000000
000000000000001101000000000000100000001000000000000100
000000000000000000000111001000000001000000000000000000
000000000000000000000100001001001100000010000001000000
000100000000000000000000000001111100000000000010000000
000000000000000000000000000000100000001000000000000000
000000000000000000000000000000011111010000000000000000
000000000000000000000000000000011100000000000000000010
000000000100000000000000010011111100000100000000000000
000000000000000000000011010000010000000000000000000100
000000000000000001000010001111100000000000000010000000
000000000000100000000000000011100000000001000000000000
000000000000000000000000000000011100000000000010000000
000000000000000000000000000001000000000010000000000000
000000000000110000000011100011000001000000000001000000
000000001110110000000000000000101100000000010000000000

.logic_tile 23 1
000000001110000111000111001001001011101000010000000000
000000000000000000000000000111101010001000000001000000
000000000000000000000000000101111010000000000000000000
000000000000000000000000000000100000000001000010000000
000010100000000000000000000101100001000000000000000000
000001000000011111000000000000101010000000010010000000
000000000000000011100011100101101111100000010010000000
000000000000000000100111101001001111010100000000000000
000000001010000000000000000001000001000000000000000001
000000100000000000000000000000001010000000010000000000
000000000000000000000000000000011010000000100010000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000101100001000000000000000000
000000100000000000000000000000101010000001000010000000
000000000000000011100000000101111010000000000000000000
000000000000000000000010010000100000001000000000000010

.logic_tile 24 1
000010000000000111000111101011101011100001010000000000
000001000000010000100110000001111111010000000001000000
000000000000001000000111100001101101101000000000000000
000000000000001111000100001101001100100000010000100000
000000000000100111100000001101011010101000000000000000
000000000000011001000011110001101010010000100001000000
000000000000000111100000000001111010100000010000000000
000000000000001001100000001101001010101000000001000000
000000000110000000000111101001001011101000010000000000
000010100000000111000110010111111100000000010001000000
000000001100000001000010010001101100101001000000000000
000000000000000001000111001011011011100000000001000000
000000000100000000000000001001101010100001010010000000
000000000000010000000000000001111001010000000000000000
000000000000000001000010000001111100101000000000000000
000000000000000000100100001101011000100000010001000000

.ipcon_tile 25 1
000000010000000000000111110101101010110000110000001000
000000010001000000000111110111000000110000110001000000
111000000000000011000111011111101000110000110000001000
000000000000000000000111110001010000110000110001000000
000000000000001111000000001101001000110000110010001000
000000000001011111000011110101110000110000110000000000
000000000000000111000111100011011100110000110000001000
000000000000000111100100001011010000110000110000100000
000000000000000011100010111111011000110000110010001000
000000000000001101000111111101110000110000110000000000
000000000000001111000111000101011000110000110000001000
000010100000000111100010110011010000110000110010000000
000000000000000111000111000011111100110000110000001000
000000000000000000100011111011100000110000110010000000
000000000000000011100000001111011100110000110000001000
000000000000001111000000000111100000110000110000100000

.ipcon_tile 0 2
000000000000000000000000011111001010110000110000001000
000000000000001111000011100101000000110000110001000000
111000000000001111000000001011101000110000110000001000
000000000000001111100010011111010000110000110000000010
000000000000001000000000000101001110110000110000001000
000000000000000111000011100001110000110000110000000010
000000000110000001000111101101111110110000110000001000
000000000000001111100011101101100000110000110000000010
000000000000000000000110100011101100110000110010001000
000000000000000000000011101111010000110000110000000000
000000000000000001010010001001101100110000110000001000
000000000000001001110110000001110000110000110000000010
000000000000000000000111101011111010110000110000001000
000000001110000001000110101011100000110000110010000000
000000000000000101000011101001111110110000110000001000
000000000000001001000111110111010000110000110010000000

.logic_tile 1 2
000000000000001000000000000111100001000000000000000000
000001000000001011000000000000001001000000010000000000
000000000000001000000000010001111101100000000000000001
000000000000001011000011110011111100110100000000000000
000000000000000000000000010011100001000000000000000000
000000000000000000000011010000101001000000010000000000
000000000000000000000000010001100001000000100000000000
000000000000000111000011110000101101000000000000000000
000000000000000011100000011101111011100000010000000001
000000000000000000000011010001011101010000010000000000
000000000000000111100111110001100001000000100000000000
000000100000000000100111100000101110000000000000000000
000001000000001000000000001111011010100001010000000001
000000100000001011000000001011011000010000000000000000
000000000000001000000000000011101101101000010000000000
000000000000000111000000001101111011001000000010000000

.logic_tile 2 2
000000000000100000000000000011101010000000000000000000
000001000001000111000000000000100000000001000001000000
000000001000000000000000000001000000000000000000000000
000000000000000000000000000101000000000001000001000000
000000001110001000000000000101011110000100000000000000
000000000000001111000000000000000000000000000000000001
000001000000000111100000000011111010000000000000000000
000010000000000000100000000000100000000001000000000100
000010100000000000000000000101000000000001000000000100
000001000000000000000000000001000000000000000000000000
000000000100000000000111000000011100000000000000000100
000010100000000000000111100101010000000100000000000000
000000000000000000000000000111101010000000000000000100
000000000000000000000000000000000000001000000000000000
000000001100011000000000000000000001000000000000000000
000000000000101011000000000101001101000000100000000001

.logic_tile 3 2
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000001000001010000000000000000000
000000000000000000000011000111010000000100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000001000001010000100000010000000
000000000010000000000000000111010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000100000100000100000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 5 2
000000000010000001100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000010000110000000
000000000000000000000000000000001000000000000001000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000100000000100000000000000001011010000000000000000100
000000100000000000000000000000110000001000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000010101000000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110010000000000000000000000000000
000000000000110000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000111100000001000000001000000100000000000
000010000000000000100000000111001101000000000001000000
000000000000010000000011100000000000000000000000000000
000000000001100001000100000000000000000000000000000000
000000000110000000000111000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000111000000010101011011101001000000000000
000000100000000000100011011011011100100000000010000000
000000000000000000000000000000011010000100000101000010
000000000000000000000000000000000000000000000000100001
010000000000000111000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000

.logic_tile 8 2
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111011100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
110000000000000000000000011101000000000010000100000000
110000000100000000000010000101100000000000000000000000
000000001000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000111100000000000000000000000000000
000010000000100000000100000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000

.logic_tile 9 2
000001000000000011000111100101111110010000100100000000
000010000000010000000011110111001100000001010001000000
111000000000000000000000011001101010000010100000000000
000000000000001011000010001111011000000011010000000000
010000000110000001100111100101101111010100000100000000
010000000000000000000000000111011001100000010001000000
000010100000000001100000001101001110000000100100000000
000001000001001101000000000101001101000010110010000000
000000000000001000000110010000000000000000000000000000
000000000000000001000010101011001011000010000000000000
000001000000000000000110011101101111000001100110000000
000000000000000000000011001011001010000001010000000000
000000000010000101000000010001011111101011010000000100
000000000001010000100010001101011000010111110000000000
000000001100001000000000010011111000001011000000000000
000000000000000001000011000001101001001001000000000000

.logic_tile 10 2
000000000000001111100000010000000000000000000000000000
000000100000000111000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000001110001001000010010000000000000000000000000000
000000001010001101000110101101101011010111110010000000
000000000000000101100011001001111000101001110000100101
000000000110000000000000011101001000000010000000000000
000000000000000000000011110001111010000000000000000001
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000011001001010000010100010000110
000000000001010000000011111111001000000010000000000000

.logic_tile 11 2
000000000110001000000010100000011010000100000100000000
000000000001010001000010110000001000000000000000000000
111101001010000111100111101101101111000010000010100000
000000000000000000000000001001101000000011000000000000
000000000000001000000110100111111010000000000000000000
000000000000001111000000000000111001100000000010100000
000000000000001000000111010001001100000010000000000000
000000000001010001000111101001000000000000000000000000
000001000000000000000000000000001010000000000000000000
000000000000000101000000001001000000000100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000100101000000000000011010000100000000000000
000001000000010000100000001101000000000000000000100010
010000000000000000000000011011101001101111010000000100
000000000111010000000010011101011111111111010001000001

.logic_tile 12 2
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001000000000000000001101111101000110000010000001
000000000000000000000000001101101010000010000001000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010101011011000000011110000000000000000000000000000
000001100000100111000011100000000000000000000000000000
000000000000001000000000001101101111000010000000000000
000010100000000101000000000111111011000011000000000101
000000000000001111100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010000000000101100000001011011011000010100000000000
000001000000000000000000000011011011000001000000000010

.logic_tile 13 2
000000000000001000000000010111000001000001010100000000
000000000000000001000011110011101110000001100000000000
111010000001001111100000001111100001000000010100000000
000001000000000001100000001111001000000010110000100000
010000000000000001100000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000101001100000010011011100000000000000000000
000000000001010111000011010000100000001000000001000000
000000000000001000000000001101100001000001110100000000
000010100000000011000011110111101010000000010000000000
000000000000001111000000000111101010010100000100000000
000000000000000101000000000000001011100000010000000000
000001000000000000000000001011100000000001110100000000
000010001110000000000010000111001000000000010001000000
010000000000000001000000011111111000001101000100000000
000000001110000000100010000101000000000100000000000100

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000110000111000000001111100001000000000000000000
000000000001010000000000001111001000000001000010000000
000100000000000000000000001001111110000000000000000001
000010000000010000000000000111010000001000000000000000
000000000000101000000000001000000000000000000110000000
000000001000010001000000000101000000000010000011100000
000000000100000001100000001001111110000100000000000000
000000000000000000000000000111010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000010000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000

.logic_tile 15 2
000000000000001111100110000111001101010110110000000000
000000000001000001100000001011111101010001110000000000
111000000000001000000000011011111110001011100000000000
000000000000001011000011101111101111101011010000000000
110000000100001001100000011101101000000001000100000001
100010100000000111000011110001110000000111000000000001
000000000000001000000000000011111101011110100000000000
000000000001010111000011110001011101011101000000000000
000000000110001000000010110101011010000100000110000000
000000100000001111000110100000111010001001010000000100
000000000000001000000010101001011110000100000100000100
000001000000000011010111111101010000001110000010000000
000000000000000000000000010101111010010000100110000000
000000000001000000000011010000101100000001010001000000
110000000000000101100111000001100001000001100100000000
000010100000000000000010110101101011000001010001000000

.logic_tile 16 2
000000000000000111100000000001000000000000001000000000
000000100000000000100000000000000000000000000000001000
000000001100001000000000000111100000000000001000000000
000000000000001101000000000000000000000000000000000000
000000000000000111000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000010000000000000000000000000001101110011000000000000
000000000110000000000011110000001001001100111000000000
000000000000001111000111010000001101110011000000000000
000000000110100000000000000001101000001100111000000000
000000000001010000000010000000000000110011000000000000
000001000000000000000000000000001000001100111010000000
000010000000000000000000000000001010110011000000000000
000000000000000111000000000011001000001100111000000000
000000000000000000100000000000000000110011000000000001

.logic_tile 17 2
000011100000101000000000000101111100000111010000000000
000010000000010011000000000001111011101011010001000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000100100000000110101101111010001111110000000000
000000000000000000000000000001101110001001010001000000
000000000000000000000000000000000000000000000000000000
000100000000001111000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000100000000000000000000101100000000001000000000000
000000000000000000000000000101100000000011000000000010
110010100000000000000000000000000000000000000000000000
110001000000001111000000000000000000000000000000000000
000000000110001000000111100101100000000010100000000000
000000000000001111000100000000101010000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000001000000100100000000
000000000000100000000000000000001010000000000000000000

.logic_tile 21 2
000000001010000000000000000101011101000010100010000001
000000100000000000000000001111111010000010000000000000
111000000000000000000110100000000001000000100100000000
000000000000000000000000000000001110000000000000000000
010000000000000101100111010000000000000000000000000000
110000000000000000000011110000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000100000000000000010000000000001000000100100000000
000001000010000000000000000000001001000000000000000000
000000000000000000000111100000000001000000100000000101
000000000000000000000100000101001110000010100010000100
010000000001011001000000001111000000000001000000000000
000000000000100001100000000111100000000000000000000000

.logic_tile 22 2
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000011001110000100000000000000
000000000000000000000000000000110000000000000000000001
000000000000000000000000001000000000000000000010000000
000000000000000000000011111101001101000000100000000000
000000000100000000000111100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000010000000000000000000000000000000100
000000000000000000000000001011001111000000100000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000010110000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000001000000000000000000001011001011000000000010000000

.logic_tile 23 2
000010100000010111100000001000011000000100000000000000
000001000000110000100000001001010000000000000001000000
000000000000000000000111000011111001101000010000000000
000000000000001111000111110001111011000000100000100000
000000000000000001000000001001011111101001000000000000
000000001010000000000000000001001001100000000000100000
000000000000000000000000010001101100000100000000000001
000000000000000000000011110000100000000000000000100000
000000000000000000000000000000000001000000000000000000
000000100000011111000000000011001001000000100000000100
000000000000000000000000000101011000000000000000000000
000000000000000000000011110000010000001000000010000000
000001000001000000000000001000000000000000100010000000
000010000000110000000000001001001010000000000000000000
000001000000001000000000001001100000000001000000000000
000000000000000011000000001001100000000000000000000001

.logic_tile 24 2
000001000000100000000000000000011001000100000000000000
000000001011000000000000000000011100000000000000000000
000000000000001111000111101000011100000000000000000000
000000000000001111000000001001000000000100000000000000
000000001010000000000010010111101101101000010000000000
000000000010000000000011011011001000001000000000100000
000000000000000000000011100011100000000000000000000000
000000000000000000000100000000001011000000010000000000
000000000000000111000010010011011111101000000000000000
000000000000000000100011001111101000011000000001000000
000000000100001000000000001101011001100000010010000000
000000000000000111000000000001101110010000010000000000
000000000000000000000010000101000001000000000000000000
000000000110000000000010010000101100000001000000000000
000000000000000000000000001001111010100000010000000000
000000000000001111000000000111011111010100000000100000

.ipcon_tile 25 2
000000000001110111100011100101101010110000110000101000
000000000010110000100100000111110000110000110000000000
111000000000000111000111101011111000110000110010001000
000000000000000111000011100111100000110000110000000000
000000000000000101100000001001011000110000110000001000
000010101100000000000011110101100000110000110001000000
000000000000000111100000000111001010110000110010001000
000000000000000000000011101111100000110000110000000000
000000000000001111000011111011011000110000110000001000
000000000000000111000011100011110000110000110010000000
000001000000001000000000000111101100110000110000001000
000000100000001111000011100001110000110000110000000100
000010100000000011100111111011001110110000110010001000
000001000000000111100011111001000000110000110000000000
000000000000001101000111001011011110110000110000001000
000000000000001011100011101111000000110000110001000000

.ipcon_tile 0 3
000000000000001000000010000111111010110000110000001001
000000000000001001000000000001110000110000110000000000
000000000000000001100111110011011100110000110000001000
000000000000001111100011010101100000110000110000000001
000000000010001111000011100011101000110000110000001001
000000000010001001100010010011010000110000110000000000
000000000000000001100111100111101110110000110000001001
000000000000001111100011010011110000110000110000000000
000000000000001111000000001001101010110000110000001000
000000000010000111100011010101110000110000110000000010
000000000000001001000000001101101010110000110000001000
000000000000001111100000000001100000110000110000000010
000000000000000000000010011101101110110000110000001000
000000000000000001000011011001000000110000110000000010
000000000000000000000111010001101010110000110000001001
000000000000000000000111011111010000110000110000000000

.logic_tile 1 3
000000000000000000000000000101000001000000000000100000
000000000000000000000000000000001101000001000000000000
000000000000001000000000000000011100010000000000000000
000000000000001111000000000000011010000000000000000100
000010100001001000000000001000000001000000100000000000
000000000000101111000000001011001110000000000000000000
000000000000000000000000000011111000000000000010000000
000000000000000111000000000000100000001000000000000000
000000000000000000000000000000011011010000000000000000
000000000000000000000000000000001101000000000000100000
000100000000000000000000000001111100000000000000000000
000100000000000000000011100000010000000001000000000000
000000000000000000000000001000000001000000000000000000
000000000000000000000000000111001101000000100000000100
000011100000000011000000000011100001000000100000000000
000011000000000000100000000000101010000000000000000100

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000110000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000001101011010100001010000000000
000000000000000000000000001001101011111011110000000100
111010100000000000000000010111111100000100000000000000
000001000000000000000011100000010000000000000010000000
000000100000000000000111110000000000000000100100000001
000000000000000000000110000000001100000000000000000000
000000000000000000000110100000000000000000000000000000
000010000000001111000100000000000000000000000000000000
000000000000001000000000000000000001000000100111000000
000000000000000001000000000000001011000000000000000010
000001000000010000000000000000000000000000000000000000
000010001110100000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000001111011110010111100000000000
000000000000000000000000001101111111001011100001100100
111000000000001111000000000011011000110100010000000000
000001000100000001100000001101101010111110100000000000
000000000000001000000000010000001100000100000110000010
000000000000001111000011110000010000000000000010100100
000000000000000111100110010011111110000000000000000000
000000000000000000100011110000110000001000000000000010
000000000000000001100010000000001100000100000100000000
000000000000000000000011110000000000000000000000000000
000000000000000001100000010011111110000010000000000000
000000100000001001000010100000110000000000000010000000
000000000000000000000110010000011011000100000010000000
000000100000000000000011110000011010000000000000100000
000000000000010111100110111111111101010100100000000000
000000001110100000000011100011001000101001010000000000

.logic_tile 8 3
000000001110001011100011100111101111101111000000000000
000000001110001111000100001101101011111111100000000000
111000001110100101100110001011111100101001010000000000
000000000001010000000010010001011000010100100000000000
110000001000101000000011110101101011000000000000000000
110000000000000001000111100000111111101001000000000000
000010000000101011000110011000011000000110000000000000
000001100000010001000010010111010000000100000000000000
000000000000000001100000000111101001111110110000000000
000000000000000111000000000011111011011110100000000000
000010000000001000000000001011011101000000000000000000
000011100000001011000011101001001111000010000000000000
000000000000000101100110001001011010111011110100000000
000000000000100111000000000111101110110011110000000000
010010100000000001100111110001011110111110100100000000
110001000000000011000010000101001100111101110000000000

.logic_tile 9 3
000000000000100001100000001011001010111111010000000000
000000000000000000000010010001111110111001010000000001
111010101000001000000000000000000001000000000000000000
000001000000000111000000001111001100000000100000000000
010000000100000101100000010101001111111001110110000000
010000000000000000000011110101111111110110100001000000
000001000000010000000000000000000001000010000001000000
000010000000100000000000000000001111000000000000000010
000000000000000001100111010011001100000100000000000000
000000000000000000000110000000100000000000000000000100
000000000000000111000000010000001011010000000010000100
000000100000000000100011000001001111010000100010000000
000000000000000111000000011000000000000010000000000100
000000000000000000000011101011001110000000000000000000
110000001100010111100110010011011000000001000000000000
110000000000100000000010000001100000000011000000000000

.logic_tile 10 3
000010100100000001100011011001001011000110100010000000
000001000000001111000011100011011000000000000000000100
111000100000000001100000010101111110000000000000000010
000011000000001111000011100000100000001000000011100100
000000000000001000000110010000011010000100000110000000
000000000000000011000011110000000000000000000000000000
000000000001111000000111100001100000000000000000000000
000000000000110111000000000001101010000001000000000100
000000000000000000000110110011001000010100000000100100
000010100000000000000010100000111011001001000000000000
000000001011001001000000000001101001000010100000000000
000000000000001111000000000001011100000001000000000000
000000001010000101100010000001100000000000010000000001
000010100000000000000000001111001000000001110000000000
000000000000100111000000000111001100000000000010000000
000000000000010000100000000000010000001000000001000100

.logic_tile 11 3
000000000000000101100010110000000001000000100110000010
000010000000100000000011010000001111000000000000000000
111000000000001000000000010000000000000000000000000000
000000000000101111000011101001001000000010000000000000
010000000000000000000000011111100001000000000000000000
100000000000000000000010000011001000000000110000000000
000010000000100000000000000011001100101001000010000001
000001000001000000000000001101011001000110000001100100
000000000000001000000110000000000001000000100100000001
000010000000001111000011110000001111000000000000000000
000000000000001000000000001111011100000100000000000000
000010000000001011000000000111000000000010000001000000
000001000000100001100000001000000000000000000100000110
000000101110000000000000001111000000000010000000000000
000000100000000000000110000001101000010100100010000100
000000000000000101000000000000111101001000000001000100

.logic_tile 12 3
000000000000000000000110110011011100000110000100000000
000000000000000111000011110000110000000001000000000000
111000000001101111000110001000000001000000100010000000
000000001100010111000100000101001101000010100000000000
010000001000000001100000011000001001010100100000000000
010000000001000000000010101101011100000000100001000000
000000000000000101100010110000000000000000000000000000
000000000000001111100011010000000000000000000000000000
000001000000000000000011101101111001100011110000000000
000010100000000000000011111101101010110111110000000100
000000000000011000000011000101011000111001110000000001
000000001100101111000100001101001101111101110000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
010000000000000000000000001001001101000010100000000000
000000000000001111000000001001011110000010000001000000

.logic_tile 13 3
000001000110000000000000000000000000000000000100000000
000010100001000000000000001011000000000010000001000001
111001000001000000000111110001101100000100000110000000
000000100000000000000011101011100000001110000000000100
110010000000000111100000000000011000000100000100000000
100000000000010000000000000000010000000000000000000110
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000110100000000111110000000000000000100100000001
000010000001010111000011100000001010000000000000000100
000110100100000000000000010011100000000000000100000101
000000000000000111000011000000100000000001000000000001
000000000000000000000000000000000000000000000100000000
000010001101000000000000000011000000000010000000000001
110000000000000000000000000011100000000000000100000001
000000001000000000000000000000000000000001000000100000

.logic_tile 14 3
000000001000000001000011110011000001000000001000000000
000000000001000111100011110000101010000000000000000000
000000000000000000000000000111001000001100111000000000
000000100110000000000000000000001100110011000000000010
000000000110000111100000000011101001001100111000000000
000000000000000000000000000000001110110011000000000100
000000000010001001000000000101001000001100111000000000
000000100000001111100000000000001001110011000000000000
000000000001000111100111100011101000001100111000000000
000000001000100000000100000000101000110011000010000000
000000000000100011100011100111001001001100111000000000
000000000000010000100000000000101010110011000010000000
000001000000100001000010000001001001001100111000000000
000010000001000000100011110000001111110011000000000000
000000000000000111100011000001001000001100111000000000
000000000010000000000100000000101111110011000000000000

.logic_tile 15 3
000001000000000111100010001011111111001011100000000000
000010000100000000100100000111001000010111100000000000
111000000010001000000011100111011110011110100000000000
000000000001000111000100000111001000011101000000000000
110000000000101001100111100111100000000001000100000001
100000000000000001000000001101101010000011010001100000
000001000000001000000111000111101100001011100000000000
000000000000001011000100000001011101101011010001000000
000000000000100101100010111001101000111011110000000000
000000000001001111000110101101111100100011110000000000
000000000000000101000110001000001011000100000100000001
000000000000100001100000000101011101000110100000000001
000000000000001101000000001000001010000000100100000000
000000000001000101100010110011001011000110100000000101
110000001000001111000000000001111110010110000000000000
000000000000000101000011111111001100111111000000000000

.logic_tile 16 3
000000000000000000000000000011001000001100111000000000
000000000001010001000000000000100000110011000000010000
000000000000100000000000010001001000001100111000000000
000000000001010000000011010000000000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000110001111000000000000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010000000001011110011000000000000
000000000000100000000111100011101000001100111000000000
000000001010010000000100000000100000110011000000000000
000000000000100000000010000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000001000011100111101000001100111000000001
000000000001010000100000000000000000110011000000000000

.logic_tile 17 3
000000001000000000000011101111011110010111100000000000
000000000000000000000000001011101110000111010010000000
111000000000000011100010011101001101100000010100000000
000000000000001111100111101111001001100010110010000000
110010101010000001000000000001001110111001000100000000
110001000000000001100000000011101010111111000000000000
000001000000000000000000010000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000000100000100000000000001111011111010111100000000000
000001000000011111000000001011111100001011100001000000
000000100000000000000000010101011001010000100110000000
000000000000001011000011110000011011101000000001000000
000000001010000001100111011101011001001001000000000000
000000000000000111000010100111001000000111000000000100
010000000000000011100000000000000000000000000000000000
000000000000100111100010100000000000000000000000000000

.logic_tile 18 3
000010100001010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
111001000000000000000000000111111011000110000000000001
000010000000100000000000000111011101000010000000100100
000000000000000000000000000011100000000000000100000000
000000001110000000000000000000000000000001000000000000
000001000000000000000111100000000000000000000000000000
000010000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000111100110000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000001010001000000011100000000000000000000000000000
000000000001000111000000000000000000000000000000000000
010000000000000011100000001000001110000000000000000000
000000000000000000000000000101010000000100000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000011011000000000000000000000
000000000000010000000000000000110000001000000000000000
111000000000001000000110001101011110001101000010000000
000000000000001111000000001111110000001000000000000000
110000000000000000000011100011000001000000000000000000
110000000000000000000011110000101110000000010000000000
000001000000000111100000011001101100000010100010000000
000000100000000000000010001011001011000010000000100000
000000000000001000000111110011101011000110000010000000
000000000000000001000010001011111010000001000000000001
000000000000000000000111111000000000000000000100000000
000000000000000000000110101001000000000010000000000100
000000001010100000000010001000000000000000000110000000
000000000000010000000100001011000000000010000000000000
010000000000000001100111111000000000000000000100000000
000000000000000000000010111101000000000010000000000000

.logic_tile 21 3
000000000000100000000000001101011011000010100000000001
000000000000001001000000001101111001000001000000000001
111000000000000000000000010001011000000110000000000000
000000000000000000000011111101011111000010000000000100
110000001010000101000000010000011110000000000000000000
110000000000000000000011101011000000000100000000000000
000000000000001000000010110000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011100101000000000010000000000000
000000100000000000000000000101001100000000000000000000
000000000000100000000000000000010000001000000000000000
000000001000000000000011110111100000000000000100000000
000000000000000000000010000000000000000001000000000000
010000000000001001100000001111111000000110100000100000
000000000000000001000000000101011011000000000000000100

.logic_tile 22 3
000001000000110000000000000000000000000000000000000000
000000100001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000111101000000001000000000000000000
000000000000000000000100000111001101000000100000000010
000000000000000000000000000111100000000000100000000000
000000000000000000000000000000001100000000000000000010
000000001110000000000000000001000001000000000000000000
000000000000000000000000000000101110000001000000000010
000001000000000000000000000111011110000000000000000000
000000000000000000000000000000100000000001000000000010
000000100001000111100000001000001000000000000000000000
000000000000000000000000000111010000000100000000000010
000000000000000000000000010111100000000001000000000000
000000000000000000000011010011000000000000000000000000
000000001000000000000010000000000001000000000000000001
000000000000000000000000001111001110000000100000000000
000001000000000001000000000111111100000100000000000000
000000000000000000100000000000010000000000000000000100

.ipcon_tile 25 3
000000000100000111000000001011001110110000110000101000
000010000000001111100011100111000000110000110000000000
000000000000000000000111111011011000110000110000101000
000000000000001111000111010011000000110000110000000000
000000001000100111100000000101011110110000110000101000
000000000000010111100000000101010000110000110000000000
000000000000000111000111110011101000110000110000101000
000000000000000111100111011011010000110000110000000000
000000000000001111000111101001111110110000110010001000
000000000000001011000000001111100000110000110000000000
000000000000000111100111101101111010110000110000001000
000000000000000111000000001011100000110000110000100000
000000000000010011100000001001011010110000110000001000
000000000000000111000000001001000000110000110010000000
000000000000001111100111111001001110110000110000001000
000000000000000011000011001101000000110000110010000000

.ipcon_tile 0 4
000000000000000000000000000000001010110000110000001000
000000000000000000000011000000010000110000110000000010
000000000000000000000000000000001000110000110000001000
000000000000000000000000000000010000110000110000000010
000000000000000000000000000000001010110000110000001001
000000000000000000000011000000010000110000110000000000
000000000000000000000000000000001000110000110000001000
000000000000000000000000000000010000110000110000000010
000000010000000000000000000000011110110000110010001000
000000010000000000000000000000010000110000110000000000
000000010000000000000000000000011100110000110000001000
000000010000000000000011100000010000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110010000000
000000010000000000000000000000000000110000110000001000
000000010000000000000011100000000000110000110010000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000001100000001100000000111100000000010000000000000
000000000000000000000010000000100000000000000000000000
111000000000000000000000001111000000001100110000000000
000000000000000000000000000011100000110011000000000000
010000000000100000000010100000000000000010000000000000
010000000001000000000110110011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000010110000101000000000000111111101100000000000000001
000001010001000101000000000011111110000000000000000000
000000010000000101100110000000001110000010000100000000
000000010000000000000000000000001000000000000000000000
000000010000000001000011100101000000000010000100000000
000000010000000000000000000111100000000000000000000000
000000010000000001100000010101001110000010000100000000
000000010000000000000010000000100000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000010000100000000
000000000000000000000000000011001010000000000000000000
111010100000000101100000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
010000000000000111000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000001000010000000000000
000000010000000000000000000000001000000000000000000000
000010110000001000000000000111011000010000100000000000
000011110000000011000000000000001010101000010001000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000

.logic_tile 4 4
000000000000100000000000000000011000000100000110000000
000000000001000000000000000000000000000000000000000000
111000000001010111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000000000000010110100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000010000000000000000000000011010000100000100000000
000000010000000000000000000000000000000000000000000001
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000010000000000000000011010000100000000000000
000000010000100000000000000000011110000000000010000000

.logic_tile 5 4
000000000000000101000011101101100000000001000000000000
000000000000001111100100000001100000000000000000000001
111010001010001101000110110000000000000000100100000010
000001000000000111100011100000001101000000000000000000
010000000000000000000011111101100000000000000000000001
100000000000000101000111100001100000000001000000000001
000000000000100001000000011001001100000000000110000011
000000000000010000000010000111011010000100000001100100
000000010000000000000010011001011001101001110000000000
000000010000000000000110000101011001011001110000000000
000000010000000011100000001000000000000000000110000001
000000010000000000100000000011000000000010000000000000
000000010000000000000000000001001010000100000000000000
000000010000000000000000000000110000000000000000000000
000001010000001000000000001001101010100000000110000111
000010010000000001000000000001011011000000000001000010

.ramt_tile 6 4
000000001010100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100011000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011010100000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110001010000000000000000000000000000
000010110000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 7 4
000000000000001000000000001000000000000000000100000000
000000000001010001000000000001000000000010000000000000
111000101010001111100000000000001011010000000000000000
000001000000000001100000000000001111000000000001000000
000010100000000101000000001111111101100001010000000000
000001100000000000000000000111011010110111110001000000
000010100000010111100110001011011010100000000000000000
000001000000000101000000000101011100000000000000000000
000000011110001101100110111111111100111001110010000000
000000010000000101000010000101001000010001110000000000
000100010000000101100110100000001100000100000100000000
000100011110000000000000000000010000000000000000000000
000000011010000000000000000011011110000000000000000000
000000010000000000000010001011111010100000000000000000
000000010001000001100000010001011111000010000000000000
000000010000001001000010101111001000000000000000000000

.logic_tile 8 4
000000000000000001100110110000011110000100000100000000
000000000000000000000111100000010000000000000000000000
111000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000010101101100011110000001110000000100000000000
000000000000010001100110000000001010000000000000000000
000010100110100000000000010101001100101001000000000000
000001100010010000000011100001101011111111100001000000
000001010000000111100000000111111010000000000000000000
000000010000001111000000000000011100100001010000000010
000000010000010101100000000000000000000000000000000000
000000010001110000000000001001001100000010000000000000
000000010000001111000110000011101010110100010000000000
000000010000001011100000001101001100111110100000000000
000010110000000000000000010001001110000000000000000000
000001010000000001000010000000100000000001000000000000

.logic_tile 9 4
000000000100001001100111101000011100000000000000000000
000000000000001001100000000001011010010010100010000000
111000000000000111000110100011111011101101010000000000
000000000001010111100000001111001010011101000000000000
000000000100000001100011110111101010111110110000000000
000000000100000000100111111101011000010110110000000000
000010000000101111100111011101101101000011110000000000
000001000000010011100010011101111110000011100000000001
000010110000100000000000010001000000000000000101000000
000000011010000000000010010000100000000001000000000101
000001010000000001100011101111000000000000000000000000
000010110000000001000100000001000000000010000000000000
000001010010000001000000011001011000001001000000000000
000000110000000000000010000001010000000010000000100000
000000010000000000000000000101011001000100000000000000
000000010000001111000000000000001100101000000000000000

.logic_tile 10 4
000000000000001000000110000000000000000000000100000010
000000000000000001000100001111000000000010000000100000
111000100000000101000110001101100000000000000000000000
000010000000000000000100000001000000000001000000000000
000000001000001000000000011001101010000010000000000000
000000000000000111000011100011111111000000000001000000
000001000000010011100110000001000000000001000000000000
000000100010100000100000001001001010000011010000000000
000000010000000000000000000000000001000000100110000000
000000010000000000000000000000001100000000000000000001
000010010000001000000000000000011011010100000010000000
000001010010000101000000001001011000000110000000000000
000001010000000000000110000101000000000000000101000001
000000010000000000000000000000100000000001000001000000
000000011010000001100000000111100000000000000100000010
000000010000000000000000000000000000000001000000000000

.logic_tile 11 4
000000100000000000000110100000000001000000100100000000
000000000000000000000000000000001111000000000010000000
111010000000000000000010100000000000000000000100000000
000001000000100000000000001001000000000010000010100000
010000000000000000000010110000011000000100000100000001
100000000100000001000011110000010000000000000000100000
000000001100001000000000000000011100000100000110000000
000000000001010101000000000000000000000000000000000000
000000010000100000000000000101101010000001000000000000
000001010000000000000000001101010000001011000000000000
000000010000001000000000000111000000000000000101000000
000000010000000001000000000000000000000001000000000100
000000010010000101100010000000001010010000100000000000
000000010000000000000000001101001111000010100001100000
000010110000010000000110111000000000000000000100000001
000001011000000000000010001111000000000010000001000000

.logic_tile 12 4
000000000000100101100111100001011100000000100000000000
000000000000010011100110000000001001000001010010000000
111000001010000000000000010001000001000001000000000000
000000001100001001000011101011001010000011010001000000
110110100000011000000110010001011010010000100000000000
110000001100101011000010000000111110101000000000000000
000000000001000111100110111001101000000100000000000000
000010000000001111100111110111110000001001000000000000
000000010010010111100110011000000000000000000100000000
000000010000000000100110001111000000000010000000000000
000000011100000111100000000011001010111100000000000001
000000010001000000000000000101111100101100000000000000
000000010000000001000010000111001011101110000000000000
000000010000000000000111010111111000011110100000000100
010010011001001000000111101101100000000001100000000000
110001010000001111000110001111101101000001010001100000

.logic_tile 13 4
000011001000000000000000000111100001000000001000000000
000000000000000000000011110000101000000000000000000000
000100000000101000000010100000001001001100111000100000
000100000001001111000000000000001001110011000000000000
000000000100000000000000000000001000001100111000000000
000000000000000101000010100000001100110011000000100000
000000000000000000000000000001001000001100111000000000
000000100001010101000000000000100000110011000000000000
000001010110000000000000000101101000001100111000000000
000000110000010001000000000000000000110011000000000000
000001110000000000000000000011101000001100111000000000
000011110000001111000000000000000000110011000000000010
000000010000100000000000000101001000001100111000000000
000000010000010000000000000000100000110011000010000000
000010110000000000000000000000001000001100111000000000
000001010110000000000010000000001010110011000000000010

.logic_tile 14 4
000000000001000111100000000011101000001100111010000000
000000000000000000100000000000101100110011000000010000
000000000000101011100011100101001000001100111000000000
000000000000010111100100000000001000110011000000000000
000000000001010011000010000111101001001100111000000000
000000000000100000000100000000001111110011000000000000
000000000000100111100000010101001001001100111000000000
000000000000010000100011110000101011110011000000000000
000010110110010000000010000011001000001100111000000000
000000010000000001000111110000101101110011000000000000
000001010110000000000111100101101001001100111000000000
000010010111010000000000000000001001110011000000000000
000000010000000000000011100001101000001100111000000000
000000010000001001000100000000001111110011000000000000
000000010000001000000111000001101000001100111010000000
000001010000000111000100000000001110110011000000000000

.logic_tile 15 4
000000000001011000000000000111001011001111110000000000
000000000100000001000000001101011000001001010000000000
111010001100001000000000000001101101010110000000000000
000000000000000101000011101101101110111111000000000000
110000000000000000000110010011111011000000000000000000
100000001110000000000111010000001111101001000000100000
000001001110000001100000010111100001000001100100000000
000010000000000101100010100011001111000001010010000100
000010110001001001110111011101101010010110110000000000
000001010110001011000111010101111100010001110000000000
000001011000000111100000000000001110000100000110000000
000000110000000000000000000000000000000000000000000110
000000011000001011100000000000000000000000100100000001
000000011100001011000000000000001101000000000001100000
110010010000001011100011110001000001000001100100000001
000000110001000101100111001011001111000010100000000001

.logic_tile 16 4
000000000000000001000000000000001000001100111000000000
000000001110000000000000000000001011110011000000010000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000010000000000000000111100000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000001001000000000000000000111001000001100111000000000
000000100111000000000000000000000000110011000000000000
000000010000000000000011100111101000001100111000000000
000000110000000011000010010000000000110011000000000000
000000010000000000000000000011101000001100111000000000
000000010111011001000000000000000000110011000000000000
000000010000100001000000000001001000001100111000000000
000000010110000000100000000000000000110011000000000000
000000010110001000000000000011001000001100111000000001
000000010000001011000000000000000000110011000000000000

.logic_tile 17 4
000010100001111000000111101111101011010111100001000000
000000100000100111000110100111011001001011100000000000
111000000000001000000011100101011000010111100010000000
000000000000000001000010010011011011001011100000000000
110000000000000001000000011101000001000001000110000000
100001000000001001000010010101001000000011010000000001
000000000000000001000111100011011101010010100000000000
000010100000000000100010011001111111110011110000000000
000010010000100101100000010001111110011110100000000000
000001010000011011000011101011111000101110000000000000
000000010000000011000000011011011010010111100000100000
000000010000000011000010011101011011001011100000000000
000000010000001000000000001111001011010111100000100000
000000010000000101000000000011011001001011100000000000
110000010000001011000000011001011000010111100000000000
000000110000000101100011000011111011000111010001000000

.logic_tile 18 4
000000000000000001000000011111011011101000100100000000
000000001010000000000011101101101010101000010000000000
111000000000001000000110001101101111111000100100000000
000010000001010001000000000101111001010100000000000000
010000000000000111100000001101011101010111100010000000
010000000000000000100010101011101111000111010000000000
000000001000001001100010000000000000000000000000000000
000010100000001011000100000000000000000000000000000000
000000010000001001100011111011011010101000100100000000
000000010000000001000110011101101100101000010000000000
000000010000000011000110110101011011101101010110000000
000000010000000000100111000011011010101110010000000000
000000010000000000000111001011111011101000100100000000
000000010000000000000011101101101000101000010000000000
010001010000000000000110001101101100110100010100000000
000010110000000000000000000101111000111001110000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000100011010000000000000000000000000000000
000100010000000000010000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010001000000000000000000000000000000
000000010000010000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000001001000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000010100000000010011101011110001000000110000000
000000100000010000000110011111000000001110000001000000
000010110000000000000000011000011010000000000000000000
000000011000000000000011101101010000000100000000000000
000000010000000000000111101001111100000110000000000000
000000010000000111000000000111001110000010000001000000
000010010000000000000000001011100000000001010100000000
000000010000000001000000001111101010000010010000100000
010000010000001001000110110000000000000000000000000000
000000010000001011000010000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000001011100110000000000000000000000000000000
000000000000001011100011100000000000000000000000000000
010001000000000000000000001011011101000110000010000010
010010000000000000000000001111111011000001000000000000
000000001110000000000111001111101100001000000100000000
000000000000000000000110111101010000001110000000000000
000010010000000000000110011011111111000110000010000000
000000010000000000000011000001111111000001000000000000
000000010000000111000111001111111001000010100000100001
000000010000000000000000001011111001000010000001000000
000000011110000000000000001011011100001000000100000000
000000010000000000000000000111100000001101000000000000
010000010000000001000010011111100001000000010100000000
000000010000000000000110001111001000000010110000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
001000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000001000000
000000000001000000000000000000000000000000000011100000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000011000110000110010001000
000000000000000000000000000000010000110000110000000000
000000000000000000000111100000001010110000110000001000
000000000000000000000000000000000000110000110000100000
000000000001010101100000000000011000110000110010001000
000000000000100000000000000000010000110000110000000000
000000000000000000000000000000001010110000110010001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000011110110000110000001000
000000010100000000000000000000000000110000110000100000
000000010000001000000000000000011100110000110000001000
000000010000001011000000000000000000110000110000100000
000010110000000000000000000000000000110000110010001000
000001010000000000000000000000000000110000110000000000
000000010000001000000000000000000000110000110000001000
000000010000001011000000000000000000110000110000000100

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000100000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
111000000000000000000000000000001110000010000000000000
000000000000000000000000000000010000000000000000000000
010000000000000000000011100000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000001111100000000010000100000000
000000000000000000000000000111000000000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101100000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000

.logic_tile 2 5
000000000001000101100000000000000001000000001000000000
000000000110100000000000000000001010000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000010100101001001001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000000001100000000101001001001100111000000000
000000000000000000100000000000101111110011000000000000
000000010000001000000000010111101000001100111000000000
000000010000000101000010100000101100110011000000000000
000000010000000000000000010011101000001100111000000000
000000010000000000000011000000101000110011000000000000
000000010001010000000000000111101001001100111000000000
000000010000000000000000000000101110110011000000000000
000100010000000101100000010011001001001100111000000000
000100010000000000000011000000101111110011000000000000

.logic_tile 3 5
000000000001000001100000000000011010000010000000000000
000000000000100000000011100000000000000000000000000000
111010100001011000000000011000001010000010000100000000
000001000000100101000010001101000000000000000000000000
010000000000000001000000001000000000000010000000000000
010000000000000000000000001001000000000000000000000000
000000000100001000000110110001111101100000000000000000
000000000000000001000010100001111010000000000000000000
000000010000000000000000000000000001000010000100000000
000000010000000000000000000101001000000000000000000000
000000010000000000000000000000000000000010000000000000
000000011110000000000011110000001000000000000000000000
000000010000000000000000001000000000000010000100000000
000000010000000000000000001101001010000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000001000000000000101111100000000000000000000
000000000000000001000000000000110000001000000000000000
111000000000000111000000000001011011000001000110000000
000000001100001101100000000111001000000000000011000100
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000111000000010000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000001010000000000000000000000011011010000000100000000
000000010000000000000000000000011000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000001001011010000000000100000000
000000010000000000000000000001001110000001000000000001

.logic_tile 5 5
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000001001100000000000000000000001000000100110000000
000000000000110000000000000000001010000000000000000000
000000000000000000000000000011111010000000000000000000
000000000000000000000000000001000000000001000010000000
000000000110000000000000000000000000000000000000000000
000010101110000101000000000000000000000000000000000000
000000010000000111100000000011111010000000000000000000
000000010000000000000000000001000000001000000000000000
000000011000000011100000001001000001000001000010000000
000000010000000000100000000101001100000000000000000000
000000010000000000000000000011111010000010000010000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000000000000000000100111000100
000000010000000000000000000000001100000000000010000110

.ramb_tile 6 5
000000000110100000000000000000000000000000
000010000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001111000000010000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010110100000000000000000000000000000

.logic_tile 7 5
000000000000001000000010101101101000000100000000000000
000000000000001111000011111011011000000000000010000000
111000000100001000000011101001101101100000000000000010
000000000000100001000110101101111001000000000001100000
010001100000000001000000001000000001000000000100000010
100001000000000000000011110101001100000000100001100100
000001000000001111100110010001111010000000000110000011
000010000010001011100010001101011111100000000000000000
000001010110000001000000000000001100000000100000000000
000000010000000000000011100000001101000000000000000000
000000010001110000000000010000001010000100000100000000
000000010000101111000011010000000000000000000000000000
000000010110000000000000010011001110000000000000000000
000000010000000000000010100000011001000001000000000000
000000010000000000000000000000011001010000000000000000
000010110001000000000000000000011001000000000000000000

.logic_tile 8 5
000000000100000000000010100000001100000100000000000000
000000000001010000000110101011001001010100000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000010011000001100000100000000000000
100010000000100000000010001101011011000110100000000000
000000000000100001000010100000000000000000000110000000
000000000111010000100100001101000000000010000000000000
000001010000100001000111010000000000000000000000000000
000010011101000000000011100000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000011100000100000100000000
000000010000000000000000000000010000000000000000000001
000000010000000000000000000101100000000000100000000000
000000010000000000000000001011001001000010110000000000

.logic_tile 9 5
000000001100001011100111000000000000000000000100000000
000000000000001111100000000011000000000010000010000100
111010001010000101000010100111011100010110100000000000
000000000000000000100000000101001100101001000000000000
010000000000001101000000000001011100001000000001000000
100000000000000101000000000101001101010110100000000000
000000000000000001000000000000000001000000100100000000
000000000000000000100000000000001101000000000000000010
000000110010001111100010001001001100001101000000000000
000001010000000011000010001111110000001000000000000000
000000010110001001100010001111011010000101000010000001
000000010000000001100100001111100000001001000000000000
000001010101010111000011100001101100000110100000000100
000000110000000000000100000001101110010110100000000000
000000010000100000000011110000000001000000100101000100
000000010000010000000011010000001000000000000000000000

.logic_tile 10 5
000010001000000000000011100111100000000000000101000010
000001000001000000000100000000100000000001000000000000
111000100000001000000000001001101010111100110000000000
000000000000001111000011001101001100010100100001000000
010001000000001011100000000111100000000000000100000011
100010000000001011000010110000100000000001000000000000
000000000000110000000000010011011000010000100010000000
000000001000000000000011010101111001100001010000000000
000000010110000111100000010000000000000000100100000001
000000010000000000000011010000001110000000000000000000
000010011010010000000000001000000000000000000100000000
000000010000100000000000001111000000000010000010000001
000000010000000101100000000111100000000000000100000100
000000010000000000000000000000100000000001000000000000
000000010100010000000000000000000000000000000100000001
000000011010100000000010001101000000000010000000000000

.logic_tile 11 5
000000000000000000000000000011000000000010000010000000
000010000001010000000010000000100000000000000000000000
111000100100001111100011110011111001000100000000000000
000001000000000001000011010000011110001001010000100001
000000000000001111100000010101000000000000000101000111
000000100000000011100011001111101101000010000000000000
000010100001011011100011110101001110000000100000000000
000000000000101001000011100000001010000001010000000000
000000011010000001100010110001101111000000100000000000
000010110000000000100111110000011011101000010001000000
000010010000000000000011101101111100000000110000000100
000000010000000001000110011011011100000010110000000000
000000010000000111000010000111111010000000100100000000
000000010000000000100010010000101001001001010000100000
010001010000000000000011111111111001110110100000000000
000000110000000111000110001101101001111000100000000001

.logic_tile 12 5
000000001100111111100110101011111000110110110100000000
000000000001110011100010001101111001111001010001000000
111010000000000111100111111001111111010111100000000000
000001000000000111100011100101011011001011100000000001
110000000110000011100110011111111001010100100000000010
000000100000000111100111001011001010100000010000000000
000000000000001001000111000111001100101001000110000000
000000000000001001000111100111111011101110000001000000
000010010000000000000111000111101000001001010000000000
000001010001000000000011110101111000000010100000000100
000000011110001000000011110111111101010111100000000010
000000010010000101000111010001101011000111010000000000
000010111000000000000110000101011011010111100000000001
000011110000000111000100001101011111000111010000000000
010011110000000000000111100011011000110100010110000000
100010010000001001000110011101111101101000010000000100

.logic_tile 13 5
000000000110100000000010000111001000001100111000000000
000000000000000000000000000000000000110011000000010100
000000000000000000000000000101001000001100111000000000
000000001010001111000000000000100000110011000001000000
000001000001011000000010010000001001001100111000000000
000010000000111111000011100000001110110011000000000100
000000101101010000000000000000001001001100111010000000
000001000001000000000000000000001110110011000000000000
000000010100000000000000000101001000001100111000000000
000001010000100000000000000000000000110011000000000000
000000110001100000000000000000001000001100111000000000
000001010001010000000000000000001001110011000000000001
000000010000000000000000000101001000001100111000000000
000010010000100001000000000000100000110011000001000000
000000010000000001000000000001101000001100111000000000
000000010000000001000000000000000000110011000000000010

.logic_tile 14 5
000000000000100011000000000101001001001100111000000000
000000000001001011100000000000101111110011000010010000
000001000000000000000000010111101000001100111000000000
000010000100000000000011100000001101110011000000000000
000000000110000111000000010001001000001100111000000000
000000100001011001000011100000001110110011000000000000
000010100111010000000000000111001000001100111000000000
000000000000000000000000000000101111110011000010000000
000000010000000111000010000011001001001100111000000000
000000010000000000100100000000001101110011000010000000
000000010000000000000000010101001000001100111000000000
000001010000100000000011000000001010110011000000000010
000000010001010011100111000111101001001100111000000000
000000010000100001100111110000001001110011000001000000
000000010001000111100111000001001000001100111000000000
000000011001000001000000000000001110110011000000000000

.logic_tile 15 5
000000000000000001100011110001000001000001000100000001
000000000001010000100010100011101111000011100000000000
111000000000000000000111101000000000000000000100000000
000000001110000101000110010011000000000010000001100001
110000000001001101100000000001011111010110110000000000
100000000000101001000000001001011010100010110000000000
000000100100000111000110110101011011011110100000000100
000100001010000000000010010101001111011101000000000000
000000011010000000000000011000001001010100100110000100
000000110000000101000010000001011101000000100000000000
000100010000100011100000000001101100000001000100000001
000000010000010000000010011001110000001011000000000000
000000010110000000000000000001100000000000000110000001
000000111000000000000000000000100000000001001000000100
110010010000000000000110011101111011000111010000000000
000000011010000000000011001111011011101011010000000000

.logic_tile 16 5
000000000100000111100000000001101000001100111000000000
000010100000000000000010100000100000110011000000010000
000011000000000000000011100011001000001100111000000000
000000000000000111000100000000000000110011000000000000
000000001010000000000000000000001001001100111000000000
000000001011010000000010000000001000110011000000000000
000000000000100000000010010000001000001100111000000000
000000000011010000000011010000001011110011000000000000
000000010100010000000000000001001000001100111000000000
000000010001000111000000000000000000110011000000000000
000000110000000001000000000000001001001100110000000000
000011110000000000100000000000001100110011000000000000
000001010000000001000000000101111110001111110000000000
000000010001011111000000001001111110001001010000000000
000000010000000000000000000111011011010010100000000000
000000011000000000000011110111011011110011110000000000

.logic_tile 17 5
000011000010010111000000010111101100010100000100000000
000010000001000000000010000000101011001001000000000100
111000000000001001000011100101011011010111100000000000
000000000000000001100111111101011101001011100000000100
110000000000001111100010101001001010011110100000000000
100010100001001111000010100111001110011101000000000000
000010000001001111100011101011011001000000100000000000
000101000000000011000110110101111110010110100000000100
000000011000001001000000000001011101010110110000000000
000000010000001111100011101111001010010001110000000000
000001110000100111100111101001100001000000100100000000
000010110001000000100000001111001000000010110000000001
000000010000001111100110000111011000010111100000000100
000010110000000001000100000011011010000111010000000000
110000010000001001100000001001000001000000100100000010
000000010001000101100010001111101011000010110000000000

.logic_tile 18 5
000000001100000000000011101101101111000000110000000001
000010100000000000000011110101001001000001110000000000
000000001010000000000000010011111010000010000000000000
000000000000000000000010001001111111000011000001100000
000000001000000000000111100101100000000001000000000000
000000100000000000000100000011101011000000000000000100
000000000000001001000111000000000000000000000000000000
000000000000000001100111110000000000000000000000000000
000001010000000000000000000111111100000000000000000000
000010010110000111000000000000000000001000000001000000
000010110000000001000000000011001001000000000000000100
000001010000000000100011110000011011000000010000000000
000000011100000001000000010111111011001100000000000000
000000010000001001100011000111011110001101000000000000
000000011110001001000000001011011010000001000000000000
000000110001000011000000001101000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000011100000000000000000000
000010100000000000000011101111001101000100000000000001
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010011111000000000000000000001
010000000000000000000011000000001111000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000100010000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000010010000100000100000000000000000000000000000000000
000000010000000000000011110101001100000000000100000000
000010110000000000000111100000100000000001000000000000
010000010000000000000000000000001111010000000000000000
000000010000100000000000001111011100000000000000000000

.logic_tile 21 5
000010001000000000000111000111011011000000000000000000
000001100000000000000010000000001010000000010000000000
111000000000000001100000011011001001000010100000000000
000000000000000000000010100111111000000010000000000100
010001000000001000000011101101111110000110000000000000
110010100001000111000100001011101001000010000000100000
000000000000000011100111001111001100001001000100000000
000000000000000101100011100001100000001010000000000000
000000010001110000000110001011011110000110000000000100
000000010000110001000010001101101001000001000001000001
000001010000000000000000010001101100000000000100000000
000000010000000000000010000000100000000001000000000000
000000011010000000000111000011001010001000000100000000
000000010000001001000000000011100000001101000000000000
010000010000000000000000000001101001000010100000000000
000000010000010001000000001001111110000001000001000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010110000010000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010001010000000000000000000000110000110000001000
000000010000100000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000001000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000010000000000000000000010000011010000010000100000000
000000000000000000000011100000001101000000000000000000
111000000001010000000000000000000001000010000100000000
000000000000100000000000000111001010000000000000000000
010000000000001000000000001011001011100000000000000000
010000000000000001000000001011001110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000001100000010011000000000010000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000000010000000000000010000000000000
000010100000000000000010100000001010000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000111000001101001001100111000000000
000000000000000000000100000000101000110011000000010000
111000000000001101100111000111101001001100111000000000
000000000000000101000100000000101001110011000000000000
110000000000000001100011100001101000001100111000000000
010000000000000000000000000000001011110011000000000000
000000000000011001100000011000001001001100110000000000
000000000000100001000010001001001010110011000000000000
000000000000000000000000000101100000000010000000000000
000000000000000000000010010000100000000000000000000000
000000000000000000000000000000001010000010000100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110000001000000000010000100000000
000000000100000000000000000000101111000000000000000000
000000000000000000000110000101100000000010000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000111000010101001000000000011100010100011
000000000000000000100000000011101010000011110001000111
111000000000000000000000010000011000000100000000100000
000000000000000000000011110101010000000110000001000100
010000000000001011100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000010100000000000000111100000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000010000000000000000000000000000000000000000100000000
000001000110001111000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000011110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
111000000000001000000000001101011011000010000000000010
000000000100001111000000000101011100000000000010000100
010000000000000101000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000001000010100000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000000000001000000000000010111101001000010000000000000
000000000000000000000011001011111010000000000010000000
000000000001010001100000000001000000000000000100000101
000000000000100000000000000000100000000001000000000000
000000000000000000000000000000001110000100000100000000
000000000000010000000010000000010000000000000000000000
000011000000001000000110100001111111000010000000000100
000011000000000101000011110000011110000000000010000010

.logic_tile 5 6
000000000000001000000000011000001011000000100000000000
000000000000001111000011110001001100000110100001000000
111000000000000000000000000011000000000000000100000000
000000001010001111000010100000000000000001000000000001
010010000001000000000000000101111100000000000100000011
100000000000000001000010100000000000001000000000000100
000100000000000000000000000001000000000000000100000001
000100000000000101000000000000100000000001000010000000
000000000000011001000000000000001100000000000110000100
000000000000110001000000000001000000000100000000000001
000000000000000001000000000000000001000000000110000000
000000000000100001000000000011001010000000100011100001
000000000000000000000000000011001010000000000110000010
000000000000100000000000000000010000001000000011100101
000000000000000000000000000001100001000000000110000001
000000000001000000000000000000101100000000010000000000

.ramt_tile 6 6
000001001110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100001000000000000000000000000000000
000001000000100000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 6
000000000000001000000010011001101101000110100000000010
000000000000000111000010010001011010001111110000000000
111000001010000011100010100000000000000000000000000000
000001000000001001100000000000000000000000000000000000
000000000010000000000000000101111001000000000010000000
000000100000000000000000000000011111100000000000000000
000000000000000101000110001000000000000000000100000001
000000000000000101000100000011000000000010000001000100
000000100000000000000111001011101000000000000000000000
000000000001000000000100001101111000000001000001000000
000000000100000111000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001010000000000000000000000000000000000111000101
000000000000000000000000000001000000000010000001000000
000001100010000000000110000000001001000010000000000000
000000000001000000000000000000011100000000000000000000

.logic_tile 8 6
000001000000001000000111001101101010000001000010000000
000000000110000111000110100111100000000111000000000000
111001000000001000000010100001011001010100100000100000
000010001000000001000000000000001011001000000000000100
000001000001001001100000000011001101010110000010000000
000010100100100011000000001011101111101001010010000110
000000000000000000000011110000000001000000100110000010
000000000000000000000111010000001001000000000000100100
000010000010000111000110000000000000000000100100000000
000000000000000000100110110000001010000000000000000000
000000000010000000000000000000000000000000100100000000
000000100000100000000000000000001110000000000000000000
000010001100011000000000001001000000000001000001000011
000000000000100001000000001101100000000011000001100001
000000000000000001100011100000001000000100000110000100
000000000000000000000100000000010000000000000000000000

.logic_tile 9 6
000000000000000101000111010011100000000000000100000000
000000000000010000000011100000100000000001000000000000
111001000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000001010001001000000000000011100000100000100000000
000000000101010001000000000000000000000000000000000000
000000100000000000000010100000001000010000000000000100
000000000000000000000100001001011000010000100000000000
000000001100000000000000011000000000000000000100000000
000000000000001111000010101101000000000010000000000000
000000000000000001110110000001000000000001100000000001
000001000000000000000000001111101110000010100000000000
000001000000100000000000010000000000000000000100000100
000000000110000001000010000011000000000010000010000000
000000000000100000000000000000001010010000100000000000
000000001000010000000000000111001010000010100001000000

.logic_tile 10 6
000000001000001111100011101101111111010110000000000000
000000000000010101100100000001011001111111000000000100
111000000001010000000011110011111101101110000000000000
000000000000100101000010100001011001101101010000100000
110000000110000101100010000000001000000000100000000000
110000000001000000000000000101011011000110100000100000
000100100001000000000010100000011110000100000100000001
000100001100001111000000000000000000000000000000100100
000000001000001111100111010111101100010000000000000000
000000000001010011100111100000001000100000010000000000
000000000000001000000000011101011011010110110010000000
000001000000001001000010110101011111100010110000000000
000000000000000000000011100011000000000001000001000001
000000000000000000000100000011101101000000000010100010
000000000000001011100000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000

.logic_tile 11 6
000000000000101111100011110001001011100000000000000000
000000000000001111100010001101011010000000000000000000
111000001000001000000000001001011000010110000000000000
000010000110000111000000001101001011000110000000000000
110001000000000001100111110011111011101001000000000000
100010100001010000000111110111001111111110000010000000
000000100000000111000000010001000000000000010010100000
000000000000001001000011011101001001000000110000100000
000000000000100111100000000011011111010100000000000000
000000000001000000100000001001001110000000100000000000
000000000001001001100000000001001011100000010100000010
000000000000000001000000001001101111101011110000000000
000000000000001111100110001101011010001110000000000000
000000000000000001000000000001111000000110000000000000
110000000000001111100010010111011101111101110100000000
000000000110000101000010000111101110111110100000000001

.logic_tile 12 6
000000000000110001000111001101101001111000110000100001
000000001101110000100000000011011111010100100000000000
111000000000000001000110110101111101111000100010000000
000000001100000000100011111111001110111000010001000000
110000000000000111100000001011101011111000110010000000
010000000001000000000011100011011111010100100010000010
000000000000100011100010100101101010010111100000000000
000000000001010111000100000011101101000111010000000100
000010000110001111100111011001111001111000110010000000
000000000000000011000111110011011111010100100000000010
000000000000001111000000001101111000001000000000000000
000010101111010011000000000111010000001101000000000000
000000000000111000000011101111000000000001110101000000
000000000000001111000010000111001111000000100010000010
000001000000001001100111100011011011000110100000000100
000010001010001111000000000001011001001111110000000000

.logic_tile 13 6
000000000000000000000000000011101000001100111000000000
000010100000000000000000000000000000110011000000010000
000000000001010101100000010111001000001100111000000000
000000001010100000100011100000100000110011000000000000
000001000110000000000010000000001000001100111000000000
000000101100000000000000000000001100110011000000100000
000010100000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000010000000
000000001010000000000000000000001001001100111010000000
000000000000000101000010100000001101110011000000000000
000000000001110101000000000000001001001100111000000000
000011000000010000000010100000001000110011000000000010
000000000110000000000010100000001000001100111000000000
000000100000100000000000000000001011110011000001000000
000000001010000000000000000001101000001100111000000100
000000000010000000000000000000100000110011000000000000

.logic_tile 14 6
000010000000100111000010000111001001001100111000000000
000001000000000000100111110000001101110011000010010000
111000000000000000000011110111001001001100111000000000
000000000000001001000011100000101001110011000000000000
000000000000110111000000000011101001001100111000000000
000001000001010000000000000000101000110011000000000000
000000000000000111000000000111101000001100111000000000
000010100000000000000000000000101001110011000000000000
000000000000100011100111000011001001001100111001000000
000000001011010000100100000000101110110011000000000000
000010000000010000000111110001001000001100111000000000
000010000000000000000011100000101100110011000000000000
000000001010001011100010000000001001001100110000000000
000001001101000111000100000101001010110011000010000000
000010000000000111100011100001101110000110000100000000
000001000000000000100000000001100000001101000001000000

.logic_tile 15 6
000000001010001101100110110111111011010100100100000000
000000001110001001000010010000111011000000010011000000
111000000000001000000011000001011100010110110000000000
000001000000001001000011110001001111100010110000000000
110010100000001001100000010000000001000000100110000010
100001001100100111100010100000001001000000000000000000
000000000001000101100111110111001111000000100100000000
000000000000100000000011110000101011001001010000000001
000000000000100000000000000001001111011110100000000000
000000000000110000000000001001111100011101000000000000
000010100000000000000000000101011100010110110000000000
000001000100001111000000001101001111100010110000000000
000000100001001001100011111101011001001111110000000000
000010101110000101000011110001011010001001010000000000
110000000000000000000000010000000000000000000100000100
000000000000000000000010000111000000000010000010000010

.logic_tile 16 6
000000001111010000000000000111001100010100000010000000
000010001010000000000000000000011010101000010000000010
111000000010001001100010100000011100000100000101000010
000010100000100111000110100000010000000000000000100000
110000100000000001000010111111101011000111010000000000
100010000001001011100011100001001010010111100000000000
000011100000011101000010001000001111000100000100000010
000010000000001101000000001011011000000110101000000100
000001001010000111100010000000011111010000100100000000
000000000000001111100100001111011100000010100000000001
000001000000101000000010011101011000011110100000000000
000000100001001101000110100101101010101110000000000000
001010100110001000000111100101001101000111010000000000
000000001110001001000000000011101011101011010000000000
110000101100001000000000011001101110000101000100000000
000011000000000111000010001001110000000110000000000010

.logic_tile 17 6
000010000000000000000000011101001101000110100000000000
000001100000000000000011110101011110001111110000000010
111000100000001101000010100101101000010111100000000000
000000000001000001000011111011111110000111010000000001
110011100000111111100111000101111110001001000000000000
100011001100001111000010011111100000000101000000000000
000000100000101001100010100001101001000110100000000000
000000000001000111000011101011111000001111110000000000
000000000100000011100011100101001011111001110000000000
000000100000000000000011100101011010101011110000100001
000000000000000000000110001000011001010100100100000000
000000000000001011000100001011001111000100001010000000
000010000000001000000010001011011000111000110010000000
000000100100001111000000000011011011101000010000100000
110000000000101111100000010101001101101001010010000000
000000000001010011100011110011111010010001110000100000

.logic_tile 18 6
000000000000000101000010001101111101101001010000100001
000000000000000000000110000001101010100010110000000001
000000001110001111100000010000000000000000000000000000
000000000100001111100011100000000000000000000000000000
000000100001010000000000001001011111101001010000000000
000001000000100000000000000011101011101000010010000000
000000000000000011100010101001011101101001010000000000
000000001100000000100010011011101110101000010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001001000110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001000010000000000000001111111101001010000000100
000000000000100000000000001001001100010100100000000000
000000000000000011100000000111111000000000000000000000
000000000000000001000000000001010000001000000000000000

.ramt_tile 19 6
000001000000100000000000000000000000000000
000010001000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000100000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000111000001000001010000000000
000000000000000000000000001011101100000010010000000000
111000000000000111000111100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110010000000001001000000010101111101010000000010000000
110001000000000011100010010000001110000000000000000000
000000000010000001100000000101000000000010000000000000
000000000000000001000000000000001010000000000000000100
000100000000000000000000011101000001000000000000000000
000000100000001011000011000111101101000000100000000000
000000000000001111100000011001111110001101000000000000
000000000000000011000011100111010000001000000000000000
000000000000001000000010000001111001010000000100000000
000000000000000001000010100000011010100001010010000000
000000000000001011100111100000001101000100000100000000
000000000000000011000100000111001001010100100010100010

.logic_tile 21 6
000010000001011001000011101111001000000000000000000000
000001000000000001000100000101110000000100000000000000
000000000000000000000000000101001100111000000000000000
000000000000010000000000000101011100111100000000100000
000001000000000111000010000001001100101001010000000000
000010000000000101000000000001001010101000010000000001
000000000000000001000010100111101010110000010000000000
000001000000000000100011110011101000110000110000000000
000001000000100011100000001000001001000000000000000000
000010000000010000100010010101011011000100000000000000
000000000000100000000110000011001011101001010000000001
000000000000000000000100000011101101101000010000000000
000000000110000000000000000011011110101001010000000000
000000000000010000000010001011001010010100100000100000
000000000000001000000110001101011010000000000000000000
000000000000000001000000001101100000000100000000000000

.logic_tile 22 6
000000000001010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000010100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000010000000000001000000000001100110000000000
000000000000001101000010010111001101110011000000000000
111000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000001000000000000101000001000000000100000000
010000000000000001000000000000001000000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000111100000000000010000000000
000000000000000000000000000001001110000000000000000001
010000000000001111100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 2 7
000000000001010000000110011000011000000000000100000000
000000001010000000000010000011000000000100000000000000
111001000000000101000000001001011110000010000000000000
000010100000000000100000000011110000000000000000000000
110000000001000000000010001111100000000001000100000000
010000000000000000000100000011100000000000000000000001
000000000000000000000000000011100001000000000100000000
000000000000001101000000000000001010000000010000000000
000010000000001000000010110001001101000010000000000000
000000000000000001000011000011111101000000000000000000
000000000000000001100000010101011100000000000100000100
000000001110000001000010000000100000001000000000000000
000000000000001000000000010111000001000000000100000000
000000000000000011000011010000001100000000010000000001
010000000000000000000110010000011100000000000100000100
000000000000000000000011001111000000000100000000000000

.logic_tile 3 7
000000000100000000000000001101001110110100010110000001
000000000000000000000000001001001011010100100010100000
111000000000000000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
110000000000000000000010000111001011100001010100000001
010000000000000001000000001101101000010001110000100100
000000000000001101000000010000000000000000000000000000
000000001100000001000010010000000000000000000000000000
000000000000000000000000000101011011110100010110000100
000000000000000000000011111101001010010100100010000001
000000000001010000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000001000000000011101011010110000000110000101
000000000000000001000010001011011011110110100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000100000000111100010000011001000000110000000000000
000000000000000000000000001011110000000001000000000000
111000000000010000000110010011001110001111000100000001
000000001010100000000010111111000000001101000000000100
000000000000001111000011100111111100000010100000000000
000001000000010001100100000101011011000010000000000000
000000000000000000000000011111101110011100000000000000
000000000000000000000011101101011010010100000000000100
000000000000101101000010010111001100000100000000000000
000000000100000011000010100000000000000000000000000010
000010000000000000000010000001100001000000100000000000
000001000000000000000100001001101001000010100000000000
000000000000000001000010010001001100000000000000000000
000000000000000001100110001011111011100000000000100000
110100000000001001100000000000001010000000000100000000
000100000000000011000000000001010000000100000000000000

.logic_tile 5 7
000000000000000001100111011111111001000000110000000011
000000000000011001000011110011001111101000110000000001
111000000001011111100011100101011100010010100000000000
000001000000010011000011111011011011110011110000000000
010001000000100011000011110000011111000000000000000000
110010100000000111000111110001011011010100100010000001
000000000000001000000110111001001111010000100000000000
000000001000000001000011101001101010010100100000000000
000000001110100001000011101111001100111100110100000101
000000000001010000000000000001011111110100110000000001
000010000000011000000000011000000000000000100000000000
000001000000000011000010000001001010000010100010000000
000000000000100111000110001001011010001110000100000001
000000000000000001100000000111010000000110000000100001
000000000000000011000110110000011000000000000011000100
000000000000000001000111000011011001010100100001000010

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000010000000000000000000000000000000
000010101100000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000110100000000000000000000000000000000000
000101000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001010000000000000000000000000000
000000001100100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 7 7
000000000100000000000000001000000001000000100000000000
000000000000000000000000001011001100000000000010000000
111100000000110000000000001000011100000100000010000000
000100000000110000000000000111000000000000000010000000
110000001110000000000111100101011110000100000000000000
010000000000000000000110000000100000000000000001000000
000001000011000000000000000111011100000000000000000000
000010001110000000000000000000100000001000000001000000
000000000000001000000000010000000000000000000000000000
000000100000011111000011100000000000000000000000000000
000000000000000000000110010011011111010010100000000000
000000001100100101000010000000001101000000000001000000
000001000000000000000111110111101010000000000000000000
000010000000000000000011000000010000001000000001000000
110010100001010111100000000000001010010000000111000100
000000000000101111100000000000011111000000000010000110

.logic_tile 8 7
000000001100001111000010000001011001010000000000000000
000000000000100001000000000000001011101000000000000000
111001000001101101000000000111111001000011100000000001
000010100000111111000000001111101010000011000000000000
010000000000110101000110101000011010000010000000000000
100000000000000011100000000111001000000110000000000000
000000000000000000000110100000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000000000000010000000000010000000000000000000110000000
000000001010000000000011000101000000000010000010000000
000001000000000000000000010011011100000000000001000000
000000000000000000000010000000110000000001000000000000
000000001100000000000000010001000000000000100000000100
000000000000000000000011110000101011000000000000000000
000000000000000111100010001000000000000010000001000000
000000000000000000100100001101001010000000000000000010

.logic_tile 9 7
000000000000110000000111001001111100000110000000000000
000000000001111001000110100001111110001011000000000001
111000000000000101000111001111001001000110100000000000
000000000000000101100000001011011001000010100000000000
010000000000000000000010000000000000000000100110100000
100010100000000001000010000000001011000000000000000000
000000000000010001000011100001001100011100000000000100
000000000000100111000110110101001011001100000000000000
000001000000001000000000000101100000000000000100000001
000000001100000111000000000000100000000001000001000000
000000000000010000000011101011011010000001000000000100
000000001100100000000000000101011010101001010000000000
000001000000000111100000000001100000000000000100000000
000010000000000000000000000000000000000001000000100000
000000000000010000000000000101111000010100000000000000
000011100010100000000000000000001001001001000000000010

.logic_tile 10 7
000000001010001000000000001111100001000010100000000000
000000000000001011000011100001001110000000010000000000
111000000110000001100000011000000000000000000100000000
000000000110010101000011101101000000000010000010000001
010000001100000000000011100101101110010111100000000000
100000000000000000000000001001001000001011100000000100
000000000000001011100000001000000000000000000100000000
000000000000001111000010011101000000000010000001000001
000000001100000001100000001011011111010110100000000000
000000000001010101100000000011011001000001000000000000
000010100001001000000000001101011010000101000000000000
000001000110001111000000000111100000000110000010000001
000000000000001000000000000000011000000100000110000000
000000001111000111000000000000000000000000000000000000
000001000001010001000000010000001100000100000100000001
000011000000101001100011010000000000000000000000000000

.logic_tile 11 7
000000000000000000000011100001011111111110110110000000
000000000000000000000000001101111011111101010000000000
111000100000011011100010011101111100101011110100000010
000001000000000011100110001111101110110111110001000100
110000000110110111100110001111111111111111110110000010
000000000001010000100011011001101011111001010000000000
000100000000001000000111010111111101000110000000000000
000001001001010101000111111011111011000111000000000000
000011100001010000000011100101001101010110100000000000
000011100000100000000111110101111101000010000000000000
000010101100001000000000011101011011110000000100000010
000001000000000001000011011001011000111001010010000100
000000000000100000000000001011011011000011100000000000
000000000000010011000000001011111000000011000000000000
010000001011001000000111101011011011101111010100000010
100001000101011101000110111111111010111111100010000000

.logic_tile 12 7
000000001010000011100000000001011110100001010000000001
000000000000000000000011001101001010110010110010000010
111010000001011111100000010101001010101001000010000000
000000000001010001000011110101101101111101000010000000
010010100110001111000011111101011010111110100011000000
010001001100001011000011100101101111111101110001000000
000000000000001001000011101011001111101011100000000000
000000000000000111000011000111011011010111100000000000
000000000000000101000010100011100001000000000110100000
000000000000000001100100000000101000000001000011000001
000000000000000000000110000111011101101111110000000000
000000000000000001000000000111101011000110100000000100
000000100000001000000111101011011001110000100001000000
000001001010001011000100001101001001110000000000000000
110000000001110000000000000000000001000000100100100101
000000001110101101000000000000001011000000000011000000

.logic_tile 13 7
000000000000000101000000000111001000001100111000000001
000000000001010000000011100000100000110011000000010000
000000000000000111000110110011001000001100111010000000
000000001100000000000010110000000000110011000000000000
000000100000000000000000000000001000001100111010000000
000001000000000101000000000000001110110011000000000000
000100100010010000000110110000001001001100111010000000
000000000000100000000011100000001000110011000000000000
000000000000100001000000000011001000001100111000000100
000000101000010101100000000000000000110011000000000000
000010101010000000000110101000001000001100110000000000
000000000001010000000000001011000000110011000010000000
000001000000000101000000000001011011000110100000000010
000000100000000000000010101001011011001111110000000000
000000100001000000000000001001011000010111100000000010
000000000100000000000000001001111010001011100000000000

.logic_tile 14 7
000000000001010111100000000000011010000100000110000010
000000000000100000000000000000010000000000000000000000
111000000000000000000010110111101111010110000010000000
000000000100000000000011100000101001000001000001000000
110010000001000111000000000000000000000000000100000000
100000001000100000100000000101000000000010000000000100
000000000000000000000000000000000000000000000100000010
000000000000001111000011110001000000000010000000000100
000000101001011000000000000111000000000000000100000100
000000001111110101000000000000000000000001000000000001
000001000001000000000000000001100000000000000100000010
000010000000000000000000000000100000000001000000000100
000000000011000111100000000000000000000000000100000011
000001000000011111100000000011000000000010000000000000
110000000000000000000010001000000000000000000100000010
000001000010000000000100000101000000000010000000100000

.logic_tile 15 7
000000000000001000000111000011001001110000010000100000
000000001110000111000011101001011001110110100000000010
111001001000000101000111010001000000000000100101000001
000010000001000101000111011111001101000001110000000000
110000001001100000000111010101011000000010000000000000
100000000000000011000011110000110000000000000000000001
000000000000000011000000000111101011111111110000000000
000000000110001101100011110101011011110110100000000100
000011000000100101100110110001101110010100100100000000
000011000000010000000011110000001000001000000000000000
000000000001001011100000000011111011101111110000000000
000000001010000001100011110011101100000110100000000000
000000000000000000000000010101100001000001000100000001
000000000000100001000010110001001000000011010000000010
110000000000000001100000001011011101000110100000000010
000000001000000001000000000111101011001111110000000000

.logic_tile 16 7
000000000000000101100111100111111011010111100000000000
000010100000000000000010101101001011000111010000000000
111000000000001111100010110101000000000010000000000000
000000000010000001100010000101001001000011010000000000
110101000000001111100111111000001110000100000010000001
100000100110011111100110010001011101010100000011000010
000001000001100111000010100101111100111000000010000000
000000001000100111000000001011001000111001010001100000
000000100001011000000010010101001110000000000000000000
000000000001101011000111010011100000000100000000000000
000010100000000001110010101001011000000100000100000010
000000100110000001000000000001110000001110000000000000
000000000000000000000000001011100001000001010010000000
000010100000000001000010001111001100000010110000000010
110000000000001000000010001011111011101101010010000000
000001001010101111000000001001001101101100000000000001

.logic_tile 17 7
000000000000001111000010100001000001000010100000000000
000000000000001011100010101011001100000010010000000000
000000000000000111100010011000011111010100000010000000
000000100010000000100111100001001001010100100011000010
000000000110101111100111010011111010111000000000100000
000000000000010001000111010011001111111001010001000010
000000100000001111000011100101011010111111110000000000
000000000110001011100100001001001010101101010001000000
000001000010101000000000010101111101101101010010000000
000000100001010001000011010001001011101100000000000010
000000000001000001000111110000011100000110100010000000
000000000010101111000110100000011011000000000000000000
000000000000000111000010011011111010101001000000000000
000000000000000000000010111001001110111101000011000000
000000000001000001000000001001001010111111000000000000
000000000001010000000000001011111111101001000000000000

.logic_tile 18 7
000000000000000000000011100111001111000000100100000100
000000000000000000000011100000101110101000010000000000
111000000000001011100000010000011011010000000000000000
000000000010001011100011111001011000010110000001000000
010000001010001111000111100001111110010100000000000000
110010001110001111000100000000011111100000010000000000
000000000000000111000010011001001011101001010000000000
000000000000000000100010111011101110010100100000000001
000000001010001000010011101111111100111000000000000000
000000000010000111000100000001011010111100000000000001
000000100000000000000010000111100001000001010000000000
000001000000100000000000001011101000000010010010000000
000000000000100000000111110101011011011110100000000000
000000000000011111000010000011011010101110000000000000
000010000000000111000011101101011001110000010000000001
000001000000001111100010000111011101110000110000000000

.ramb_tile 19 7
000001100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001011000000000000000000000000000000
000100001100000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 20 7
000000000111010111100000010101100001000001000010000000
000010100110111111100011001001101000000000000000000000
111000000000000111100000011111000000000010100011000000
000000000000001001100010001111001000000010010000000000
110000000000001111000000000101111111110000010010000000
110010100000000111100011110001001100110000110000000000
000010000000000111000000000000001100010000100100000001
000001001000000101000011110101011101010100000000000000
000000000001010000000011110000000000000000000000000000
000000000001010000000111100000000000000000000000000000
000001000000001111100010100000011000010000100110000000
000000101000100011100000000101011011010100000000000000
000010000110000111000111101011111100001000000000000000
000001000000000000100100000101010000001101000000000000
000000000000000000000000011101000000000001010100000000
000000000001000001000011000001001010000010010000100000

.logic_tile 21 7
000000000000001111100010101000001001010100000000000000
000000000000000001100100000101011001000100000000000000
111001000110000111100011001011111111101001010000000000
000010100100101001000111110001011010101000010000000000
000011000000000001000010110011011000111111010100000000
000010101100000000100011010101111000111111000001000000
000100000000000111000111000101001101101011110110000000
000010001000000111000010010001101011111011110000000000
000000000000000101100010001011000000000000000000000000
000000000000001111000110011001000000000001000001000000
000000000000000111000000011101101100111111110110000000
000000000010000001000011011111111111111001010010000000
000000000000000111100000011011100000000000000000100000
000000000000000001100011110001001110000000100000000000
000000000000000000000110000000011100010000000000000000
000000100001010000000010101101011110000000000000000000

.logic_tile 22 7
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010011101000000000001000100000000
000000000000000000000110001011000000000000000000100000
111000000000000001100110001001000000000000000010000000
110000000000000000000000001101001011000000100000000000
000000000000000000010011100101000000000001000100000000
000000000010000000000100000001100000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101111100000000001000110000000
000000000000000000000100001001000000000000000000000100
110001000000000000000110000111100001000000000110000100
000010000000000111000000000000101001000000010001000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000001000000000000000000001110000100000110000000
000000000000000000000000000000010000000000001000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000111111011000000100000000000
000000000000000000000010101001001000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000001111101010111111110000000000
010000000000000000000010011101111001011110100000000000
000000000000001000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000010111111110000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000000001000011110000000000000000000000000000

.logic_tile 2 8
000100000000000000000000000000000000000000001000000000
000100000000000000000000000000001101000000000000001000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010100111001000001100111000000000
000000000000000101000000000000101110110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000000101000000000000101101110011000000000000
000000000000000111000011110011001000001100111000000000
000000000000000000000010010000001011110011000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000011010000001010110011000000000000
000000000000000111000110110111101000001100111000000100
000000000000000000000010100000001110110011000000000000
000000000000001000000000000011101000001100111000000100
000000000000001011000000000000101101110011000000000000

.logic_tile 3 8
000000000000000011100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000000011100110110101000000000000000100000000
010000000000000000000010100000101010000000010001000000
000000100001010000000000000101000000000000000100000000
000001000110000000000000000000101000000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000011000000100000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000111100000011000000000000000000000000000
000000000000000000000010001101001110000010000000000000
111000000001001000000111011101100001000000000010000000
000000000000111001000110011001001011000000010001000100
110000000000100011100010000111100001000000000000000000
010000000000000000000000000011101001000001000000000000
000010000000001001100010000111011110000000000000000000
000001001100000001000010010111100000000100000000000000
000000000000001001000110000011101100010110100101000000
000000000000001001100010010000101010101000010000000000
000000000000001011100110011000001000000010000000000000
000000001010000001100010010101011000000010100000000000
000000000010000001000010011111101111000010000000000000
000000000000000001000110011011011000000000000000000000
110010000001001111000000010011101011000110100000000000
000000000100101001000010001011011100001001000000000000

.logic_tile 5 8
000000000000001111100110010001001010000010000000000000
000000000000000111000011111101100000000110000000000001
111000000000000001100111111000001000000100000000000000
000000000100000101000110111001010000000110000000000100
000000001101001101100010001011111010100010000000000000
000000000000100101000110111001001111001000100000000000
000000000000000000000110000000000001000010000000000000
000000100000000001000010100001001110000000000000000000
000001000000000111100000010000000000000000100110000101
000000101010000000000010000000001010000000000001000100
000000000001000011100000000001011111100010000000000000
000000000110001111100000000011001011000100010000000000
000100000000000000000111100001101011011111110010000000
000010000000000000000000001011011011111111110000000000
110000000000000101000000000001101010011000100000000000
010000000000001001100000000101011001011011100000000000

.ramt_tile 6 8
000000001010100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001100000000000000000000000000000
000000000000000000000000000000000000000000
000000100010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 7 8
000001000000000000000000001101011110001100000000000000
000000100000000000000011110111101111101100010001100100
111000000001010000000011101111101001010000100001000000
000000001110100000000011101101011001110100010000100100
110000000000000000000000011111011100001100000110000101
010000000000000000000011111101100000001000000011000100
000110000001000000000010111011011000000010000010000001
000001001110000000000011000011011101000000000010000100
000010100000001000000010010000000000000000000000000000
000000000000001111000111110000000000000000000000000000
000000100001000001000000001000001110000100000000000000
000011000000100000100000000011000000000110000001000000
000000000000000101000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 8 8
000000000000000011100000000011000000000000000010000000
000000000000010011100000000000101000000000010011000001
111010100000010001100010100000011100010100100000000000
000000000000000000000000000101011000000100000001000000
000000000000001000000010000111101100000110100010000000
000000000000001011000100000000111000000000010011000000
000000000110000000000000011000000001000000000000100001
000010000000000000000011011001001000000010000011000011
000000000000100111100111100001111100000000000010000000
000000000000010000100111110000100000000001000000000100
000000000000000001000000000001000000000000100001000000
000000001100000000100010110000001101000000000010000001
000000000000110000000000001000000000000000000100000000
000010100001010000000000000111000000000010000010000000
000001000000000101100000001101001100000010100000000000
000010000000000000000010011101111100000011010000000000

.logic_tile 9 8
000010001110101111000111000001101110000000000000000000
000000000001001011000100000000000000000001000010100111
111000000000000011100110110011101010101011110100000010
000000001110000000100011110011111010111011110000000001
110000000110000101000110001001101010111111110100000000
000000000110000001000000001011101000110110100000000101
000000000000000001000000010101111001000111000000000000
000000000000000000100010101011011101000011000000000000
000001000000100111100111010101001001111110110100000000
000000100000000000100010010101011101111001110000000101
000010100000000001000111111011100001000001000010000000
000001000000001001000010101101001100000011100000000000
000100000000000000000000001001001110000001000000000000
000000001010001101000011100011010000001011000010100000
010000000000010000000000011000001100000010100100000001
100000000000100000000011001111011010010010100000000001

.logic_tile 10 8
000000001100000001000010000001111010000110000110000001
000010000000000101000000000000111000101001000000000100
111000000001001001100111011101011000111110110100000000
000000000000000011000010001001111101111110100010000010
110000001010101011100111111111101001000110100000000000
000010000000001011100110001101011100000110000000000000
000000000000000000000111000001111111110110110110000000
000000000000000000000110100101001111111001010000000000
000000001010000000000011000001111001111110110100000100
000000000000001001000000000101011001110110110010000000
000000100011011111100000011101101110000110100000000000
000000000000000111000010010111111000001001000000000000
000000000011110000000111000000011100000100000000000001
000000000000110000000000000011000000000000000000000000
010000000000000111000000011001111100101111010100000001
100000000000001001000010111001111011111111010010000000

.logic_tile 11 8
000000001010001101100111000001011010000001000000000001
000010100000001101100100001011100000000111000000000000
111000000001010111100111101000000001000010000000000000
000000001010100011000100001001001000000000000011000010
000000000000000001000110010111000000000000000100000000
000000000100001111000011110000000000000001000000000000
000001000000001111000111010111111010000111000000000000
000000100000001111000010000101100000000010000000000000
000000000000010000000011111001001010000110000000000000
000000100000000000000010000011000000001010000000000000
000000001010101000000111100000011001000110100000000101
000000001000010011000100000000001011000000000000000000
000000000000001000000000000111011100101011100000000000
000000100000000001000011111101111010010111100000000000
000000101001010000000110000001011010111110110100000000
000000000000000000000000001101011101010110100000000000

.logic_tile 12 8
000011100100000000000010101101000000000000010000000000
000011000000000111000000001101001000000010110000000000
111000000001001111100110100001101111110000010010100000
000001000000000111000011100011001010111001010000000010
110000000000001000000011100001111100000110000000000000
110000001100000111000100000000011000000001010000000010
000000100000001011100011100101000000000010000010000000
000000000000000011100011111001100000000011000000000000
000010100001000111000000001001101010001001000000000000
000011100101110000000000000101100000001010000000000000
000000001000000000000011001001111100111111100000000000
000001000000000000000111111101111111111110100001000100
000001001010100011100010010000011111000100100100000010
000010000000010000000010000000011111000000000000100000
010010000000000000000110010111100000000010000100000000
000000000000000000000010000000100000000000000000000100

.logic_tile 13 8
000000000110000111100111110000011101010000100100100000
000000000000000000100111101011001100010100000000000000
111000000000000111000000000011000001000001110100100000
000000000000000111100000001011101010000000100010000000
110001000000000000000111101001011110111110100000000000
110010000000000111000110001101101001101110000000000000
000000000000001101100010000000001111010000000000000000
000001001000000111100010000111001000010010100000000000
000000000110000000000110010001101010000110100000000000
000010001110101111000011010000011100000000010000000000
000010000000000001100000000101101110001001000000000000
000000000000001111000000000001000000001010000000000000
000000001010101111000011100101001110111110100000000000
000000000000111011100010011101011001011101000000000000
000000000000001000000000001001011000110110000000000000
000000000010100001000000001101101001111111000000000000

.logic_tile 14 8
000000001000110000000111100000000000000000000100000000
000010101110010000000011101011000000000010000000000001
111110100000001000000000000000011100000100000100000010
000000000000000101000000000000000000000000000000000001
110000000000000000000000000000001100000100000100000011
100000100001000001000000000000010000000000000000000000
000010000000000001100000000111000000000000000100000000
000000000110000000000000000000000000000001000000000100
000000001000001000000010111000000000000000000100000000
000000000001010111000010100101000000000010000000100000
000000000000001001000000000111111110111101010010000000
000010100010100101000000001001011111101111010000100010
000000000001000101100000000101011111101001000000000010
000000000001001111000011100011001000111110000000000100
110000100000001001000010001001001100101000000000000000
000000101110101111100000000011101110011000000000000010

.logic_tile 15 8
000001000000010011100110101000000000000000000100000000
000010001001111111100100001111000000000010001001000100
111000100000000011100111101001011001101001010000000000
000000000000000101000010111001011000100010110000000010
110010100100100000000000001000001010010000100000100000
100011000000011111000000000001001101010100100000000010
000000001101000000000000011011111110000110100000000000
000000000001011001000010100101001000001111110001000000
000000100000001000000000000111011110001101000000000001
000001001111010101000010000001010000001100000000100000
000000000000100001000000000000000001000000100100000000
000000000001011001000000000000001011000000000000100100
000000000000000000000000001001011101000110100000100000
000000000000010001000000000011101110001111110000000000
110000001001000111000110110000001100000100000100000101
000001000000000000000011010000000000000000000000000000

.logic_tile 16 8
000000000110110111100110001000011000010000000000000100
000000000000101111000010100101001110010110100000000100
111010000000000111100111111101001001110110110101000000
000000000010000101000011010011111001111001010000000000
000000001010000101000010000001001010000110000010000000
000010000000000101100011010000100000000001000000000001
000000000100000101000011100011111111011110100000000000
000000000000001111100011111101011011011101000000000000
000000000000010011100010011001011001111110100100000000
000000000001100000100111110001011011011110100001000000
000010001000001001100000000001001111000000010000000000
000000000100101011000010001011011110100000010000000000
000010000000000001000011000011011010101101010000000000
000001000001001001000000001011001010011100000010000010
000000000001001000000110101011111000111101010010000000
000001000000000101000000000101111110101111010000000010

.logic_tile 17 8
000000001000010000000110000000011100000100000110000000
000000001110110000000010000000010000000000001000000000
111000000000001001100111110000000001000010100010000000
000000000000000111000111111011001001000010000001000000
010000000001011000000000001001111011001000000001000000
010000000110100001000000001111011110101000000000000000
000000000001011000000010110001100000000000000100000000
000000000000000111000011100000000000000001001000000000
000000000000100000000010011101011100010111100000000000
000100001111000000000010011001011111111011110000000000
000000000000000111000010001001101110011110100000000000
000000000000000000100011110101111001011111110000000000
000000001011011000000010000011101111101100000000000000
000100001011010111000011111011011011010100000000000000
110000000001000101100010010011100001000011100000000000
000000000000000000000011000111101111000010000000000000

.logic_tile 18 8
000010000000001111000011100000000001000000100001000000
000001000000000111100110011101001010000000000000000000
111000000000001111100011100111100000000010000000100000
000000000000001011100111111111001000000011010000000000
110010000000010000000110100011100000000000000010100000
110000000001101111000000000001100000000010000010000000
000000001101000001100111110101111001000010000000000001
000000000000100000000011100101011011000000000000000000
000000001000000111100000011101101100000110100010000000
000000000001000000100010000001101110001111110000000000
000000100001000000000110000101011010000000000100000000
000000000010000000000111100000100000001000000000000000
000000000110000001000011100001111000111000000000000001
000000000110000001000011111011011001111100000000000000
110000001100000111100000000011111010000110100000000000
000000100000000000100000000111111001001111110000000000

.ramt_tile 19 8
000010100000010000000000000000000000000000
000010000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000100110000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010101011010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000100000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000010000000001000000110011000011101010000000000000000
000000000000000001000010110101001011000000000000000000
111000000000001111100111111001101011000010000000000000
000000000000001001100011110001011011000000000010000000
110000000001011000000011100001111110101001010000000000
010000001100000111000110000001101110101000010000000001
000000000000001001000010010000000000000000000100000000
000000000010001011000110000101001001000000100001000000
000000000100110011100000000101101101010111100000000000
000000000000111111100011100011001001001011100000000000
000001000001010111000000001001011110010110110000000000
000010000000100000100000000001101011100010110010000000
000000100000000111000000010001001010000000000000000000
000001000110000000000011000000100000000001000000000100
111000001000000111000110000111100000000001000110000000
000010100000001111000000001111100000000000000010000000

.logic_tile 21 8
000000000110011101000010111101001111000110100000000000
000000001100000001000111110101011111001111110000000000
111000000000001001100000000111011101000110100000000000
000000000000001111000000001001111111001111110000000000
000000000000101001100000010001011100101011110100100000
000000000000000111000011100011001111111011110001000000
000000000000001111000000000001011011010000100000000000
000000000000000101100000000000101010000000010000000000
000000101011110111100011011001101100101001010000000000
000001000000100111100111010111001110010100100000000000
000000000000000001000010100011011100000001000000000000
000000000000000011100010000111100000000000000000000000
000010001010001111000010000101011100000000010000000000
000001000000001111000010000001111010010000100010000000
000000000000001111000011100001101111111110110110000000
000000000000100001100110001011011110111001110000000000

.logic_tile 22 8
000000000000000000000010110000000000000000000000000000
000000001110000001000011110000000000000000000000000000
111000000000000000000111100001011111111001110100100000
000010000000000000000110101101011100110000010000000000
010000000000010000000011100000000000000000000000000000
010000000000101101000011000000000000000000000000000000
000001000000001000000110000001101110110110100000000000
000000100000000001000010101001101010111000100000000000
000000000000000001000000000101011000000000000000000000
000000000000000000000000000000010000001000000000000000
000000000000000111100111111111111100000010000000000100
000000000000001001000110101101011001000000000000000000
000000000000000011100010001101111101010000100000000000
000000001100000000100000000011011011000000100000000000
000000000001010101000011100111001010000110100000000000
000010000000000000000000000011111001001111110000000000

.logic_tile 23 8
000000000010000000000000000000000001000000100000000000
000000000000000000000000000101001010000000000010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000111100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000101000000000101000001000000100000000000
000000000000000000100000000000101111000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000011100000011110000000000100000000
000000000000010000000000001101010000000100000001000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000110000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000110010001000000000010000000000000
000000000000000000000011110000100000000000000000000000
111000000000000000000000010000000001000010000000000000
000000000000000000000010000000001010000000000000000000
010000000000000000000000001000000000000010000000000000
010000000000000000000000001001000000000000000000000000
000000000000001000000111001101100001000000100100000000
000000000000000001000100001111101101000000000000000000
000000000000000000000000000011101111000000000100000000
000000000000000000000000000000111011000001000000000000
000000000000000000000011100111111011000000100100000000
000000000000000000000100000000111101000000000010000000
000000000000000000000000010111111101000100000100000000
000000000000000000000010100000011011000000000000000000
000000000000001001100110110111111001100000000000000000
000000000000000101000010101001011010000000000000000000

.logic_tile 2 9
000000000001001000000000010111101001001100111000100000
000000000000000101000010100000001110110011000000010000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001011110011000000000010
000000100001000101100000000111101000001100111000000000
000001000000000000000011100000101010110011000000000000
000000000000000000000000000011101001001100111000100000
000000000000000000000011100000001100110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001001000000010011101001001100111000000000
000000000000000011000010100000001011110011000000100000
000000000001010000000000000111101000001100111000000000
000001000000000000000000000000001000110011000000000000
000000000000001001000000010011101001001100111000000000
000000000000000011000011000000101110110011000000000000

.logic_tile 3 9
000000000000000111000000011000000001000000000000000000
000000000000000000000011011001001011000010000000000001
111000000000000000000000000101011010000010000100000001
000000000000000000000010110000010000000000000010000001
010000000000000111100000011001000000000011110010000000
010000000000000000100011000011001110000010110001000000
000000100000000000000010000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000101010000000000000000000000000010100010000000
000000000000100001000000001101001100000000100000000000
000001000000010101000000000000000000000010000000000000
000000001010000000100000000000001101000000000000000000
110000000000000001100000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000

.logic_tile 4 9
000001000001110001000111011111101010000100000000100000
000010100000000000000111011101100000000000000000000000
111000000000000000000000000000001110000000100000000000
000000000000000000000010010000001101000000000000000000
110000000000000000000000000111111011101001010000100000
010000000000011101000010001001111011010100100000000000
000010000000010111000011100001100000000000000000100000
000000000000000001000111111001101011000010000000100000
000000000100000111000110100001000000000000000110000000
000000000000000000000010000000000000000001000000100000
000000000000000000000000000111011111001001010010000000
000000000000000000000000000011101010000101010010000000
000000100000101001000010100101100001000000100000000000
000001000001001011100100000000001110000000000000000000
000010100001000011100000001001111010010001110000000001
000000000000100000100010111111101110010010100000000010

.logic_tile 5 9
000000000010000000000000000000001010000100000100000000
000000000001001101000000000000000000000000000000000001
111010000000000000000111110000000000000000000100000000
000001000110100000000010100111000000000010000001000000
000010000000000101100000001111111010101110010000000000
000000000000000101000000001001001010100010010000000000
000000000000001000000000000011100000000000000100000000
000000001010001111000011110000100000000001000000000000
000000100000001000000110000000011010000100000100000000
000001000000000001000000000000010000000000000010000000
000000000000000000000000011001001100000010000000000000
000000000000000000000010001001001101000000000010000000
000000000000000000000000000101100001000001010000000000
000000000010001111000000000101001001000010110000000001
000000000000001111000000000000011110000100000100000000
000000000000000011100000000000000000000000000010000000

.ramb_tile 6 9
000001000001110011100000010011111000000010
000010110001010000100010110000010000000000
111000100000001000000011110111011000000010
000001000100000111000010100000000000000000
110000001110001001100000000111011000000001
010000000000001001100000000011010000000000
000010100100010000000010010001011000000000
000001001010101001000111100001100000000100
000000000010001000000000011101111000000000
000000000110001001000011001001110000100000
000000000001000111100000000011111000100000
000000000010101001100000001111000000000000
000000000000000111100000010101111000000000
000000000000000001100011100101010000000000
110010100000000011100000000101111000000000
110001000000000000000000000101100000000000

.logic_tile 7 9
000011000000001001100000011000000000000000000100000000
000010000000000001100011010011000000000010000000000001
111000000001010000000111101001000000000000100000000000
000010001100100000000100001111101111000000000010100101
000000001100000001100011010000000000000000100110000000
000000000000000000000010000000001011000000000000000000
000000000111110000000000011001001010000001010010000000
000000000000100000000010101101001110000010010010000000
000000001000000000000011100001101101010000000010000000
000000000000000011000000000011111110000000000000000000
000000000001111000000000000101001110010100000001100001
000000000010110011000000000111001011010000100000000000
000000000001010101000000010001000000000000000110000100
000010001100000111100011100000000000000001000000000000
000010000001010001000000011111101100000000000000000100
000000001100100000000011101001001101000001000000000100

.logic_tile 8 9
000000001110100000000000000000000000000000000100000101
000000100001010000000011101001000000000010000000000000
111010100000011111100000000101011000000100000000100000
000000000000001011000011100000110000001001000000000000
000000001110000101100010001001111011000000000000000000
000000000000000000000000000101011001000000100000000000
000000000000001001000000000000000000000000000000000000
000000000010001111100011110000000000000000000000000000
000000000000100111100000000111000000000010000101000000
000000000000000000100010010111100000000000000000000001
000001000000000000000000001011001011000000010001000000
000000101100000000000000000101101110000010110010000000
000010100000000011000000010000000000000000000000000000
000001000000000001000010000000000000000000000000000000
110000000001010000000010000001111110000110000000000000
000000100010000101000000000011011110001011000001000000

.logic_tile 9 9
000000000000010000000110000000011010000010100110000000
000000000000000000000111100101011110000110100000000000
111000000000000000000111101001111011000010110000000000
000000000000001111000010010101111111000011110000000000
000000101010000111100010010111100000000011000100000000
000001001000000111100010001001000000000010000001000000
000011000000111111100110000101101100000110100000000000
000011000000000101100011111001001111001111110000000000
000000001010100001100110011101101100010100000000000000
000000000001000111000011110011011101001000000000000000
000000000000001111100000011111111000000111000000000000
000010000010000011000011010011101010000011000010000000
000001000000100101100110000000001100000010100000000100
000000100000000000100111101111001011010010100000100000
000000000000001001100111111111111100101000000000000000
000000000000000001100010111001011011100000010000000000

.logic_tile 10 9
000000001000010111000011110001001000101101010110000010
000010100000100000000011010111011100001100000000000010
111000000000011101000111001111111000110110100100000000
000000000000100011100110110101001010111001110010000000
110000000000100011100010001001001110100001010100000000
000000000000011001100000001111001011100010110010000100
000000000000001011100110000001111011001101000000000000
000000100001011011100010101011101101001000000010000000
000000001110000001000011110001111100000001010000000000
000000000000001111100011111011011111000010010010000000
000010000000000111000111101011111010101011110100000000
000000000000100011000010001101011000110111110000000101
000000000110000111100011100101111100111111110100000100
000100000001001111100000000101101001111001010010000010
010000000011000001000110100111111101010110100000000000
100000000000100000000100000011111001000001000000000000

.logic_tile 11 9
000000001100001000000000011111111000111111110100000001
000000000000000011000011111111101000111001010000000100
111000001010010111100110010111111101111100000000000000
000000000000000000000011010101001011110100000000000000
110000001110001001100111000101101010000110000000000000
000000000000001111000110100111101111001011000000000000
000000000000010000000111010001011101111110110100000010
000000000001010000000011011111111000111101010000100000
000000000001010001000000010000011000010000000100000101
000000100000000000000010000101001011010110100000000000
000000000000001000000000011011111011101111010110000001
000000000011000011000010010001111001111111010000000000
000010001110000111100111011011011000101111010100000001
000000000000000000000111101011001101111111100000000010
010000001010000111100011110111011000010110100000000000
100000000001000000000110011101111010000010000000000000

.logic_tile 12 9
000000000110000001000000010101100000000010000010000000
000000000001000000000011001011000000000011000000100000
111000000000000000000110010011111011101111000100000000
000000000000000000000111100001011110111111000000000000
000000001010011001000000000101011000000110000010000000
000000000000101101000011110000010000000001000000100000
000000000000000111000011101001001010111110110011000000
000000000000001101100111101101101111110110110001000000
000000100110100001000000011101000000000010000000000000
000001000000000000100010110111101110000011010000100000
000000001010000011100110010111001011000100000000000000
000000100000000011100011010000001100101000010010000000
000000000000000001100000001011011101110111110000100000
000010100000000000000010001011011001110110110000000011
000000000001010011000011100101111110000111000000000000
000010001000000001100000001101010000000010000000000100

.logic_tile 13 9
000000001110101101100111000111000000000000010100100000
000000000000010111100110100001001100000001110000000100
111000000000001111000111000001000001000000010100100000
000000100010001011000010101101001110000010110000000000
110000000000001111100011110101100001000001110100100100
010000000000001111000111010001001100000000010000000000
000010000000001111100111000101001010111110110010000000
000000001110000001000100001001011111111110100001000000
000000000100001111000000011101011110001001000000000000
000000000001001001000011010001010000001010000000000000
000000100000001000000010101111111000111011110010000100
000000100000001011000100001001111000110011110000000000
000000101010000000000000011001111000101111010000000000
000000001010001111000011000101101001111111100001000010
000000000001001000000011101000011010010000000000000000
000000000010101001000110011011011100010110100010000010

.logic_tile 14 9
000000000110000011100000000101100001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000011100000010101001000001100111000000000
000000000000100101000011000000101010110011000010000000
000000000000001001000111000101001001001100111000000000
000000000000001011000011100000101000110011000010000000
000000000000000001100011100101001000001100111010000000
000000000000000001100100000000001110110011000000000000
000000000110000011100000000001001000001100111001000000
000000101111000000000010010000001101110011000000000000
000000000000010000000000000101101001001100111000000000
000000000010000000000000000000001110110011000000000001
000000001000000000000000000011001001001100111000000000
000001000001000001000000000000001001110011000000000000
000000100000011000000111100101101001001100111000000000
000000000110000111000100000000101000110011000000000001

.logic_tile 15 9
000001100000000000000000011111111010010111100000000000
000001000000000000000011101011001100000111010000000000
111001000001000111000111011111001011010111100000000000
000000100110100000100010100111011011001011100000000000
110001001110100001100111000000011110000100000110000010
100010100000000000000010000000010000000000000000000100
000000000000000000000000000011100000000001110000100000
000010101000000001000010001101001111000000110000000010
000000000000001111100000010000000000000010100010000000
000000000010001011100010111001001010000010000010000000
000000000110000000010111100000011110000100000100000100
000001000001000111000010000000000000000000000000000010
000001000000000111000000010001111100000110000010000000
000010000000000000100011001011110000001010000000000000
110000000001000011100011110001111111000110100000000000
000000000000101001100111100011111000001111110000000001

.logic_tile 16 9
000000000010000000000010011111101101010111100001000000
000000000101000000000111100001001010001011100000000000
111000000001001011100000010011000001000011100000000000
000000100000000111100011001101101101000010000000000000
000000000110000101000111100001011000110110110100000000
000000000000000000100111110101101001111001010000000000
000000000001000001000111101011111100101000000000000000
000000000001100001000011111101011011100100000001000000
000000000110010011100000011011100001000001110000000000
000000000000100000000010001101001010000000100000000000
000001000000000111000010001111111100101001000000000000
000010000000000001000011101101001011100000000000000000
000010100110100011100000000111111010010111100000000000
000001100000000000000000000111001011000111010001000000
000000000000001111000000000011011001000100000000000000
000000001000000111000000000000111100101000010000000000

.logic_tile 17 9
000000000000000101100010010011011111010111110110000000
000010000000000000000111110101111011111011110000000000
111000100000001011100110100111101110001111110000000000
000000001000100001100110100001101011000110100001000000
000000000000100111100000010011111111000110100000000000
000000000000011001000011100011001110001111110000000000
000000000000000011000111100001111010000000010000000000
000000000000001101100100000111001111100000010010000000
000000000000010000000011100101111100000110100000000000
000000001010001111000110001011011001001111110000000000
000000000000001111000111101011111000111110110110000000
000000100000000101100000000001011010111110100000000000
000000000000011011100110110000011000000000000000000000
000000000101001111000010001111011001000110100000000000
000000000000000001000111011000011110000000000000000000
000000000000000111000010000101001001000000100000000001

.logic_tile 18 9
000000000001010111100111110101001110110110110100000000
000000001100100101100010001111111101111001010000100000
111000000000000111000111110011111010001000000000000000
000000000000001101100011110101111110101000000000100000
000001001000001111000000000001101000000100000000000000
000010100000001111100010010000110000000000000001000000
000000100000101000000010101011011101010111100000000000
000000000000010111000011111101001000000111010000000000
000000001010001000000010010011111001010000100000000000
000010101110001111000111100000011000000000010000000000
000000100000000011100010010001001001000000000000000001
000001000000001001100010000001011010000010000000000000
000001000011001011000010001101101101010111100000000000
000110001100100011000010001001111111000111010000000000
000000000001000000000011101101001111111011110110000000
000000000000000000000100001101001101110011110000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000111110000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010000100000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000100101101000111001001111101100000000000000000
000000001100011101100111100111101101000000000000000010
111000000001001111000111101011101010110110110100000000
000000100000000111100111111111011001111001010000000001
000001000000000000000111000001000001000000100000000000
000100001111010000000000000000001011000000000001000010
000001000000001011000010100001101101010000000010000000
000000100000001111100000000000001110000000000000000000
000010000000001111000011111101101100111110110100000100
000010000000001011000111011111011001111110100000000000
000000000000011001000010010001001101000010000000000000
000000000000000011000010100111011101000000000000000000
000000000000001000000000011001101101000111110000000000
000000000000000101000010100001001010101111110001000000
000000100000001001100010010000011000000000100000000000
000000000000000101000111010000011111000000000010100000

.logic_tile 21 9
000000001010000000000110000011101010000000000100000000
000000000000000000000100000000000000001000000000100100
111000000000101000000110010001101111111111000000000000
000000000001010001000011101111011111010110000000000001
110000000000001000000110110101101010000000000100000000
010000000010000001000110000000010000001000000001000100
000000001100001000000000000000000001000000000100000000
000000000000000111000000001011001101000000100000000000
000000000000000101100110011000001110000000000100000000
000000000001010101000011000001010000000100000001000000
000000000000000101100110100001101010100000010000000001
000000000000000000100010111001111100000000100000000000
000000000000000000000110110111101101000010000000000000
000000000000000000000010100011111000000000000000000000
110010100010000000000000001000011100000000000100000000
000000000000000000000010001001010000000100000001000010

.logic_tile 22 9
000000000000000011000110110000001110000100000100000000
000000001110000000000011100000010000000000001000000010
111010000000101000000000000101101110111111000000000000
000000000001010111000000001001111010101001000000000000
010010100000000000000000000001000000000000000100000000
010001000001011101000000000000000000000001001001000000
000000000001010111000110000000011000000100000110000000
000000000000000000100000000000000000000000001000000110
000010000000000000000000001001000001000000000010000000
000001001010000000000000001101101100000000010000000000
000000000000001000000000000111011100000000000000100000
000001000000000011000000000101100000000100000000000000
000000001001000000000010100000000000000000000000000000
000000001010100000000111110000000000000000000000000000
110000100000000000000000000101100000000000000100000000
000000001000000000000000000000000000000001001000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001111100000000001000100000100
000000000000000000000000000011000000000000000000000000
000000000001010000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000001000000110010001001000001100110000000000
000000000000000001000010011101100000110011000000010000
111000000000001011100000000001111111011111110001100000
000000000000000001000000000101011100111111110000000000
010000000000001000000011101000011000000000000100100000
010000000000001011000000001101001000000010000000000000
000000000000000000000010000011000000000010000000000000
000000000000000111000011100000100000000000000000000000
000000000000000000000000010001111011000000100100000000
000000000000000000000010000000001011000000000000000000
000000000000000001100000001000011011000100000100000000
000000000000000000000000000001011011000000000000000000
000000000000000000000000000000000001000010000000000000
000000000100000000000000000000001000000000000000100000
000000000000000000000110000000000001000010000000000000
000000000000000000000100000000001100000000000000100000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001001001100000000000000000000000000000000000
000000000000101111100000000000000000000000000000000000
000001000000100000000000001000000000000000000100000000
000010100001000000000000000001000000000010000010100101
000010000000001101000000000000000001000000100100000000
000000001010000111000000000000001000000000000000000001
000000001110000000000111000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000101100001000001110000000100
000000000000000000000000001011001010000001010000000000
000000000000000000000010000011011010000100000101000101
000000000000000000000100001111100000000000000000100011
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000111000011011111000010000000000000
000000000000000000000010000000101010000000000001000001
111010100000000011100000010101001101001111000100000000
000000000000000000000010101001001100001110001010100001
110000001001010101000010110111000001000010000000000000
010000000000000000100011010000101011000001010000000000
000000000011010111000110001101000000000000000000000010
000000001010000001100000001111100000000001000000000000
000100000000001000000110110101100000000000000000000000
000100000000001011000010000000001001000001000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000110110101000000000010000010000001
000000000000000000000011110000100000000000000010000001
110000000000010000000000011001101111000010000000000000
010000000100101001000010100011111000000000000000000000

.logic_tile 5 10
000001000000000001000110000000000000000000000100000100
000000100000000000000000001111000000000010000000000000
111011100001011111100000000101100000000000000100000000
000011000110100111100000000000000000000001000010000000
000010000000000011100110000111011110001000000010000000
000000001000000000000000001101110000000000000001000000
000000000000000111100000010001101100101111000110100000
000000000000000000000010001001011000011111100010100001
000000000000000000000111011101100000000010000000000100
000000000000000000000010110011100000000000000000000100
000000000110001000000000001000000000000000000110000000
000000000000001011000000000001000000000010000010000000
000000100000100000000011000000011110010100100000000000
000000000001000000000010001011001010010110100001000000
000000000001001000000000010000000000000000100100000000
000000000000101101000011010000001101000000000010100000

.ramt_tile 6 10
000100001100001000000011100001011110000000
000100000000001111000100000000100000100000
111000000000001000000000000001011100000000
000000000000000011000000000000000000000000
110000000000101111100010001111111110000000
110000000001011011000100000001100000100000
000010100001011011100011100111111100000000
000001001000000111100000000111100000000000
000000000100000000000000001011111110000001
000000000101000000000000001011100000000000
000010000000011000000011110101011100000000
000001000000000111000111101111100000100000
000000000000101000000111011101111110000000
000000001111011111000011111101000000000000
010000100000001000000010000101011100000000
110000000110000111000110000101000000000000

.logic_tile 7 10
000000000000000101000000001001011010010000000001000000
000000000000000000000000001111001101010010100000000001
111010000000000000000111000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
110101001000000111100110110101011000000000000000000000
110110100000100000000011110000110000001000000001000000
000000000000011000000000000000011101010100100000000000
000001000010100111000000000000001110000000000000000000
000001001100000000000000011001011010000000100000000000
000000100000000000000011101011001011010100100010000000
000000000001000000000000010000000000000000000000000000
000000000010001001000011100000000000000000000000000000
000001001110000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000100001101000000110000000001010000100000100000000
000000000000101111000100000000000000000000000000000000

.logic_tile 8 10
000000000100010000000000000000000000000000000000000000
000010100000100000000010000000000000000000000000000000
111001000000000000000111100111011001000001110000000000
000010000000000000000111100011011100000000010010000000
110000000001010000000000000000011110000100000100100000
010000000000000000000000000000000000000000000000000000
000010000000101000000110100000001000000100000100100010
000001000001011111000000000000010000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000110000000100011110000000000000000000000000000
000000001000000111000011101001111110010000000000000000
000000000011000000100100001001111100010110000010000010
000000000000010101000000001101111101000100000000000000
000000000001100000000000001101011110000000000000000010
000000000000000001000111100000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 9 10
000000000001001001100010110000000000000000000100000000
000000000000001111000111110001000000000010000000000000
111000000100000000000000010000011000000100000100000000
000001000000100111000011010000000000000000000000000001
000000000001011111100011101101011100110000010000000000
000000000000100111100010010011101011010000000000000000
000000001100000000000000000111011000000001000000000000
000000000001000000000000000101110000000000000000000000
000001001010000101100110010000000000000000100100000000
000010100000000000100010000000001001000000000000000000
000000000000100001100000000000000000000010100100000000
000001000000001001000000001001001100000000100000000000
000000000000100111100010000111001100111101110000000000
000000000000000000100010000101111101111100110001000000
000000000000001000000011100111101111000100000000000100
000100100000000111000100000001101110010100100000000000

.logic_tile 10 10
000010001110100011000111001001001011000010100000000000
000001000000011111000000001001111101000011010000000000
111000000000000000000010011111001100000000010001000000
000000000010010101000111001111111010000001110000000100
000001001100001000000010010101101011000010100000000000
000010100000000101000011111101011101000011100000000000
000011000000001000000010100101111000000110000000000000
000011001110000001000110001111100000000010000010000000
000000000000000000000000010000011010000100000100000000
000000000001000000000011110000010000000000000000000010
000000100000000000000000011000000000000000000100000000
000010100010000000000011101001000000000010000000000000
000000000000100000000111110000000000000000000100000000
000000000001000000000110100001000000000010000000000000
000000000001000111000000011011011110010100000000000000
000000001000100000000011001111101000010000100010000000

.logic_tile 11 10
000001001110001111100111010101000001000011100000000001
000000100000000101100010100111001000000010000000000000
111000000001001011100011100000000001000000100010000000
000000000000101011000100001001001001000000000011000001
110000000000101011100011110001111010000100000010000100
000000100111011111000111010000100000000000000010000101
000000000000000011100111110011011111111011110100000000
000000000001011011000011010001111000110011110010000001
000000000110000011100000001001011010101111010110000000
000000000000010000000010000101011000111111100000000100
000000000000000000000011100101101000101011110110000000
000000000000000000000100000011011000111011110010000000
000000000000100011100000000001001011101001000111000010
000000000000010000100000000101011110101110000000000000
010000100000000111100110001101011010000110100000000000
100000001010000000000000001011111001000001010000000000

.logic_tile 12 10
000000000000001111000011010001100001000000010000000000
000000000001000101100110110011101110000001110000000000
111010000001000001100111001101111100101111010000000000
000000001000100000000000000001011000111111100001000000
110000000110100111100010000111101101010111100000000000
110000000001011111100011001101101011000111010000000100
000000000010100001000010101101011010010111100000000000
000000100000000001000110001101011001001011100000000001
000000001010001111100111010101101100010010100000000000
000000100000010011000011001001011000110011110000000000
000000000010000000000000010011001110100000000000000000
000000001010011001000011001101101101110000100000000000
000100001000101001000010010101001111010000000101000010
000000000000000001000011000000001100101001000001000011
000001000000000111000000010011001110101000000000000000
000000000000000000100011101111001011100000010000000000

.logic_tile 13 10
000000000100100000000000010111111110000110100000000000
000000000000011001000011000000101111000000000000000000
111000000000000000000111100001101100010000110000000000
000001000000101001000000000101011110110000110000000000
010000001100001000000011100000011010010000100000000000
110100000000001101000000000001001001010100000000000000
000000100000001001000111111011111011010111100000000000
000000001000011111000110110111111101001011100010000000
000000000000000011100111101111111000010111100000000100
000000001000000001100111111111011100000111010000000000
000010100000001000000010101011100000000001110100100010
000001000001001011000110001101001100000000100010000000
000000000000001001000111111101001100011100000000000000
000001000001010001000010000101011101111100000000000000
000000000001000000000010100111011100010000000100000000
000000000000001111000110000000001111100001010000000010

.logic_tile 14 10
000000000000001000000111000101101000001100111010000000
000000000000001011000100000000001011110011000000010000
000001100001000011100000010001101001001100111000000000
000000001000000000100011000000101101110011000010000000
000000000000000011100011000001101000001100111000000000
000000000000000000100000000000001000110011000010000000
000000000001010001100010010101001000001100111000000000
000001001011100001100011010000001101110011000010000000
000000000000001000000111100001001001001100111001000000
000000001110001111000100000000101010110011000000000000
000000000000000000000111000111101001001100111000000000
000000000110100000000100000000001011110011000010000000
000000000000010000000000000111101001001100111000000000
000000100000100000000010000000001011110011000000000010
000000000001011111100000000011001000001100111000000000
000001000000000111000000000000001111110011000010000000

.logic_tile 15 10
000000000000100011100010011101111010001001010000000000
000010100110010101000011000101101001101001010000000100
111000100001000000000011110011000001000000010001000000
000001000000100101000111001101001110000010110000000000
000000001010101111000111111011101111000110100000000000
000000000000010111000011100011101001001111110001000000
000000100000001111000000010001000000000010000000000000
000000000000001101100011100101000000000011000011000000
000100000110000000000111001011000000000011000110000000
000000000000001001000100001111101011000011010000000000
000000000000010000000010000001100000000000000100100000
000000000010000001000000000000000000000001000000000100
000000000000001000000011100001111110000110100000000001
000000000000001111000000001111111010001111110000000000
000001100001011011100011010011011110100001010000000000
000010000000000001000011111001001000100000000000100000

.logic_tile 16 10
000001000000001111000000000111101110010000000000000000
000000000001000001000000000000111110101001000000000000
111001000000010000000000011011011001010000000000000000
000010100110000101000011100011111010110000000000000000
010000000000001111000010000001001101010100000110000100
110010101001000111000000000000011110100000010000000110
000000000000001111000010100111111100000100000100100100
000000000010000111100011100000101000101000010000000010
000000001000000011110011100111000000000000010110000000
000000000001000000100011110101001000000001110000000000
000000000000001111000000000000011001010000100101000000
000000000100000111000011000001001110010100000000100001
000001001000000011100000001101000000000001010100100010
000010000000001001000010101101001010000001100000000001
000001100001000101100011111101111100010111100000000000
000010000000000001000011001101011100000111010000000000

.logic_tile 17 10
000100000000010111000011100111001100010110000000000000
000010100110001111000111100001101001111111000001000000
111000000000000001000000010011111110000110100000000000
000000000000001101100010110101111001001111110010000000
110000000000001001000011100011111010000110000000100000
110000100000001011000011101101000000001010000000000000
000000000000000000000010011001100000000010100000000000
000000001000001011000110001111001110000010000001000000
000110100000010111000000001000000000000000000100000000
000010100000000001000000000011001100000000100010000000
000000001000101101100000001000011010000000100000000000
000001000000010001000010000111011000010100100000000000
000010101011010000000010011101011000011110100000000000
000100000001101111000011011001101000101110000000000000
110000000001010000000010000101000001000010100000000000
000010100000000001000110010000001011000001000001000000

.logic_tile 18 10
000010000001010111000010011001101101010111100000000000
000001000000100000100011100101101110000111010010000000
111000000001001111000011100001111111010111100000000000
000000000000000011100111111101111101000111010000000000
000000000010000001100011000111111010001111100000000000
000000000000000111000011111001111011101111110001000000
000000000000100011000111111011011110010111100000000000
000000000000001101000111111011001001000111010001000000
000000000110001111000000000000011101000000000000000000
000010100000100111000011100101001110000110100000000000
000000000000100011100011101111001110101111010100000000
000000000001000001100100000111011111111111100000100000
000001000000100111000011101001011010010100000000000000
000010000000010000100110000011001101000100000000000010
000000000000000001000011101001111010111111110110100000
000000000000000001100010010001011010111001010000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000100000000000000000000000000000
000001000000010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000100110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 10
000000000110001111000110000000000001000000100100000000
000000000000000001100010010000001100000000001001000000
111000001101000111000011100000011100000100000100100000
000001000000000000100111110000010000000000001001000000
110001000000100000000111001101001000010000000000000000
110010000000010000000011111001111100110000000001000000
000000000100000000000011001111111011010111110000000000
000001000000000000000011100001111101011011110000000000
000001000000000000000000001011101010100010110000000000
000010001100001111000000001111011000010110110000000001
000000000000000111100111010111111110010000000000000000
000000001000000111100111110000101011000000000001000000
000010100110000000000111100001000000000000000100000000
000001000000000000000000000000000000000001001000000001
110000000000000111100110101001001011000010000000000000
000000000000000000000000001101111001000000000000000000

.logic_tile 21 10
000000100111010000000110001011001111001001010000000000
000000000001100000000011110101001110000000000001000000
111000000000001000000000011101101100010111100000000000
000000000000000001000011100111101111000111010000000000
110000000000001000000000011000000001000000000000000000
010000000000001111000011100001001001000000100001000000
000000000001100001100111100000011110000100000100000000
000000000000000000000100000000000000000000001000000000
000010000000001001100000000000000001000000100100000000
000001000110000101000011100000001100000000001000100010
000000000000000011100000011011111000000110100000000000
000000000000001001000011000011111001001111110000000000
000000000000000000000000001101001110010000100000000000
000000001010000101000010011111101001000000100000000010
110000000000000111000011100000000000000000100100000000
000000000000001001100100000000001010000000001000000000

.logic_tile 22 10
000000000000000000000110100101001000000000000100000000
000100000110001011000011000000010000001000000000000000
111000000001101000000110111001111110000010000010000000
000000000000000001000010000011111111000000000000000000
110000000000001000000011001111101101001000000000000000
110000001100000001000100000001111110010100000001000000
001000000000000000000000011001011100010111100000000000
000000000001000000000010001101011100001011100000000000
000010100000000111000110000111011100011111110000000000
000000000000000000000000001001011011001111010000000000
000000100000000001100110101000000001000000000110000000
000001000000000000000011110011001001000000100000000000
000000000000000000000010010011111010000000000100000000
000000000000001001000011010000110000001000000000000000
110000000001010001000110011000000001000000100000100000
000000000000000000100111011011001011000000000000000010

.logic_tile 23 10
000010100000000001000000001001000001000001000010000000
000000000100000000100000001111001100000010100000000000
111000000000000011000000001000000000000000000000000000
000000000000000000000000000011001000000000100001000000
110000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000010100000000111000000000000001100000100000100000000
000000000000000000100000000000000000000000001000000000
000000000000001001000000001000000001000000100000100000
000000001000000001100000000011001010000000000001000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000111000000000001000000100100000000
000000000000000000000100000000001000000000001000000000

.logic_tile 24 10
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
010000000000001000000010000011001010101000010100000000
110010000000001011000000001111001101110100110000100100
000000000000000000000000000000000000000000000000000000
000000000100000000000010010000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111101101111110001101000000000000
000000000000000000000000001001110000001111000001000000
110010000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 4 11
000101000100000000000111010000001010000100000100000000
000000000000000000000111000000000000000000000000000000
111000000001010000000000000011101011010111100000000000
000000000000000000000000001001001100110111110000000000
000010100000001101000000000101100001000001110010000000
000001000001000001000000001011101101000000010010000100
000000000001110011100010011111111100000010000000000000
000000000001110000100011010111011010000000000000000000
000001001111010000000010100011001110000000000010000000
000010100000000000000010101111110000000010000011000001
000000000000000111000000010011000000000000100010000000
000000000000000111000010110000101010000000000010000000
000000000000000000000110010000001110010100000010000000
000000000000000000000011011011011001010000100001000100
010000000000100111100000001011111010000010000000000000
110000000001000101100000000011010000000011000000000000

.logic_tile 5 11
000001001010100000000010100001101110000000100000000001
000000000011000000000110111101011110010100100000000000
111000000000100111100011101001101101000000100000000001
000000000000010000100110110001111111101000010000000100
000001000000000001000010010101011000000001010010000000
000000100001010000000110111111101101000010010000000000
000000000000000111000110000101001001000000100000000000
000000000000001101000000000000011001101000010000000001
000001000010000000000000000101100000000001010010000000
000000100000000001000010110011001001000001100000000000
000000000000100000000010101101101101001001000000000000
000000000001010000000010011011111000001010000010000000
000010100000000101000110101001000000000001010000000000
000000000000000000000010111111101001000001100001000000
010000100001100000000010000000011100000100000100000000
110001000000100000000010100000010000000000000010000000

.ramb_tile 6 11
000010000000011000000110110011001100000000
000000010000001111000011000000100000100000
111000000000001000000000000101001110000000
000000001110000101000000000000000000100000
010001000001000001000000000111001100000000
010010000000100000100010011011000000010000
000010100000000001000010011101101110000000
000001001000000001100010100111000000000000
000000000000000111000010011101001100010000
000001000000000000000111100001100000000000
000000100000000000000000000011101110100000
000001000010000001000000001001000000000000
000000000000110111000000000101101100000000
000000000000001001000000000001000000000000
110000001000000111000000001101101110000000
110001000000001111100000001101100000000000

.logic_tile 7 11
000000000000001000000000011101011110001101000010000000
000000000000000111000011010011011001000100000000000001
111000100001000000000110110111111001010110100100000000
000001001010001001000011100000101010000000010000100000
110000000000000000000000001011011010000100000000000000
000010100000000111000010001001011100101000010000000000
000010000001000000000000010111101100111001110100000001
000000001100000111000010101101011110111001010010000001
000000001110000001000011101101011100001101000001000000
000000000000001111000111111011011001000100000000000000
000010000001000101000110010111011001000001010000000001
000000101110100001100111101011111110000001100010000000
000000000000000000000010100111011001001101000000000001
000000000001010011000111100011111001001000000000000000
000010000001001011100110111001011001000001010000000000
000001000000100111100110010011011110000010010001000001

.logic_tile 8 11
000010000000001111000011101001011100001001000000000000
000001000001010111000000000001101000000101000001100000
111000000001001111100010101101111100001001000100000000
000000000010001001000100000001000000001010000001000000
110001000111010000000000000001011011010000000100100000
110000000000011101000000000000011100101001000000000000
000000000000000111000010011001001101010100000000000001
000000000000000000000111010011001101010000100000000000
000010001000000000000000000000000001000000100100000100
000000100001001111000010110000001010000000000000100000
000000000000000111100010000101101100000100000000000000
000000001110100101000100000000110000001001000010000000
000001000000100000000010000000011000000100000100000010
000010100001000000000000000000010000000000000000000010
000000000000010000000000000011100001000000010110000000
000000000110000000000000000101001001000010110000000000

.logic_tile 9 11
000000000000100101000000010000011010000100000100000000
000010000001000101100011110000010000000000000001000000
111000000000000111100111110000000000000000100101000000
000000000100001111100011110000001101000000000000000000
000000000000001111100111110101011000111000000000100000
000001000000000001100011111011111100010000000000000000
000100100000011000000000000111011001000001000000000000
000100000000101101000011110001101111000110000000000000
000000001110001001000111010001111100010100000000000100
000000000000001111000010110101011000010000100000000000
000000100000100011100111101111111000000000010010000000
000000000001010000100000000011111010000001110010000000
000000000000000000000011100001111010101000010000000000
000000000000000000000000001101101001001000000000000000
000000000001100000000010010000000000000000100100000010
000001000000010000000110000000001100000000000000000100

.logic_tile 10 11
000001000000000001100011100101111001000100000000000000
000000100000010000000100000011101100101000010000000000
111010100000010011100000010111011110101000100000000000
000000000000000000100010001111111110010100100000000000
110000001100000000000010011000000000000000000100000001
010000100000000011000110010111000000000010000001000010
000100000000011101000110100011101101000000010000000000
000100000010000111000110100101001101000010110000000000
000000000000001000000000011001011111010100000000000000
000000000000000111000011100011111010010000100000000001
000010101000000111000010010101011010010111100000000000
000000001110101111000011111101111000001011100000000000
000000000000000000000011101000011100000100000000000000
000000000001001111000110101011000000000000000000000000
110000000000010111000111011111011001101000000000000000
000010100000000111100111100111111010010100100000000000

.logic_tile 11 11
000000000000100101100000010000011010010000000100000000
000000000111010000100011000101011101010110000001000000
111001000000001000000011100111011101011100000000000000
000010100000101111000111111101101110110100000000000000
010100000000000101000110011111011111100001010000000000
010000000000000000100011010001011010100000010000000000
000000001000000001100000010111101101010010100000000000
000000000000000000000010000000001001000001000000000010
000000001000001001100000000001011100000110000000000000
000010000000000101000010000111010000000010000000000000
000000000000001001000010000001100000000000000000000000
000000001110000001000110001111100000000010000000000000
000001000000000101100010000000011100000000100000000000
000000000000001001100010000011001110010100100000000000
000000000001000011000000010011101010000110000010000000
000010101000000001000011100000111100001001010000100000

.logic_tile 12 11
000000000000001011100111111011101010111110110100000000
000000000000000011100111101111111000110110110000000000
111000001000010000000110000011001011000110100000000000
000000100000000000000000000001111001001111110000000000
000000000000101000000010000011011010011100000000000000
000000000001001011000111111001011111111100000000000000
000010000000000000000000010011011101101000000000000000
000000000000000000000010000101001110101000010000000000
000000000101000001100110010001000000000000100000000000
000000100000100111100010010000101110000000000000000000
000000000000001000000111000000000000000000100000000000
000000000000000001000000001001001110000000000000000000
000011001010001101000010010011001110000110000000000000
000011100000001011100011011011110000000010000000000000
000010100000010000000111100000001000010000000010000100
000000000010000001000100000000011100000000000010000001

.logic_tile 13 11
000000000000110000000111011111111101101000010000000000
000000000001110000000111000001011111000000010001000000
000000101110001111100110010101011011001001000000000000
000000001110001101100011110111001010001001010001000000
000000000000000101000110100001100001000010100000000000
000000000100000000000100000000001100000001000001000000
000110001000010011100000000000001111010010100000000000
000000100001001101100010100011011101000010000000000010
000000000000000011100000001101101110001001000010000000
000010100001010011100000000101101100001001010000000000
000000000000001001000011111001011001101011110000000000
000000000000001101000110111001111100110111110001000001
000000001100100000000011100000000001000010100010000000
000000000000010001000000001101001101000010000010000000
000000000000000000000010000111111001101001000000000000
000000000001010001000000001001101101010000000000000000

.logic_tile 14 11
000010000000000000000000000111001000001100111000000000
000001000000000000000011100000101110110011000010010000
000000100000000000000000000001101001001100111000000000
000001001010001111000000000000001111110011000010000000
000000001001111011100000000011101000001100111001000000
000010000100111011100010010000101100110011000000000000
000000000001010000000000000111101000001100111000100000
000000000000100000000000000000001100110011000000000000
000000001010000111000010000111101001001100111000000000
000000000000000011000000000000001101110011000001000000
000000000000000000000111100111001000001100111000000000
000000001110000000000010010000101010110011000010000000
000001000001000111100011110101001000001100111010000000
000000000000000000000110110000101001110011000000000000
000001000001001111000000000101001000001100111000000001
000000100000001101100011000000001101110011000000000000

.logic_tile 15 11
000001000001011000000010000111001100010000110000000000
000010000000111011000011101001111011110000110000000100
111000001000001001000000001000011111010100000100000100
000000000000000001100000000101011101010000100000000000
110000000001101001000010011000011011000000100100000100
010010100000101011000011100101001110010100100000000000
000000100000000001100000000001001011010111100000000000
000000000000000001000000001001001100001011100000000000
000011100000100001000111110111101011101000010000000000
000011100000010111000111100011111101000000010000000000
000010000001000001000110100011111101010000100000000000
000000000000000001000010000000011100101000000000000000
000000000110000001000110000111101101111110110000000000
000000000000000000000011101111001000111001110010000000
000000000000000011000011101111001010010111100000000000
000000000000000001100010000001001010000111010001000000

.logic_tile 16 11
000011101100001001000011001011011010001011100001000000
000010100000101101000110010101011010101011010000000000
111001000000101101000010101101100000000010000000000000
000010100000011011100011100111101111000011010000000001
010000100000000011100010010111011101000110100000000000
010010100000000000000010000000011011000000010000000010
000010100000010111000111100000000000000000100111000000
000010000000000111100111100000001001000000001001000000
000000000110000001100000010001011100010111100000000000
000010100000000000000010110101001101001011100000000000
000000000000001001000010000001011001111111010000000001
000000000001000001000000001101011001101111010001000000
000000000000001000000000010001111011101111010000000000
000000000000000111000010101101001100111111010010000000
110000000000001011000000000111111000001001000000000000
000000001000000011000000000111000000000101000000000000

.logic_tile 17 11
000000000000100000000000001101111101101111010100000000
000000000000011111000000001001011111111111100000000000
111000000000001111100000000000011000000110000000100000
000000000000101011000010011011001010000010100000000000
000000001010101111100111101011111010111110110100000000
000000000001011101000000000101001000111001110000000000
000000001010000101100010001000001010010000000000000000
000000000000011001100011100001011111010110000000000000
000000100000000000000011101111011110101000000000000000
000001000000000000000111110111011010011100000000000000
000000000000000111100111100011000001000000100000000000
000000000000001001000110010000101011000000000000000000
000010100100001000000000000011000001000011100000000000
000010000000000011000010001101101100000001000000000100
000000000001000001100011110011111010101000010000000000
000000000000000000000111011111111101000100000000100000

.logic_tile 18 11
000000001010001011100010010001001011001011100000000000
000001000000001011000111101011001011010111100001000000
111000100000000000000111101111011010000110000000000000
000000001110001011000100000011000000000010000001000000
010010000001001000000011100011011100010110100100000000
110001000000001111000000000000011001100000000000000010
000000000000001111000110001001000001000001000001000000
000000001010000111000000000111001001000000000000000000
000000000000000111000000010111001111010111100000000000
000000001000001001000010010011101110001011100000000000
000000000000100001000010001011001110000110100000000001
000000100010010000100010011111011111001111110000000000
000000000110011001000111111111001001000110100000000000
000000100110001111100111010001111101001111110001000000
000010100000100111100010001000011110000000000000000000
000001000001001111100010010101010000000010000010000000

.ramb_tile 19 11
000000000000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000001000100000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000010100000000001100000000111001101000010000000000000
000000001010001101000010011011001100000000000000000000
111000100000100101000010111001011101000010000000000000
000000001000010000100010000001011111000000000000000000
010000000001011011100111011000011010000000000100000000
110000000000000001000011111101000000000100000011000100
000000001110000111000011110001001100100000000000100000
000000000001011111000111110101101111000000000000000000
000000000000001101000000001001011001100000000000000000
000000100000000111000010100111011010000000000000000000
000000000000000001000111000101011111000110000000000000
000000000100000001000010101101011100001000000000000000
000010100000000111100010010101100000000000100000000000
000001000100100101000110100000101110000000000000000000
110000000000101001100111111001101111111000000010000000
000000000000011111000111100111111101101000000000000000

.logic_tile 21 11
000000000000001011100010100001001111111111110101000000
000000000000001011000110111011001001111001010000000010
111001000000001101000111100001011100110000000000000000
000100000000100111100110011111011001010000000000000000
000000100001100001100010001101111001000010000000000000
000000000000011001000011110011101000000000000000000000
000100100000001111100011111111001011100000000000100000
000000000000000101100111100101001101000000000000000000
000000000110001111100010011111111111111110110100000000
000100000000000111100111001001011000111110100001000000
000000000000101111000110010001011000101111010100000000
000000000100001011100011110101111101111111100001000000
000000001010000111100000001101011101010100000000000010
000000000000000101000011110101101011000100000000000000
000000000000100000000000001011001010001100000000000000
000000000000000111000010001001011100001000000000000000

.logic_tile 22 11
000000000000001001000000001001000000000000000000000000
000000000000000001000000001011000000000010000011100111
111000000000001000000111011011001111010111100000000000
000100100000000011000010001111001101001011100000000000
110000000110000001100000001011101110000000000001000000
010000000000001101000000000001010000000100000000000000
000101100110000000000000001001001010000100000001000000
000010000000001111000000000101001110001100000000000000
000000000000000000000110110000011001010000000000000000
000000000000001001000011010000011001000000000010000000
000000000000001111100111100000000001000000000000000000
000000000001000101100111111011001111000000100000000000
000000000000001101100000011111101010000010000000000000
000000001100000101000010100011001110000000000000000000
110000000000100000000000010000000001000000100100000000
000000000000001111000011000000001010000000001000000000

.logic_tile 23 11
000000000000000000000010111001100000000001000000000000
000000000000000000000110001111100000000000000000000000
111000000000000000000110101101000000000001000100000000
000000000000000101000010111001000000000000000000000000
010000100000000001100010000000001100010000000100000000
110001000000000000000000000000011001000000000001000010
000000001101000000000000000111011000000000000100000000
000000000000000000000000000000100000001000000001000000
000000000000000000000010000000011111010000000110000000
000000000000000000000100000000001001000000000000000000
000010000010110000000000000111100000000000000010000000
000000000001010000000000000000101001000000010000000000
000000000000000000000110000000011000000000000000000000
000000000000000000000000000101010000000010000011000000
110000000000001000000010000001101110000100000000000000
000000000000000001000000000000010000000000000001000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000100000000000011011011100000000000000000000
000000000001010000000011110111110000000100000000000000
111000000000001111000000000000001101000100000000000000
000000000000001011000000000111011110000000000000000000
000000000000100001100000010001101101000010100000000000
000000000001000000000010001111011000000011100000000000
000000000001010000000000000000001000000100000000000000
000000000000100111000000000111010000000000000000000000
000000001110001000000110000000011110000100000111000000
000000000000000111000010000000010000000000000010000001
000010000000000001000110000101001111000000000010000000
000000001010001111000000000000011100000001000000000000
000001000000000000000011101101000000000000010000000000
000000100000000111000000000011101010000001010010000000
010000000000000001100000001011000000000000000000000101
000000000000001001000010000101000000000010000010000101

.logic_tile 4 12
000000100000000001000110010101101000100010000000000000
000000000000000111000111101101011000000100010000000000
111000000000011011100111010101011000000010000000000000
000000000000000111000010010000010000001000000000000000
000000000000101001000111000000000000000000000100000000
000000000001000001000110101011000000000010000010000101
000000000001011101000111100011011010110011000000000000
000000000000001001000110101101001000000000000000000000
000000000000001111000000011011011001010100000000000000
000000000000000011100011011101001111110100000000100000
000000000000001000000110001001011100000111000000000100
000000000100000101000000000111100000000010000000000000
000001000000100001100110000101011100011111110000000000
000000100001010000000000000111011111111111110010000000
010000000000010000000111101000000001000010000000000000
010000000110000111000000001101001001000000100000000000

.logic_tile 5 12
000000000000010111100111010101111001000000100000000000
000000000000001011000111001001011111000000000000000010
111000000000000000000011100111100000000000000000000000
000000000110000101000110110000001010000000010010000000
000001100000001000000110011001000001000000000000100000
000010100000011111000011111011101011000000010000000000
000000100011000101000111101000000000000000000100000000
000001001100001101000010101101000000000010000000000000
000000000000000000000011100000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000100000000000000101011010000010000000000000
000000000101010000000011101011100000000111000000000000
000000000000000000000000000001000000000000000100000000
000000000000001111000000000000000000000001000010000000
000000000000010111000110000001011000001001010100000011
000000000000100000000100001101011110001111110001100000

.ramt_tile 6 12
000001000000000000000111100101001100000000
000010100000000000000100000000000000001000
111000000000011111000000000001101110000000
000000000000100111000000000000000000000000
110000000001010111000010000011101100000000
010000100000100111000000000101100000100000
000010001110011000000111101101101110000000
000000000000101111000100001111100000000000
000001000110000011100000010001011110000000
000010100000001001100011110011100000010000
000000000100011000000011000101001110000000
000000000100000011000000000111100000000000
000000001110001011100111001101101100000000
000000000000001111100000001111000000000000
110110000000011011100111101111011100000000
110101000000100011100010010001100000000000

.logic_tile 7 12
000001000000001000000011100000000001000010000000000000
000000100000001011000011100001001100000000000000000000
000010100000010000000010001111101000000010000000000000
000010100010000000000100001001111010001011000010000000
000000000000000000000000000111001000001100000010000000
000000000000000001000000001001011101001000000000000001
000000000001000101000110001101111010001111000000000000
000000000000100000100000001011010000001110000011000000
000000001100000001000010100111001000110000000011000001
000000000000000000100011101001011101110100000010000001
000000000001000000000010011000000000000000000001000000
000000001010100001000011011001001110000000100001100001
000000000000001000000000000111001101000000000010100000
000000100000000001000000001001011101000000010000000000
000000001010110000000011100000001000010010100000000000
000000000000000000000000000011011110000000000000000100

.logic_tile 8 12
000000000000100000000010110111011000110000010111000000
000010101100010001000111011001111110110001110001000000
111000000000101000000011101101001011000110000000000100
000000000001011111000011010101011100000001000000000000
110100100000000001000010010111111011010000100000000001
110100001000000000100111010001111010010100000000000000
000000000000000111100011100101111100101101010110000001
000000001000000001000010110011111011010100100000000001
000011100000000001100010001011101001000010100000000000
000011000000101111100000000001111001000011100000000000
000000000000000001100111101001111000000000000000000000
000000000100001001000010011011100000000010000001000000
000000000001010111000011111101011001110000010100000000
000000000000010000100110011111111100110010110010000100
000000000011010000000111001001001100110100010101000010
000001000110100000000111101001101101110000110010000001

.logic_tile 9 12
000000000001000000000110000000011011000100000011000001
000000000000000000000000000000011101000000000010000000
111000001000001111100111011011011001010111100000000000
000000000000000111000111110101001101000111010000000000
010000101110010000000111111101101010010100000110000000
110001000001100000000110001011111101110100010000000010
000000000000001001000000010001111101000000010100000000
000000000000001011100011111001111100010110110000000010
000101000000001000000010010001101110000010000000000000
000110000011011011000011010000110000000000000001100000
000110000001010111000110011111001110000000010000000000
000110000000100000000011000001011101000001110000000000
000000000000000111100011111111111010000000000010000000
000000000000000000100011110101100000001000000000000100
110001000110000000000011100000011110001100110000000000
000000000001000000000111100000010000110011000000000000

.logic_tile 10 12
000010100000000111100010100011011110101001010100000001
000001000000000101100010010001111001101010010011100000
111000000100101000000000001111111000111000000100000001
000000000000010011000011101111011100111101000011100001
010010000000001011100111000011111111101001110110000011
110001001111011111100000001001111000101000010010000100
000010000000000101100111000111011111101101010110000011
000001000000000000000100000011111111101000010010000100
000000000000000001000011000111011111101001110100000001
000000000000000000100000001001011010101000010010000000
000010100000000000000010000001001011111000000100000000
000001000000100000000000000001101111111110000010000001
000000000000000011100011110001011111110000010110000001
000000000000000001000011001001111011110001110000000001
000110000000000111000010000111000000000001000001000001
000001000001010000000110011111001010000001010010100000

.logic_tile 11 12
000001001000001000000110101011001100001000000000000000
000010100000000001000110101111100000000000000000000000
111010000001001001100110001101011011101111010110000011
000000000000100111000000000101011001001111010001000000
110100001010001001100110010101011000101011110110100101
110100100000001111000011101101001100010011110001100011
000000000000010000000110110000001100001100110000000000
000001000000101111000010000000011011110011000000000000
000001001010100001000010010001011110000110000000000000
000010100000011111000010000000110000000001000000000101
000000000000000001000111000011111111011100000000000000
000001000000000000000111111111101010101000000000000000
000100000110100000000110110011111100000110000000000000
000100000001010000000110001001101000000001000000000000
000010000000000001100111100011011001010000110000000000
000001000010100000100010000101001011000000110000000000

.logic_tile 12 12
000001000110000101100011001000011101000010100110000000
000010000111000000000011001111011101010010100000100011
111000000000000011100011011011101011010100000000000000
000000001000000111100011011101101001001000000000000000
110000001000001101000111100000011111000000100000000000
010000000001000001000010100000011001000000000000000000
000000000001010101000011010111111010010000100000000000
000000000000100000000010001011111011100000110010000000
000000000000000000000110111001111100000010000001000000
000000001000000000000011010001000000000011000000000000
000100000000000001100110010111111010101000000000000000
000100000000000000000010100111001000101000010000000000
000001000000000001100000010111001111100000010000000000
000010100110000111000010001101101110100000110000000000
000000000000000011100011100001001110001100000000000000
000000000010000000000010011001101010101100000000000000

.logic_tile 13 12
000010000110001000000111000111000001000000001000000000
000001100000000101000111110000101100000000000000000000
000010100010000101100000000001001000001100111000000000
000001000001000000100011100000101001110011000000000000
000000000000000001000000010101001000001100111000000000
000000100001000000100011010000101101110011000001000000
000000100001000000000011100111101001001100111000000000
000000000010001111000011110000001111110011000000000000
000000000100000000000000010101101000001100111000000000
000000000001000000000011110000001010110011000000000000
000000100101001000000000000001101000001100111010000000
000001000000001111000000000000101110110011000000000000
000000101100100000000000010001101000001100111000000000
000000000000011001000011100000001000110011000000000000
000000000000000001000000010101101001001100111000000000
000001001110000000000010100000101011110011000010000000

.logic_tile 14 12
000000000111000101100111000111101000001100111000000000
000000000001100001000000000000001110110011000000110000
111010100000001111000000010001001000001100111000000000
000001000010001101100010000000001101110011000001000000
010000001010011001000011100111001001001100111010000000
110000000001101011000000000000101100110011000000000000
000010100000000111100011010011001001001100111000000001
000001100110100000000011100000001100110011000000000000
000000000110000000000111100101001000001100111001000000
000000100001011001000100000000001010110011000000000000
000000000000001111100000010011101000001100110000000000
000000000010001011000011111001100000110011000010000000
000000000000000001000000001101111111100011110100000100
000000000000000000000011001001111011010111110000100010
000000000000000000000000000001111011000001000000000000
000001001011000011000011110001001000101001010000000000

.logic_tile 15 12
000000001010001001000000001011100001000000010000000000
000000000001001011000000001101101111000000000010000000
111000000000000001100110110000011110010000000000000000
000000001000000000000010001111001000000100000000000000
110000100000001011000000010011001010110110100110100000
010000000000001111100010000101111111111110100010000001
000000000000000111000010010000011011000110100010000100
000101001000101011100011010000001100000000000000000000
000001001000000000000011101101101010010000100000000000
000010000001000000000010011011001000100000110000000000
000000000000000101100111111101001111101111000110000011
000000001010000000100011100001011001011111100011000001
000000000000101000000111111111011110101011110110000000
000000000001010111000011101001011010000111110000000101
000000000000001001000111011101001111101111000110000000
000010000000000001000011011101011110011111100001100000

.logic_tile 16 12
000000000001011101100011000111101001010111100000000000
000000100000001011000000001111011111001011100000000001
111000000000001000000111010011111010000001000000000000
000000001000001111000111101101011000000110000000100000
110001100000101111100000001101111010100000000000000000
010010000010011011000011110001101010110000100010000000
000000000000000111000110011001101100100000000000000000
000100001000000001100011111101101010110000010000000010
000000001110001000000000001001100000000001000010000000
000010100000001011000010100101100000000000000010000110
000000000001001000000000001001101010100000000000000000
000000000000100001000000001101101110111000000000000000
000000000000001000000111001101111010100000010000000010
000000100000001011000100000001011000100000100000000000
110000000000001000000111000000000001000000100100000000
000000000010000011000010010000001111000000001000000001

.logic_tile 17 12
000100101001000000000010101111011010000001000000000000
000010101111110001000010001111111100010110100000000000
111000000001001000000111000011101010001001000101000010
000001000000001111000100001001010000000101000000100011
110000000000000101000011010011011100001000000100000001
110000000111000101000111111101000000001101000000000000
000000000000001011100010010011111010000110000000000000
000001000010000111000111000000100000000001000001000000
000010100001011001000111101101001100000110000000000010
000011000000101111100000001101010000001010000010000000
000000000000000001100000010111000000000000010000000000
000001000010000111000010001101001010000001110000000000
000000000000000101100111001101111110010110110000000000
000000001000001111100111110001001010010001110000000000
000000100000001000000110000001001001000110100000000000
000100000000000011000000000111011001000000000000000000

.logic_tile 18 12
000010000001000111000010000101101110000000000000000000
000001100001100000100110110000000000001000000000000000
111000000000000111000111000111111111000000000000000100
000000000000100111100110110101011000001001010000000000
000000001000001111000110110011111011111110110100100000
000010100000000001000111101101011011110110110000000000
000000100001001111000010010001011101111111110100000000
000000001000001111100111011001101000110110100001000000
000000000000000111100000000001011101000010110000100000
000000100000000001000000000111011001000011110000000000
000000000000000001100110000101111001010000100000000000
000001000000000001000011111101001111000000010000000000
000000000000101111000111001001101110111110110100000000
000010100000010111000010001011111010111110100001000000
000000100000001101000010000011001111101000000000000000
000000000010001011100010110011011110010000100000000000

.ramt_tile 19 12
000000000001010000000000000000000000000000
000000001101110000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000010000001010101000000010001011100000100000000000000
000001000000000000100011010000000000000000000000100000
111000001000000011100000000001111010000000000000000000
000000000001011111100000000000010000001000000001000000
110000001010000001000010100101001101000110100010000000
110001000001000000100110111001101100101001010000000000
000000000000000000000111101111101100010111100000000000
000000000000000000000100000111101101001011100010000000
000010100000001101100111011111000000000000000000000000
000000001010001111000011001101000000000001000010000010
000000000000001101100000000101001010000000000000000000
000000000000001011000000000000010000000001000001000000
000010100000001000000111100000000000000000000100000000
000001001110000101000100001011000000000010001001100000
110000000010101000000011101000000000000000000100100000
000000000000010111000000000001000000000010001000100000

.logic_tile 21 12
000001101011011111100010110000000000000000000101000000
000000000000100001000111101001001000000000100000000000
111000000001001001100000000000001010010000000100000000
000000001000100001000011100000001111000000000000000100
110010000000011001100000001101100000000001000100000000
010000000000101111000010010011000000000000000001000000
000000000001001000000010101011101010110011110000000000
000000000000001011000100000101001111010010100000000000
000010100001011101000000001111001011011111110000000000
000001000000100101100011101001001011001011110000000000
000000000000001000000000001000000000000000000100000000
000000000010000111000000000001001100000000100000100000
000000000000000001000000000000001000000000100000000000
000000000000000001000010110000011100000000000010000000
110000000110000000000000000111011000010000000000000000
000000000000000000000000001101001000110000000010000000

.logic_tile 22 12
000000000000000000000011100011001110000000000100000000
000000000000000101000000000000100000001000000000000000
111000000000000001100000001000000001000000100010000000
000000000000100000000010011011001000000000000000000000
110000000000000000000110001001001111000110100010000000
110000000000001011000011100111111111001111110000000000
000000000001101101000010000011111110000000000000000000
000000001000000111000000000000110000001000000000000000
000000000000000000000010101011111110010100000000000000
000000000000000000000100000011011000000100000000000001
000000000001001101100010101000000001000000000100000000
000001000000000011000110010001001101000000100000100000
000000000000001000000010001001011011000110100000000000
000000000000000001000110001101101001001111110000000000
110000000000000001100010010101011010000010100000000000
000001000000100000000010001101101010000010000000000010

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000001011000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000101011100000000101100000000000000100100000
000000000001010001100000000000000000000001001000000000
000000000000000111100000000111000000000000000100000000
000000000000000111100000000000000000000001001000100000
000000000000000000000000000000000001000000000000000000
000000000010000000000000000011001010000000100000000000
000000000000000000000010000000000001000000100100000000
000000000000001111000000000000001111000000001000000010
110000001010000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000001011100010111011101010001011000000000000
000000000000001011000010000011101010001111000000000000
111000000000000000000010100011000001000000010000000000
000000000000000000000000000001001001000000110000000000
000001000000000001100000010001011001010000100110000000
000010100000000101000011010000111110101000010000000000
000000000000000000000000001011100000000001010100000000
000000000000000000000010001011101010000001110010000010
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001010000000010010001001001001000000000000000
000000000000100111000110001101011011001100000000000000
000000001110000000000110000101101010010000000000000000
000000000000100000000000000001111111010000100000000000
000000000001010001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000001000000101000000110000101111000111110000000000000
000000100001010001000010010111111111111111000000000000
111000100000001001100011100000000001000000100100000100
000001000000000011000100000000001010000000000000000000
000000000000001000000011101111000000000011010110000001
000000000000000101000110000111001000000011000000100001
000000000001011000000000010111001010000010100000000000
000000001100001011000011100000011100001001000000000000
000000100000001001100000000101001011010110110111000000
000000000000001011000010001001011100010110100011000110
000000100000001000000000000000011000000100000100000000
000001000000000001000000000000000000000000000000100000
000000000000001011100010010001001110001010000100000100
000000000000001001100010000011110000000110000000000000
000000000001010111000000001011001110000110000000000000
000000001110000000000000000001100000001010000000000000

.logic_tile 5 13
000000001010001001100011110001101010010110000100000000
000000000000001111000110100000001001100000000010100000
111010000000000101000010100101001101111101010101000100
000001000000000000000110110001011011111111010010000001
000000000000001101000000000111100000000000000110000000
000000000000000111100010000000100000000001000000000000
000000100000011000000111100111001001000010000010000000
000001000100000101000011111001111010000000000000000000
000000000000000000000111010011011010000100000000000000
000000000000000000000111010001100000000110000000000000
000000000000000000000010000000000001000000100100000000
000000000000000000000000000000001101000000000000000100
000001000000000000000011100101001001000010000000000000
000000000000000000000100001001111011000000000000000000
000000000000000000000110001111111001101011110101000010
000000000110000000000010011001111011011111110001100001

.ramb_tile 6 13
000000000000000011100000000011011010010000
000010010000000111100000000000000000000000
111000000000001000000111000101001010100000
000000000000001111000000000000100000000000
110001000000001111000011110101011010000000
010000000001010011000011110001100000100000
000000000001010000000000000011001010000000
000000000110000111000000000101000000100000
000010100000001001000000011011111010000000
000000000001011011100011000111100000000000
000000001010000000000111001111001010100000
000000000000000001000100001001000000000000
000000000000010011100000001001011010000000
000000000000100000000000000011000000000000
010010100110010111000010001111101010000000
010000000000100000000010001111100000000001

.logic_tile 7 13
000000000000001000000010100000000000001100110000000000
000001000000001111000000000011001110110011000001000000
111000000000001000000011110101111001000100000000000001
000000000000010101000110100011011100101000010010000000
110010100000000001000000001011011101010000000010000001
010001000000010000000000001111001100010010100000000000
000000100001010001000111000000000001000000100110000000
000000000000000101100011110000001001000000000000000000
000010000000100011100000011101100000000000100000000000
000001100001001111000011101101101000000001010001000000
000000000000001111000000010011100001000000000000000000
000000000000001111000011110000101011000001000000000001
000000000110000111100000001011011111010000100010000000
000000100000000000000000000111011000010100000010000000
000000000000000111000010110101011101000000000010000000
000000000001000000000111011001011010000100000000000000

.logic_tile 8 13
000000000100000111000000000111001101010000000000000000
000000000100000000100010011001001101010010100010000000
111010001101000011100000001111011101010100000000000000
000000000000101101100010110011101110010000100010000000
000000000000100000000000000011111000010100000000000000
000000000001000000000000001111001100100000010010000000
000011100010000000000000011000000000000010000100100000
000000000000000101000011010101001000000000000001100000
000000000000010111000011100011100000000000000100000000
000010100001110111000100000000100000000001000000000000
000000001110000001000111010111011001010000000011000000
000000000000001111000010001111101100010110000000000000
000001001010101000000111000101100000000000000100000000
000000100000011011000110000000100000000001000000000000
000000000000001000000000000001101111000001010000000001
000000000000001011000000001011111100000010010010000000

.logic_tile 9 13
000010000000110000000000010001111011010000100001000000
000010101101110000000011100011001110101000000000000001
111000000000000011100011010000000000000000000000000000
000000000000000101100011000000000000000000000000000000
110000000000000000000111110001101101010100000000000000
110000000000010000000110010011011100100000010010100000
000000000000001000000000001101001101000000010000000000
000000000000000101000010110001101110000001110010100000
000000000000001000000111100101101011010000000110000010
000000000000010111000100000000111000101001000000000000
000010101010000111000000000001011000010000000100000000
000000000000000111100011100000101111100001010001000000
000010100000000000000011111001111000001001000010000000
000000000000000000000011001011101100000101000000000000
000000000010001111100000001011011001010000000001000010
000000000100001011000000000011011000010110000010000000

.logic_tile 10 13
000000001000101001000011101011101000010000000000000000
000000001010001101000011101101111000100001010010000001
111000000000000000000000001000001010000110000001000000
000000001110000101000000001111001110000010000000000000
010001001100000001000000011101001101101000000010000000
010000100000001001000011111011111010011100000000000000
000000000000010011100010000111000000000000000000000000
000000000000001001100000000000001000000001000000000000
000000000000000000000010101011011010100000010000000100
000000000001000000000110110101101111101000010000000000
000000000000001000000111110011101100010000100100100000
000000000100001001000110000000011010101000000000000000
000000001010000001000110010001011110000100000000000000
000000100000000111100010100000000000000000000000000000
000000100000000000000000010011111000001000000100000000
000001000000001001000011101111000000001110000001000000

.logic_tile 11 13
000000100000000111000011100011000001000000000011000101
000001000000001011000110000000101100000001000010000000
111000000101010001000110011111001000111000100110000011
000000001010000111100010000011111110111100000011000000
010010100000000000000011101011101010111000000100000001
110001000001010001000010000111011111111110000000000100
000000000001011000000111101101101101101001010000000000
000000000110100111000000001001101000001000000000000000
000001000110000011100011101001011100111000000100000000
000010000000000101000000000001011111111101000010000101
000000001110001111100110101001111010001011100000000000
000000001010000111100100000101111010101011010000000000
000000001010001011100111010111011000101110000000000000
000010100000001111000111110111101000011110100000000000
000000000000000111100000000000000000000000000000000000
000000001010000000000000001001001100000010000000000000

.logic_tile 12 13
000000000000101011100110111001011100000000000000000000
000010100000010001000011100011011111001001010000000000
111100000000001001000000001001111101001001010000000000
000000000000000011100011101101011000010110100000000000
010000000000101111100011001111011111000001010000000001
110001001110010011100010000101101111000110100000000000
000010000000011001000110000011001000001011000110000000
000001000000001011000011001111010000000011000000000011
000000000000101000000011100001001011010100000001000000
000110101001010101000100000011111111000100000000000000
000000000110001001100011101001011010000001010000000000
000000000000001111000010000101011101100001010000000000
000010000000000000000110111111001010010111100000000100
000001100001011111000011011001001010000111010000000000
000000100000001000000011100000001111000110000110000001
000001000000000101000000001111011100010110000000100000

.logic_tile 13 13
000000000000000111000000010011001000001100111000000000
000000100001000000000011100000101011110011000000010000
000010100000001111100000000011001000001100111000000000
000000000000001011100000000000001100110011000000000000
000000001010000000000110100001001001001100111000000100
000000000000000000000000000000001101110011000000000000
000000000000000111000010010101101001001100111000000000
000000001110000000100011000000101101110011000000000000
000000000110100001000010000111001001001100111000000000
000000100000011101000000000000001000110011000000000000
000000001100010000000111000111001001001100111001000000
000000000000000000000010010000001000110011000000000000
000010000000101111000000000111001000001100111000000000
000000000000000011100010000000101001110011000010000000
000000000000000000000000000101101001001100111001000000
000000001101010000000000000000001011110011000001000000

.logic_tile 14 13
000010100110100111000011000000000000000000100101000000
000000000000010000000100000000001011000000000000000100
111000000000000011100111001011101111001001010000000000
000000000100000000100111100101001111000110000001000000
000001001010101011000011111111111001001001010000000000
000010000000010011100011011011001001101001010000000000
000000000000001111000111011101101111010000110000000000
000001001000001101000110000011001011100000010000000001
000010100000000000000000011001001010000110100000000000
000000100000010111000011111101111111001111110000000000
000000000001000001000111001101001110000110100000000000
000000001000000001100111111001011000001111110000000100
000000001010100001000111010101011101010111100000000000
000100100001010000100110111011011011000111010000000000
000000100001001000000000011011001110000110100000000000
000000000010000101000011111011011111001111110000000001

.logic_tile 15 13
000000001110001011100000000111101011000001000000000000
000000100001001011000011100001011111010110100000000000
111110001010001001100000000111011000110110110110000001
000000000000001011000000000101001111101001110001000100
010001001110011011000011100111011011010111100000000000
110010000000100001100110010011001010000111010000000001
000011000010000111000011101101001100000110100000000000
000001000010000111000000000101001000001111110000000000
000000001000101011100010000011111010000110000000000000
000000100000011011100110010000001111000001000000000000
000010100000000111100110100101111110100010110000000000
000001000000001111000111111011101100010110110000000000
000010101000101111000110111101111001010110000000000100
000000100000011111000011101011001100111111000000000000
000000000001011011100010000011001001000000000000000000
000000000010100111100100000000111101100000000000000000

.logic_tile 16 13
000001001010001001100010010111011000110011110110000000
000110000001000111000110000111001100010011110000100001
111000000001010001100110101001011000000000010000000000
000000001110100111000000001011001110010110100000000000
010001100000000011000011000111101000000000000000000000
110010000110000000000100000000110000000001000000000000
000000001110001011000000010111101000101000000000000000
000010100000001111000010001011011100101000010000000000
000000100001011011100111011001000000000010110110000101
000001000000100001000111000101001101000010100011000000
000000000100001001000110001101001101000001000000000000
000000001100000101100010101101011100010110100000000000
000000000000011001000010001001111011000110000000000000
000000000000100111100011111111101101000010000000000000
000100000000000111000111111011101110010100000000000000
000000000000000000100011110011011111000100000000000000

.logic_tile 17 13
000100000000001000000111100101111100000000000000000000
000000100000000001000000000000100000000001000000000000
111000000000000000000111110101011100110111110110000000
000000000000000000000011010101011100101001010000100001
110000000001110001100010000001000001000000100010000001
110000000000110101000100000000101100000001010010000110
000001100000000011100000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000001000001111000010100111101101110000010000000000
000010100000000111000100000001011001010000100000000000
000010000000001011100111010011001111000110100000000000
000000000000001001000111010111001001001111110000000000
000000101010100111000011100001111110010111100000000000
000000000110010111100100000011111011000111010000000000
000000000000001000000000011101101101010111100000000000
000000001000000011000011111001001101000111010000000000

.logic_tile 18 13
000010001000000000000111010001111011110000000000000001
000001000000100011000010100011101010110000100000000000
111000000000000001100011110011101100000001000000000000
000000000000000000000011101011110000000110000000000000
010000001000001001100011110111000001000001000000000000
010010101101000111000011110101001001000010100000000000
000000100000001111000110100111111111000110100000000000
000000000000001111100011111001101100001111110000000000
000000000110001000000110001101101010000000000000000000
000000001110000111000011111101111110000110100000000010
000000000000000001000111011011011110000110100000000000
000001000000000000100011011011101111001111110000000000
000010100000100011100011110000000000000000000101000000
000001101111010111100111001101000000000010001010000000
110000000000000111100010001001001110000000000000000001
000000000000000000100000000001011010000110100000000000

.ramb_tile 19 13
000000001011010000000000000000000000000000
000000001111100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000000100001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 20 13
000011000000000111100010001111001000000001000000000000
000011000001000000100000001001010000000000000000000100
111000000000001011100111110000000000000000100100000000
000000000000001111100111010000001111000000001000000000
110000000110000000000000000000011100000100000100000000
110000000000000000000011110000000000000000001000000000
000000000000001101000000001000000000000000000100000000
000000000110000111100000001001000000000010001001000000
000011100000001000000000001001001010000110100000000000
000010001100000011000010010111011100001111110000000000
000000000000000111100000001001111011010100000010000000
000000000000100000000000001111001100001000000000000000
000000000000000001100111110101100000000000000000000000
000000100000000001000011110000001101000001000001000000
110000000010000001000000010111000001000000000010000000
000000000000000000000010100000001000000000010000000000

.logic_tile 21 13
000000000000001111100000010011111111010111100000000000
000000001100000001100011011111101011001011100000000000
111000000000001000000000000011011100000001000000100000
000000000000000001000011111011001111000110000000000000
010000000000000000000011010001001101000001000000000000
010000000000000000000010100001001111000110000000100000
000000000000001000000111100000011100000100000100000000
000000000000000101000000000000000000000000001000000000
000000000110000111100011100000001110010000000000000000
000010101000000001000100000000001011000000000000000000
000000000000001000000011100011111001000000100000000000
000001000000001111000110000011101010000000110000000010
000000000001010000000111010101001110000000000000000000
000000001110101001000110100000100000001000000000000000
110000000000000000000110100001100000000000000100000000
000000000000001111000000000000100000000001001000000000

.logic_tile 22 13
000000000000000000000110100101101110111101010100000100
000000001100000000000000000101011111111000000000000000
111000000000000001100000001101000000000010110100000100
000000000000000000000000000001001101000001010000000000
010010000000000011000011100000001000010000000000000000
110001001100000000100000000000011100000000000000000000
000000000000000000000000011111011100001110000100000001
000000000000000111000010001101110000001001000000000000
000000000000000011100010001000000000000000000000100000
000000001100000111100100001111001100000000100000000000
000000000000100000000111001111001011010110000000000000
000000000000000000000110000111101111111111010000000000
000000000000000000000111000011011100010010100000000000
000000000000000000000010010101011111110111110000000000
000000000000000101100110100011011110000000000000000000
000000000000000111000011100000000000001000000000000000

.logic_tile 23 13
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001001000000110
000000000000000111100111100000000000000000000000000000
000000001110000000100100000000000000000000000000000000
110001000000000000000000000111000000000000000100000101
000000000000000000000000000000100000000001001000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
111000100000000000000000000000001100010100100100000000
000001000000000000000000000001001001010110100001000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001010000001000000000000000000000000000000000000000
000000110000000011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000100000000000000111111000000111000000000000
000000000000000111000000000001000000000001000000000000
111000000000000001100010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000001000000111100000000000000000000000000000
110000000000001001000010100000000000000000000000000000
000000000000010101000000001111001100000000000000000000
000000000100000000100000000011011101000100000000000001
000000011100000000000010111000001011000000000010000000
000000010000000000000110110101001110000010000000100000
000000010001000101000000000111100001000010000100000000
000000010000100000100000001101001001000011100000000000
000000011100000101000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000

.logic_tile 5 14
000000000000001101000111110011101010000100000000000000
000000000000000011100111000000100000001001000000000010
111000000001001011100000000011001100101000000000000000
000000000000100011100000000101011000010000000000000000
010001001100001111000010100000000000000000000000000000
010000100000001101000110100000000000000000000000000000
000000000000001001000111100000001010000010000000000000
000000000000001111100000000111001000000000000000000000
000000010000101001000111011011011010001101000100000000
000001010001001011100111010101100000001000000001000000
000000010000000000000011101111011000000000010001000000
000000010000000000000000000001001011000001110000000000
000001011000101111000110000001001100010111100000000000
000010110001011011100000001101101000011111100000000000
000000010000000000000000000111011010000000010000000000
000000010000000000000000001001111010000000000000000000

.ramt_tile 6 14
000001000000000000000011100001111010000000
000000000000000000000010000000100000010000
111000000001011000000010000011111000000000
000000001100000011000100000000100000010000
110000000000001000000010011001011010000001
010000000000011011000011100011100000000000
000000000001001011100000011001011000001000
000000000000100011100011011111100000000000
000000011110000111100000010101111010000000
000000010001010000100011101101100000010000
000010110000000000000000010111011000000100
000000011010000111000011100011000000000000
000000010000000001000111001101011010000000
000000010000000000000100000111100000100000
010000010000000001000000000111011000000000
110000010100000000000010000101100000000000

.logic_tile 7 14
000000000000100000000000010000000000000000000000000000
000000000001001001000011110000000000000000000000000000
111010101110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
000000010000001000000111100111100000000000000100000000
000000110000010111000000000000100000000001000000000010
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000001010010000000000000000101100000000000000001000000
000000110010000000000000000000101000000000010000000000
110000010000000000000000010011000000000010000000000000
000000010000000000000010001011000000000011000001000000

.logic_tile 8 14
000010000000001000000010110111100000000000000100000000
000001000000000001000111110000100000000001000000000000
111000000000001111000000001001011011000100000000000000
000000000000000001000011100001011110101000010010000000
000000001100000111100000001001111111010000000001000000
000010000001000001100000000101001101010010100000000000
000000000000100001000111101001101011000100000000000000
000000000101010000100111100001001110101000010010000000
000000011000101000000000000000000000000000000100000000
000000010001001111000000001001000000000010000000000000
000001010001001000000000010011011000000001010010000001
000010111010100111000010001001011010000001100000000000
000000011100000000000000000111000000000000000100000000
000000010000000001000000000000000000000001000000000000
000010010000001000000000000001011101001101000000000000
000011010110000011000011110101001011001000000010000000

.logic_tile 9 14
000000000000000000000000010000000000000000000000000000
000010100110001111000011110000000000000000000000000000
111000000000000011100111110001011011000000100000000000
000000000000000000000111100011001010010100100010000000
010010100000000000000111100011011001101101010110000000
010000100001010000000000000111111001101000010010000101
000000000000000011100000001101000000000000000010000000
000000000000001001100000000011100000000001000011000101
000000010000010011000010000000000000000000000000000000
000000011100100000000000000000000000000000000000000000
000000010000000111100000001001011010000000100000000000
000000110000000000100000000111001110010100100010000000
000001010000101111100000000111111001101101010100000000
000000111100010111000000000111101001101000010010000101
000000010000001000000000010000000000000000000000000000
000000010000001001000010110000000000000000000000000000

.logic_tile 10 14
000010001011011111000011111111011010011011100000000000
000001000001101111000111000111101010101011010000000000
111000000111010101000000010000000000000000000000000000
000000000000100000100011010000000000000000000000000000
010000000001000111000111000000000000000000000000000000
110000000000001101000010110000000000000000000000000000
000000000000001000000000011111101111010000000000000000
000000000100001011000011001011101011010110000010000000
000100010000001000000000000101000000000011010101000000
000100010000100001000000000001101100000011000000000000
000010110000000000000111100001011100101001110000000000
000011110000000001000000001001101010000100100000000100
000010110000000101000000011001011000001111110000000000
000001010000000000100011011001001000001001110000000000
000000011000000111000010011000001011010110100101000000
000000010000001111000110001111001110010000000000000000

.logic_tile 11 14
000000001110100011100011011001011010101001010110000010
000000000001000000100111011101111010010101100001000000
111001000000000000000000001111101011101001010110000000
000000000100000000000011001011001011101010010000000001
110010000000000011100000000101101010111000100110000000
110001100000000001100000000101101101111100000000000001
000010100000010000000010000011001111111000000100000000
000001001010010000000011100001001011111101000010000001
000010010001011000000111101111011010101001010100000000
000001010000001111000111111011111010010101100010000001
000000010110000000000111100001101001111000000100000010
000000010110000000000010000001111011111101000010000001
000100010000100101100010010000000000000000000000000000
000100010001010000100011100000000000000000000000000000
000000010000000011000011101111101010101001110101000101
000001010000000000000100001101101101101000010000000000

.logic_tile 12 14
000001000000101011100000010001011010001011000111000000
000010100001010001000011100001010000000011000001000100
111001000000001001000010101111101110110110100110000000
000000001000000111100111100101001000111110100000100001
010001001011010101000000011011011000010111100000000000
010010000000100000000010000101101101000111010000000000
000010000000011111100011101001101100011100000000000000
000000000010100111000011111001001000101000000000000000
000000011100000101100010101011011000010111100000000000
000000010000000001000010001001001101000111010010000000
000000110000000001100010001101101011010100000000000000
000000011010000000100000000111101000101100000000000000
000000011110000001100010110011101011001000000010000000
000000011001000000000010011111011011101000000000000000
000000010000001001100000000000000001000000100000000100
000001010000000101000000001111001101000010000000000100

.logic_tile 13 14
000000001010101101100111010111101000001100111000000000
000000001010010111000111110000101011110011000010010000
000010100000000000000000000011001001001100111000000000
000001000010000000000000000000101100110011000000000000
000000000000000000000011110011001001001100111010000000
000000000001010011000111000000001110110011000000000000
000000100001010101100000010111001000001100111000000000
000001001000000000100011100000001001110011000000000000
000000010110000101000000000001001000001100111000000000
000000010000000000100011110000001001110011000000000000
000010010010010101000000000111101001001100111000000000
000001010000100000000000000000101011110011000000000000
000001011100000101000000000101001000001100111000000000
000010010001010000000000000000101000110011000010000000
000010110000000011100010110101101000001100111000000000
000001010000000000100011000000001010110011000001000000

.logic_tile 14 14
000000000010000101100110101111111100001001000000000000
000000000001010000000010100001001110000110100000000000
111000100001000001100000010111101101010000000000000000
000000100010000101000011100001001000110000000000000000
010001000110000011100111001011111111001001000000000000
110010100001010000100000001101001010000110100000000000
000001000000001101100111011111101000011100000000000000
000010101000100001000111010111011001001100000000000000
000000011000101001100000010111011011101110000000000000
000000110000010111100010111011111001011110100000000000
000000010000001011100000001111001011010110110000000000
000000010000000101000000001111101010100010110000000000
000000011010000111100111100000000001000000100100000010
000000010001000000000010000000001111000000000000000001
000000010010000011100111010111111101010100000010000000
000000010000000111000011100011001110101100000000000000

.logic_tile 15 14
000000000000100001000000011011100001000010110101000001
000000001100000000100011000111101100000001010001100101
111001100000001011100011011001011010010111100000000000
000000001000000111100010000001101000000111010000000000
110000000000010011100010111011111000000000010000000000
110010100000000000000010001011101110010000100000000000
000000000010001111000000000011011000010111100000000000
000000000010001111000010111111101101000111010000000000
000000011010000000000011000001111010000000110000000000
000000110001001001000010010101101100000000100000000000
000010110000001000000010010101011001011100000000000000
000001010000000111000010100111011110101000000000000000
000001011000001001100011110001011011000001000000000000
000000111010000001000011101101011100000010100000000000
000000010001001001100110001101011110111111000110000010
000010010010000011000000000111011011011111000000000001

.logic_tile 16 14
000000000000000000000110010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
111000000000000000000111000111011011101011010000000000
000000001110000111000100000111011100000111010000000000
010000001000100111100010011001111110010000000000000000
010000000000010000100110000111101010110000000000000000
000010000000101000000111110101011000101111000110000000
000000000010001111000011011001101011011111100001000100
000000010001001001100111111111011011010111100000000000
000010110001111111000010111111111110001011100000000000
000000010000001101000111100011011110010111100000000000
000000010000001111100100001011111111000111010000000000
000001011000000001000010010101101101010110000000000000
000000111101000001000011010011001100111111000000000000
000000010000001111100111100001001111010111100000000000
000000010110000001000100001111011101001011100000000000

.logic_tile 17 14
000011101001000001000011110111000000000000000000000000
000011000100100111100110000001100000000001000000000000
111000100000000101100110111001001110111110100110000010
000000000000000000000011110101101101011110100010100100
010010100001000111000111100001011001001000000000000000
110001000001111101000110001111011010010100000000000000
000100000001011011100000011001111110011110100000000000
000000000000001111100011111011111011101110000000000000
000100011001011000000111001011011011110110100110100110
000000110000100001000010010111101100111001110000000011
000000010000001000000111110011101101000000010000000000
000001010000100001000011111001111000010000100000000000
000000011010000001100110000101111110101001010000000000
000000111011000000000011100011111010001000000000000000
000000010000001001100110010001001011101110000000000000
000001011010000001000011010101001110101101010000000000

.logic_tile 18 14
000000000110000000000011100101001010101000000000100000
000010100110001111000000000001011010101000010000000000
000001000000000111000011100000000000000000000000000000
000010100010000000000100000000000000000000000000000000
000000100000001001000000001101111000001111110000100000
000011100001001111100011000101101100000110110000000000
000000000000000011100011000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000110010110001000000000001001111111101110000000000000
000001010101000011000000001101101111101101010000000010
000000010000001000000000000000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000001011000001000000000001111001001000111010001000000
000010011111010011000000000101011100010111110000000000
000001010000000000000011100000000000000000000000000000
000010010000000001000100000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000011100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000010000000000000000000000000000000
000000010000000000000000000000000000000000
000100010001000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000001011000110000000000000000000000000000
000000110011110000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000111000011100101000000000001000110000000
000100000000000111000011101101000000000000000000000010
111000000000001001000111001111011001011110100000000000
000000000000001111100000000111001011011101000000000010
010000000000001000000010111001011100100010110000000000
010000000000000001000010001111001000010110110000000000
000000000000000000000011110000011111000000100001000000
000000000000000000000111110000011000000000000000000000
000000010110100000000000001000000000000000100000000000
000000010000011001000010001111001100000000000000000000
000000010000001111000111101011011111000110100000000000
000000010000000001000100001001101101001111110000000000
000000010000100111000111101111101010011110100000000000
000100010000010000100000001101011111101110000010000000
110000010000001001000010001001011100101000000010000000
000000010000001111000000000111001001010100100000000000

.logic_tile 21 14
000000000000100000000011000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111000000000000111100000001101011100010110110000000000
000000000000100000100000001101111011101010110000000000
110000000000000000000011100011001010001110000100000000
010000000000000000000011110111010000000110000000000010
000001000000000000000000010000000000000000000000000000
000000000000001001000011110000000000000000000000000000
000010110001010001100000010000000000000000000000000000
000001011110100000000011000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000010000000000000000000000000000000
000000010110010001000000001001011000001110000100000000
000000010000100000000000001011100000000110000010000000
000000010000000000000000001000000000000000000100100100
000000010000000000000000000101000000000010000000000000

.logic_tile 22 14
000000001010000111000110001000001001000010100100000000
000100000000000000100000001101011100010010100000000010
111000000000000101100111110001111011111001010100000100
000000000010000000100111010111111000110010100000000000
010010101010000000000111001011011101101000010100000000
110001001110000000000111101101111001111101010000000010
000000000000000000000111111101101111000111010000000000
000000000000001111000011011101101001101011110000000000
000000010000000000000111001001011111101100010110000000
000000010000000000000100001001001011111100010000000000
000000010001000111100111101001111011111001010100000000
000000010000000001100000001001111100110010100000100000
000010110000001001000000011101111111101100010100000000
000001010000001011100011001001011011111100010000000010
000000010000001000000000010101111000101000010110000000
000000010000000011000011001111111011110110110000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 24 14
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011101010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000101000011101011011010000000000110000000
000000000000000000100000001111101100000010000000000000
111000000000001000000000001011001100000000000100000000
000000000000001111000000000011011101000000100000000000
110001000001000000000000010001001010000100000100000001
000010100000000000000011110000010000000000000010100000
000000000000000000000000000011011111000000000100000000
000000000100001001000000001011001010001000000000000001
000000010000001000000111000001001000000100000110000000
000000010000001011000110010000010000000000000000000010
000000010000000011100011100111011000000010000011000000
000000010000000000100000000000100000000000000010100000
000000010000100000000010100011011011000000100110000000
000000010001000000000100000011101110000000000000000000
000000010000000011100010001000011110000000000100000000
000000010000000000100000001011010000000100000010000000

.logic_tile 4 15
000000001100000000000111000101000000000000001000000000
000000000000000101000100000000000000000000000000001000
111000000000100101000111000101000001000000001000000000
000000000001010000000000000000101000000000000000000000
000000000000100000000111000001001001001100111000000000
000000000000011001000100000000101011110011000000000000
000000000000000000000110000011101000001100111000000000
000000000100000111000000000000101001110011000000000000
000000010010000000000000000101101000001100110000000000
000000010000000000000000001101000000110011000000100000
000000010000000001000000011011111010000010000000000000
000000010000000000000010000101110000000000000000000000
000000011101000000000110010011111000001011000100000000
000000010000100000000010001111010000000010000000000000
000000010000000000000000000001000001000010010100000000
000000010110000000000000001111001100000010100000000000

.logic_tile 5 15
000001000000000000000000001011011011000010000000000000
000000100100000000000011101101001010000000000000000000
111000000000000101000011100111100000000000000100000000
000000000000001011100000000000001111000000010010000000
110000000000100101000000010101001100000010000010000000
000000001100010000100011110000111101000000000011000001
000000000001011111100110010011011100000010000000000000
000000000000000011100011100000010000000000000000000000
000010110010001001100010110000011000000000000010000000
000001010000001111000111100101000000000100000000100000
000000010000000000000110111011100001000000010000000000
000000010000000000000111100111101001000000000000100000
000000010000000101100000001000011111000000000100000000
000000010000000000100010000111011000010000000001000000
000000010000000111000000001001001111000000000100000000
000000010000000001000011111101101101001000000000000000

.ramb_tile 6 15
000010001001010011100000010011001110000000
000000010000000000100011100000010000100000
111000000000001000000111000111101100000000
000000000000000011000100000000110000100000
010000000000000011100111101101101110000000
110000000000000000000010001101010000100000
000000000000001001000111000001001100000000
000000000000001111000000001101110000100000
000000010001000001000000001001101110000000
000000010000000000000011100101110000000000
000000010000000011100000000101001100100000
000000011100000000000000000111010000000000
000000010000000000000010001011101110000000
000000010000010111000111100001010000000000
110000110000000111000111000111001100000000
110001010000000000100100000001110000010000

.logic_tile 7 15
000000000110000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000000000110000011001111000000100000000000
000100000000100000000000001101001011010100100001000000
000000000000000000000010010000000000000000000100000000
000000000000000000000110001101000000000010000000000010
000000000000001000000000010000000000000000000000000000
000000000100000101000010100000000000000000000000000000
000000011010000000000000000101111000010000000001000000
000000010000000001000000000011011110101001000000000000
000001010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000001000000000000000000000000000000000000
000000011111010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000000001000000000010000000100000

.logic_tile 8 15
000001001000001111000000001000000000000000000100000000
000000100001010001000000001111000000000010000000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000110001001001010000000010000000000
000011100001011011000011100101001000000010110010000000
000000000000000011100111000000000000000000000100000000
000010000000000000100100001101000000000010000000000000
000000011110000000000000001101011101010000000000000000
000010110000000000000000000011001101010010100010000000
000000010000100111100000010000000000000000000000000000
000000010001001111000010000000000000000000000000000000
000000111110000000000000000111100000000000000100000000
000001010000000000000000000000000000000001000000100000
000000010000001000000011100101101010001000000000000100
000000010000001111000100000001111010001101000000000000

.logic_tile 9 15
000010000110100000000000011101101100010100000000000000
000001000001000000000010001001011001100000010000000000
111000000000001000000111110000011000000100000100000000
000000001010001111000011000000000000000000000000000000
000000001000000001100000000011100000000000000100000000
000000000001000000000000000000100000000001000000100000
000000000001001000000000000000000000000000100100000000
000000000000100111000000000000001110000000000000100000
000000011001010000000111100001111011001001000000000000
000000010000100000000100000101101001000101000010000000
000000010000000111100111101111011001000001010000000000
000000010000000000000100000011111010000010010010000000
000000010000000001000110000000000000000000000100000000
000000010000001111100000000111000000000010000000100000
000001010000000000000111111001111111000100000000000000
000010010000000000000010001111111010010100100000000000

.logic_tile 10 15
000000000000001011000111010001001101111101010000000000
000000000000000011100111111001011000110100010000000000
111000000000001111100110101001001111101001010100000000
000000000000001011000000000111001111101010010010100010
110000000000001111000000010001111111110000010110000011
010000000000000101100011000111111010110001110010000000
000010000000001011100000001011001110110000010100000000
000010100000001011000000001111001011110001110010000001
000000010000101111000111110000000000000000000000000000
000000010001010111100011110000000000000000000000000000
000000010100001000000011110011101110110000010100000100
000000010000000111000111110101101001110010110000000001
000000010000000111100000001011011100000000010000000000
000010110000000000100000001111011010000010110000000000
000000010111010000000111111011101001111111110000000000
000000010000001111000111110001011010000010000010000000

.logic_tile 11 15
000000000000000111100111001111101000101001110110000000
000000001100000000000100000011011110101000010000000110
111010000001010011100111000101011100101001110100000010
000010000000000000100100000011101111010100100010000000
110100000000010000000111001001011010110100010100000010
110100000010000011000100000011111101110000110010000001
000100100010000111000111111101011100101001110110000000
000001000110000000100110101001101110010100100000000001
000001010000000001000000010000000000000000000000000000
000000110000000000000010110000000000000000000000000000
000000110000000000000000001101111110100110010000000000
000001011100000111000000001111011000100111010000000000
000000010000001111000111111001011111100110110000000000
000010110000000111100111101111011011100110010000000000
000000010000011000000011110011101011110000010100000100
000000011100101101000111100101011000110010110010000001

.logic_tile 12 15
000000000000000000000010101000000000000000000000000000
000000000000000000000000000101001100000010000000000000
111010000000001101100110110011111000000110000111000000
000000000100000111000111100000100000000001000000000101
110000000000011101000110000111011000011111010000000000
010000000001100001000011110101001110001111010010000000
000010100000000111100010010111011000101001010000000000
000000001110000111100010100101011100001000000000000000
000010011100001111100000000001111011010100000001000000
000011110001011111100011101101101110100000000000000000
000010110001010001100000010101101111011011110000000000
000001010000100000000010000111101111000111110000000000
000001010000001111000000000101011010011111010000000000
000000110000001111000000000011111110001111100000000000
000000010000010001000000010000000001000010100100000111
000010011011110000000011101001001100000010000001100001

.logic_tile 13 15
000000000001000000000000000001101001001100111000000000
000000000000000000000000000000101111110011000010010000
000001000000000000000011100011001000001100111001000000
000010000000100000000100000000001010110011000000000000
000000001000000001000111000011101000001100111000000000
000000001011000001000011110000001011110011000000000000
000010100001011000000000010111001001001100111000000000
000000000010101111000011100000101111110011000000000000
000000010000101000000011100011001000001100111010000000
000000010000010111000000000000101010110011000000000000
000000010001010111100000010111101000001100111001000000
000010010010100000000010100000001011110011000000000000
000100011011010001000110100101101000001100111000000000
000100010000100000000000000000101110110011000010000001
000000010000000111100010010011101001001100110000000000
000001011010000000100011010000101010110011000000000010

.logic_tile 14 15
000001000000000001000010111111101010001001000000000000
000010100000000101100010100001001001000110100000000000
111001100010001000000110000111011100110110100100000001
000011000000001101000000001001111100111001110011000000
110011101000000101000000000111001111001000000000000000
010011100010000111000010100001101101010110100001000000
000000000001011111000000001111001110110110110110000000
000000001000100001000000001111011101010110110001000101
000011011010100001100110011001101010010100000000000000
000111010000010000000011011011111111110100000000000000
000000010101000001100010000101011101110110100110000100
000001010000001111000011110111011100110110110000100000
000000011010001111000111011001011101110111110100000101
000000010000001011000011111111011010101011110010000011
000010011010001000000010000000011101000110100101000101
000001010010000011000011110000001010000000000011000000

.logic_tile 15 15
000011000000111111000000011001011111010000100000000000
000011000000010001000010000101001011110000010000000000
111000000000001000000110101011101010001000000000000000
000000000110000001000011110101011011010100000000000000
110000000000101001100010100001001010000010100111000010
110010100000010101000010000000001001100001010010000001
000000000000100001100110010001101011101011110110000000
000000000000000111000010110001101110001011110011000100
000000010110001000000011100001100000000000000000000000
000000011100000111000000000011100000000001000000000000
000010110000011001000000000001000001000010110110000100
000100010011100111000000001101001011000010100000000001
000010010110101001000111000011001111100001010000000000
000001110001011111100000000111101000010000100000000000
000000110101001101100010001111111111000000000000000000
000000010000001011000000000011011011000110100000000000

.logic_tile 16 15
000001000001110000000000000000000000000000000000000000
000000101111110000000000000000000000000000000000000000
000011000000000000000000001000011010000000000000000000
000000000000000000000000001011000000000010000000000000
000000001010000001100110100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000111100000000000000000000000000000000000
000000110000000000100000000000000000000000000000000000
000010010001000000000110000101001011110000010000000000
000000010010000000000100000011011110100000010000000000
000001011011010000000000000000000000000000000000000000
000011010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000011001000000000000000000000000000000000000

.logic_tile 17 15
000010000000101111100000000101111100001011000100000000
000001000000010001100011010001000000000011000011100101
111000100000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
110011001010111000000000000000000000000000000000000000
010010101100110001000000000000000000000000000000000000
000000000001001011100000010000000000000000000000000000
000000000000101111100011010000000000000000000000000000
000010111100010000000000001101101010000000100000000000
000011110000100111000010011011101100100000010000000000
000010110101000001100000011001011010000001000000000000
000001010010000000000010100111101000010110100000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000011110000001000000000000000000000000000000000000000
000000011000100001000000000000000000000000000000000000

.logic_tile 18 15
000000000110011000000000000000000000000000000000000000
000000000001100111000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000001000000000000010000000000000
000001100000000000000000000011000000000000000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110110010111100000000000000000000000000000000000
000001010000100000100000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000001010110100000000111000011101100100000010000000000
000010010001000000000000001111001000010100100000000000
001000010000010000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000001000000000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000010111001110000000000000000000000000000
000001010000110000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000011010000000000000000000000000000000000
000011011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000111100000000000001111000100000000000000
000000000000000000000000000000011010000000000001000000
111000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000010100000
000000000000111000000000000000000000000000000000000000
000000001110111011000000000000000000000000000000000000
000000000001010111100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010110000000000000111000000000000000010000010000000
000001010000000000000000000000001111000000000010000000
000000010000000000000000000111100000000010000100000000
000000010000000001000000000101001101000001010000100000
000011110000000000000011110000000000000000000000000000
000010010000000000000111110000000000000000000000000000
110000010000000001100000000011100000000010000000000000
000000011000000000000000000000000000000000000010100000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001010000010000000000000
000000000000001111000011100000000000000000000000000001
000000000001000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000010010001010000000000000000000001000010000000000001
000001010000100000000000000000001101000000000000000000
000000010001000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
001001010001010000000000000000000000000000000000000000
000010011110100000000000000000000000000000000000000000
000000010000000000000000000000000000000010000000000001
000000011000000000000000001101000000000000000000000000

.logic_tile 22 15
000000000000000111000011110101100001000000001000000000
000000000000000000000010100000001100000000000000001000
000000100000001000000110100011000001000000001000000000
000000001000100101000011100000101100000000000000000000
000000000000000000000000000111100001000000001000000000
000000001110000000000000000000101101000000000000000000
000000000001001111000111000101100000000000001000000000
000000000000001111000100000000101110000000000000000000
000000010000000000000000000001000000000000001000000000
000000011110000000000011110000101001000000000000000000
000000010000000001000000010001100000000000001000000000
000000010000001101000011000000001000000000000000000000
000010010000001000000000000111100001000000001000000000
000001010000000111000000000000001010000000000000000000
000000010000001000000000010001100001000000001000000000
000000010000000111000011100000101001000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000010100000000000000000001000000000000000000100000011
000001000000000000000000000101000000000010000000100001
000000000000000011000000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000001000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
111000000000000001000000001001011111000000000100000000
000000000000000000100000001101101000000100000010000000
110000000000000000000000000001111111010000000100000000
010000000000000000000000001001011110000000000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010001111001000000000100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 3 16
000000001110000000000000000101000000000000000100100000
000000000000000000000010110000101001000000010001000000
111000000000000000000000001101111111001111000000000000
000000000000001011000000001101011100000111000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100000000011100000000001011010000000000110000000
000000000000000000000011100000101110100000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001000000000000000000
000000000000000001000000000101001000000000100000000000
000000000000000000000010000000000001000000000110000000
000000000000000000000000000111001100000000100010000000

.logic_tile 4 16
000000000000000111000110000111101000000010000000000000
000000000000000000000000001011011011000000000000000001
111000000000000000000000011000001110000000000110000000
000000000110000000000010100011000000000100000000000000
110000000000000000000110100000011101010000000110000001
110000000000000000000000000000011101000000000010100001
000000000000000000000010010001100000000001000100000000
000000000000000000000011111111100000000000000000000001
000000001100000000000000000000011110000010000011000000
000000000000000000000011110000001101000000000000000101
000000000000000001100110000011100000000001000000000000
000000000000000000000010001111100000000000000000000000
000000000000101001000010000011111010000000000100000000
000000000001001011000010110000110000001000000000000000
110000000000000000000000000111011010000000000000000000
000000000000001111000000000111011000000001000000000000

.logic_tile 5 16
000000001111001111100111000111101010000010000000000000
000000000001010001000000000101111100000000000000000000
111000000000001000000010100111111010100000000000000000
000100000000000011000100000011011001000000000000000000
000000001010000101100010100011111010000000000000000000
000000000000000101000011111101101110000000100000000000
000000000000010000000111000001100000000000000100000000
000000000000001111000100000000000000000001000000000000
000000001110010001000110011111000001000011000100000000
000000000000101101100010000111001111000001000010000000
000000000100000000000010111001001100100000000000000000
000000000000000000000110111001011010000000000000000000
000000000000000011100000001001000000000001000010000100
000000000010000111100000001111000000000011000000100100
110000000000000001000110000011100000000000000000000010
000000000000000000000010111011100000000001000010000000

.ramt_tile 6 16
000000000010001111000000010101001010100000
000000100000000111000011110000010000000000
111000000000000000000000000101001000000001
000000000000000111000000000000010000000000
010001000000000001000111011111101010000000
110010000000000001100011110001010000100000
000000000000000001000000001101101000000000
000000000000000000000000001011010000010000
000001001010000011100111101111001010000000
000000000000000000000000001011110000010000
000000000100000000000010000111001000000010
000000000000000000000110001011010000000000
000000001100000001000000001011001010000010
000010000001010000100011101111010000000000
110000000000000011100011100001001000000010
110000000000000111100100000001010000000000

.logic_tile 7 16
000001001100000000000000010000000000000000000000000000
000010000000000111010011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
010010101100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000011101100000000000100000000
000000000000000000000000000001101101010000000000000001
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000010000001010000000000000000000000000000000000000000
000011100000100000000011100000000000000000000000000000
111000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001000000011100000000000000000000000000110000010
000001000000000000100010011111000000000010000000100101
000000000000000111100000010101100001000001010010000000
000000001000000000100011101011001011000000010010000001
000000000000000000000111100001101010000110000000000000
000000000000000000000000000101010000000001000001100100
000000000000000111100010001000011110000000000011000000
000000000000000000100000001011011110010000000010000101
000001000000000001000110100101011000010000100001000100
000000100000001111000100000000101010101000010001100010
010000000000000000000110001111001000000100000000000000
000000000000000000000000000011010000000000000000000000

.logic_tile 9 16
000000100001010111100010111011001111100011110000000000
000000000000100000100111000011001011010110100000000000
111000000000000001100110001011111010010000000000000000
000000000000000000000000000011101001111000000000000000
000000001101011001000011110011000000001100110000000000
000000000000101111100010001101000000110011000000000000
000000000000000101100111001111001001111111110100000001
000000000000000000000110010001011011101101010000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101000000001011011110000000000000000000
000000001110000111100010011001001010101001000000000000
000001000000000001100111100000000000000000000000000000
000010100000010111000100000000000000000000000000000000
000100000001000111100000000111001010101001000000000000
000100000000100000000000001101101000100000000000000000

.logic_tile 10 16
000000000000100000000000001011111110110010110000000000
000000101111011111000010110101001010100001110000000000
111000000000001000000111101001101011110110100000000000
000000000000001011000000001001001100111100000000000000
000000000110001111100110000000000000000000000000000000
000000001101010001000000000000000000000000000000000000
000010000001000001000000001001000000000000000000000000
000001000000000000000000001111000000000010000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000001000001000000000001001010111111010110000000
000000000010010000000000000111111010111111110000000000
000000001000001001000000001000000000000000100000000000
000010101101010011000000000101001110000010000000000000
000010000000000000000000010000000000000000000000000000
000000001010000011000010000000000000000000000000000000

.logic_tile 11 16
000000001000100000000111001001011000000010000000000000
000000000000010000000110010101100000001011000000000000
111000000000001011100110001101011111111011110100000100
000001000100001111000000001001101111111111110000000000
000000001000001001000011101011001000000110000000000000
000000000011011111000000001011110000001010000000000000
000010000001011001000011010000001000000100100000000000
000000000110100001000010100000011111000000000000000000
000000001110000000000011100001000000000000000000000000
000010000001010000000100000101100000000011000001000000
000010100000000000000000001001101000100011110000000000
000001000111010000000010000111011010101001010000000000
000001001100000011100110000101111011000010000000000100
000010100000000000000011000111101101000000100000000000
000000000000010001100000000111011010000000000000000000
000000000100000001000010100000110000000001000000000000

.logic_tile 12 16
000000000110010101000011101101001000101001010000000000
000000000001111011000010010011011001010010000000000000
111000000001001000000000000111101010101011010000000000
000001000110001101000000001101001000000111100000000000
000001001100000111000110100001001100101100000000000000
000000100000001011000011100001001010110100000000000000
000000000000010000000110000011011010010110100100000000
000000001110100001000011100000011111101000010000000010
000001001100101001100111101001001010111110000000000000
000000100001000001000100000111111001011110000000000000
000000000000011000000000011101001111000010000000000000
000000000110000001000011111111101011000100000000000000
000001000000100001000110000011001111110011000000000000
000010000001001001000111001111101111000000000000100000
000000000000000111000110011011111000001100000000000000
000001001000000000100111000101100000000100000000000000

.logic_tile 13 16
000000000000100001100010111011011001100000000001000000
000000000001001111000111010011101001000100000000000000
111010001001100101100000000101000000000000100000000000
000000001100101101000011111011101010000010000000000000
000000000000001000000011010000011110010110100100000000
000000000000000011000111011111011101000110100000100000
000010000000001111000111000001111111010110000000000000
000010001000000011100100001101001010010100100000000000
000001000100000111100111110101101100110011000000000000
000010100000000000000111001001001000000000000000000000
000011100110001000000000000111111010111111110100000000
000010000000000001000000000001101001111110110000000010
000000001110000000000110001101111110111110000000000000
000000100000000000000000001101001001011110000000000000
000010000000001111100110010101111001110010110000000000
000000000110001111000010001011111110100001110000000000

.logic_tile 14 16
000000001100000000000000001101111011010000100000000000
000000000000000111000000000001101111010000000010000000
111000000000001001100010100111100000000000000101000010
000000000000000001000000000000000000000001000011000100
000000001000000000000000000111111100000000100000000000
000000000001011001000000000011011111010000000000000000
000001000001000011100010011101111100100010000000000000
000000001010001011100011000011101010001000100000000000
000000100000110000000111100111011000000100000000000000
000011100000110001000110110000110000000001000000000000
000100000001010011100011101001011010111110000000000000
000000000010001111000111111111001101101101000000000000
000001001010000000000110010101111001000100000001000000
000000100001000000000011001011001101101000000000000000
010010000000001001000110000001011011111110000000000000
000000000000000001000010001111001001101101000000000000

.logic_tile 15 16
000001001000000011100111000011011010001000000000000000
000010000000000000000010110011101010000000000000000001
111011000001011111100011011111011000111110010000000000
000000000000000111100111110001111001011110000000000000
000000001000101101000000010000000000000000000000000000
000000000000011111100011110000000000000000000000000000
000000000000000011100110010101111100110011000000000000
000000000000000011100011101101011000000000000000000000
000001001110101101100110001111111011011111110100000010
000010100000010111000000000111011011101111010000000000
000000100000000000000000010001111110000010110000000000
000001001000100001000011101111011010000000110000000000
000000000110100001100010000011011110011111100110000000
000000000001010000000110000111001001111111010000100000
000010000001001001100011101001111101100011110000000000
000001001000110111000100001001001000110110100000000000

.logic_tile 16 16
000000000110001000000111110101001001100000110000000000
000000000000000001000010001011011001110000010000000000
111000000001001000000000010111100001000001010000000000
000000000010000001000010000111101101000001100000000000
000000001010001000000000001101011100001001000011000000
000100100001011101000011010101110000000001000001000100
000100000001110111000000000001011000010110100100100000
000000001010000000100000000000001100101000010000000000
000000000110000111000000000011101110001001000000000000
000000000000001111000011101001100000000010000000000000
000000100000000101100111101011101001111110100100000000
000000000010000001000100000011011101110110100000000010
000000001110000001000000010001011110111110000000000000
000000000001000101000010100111101101011110000000000000
000000000000000000000110100011001001110110100100000000
000000001000001111000000001111011101111110100000000010

.logic_tile 17 16
000001000000001000000011010111011100010000000000000000
000010000001000001000010000000001100101001000000000000
111000000000000011000010101011011100001000000000000000
000010000000000000100100001001010000001110000000000000
000000000000000111100010100000001010010100100000000000
000000000000000000000110000001011011000000100000000000
000000000000100000000111101101101000001000000000000000
000010000001010000000010001101110000001101000001000000
000001000001011000000000001001111010101001000000000000
000000100000000011000000000111011010000001000000000000
000010100001101111000000010001000001000000010000000000
000000000100110101100010101101001100000001110000000000
000000000000000001100000000001011110000110000100000001
000000000000001001000000000000100000001000000000000000
000010000000001001100000000011101110000100000000000000
000000001000000001000000000000001011101000010000000000

.logic_tile 18 16
000010100000000001100011101101100001000010100000000000
000101000000010000000000000011001011000001100000000000
000000000000000001100000001101111100000111000000000000
000000000000000000000011111111110000000001000000000000
000001000000001101000000001001000000000011100000000000
000010100000000001100000001101101111000010000000000000
000000100000000011100010011000011011010000000010000000
000000000000000001100010001101001000010010100000000000
000000000010100000000000001000011000010100000000000000
000000000001010000000000000101001010010000100000000000
000000000010000000000000010000011110000000100000000000
000000000010001111000011111111001010010100100000000000
000000001001000000000011111001000001000000010000000000
000000100000100000000110000111001001000001110000000000
000000000000000111100000000001111110010000000000000000
000000000110000000000011100000101010100001010000000001

.ramt_tile 19 16
000010101000000000000000000000000000000000
000001100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000010101100100000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 20 16
000000000110000000000000011000000000000010000000000001
000000000000000111000011110101000000000000000010000000
111000000000000000000000000011011100001101000000000000
000000000001001111000000001101010000000100000010000000
110000001000000111100000000000000000000000000000000000
010000101100000000100010110000000000000000000000000000
000000000000001111000000001000000000000000000100100010
000000000000000111000000000101000000000010000000000000
000000000000001000000111101111001110110011000000000000
000000000000000111000111110001101000000000000001000000
000000100000010000000011110000001010000100000100000110
000001000100100000000111110000000000000000000000100000
000000000110000000000000010101011100001000000000000000
000010100000000001000011100011110000001101000001000000
010000000000000000000111100001011110000111000010000000
000000000000000000000000001011110000000001000000000000

.logic_tile 21 16
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111000000000000000001000010000000000000
000000000000000000100000000000001000000000000000000001
000010100000100111100011100000000000000010000000000001
000000000000010000100000000101000000000000000000000000
000000000000000000000000010000001010000010000000000001
000000000000000000000011100000010000000000000000000000
000000000001010000000000000111100000000010000000000000
000000000000100000000000000000000000000000000001000000
000000000000000000000000001000000000000010000000000001
000000000000000000000000001101000000000000000000000000
000000000000000111100000000000000000000010000000000000
000000000000000000000000000000001110000000000000000001
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 22 16
000000000000000011100110110011100000000000001000000000
000000000000000111100010100000101010000000000000010000
000000100001000000000000000001000000000000001000000000
000001000010100000000000000000101011000000000000000000
000000000000000101100000010101100000000000001000000000
000000000000000000000011100000101101000000000000000000
000000000000000101100000010011100000000000001000000000
000001000110100000000010100000001100000000000000000000
000000000000000111000000010111100001000000001000000000
000000000000001111100011100000101010000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000001101000000000000101111000000000000000000
000000001000000000000111100001000000000000001000000000
000000000000000000000110010000101000000000000000000000
000000100000000000000000010011000000000000001000000000
000001000000000000000011100000001000000000000000000000

.logic_tile 23 16
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000010000010
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010010001000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011000000001101111010000010000000000000
000000000000000000000000000111101111000000000010000000
010000000000000000000111100001111010000000000100000000
110000000000000000000100000111011100000100000000000000
000000000000000001100110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111111000001000000100000000
000000000000000001000000000111101100000000000000000000
000000000000000000000000001011001111010000000100000000
000000000000000000000000000001001111000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
110000000000001000000000001011001111000000000100000000
000000000000000001000010000001001011010000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111010101011010000000000000000000
000000000000001011000110100000011011001000000000100000
000000000000000101100000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011100001101000100000000
000000000000000000000000000101110000001111000010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000001000000000001101101010100000000100000000
000000000000000011000010010001101000000000000000000000
111000000000001000000000001101011000100000000100000000
000000000000000011000010101111101010000000000000000000
010001000000000000000111000000000000000000000000000000
010010100000000111000110100000000000000000000000000000
000000000001010000000000011001100000000010000000000000
000000000000000000000011000011101011000000000000000000
000000000000000000000000000101011111001000000100000000
000000000000000000000000001101011000000000000000000000
000000000000000001100000000001011001000000000100000000
000000000000000000000000000101001011000001000000000000
000000000000000000000000001101101010000000000100000000
000000000000000000000000000001101000100000000000000000
110000000000000101100000010001111111000000000100000000
000000000000000000100010010101001011000100000000000000

.logic_tile 5 17
000000001100101101000110100000000000000000000000000000
000000000001010101100000000000000000000000000000000000
111000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000010000010000001
000000000000000000000000000001001010000000000011000001
000000000000000000000000000000011010000110000110000001
000010000000000000000000001001000000000010000010000001
000010100000000000000000001000000001000010000000000001
000000000000000000000000001001001000000000000011100001
110000000000000011000000001001101010000010000000000000
110000000000000000000011111111001000000000000000000000

.ramb_tile 6 17
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000010100111000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000101100000000000000100000101
000000000000000000000000000000100000000001000010000001
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000001000000111100010100000001011000000100000000000
000000000000000000010010111001011001010100100000000000
000000000000001101000110010101100000000010110000000000
000000000000000111000010000101101001000000010000000000
000000000110000001000110010001111011110110100000000001
000000000000001101000011111101001010110111110000000000
000000000001011101000111111101001111001111100000000000
000000000000000111100011111101001001001001100000000000
000001000000001001100000000001101101100000000000000000
000010001110000001000000000011001000101001000010000000
000000100001011000000000000001000000000000010000000000
000100000000000101000000001101101010000001110000000001
000000000000000001000000001001000000000001010000000000
000010000000000000000000000011001010000010010000000000
000000000000001000000000001101011100111000110000000000
000000000000000011000000000111001011011000100000000000

.logic_tile 9 17
000001000001010001100011110001001100000000000000000000
000010100000101001000111010000100000001000000000000000
000000000000000000000000010001111010001001000000000000
000000000010000000000010001111110000000101000000000000
000000001010100011100000000111101101111100010000000000
000000001110010001000000001001001101111101110000000000
000000100000000001100010010101111011010100000000000000
000000001010000111000010100000101011001001000000000000
000000000000001011100000010011011110001000000000000000
000010100001000101000010000111010000001110000000000000
000010000000000101100110100011001011001100000000000000
000000000000000000000011100111101101001101010000000000
000000001000101101100000010011101010001001000000000000
000000000000010001000011010011000000000101000000000000
000010100000000001100000001001011110000100000010000000
000000000000001001100010010101001000101100000000000000

.logic_tile 10 17
000000000000101101000110010101000001000001010000000000
000000100000001111000010010111001101000001100000000100
111000000000000111100000000101111011010010100000000000
000000001000010111000010110000101000000001000000000000
000000000110001011100000000111111101100000000000000000
000000000001001001000010110001111000111000000000000000
000010100000000001000111010101011011000100000000000000
000000000000000000000111100000001100000001000000000000
000001000000101000000010100001001001111111110100000000
000010100001000111000111100011011001111110110000000010
000000000000000111000111101001011100001001000000000000
000000000100000000000110011101110000001010000000000000
000000000000100001100000000011001010000011000100000000
000000100001010000000000001011110000000111000000000010
000000000000000000000000010011101000010100000000000000
000000001010000000000010100000111010100000010001000000

.logic_tile 11 17
000010001100100111000111100101000000000000001000000000
000011000001010000000100000000001100000000000000000000
000000000100101000000111000011101000001100111010000000
000000000000000111000000000000101101110011000000000000
000000000000000011100010010001001000001100111000000000
000000000000001001000011000000101110110011000010000000
000000000000011001000000010001101000001100111000000000
000000000000000011000011010000001011110011000000000000
000011001110100000000010000101101000001100111001000000
000011000001011111000100000000101010110011000000000000
000000000010010000000000010101001000001100111000000000
000000000000001001000011010000101000110011000010000000
000000000000100011000000000101101001001100111000000000
000000000001000000000000000000001010110011000000000000
000000000000010000000000000011101001001100111000000000
000000000000000000000000000000001001110011000010000000

.logic_tile 12 17
000001001100101111100111100011101100101000000000000000
000010100001000001100010001111011011010000100000000000
111010000000010111000011101101101110101111000000000000
000000001010000000000100001001001010010110100000000000
000000001100001011100110101001001101101111110100000100
000000000000001111100010101111101011001111110000000000
000000000000001111100110000001001010000010100000000000
000000001000000111100000000000101010001001000001000000
000001000110001001100010101101011110001111000100000000
000010101110001111000011110111110000001110000010000000
000010000000000011100000001011101100001001000000000000
000000001010001001100000000101010000000001000000000000
000001000000000111100111100001001110100000000000000000
000000100000000000100110100011011111110000010000000000
000010100001000001100011100001011011010010100000000000
000001001100000000000011100101001000010100100000000000

.logic_tile 13 17
000000001111110111100000001101001110100000010010000000
000010100001111001000000001001011010010100000000000000
111000000001001101000000011000000000000000000100000000
000000000000101101100011000111000000000010000000000000
000001001000001101000000000001001010100001010000000000
000010000000000111100000000011001000100000000000000000
000000100000000000000010100101111100101000010000000000
000000001110001101000100000001111010000100000000000000
000010000000100000000000011101101011100000010000000000
000001000000011111000011100001001001100000100000000000
000000000000000000000000010011011001100000000000000100
000001000000100000000011100101111000111000000000000000
000001000000101001100000010111000000000010000000000000
000010000001000111000011110000000000000000000000000000
000000100000001000000000000000001110000100000100000000
000000000100101101000000000000000000000000000000000101

.logic_tile 14 17
000010000000000000000000001101011111110011000000000000
000011100000000000000010100101101101000000000000000000
000000000100010001100111010111101110000000110010000000
000000000000100000000011110111011101000000100000000000
000000000000011111100111001101101010100000000000000000
000000000000100001100111101101101001000000000000000000
000000000000000011100110011111101010101111000000000000
000000000000000001100010001111101111101001010000000000
000000000100000111000110000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000100000000000
000000000000001111000010001111001111000010000000000000
000000001100100001000011100001111010100010000000000000
000000100000010111000010001101101110001000100000000000
000000100000001001100011110001111101001000000000000000
000000001010100011000111000011101000000010000000000000

.logic_tile 15 17
000000000000001000000000000101001101100011110000000000
000000000000000001000000001011111100010110100000000000
111000100000000101000011100000000000000000100000000000
000000000000100000100000001011001011000010000000000000
000000000110100000000000000101101110000010110000000000
000000000000010000000010001111101101000000110000000000
000000000000010000000000000000000000000000000000000000
000000000010010000000010010000000000000000000000000000
000001001100000001100111010001111101100011110000000000
000010100001000000000111111011111100010110100000000000
000000000000000000000011110011100001000010100100000010
000001001000001111000010000000101000000000010000000000
000000000110001000000011101111101100000000100000000000
000000000001001111000000000111101000100000010000000000
000000000000000001000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000

.logic_tile 16 17
000000000000001111100000000001011011101000000000000000
000000000000001111100010101111001110000110000000000000
111000000000001000000011111001001101100011110000000000
000001000000000101000110001001001100010110100000000000
000001000000100001100000001101100001000000100000000000
000000100000010000000011110011101111000010000000000000
000001000000001111100111100101101111101110100000100000
000000000000000001100111101101001111101100000000000000
000000001000010101100111011111001100001011000000000000
000000100001110001000110000101100000000001000000000000
000010100000001111100011100011011001111011110100000000
000000000000001011000100000111101101111111110010000000
000000000000001011100011101101100000000000010000000000
000000100000000001100011101101001001000000110000000000
000000000101010101100011000001101010000110100100000000
000000000000010000000010100000101101101001010000000010

.logic_tile 17 17
000000000000000000000000000000001111000000100000000000
000000001110000000000000000101001100010100100000000000
000000000000001001000000000111001111000100000000000000
000000000000101111100000000000011000001001010000000000
000000000000000001100000010111111110000010000000000000
000000001100001101000010001011010000000111000000000000
000100000000001000000000010111001110010000100000000000
000000001000001001000010000000101010101000000000000001
000001000000000000000000010101000000000001110000000000
000010001110000101000011011111001100000000010000000000
000010000000001000000000000000011101010000100000000000
000000000000000001000011000111001010010100000000000000
000000001100101001000111100111000001000011100000000000
000000000001010111100111101011101000000010000000000000
000000000010000000000000000011100001000001110000000000
000000000000000111000011111101101011000000100000000000

.logic_tile 18 17
000011100000000000000000000000001100000010100000000000
000011000000000000000010101101001110000110000000000000
000000100000001000000111100011011000001101000000000000
000001000000010001000100000111000000001000000010000000
000000000000000101000111111000000000000010000000000000
000000000000000000000110100111000000000000000010000100
000000000000000000000010100001101000000100000000000000
000000000000000000000011110000011110101000010000000000
000000001010001111000000000001100000000010000000000000
000000100001010001100010001101101101000011100000000000
000000000000000000000000001101100001000001010010000000
000000000000000000000000001111101011000010010000000000
000000001110000001000000000111001010001101000000000000
000000001101001001000000000101010000000100000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramb_tile 19 17
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000111100000000000000010000000000001
000000000001010000000000001011000000000000000010000000
111000000010000000000000000011000000000000000100000100
000000000000000000000000000000000000000001000000000001
010010000000010000000111001111001110001101000000000000
110000000001100000000100001011010000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000001000011000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001101110001000011110000000000000000000000000000
010000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000010100000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000111100000000010000000000001
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001110000000000000000010
000000000000000000000011100001000000000010000000000000
000000000000000000000100000000100000000000000000000001
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000111100000000001000010000000000000
000000000000000000000100000000001101000000000000000001

.logic_tile 22 17
000000000000000000000110100111100000000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000001101100000000101100000000000001000000000
000001000100001011000000000000001110000000000000000000
000000001001010000000000000011100001000000001000000000
000000000000100000000000000000001100000000000000000000
000010100001010111000110100111000001000000001000000000
000000000110001111000000000000001000000000000000000000
000010000000001000000000010101100001000000001000000000
000001000000000111000011010000001000000000000000000000
000000000000000001000111100101100000000000001000000000
000000001000100001100000000000101111000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000001111000011110000101101000000000000000000
000010000001000111000000010111100000000000001000000000
000001000100000000100011100000001001000000000000000000

.logic_tile 23 17
000000000000000000000000010000011000000100000100000000
000000000000000000000011100000000000000000000000000001
111000000000001001100000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
110000000000000000000000000000000000000000000110000000
110000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000010000000000011110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
000000000110000000000000001111000000000010000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000011000000001001100110000000000
110000000000000000000010001101001010110011000000000000
000000000000000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001110000000000100000000
000000000000000000000000001101000000000100000010000010

.logic_tile 3 18
000000000000000000000010101011011111000010000000000000
000000000000000000000110111101101101000000000010000000
111000000000000011100000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110001000000000111000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000001000110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001110000000000010110001000000000000000100000000
000000000000000000000011100000101010000000010000000000
000000000000000000000000011101100001000000100010000000
000000000000000000000010001101001000000000000010100000
000000000000000000000000000000000001000000000100000000
000000000000000000000000000101001000000000100000000000
010000000000001000000000000001001010000000000100000000
000000000000000001000000000000100000001000000000000000

.logic_tile 4 18
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 5 18
000000001100000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000011000000000001011001100100000000100000000
000000000000001111000000000101011010000000000010000000
010000000000000000000000010101000000000000000100000001
010000100000000111000010000000001111000000010010000000
000000000000001001100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001111000000110001101001101000100000000000000
000000000001111101000110000001111010000000000000000010
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101001111000000100000000100
000000001110000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 7 18
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000111001011010000000000000001
000000000000000000000000000000111011000000000000000000
110001000000001001000011100000000000000000000000000000
010010000000000011000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000011100001001010000100000100000000
000000000000000000000100000101101100000000000011100000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000001011010000100000000000
000000000001010000000010110101001101010100000000000000
000000000100000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100110000111100000000001010000000000
000010000000001001100000001001001010000010010000000000
000000000000000000000000001101000000000011010000000000
000000000000000000000010111011001010000010000000000000
000000001100100000000000000101100000000001010000000000
000000100001010000000000001001101010000001100000000000
000000000000001000000010011101000001000000100000000000
000000000000000001000011010001101111000010110000000000
000001001110000000000000001000011110000100000000000000
000010000000000000000000001011001010010100100000000000
000000100001001000000000011000011101010100000000000000
000000000000101011000010000001001111010000100000000000

.logic_tile 9 18
000000000001000000000110100111011100001100110000000000
000010100000100111000010011001100000110011000000000010
000000000000000101100111001101011011100001010000000000
000000000010000000000100001101111111000001000010000000
000000000111100000000011100000000000000010000000000000
000000000110110000000000000000001000000000000000000010
000000000000000101000110110011111100000100000000000000
000000000000000000100010000000011110001001010000000000
000000000000100011100000001000001100010000000000000000
000000000101001111000000000101001100010110000000000000
000000000000001001000000001011111110001100000000000000
000000000000000001000010000001110000001000000001000000
000000100000101001100000010001011000001000000000000000
000011100000011011100010000011110000001101000010000000
000000000000000000000111001111101110001001000010000000
000000000000000000000010001111100000001000000000000000

.logic_tile 10 18
000000101000000111100011100001001110101000010000000000
000001000000000001100000000011111000000100000000000000
000000000000001000000110010111111000100011110000000000
000000000000000001000011100001111011010110100000000000
000000000000101001100010001001101010000000000000000000
000000000001000001000111100001100000000001000000000000
000100000000000000000000001111001010101100000000000000
000000000000000111000000001011001101111000000010000000
000000001100001000000111100011111110000000000000000000
000000000000000011000000001111010000000011000000000000
000000000000000001000011100101000000000010000001000000
000000000000000000000110000000100000000000000000000000
000000000110001111100111011101101110101000010000000000
000001000000000101000010100111001000001000000000000000
000000000000000001000011100011101110110010110000000000
000000000000000000000111111101111000010010110000000000

.logic_tile 11 18
000001001110000111000000000111001000001100111000000000
000010100000000000000000000000001110110011000000010000
000000000000010001000011100011001000001100111000000000
000010001110100000100000000000001111110011000001000000
000000000000100001000010000101101000001100111000000000
000010100001000000000000000000101111110011000000000000
000000000000000001000111010101001000001100111010000000
000000000000000000000111010000101000110011000000000000
000000000000000011100010010011001000001100111000000000
000010100000001001000011110000101101110011000000000000
000010000010010000000000000101101000001100111000000100
000000000110100000000000000000001100110011000000000000
000001000000000011000010010001101000001100111000000000
000010000000000111000011010000101010110011000000000000
000000000000010000000000000101101001001100111000000000
000000000110100000000000000000101000110011000000000000

.logic_tile 12 18
000000000000101101000000001101101110100000010000000000
000000000001000001100010010011001111010000010000000000
111000000000010000000110101001000001000011110100000100
000000001100000000000000001111001101000001110000000000
000000001010101001000000011011011011100000110000000000
000000000000011111000010000101111011110000100000000000
000000100001001111000110010001000000000010000000000000
000001000000100101100011010000100000000000000000000000
000001000001010000000111110001101111100001010000000000
000010100000100000000111101111101111010000000010000000
000010100000000000000111100011000000000011010100000000
000001000010000101000000000001101011000011110001000000
000000001100001111000010000000001010000010000000000000
000010100001010011000100000000000000000000000000000000
000000000000100000000010101101001111111110000000000000
000001001000001001000011110111001011011110000000000000

.logic_tile 13 18
000001000111110000000110100111000000000000001000000000
000010000000110000000010010000001001000000000000001000
000000100000000000000000000101001001001100111000000000
000001000000000000000010100000001011110011000000000000
000001001100000011000000010011001000001100111000000000
000010000000000000000011100000101110110011000000000000
000000100000000011100000010001101001001100111000000000
000011000010000000000011100000101100110011000000000000
000000001000101000000111000011101001001100111000000000
000000000000010011000000000000101101110011000000000000
000000000000001001000110110011101000001100111000000000
000010000000000101000011000000001011110011000000000000
000000000000001101100000000001001001001100111000000000
000000000001001111000000000000101010110011000001000000
000000000001000000000000010011001001001100111000000000
000000000000100000000010100000001111110011000000000000

.logic_tile 14 18
000000001110100111100010000011101111010110100100000000
000000000001000000100110010000001100101000010010000000
111000100000000000000000010000000000000010000000000000
000000001010000000000011010001000000000000000000000000
000000000110000000000111100111001101101111010100000000
000000000000000000000000001001101111011111000000000010
000010100000001000000000011101001110101001000000000000
000000001010000111000011011101111001010000000010000000
000000000000001111100000000111100000000010000000000000
000000000000001011000000000000000000000000000000000000
000000100001001011100000000111011001111000000000000100
000001000000101111100011101001011010100000000000000000
000000001100000101000010100000000001000010000000000000
000000000001000111100110010000001101000000000000000000
000000000000011000000010000011000000000010000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 15 18
000000001000100000000110000011001111100000000000000000
000000000001011001000000000001011001000000000010000001
111000000000101000000110011011000000000011010110000000
000000000000000001000011011111101001000011110000000000
000001000110100111000111000001111101000010100100000000
000010000001010000100110010000111100100001010000000010
000000000001000000000000010101011001101100000000000000
000000000110000000000011000111101011110100000000000000
000000000000000001000011100011011010110010110000000000
000000100000001111000010111101111100100001110000000000
000000000100000011100010011011101111110100000000000000
000000000000010001100110100011101001010000000000000000
000000000000001111100000011000011101010000000000000000
000000000001011111100010010111001100010000100000000000
000000000000010111000000011101000000000000010000000000
000000000000010101100010000111001011000010100000000000

.logic_tile 16 18
000001000110001001000110000011000000000001010000000000
000000100001010001100010111111101110000010010000000000
111001000101010000000011100111111101100000000000000000
000000000000101101000100000001101001110000010000000001
000000000000000111100000000101101010011001110000000000
000000000000001101100000001011001010000110100000100000
000001100000001000000000000000001011000000100000000000
000000000010101111000000000011001010010100100000000000
000001000110010111100010101000001110000010000000000000
000000100000100000000010010001001010010010100001000000
000000000000011000000110001000011101010010100100000000
000000000000100001000010111111011101010110100000000010
000000001011011111100110100111100000000000010000000000
000000000000100001100000000101001000000001110000000000
000000000000001000000110100001001101100000100000000000
000000000100000101000011111001111001100000010000000000

.logic_tile 17 18
000000000000001000000110001000001011010100000000000000
000000001010001011000000000111011010010000100000000000
000000000001010111000011100111101100010100000000000000
000000000000000000000100000000011011100000010000000000
000000000000000000000000010001100001000010100000000000
000000000000000000000010000001001011000010010000000000
000000000000000001100011101111111010001101000000000000
000000000000001101000000000101000000000100000000000000
000001000110001111000000010011111000010000000000000000
000010001101001101100010100000011110100001010000000000
000000000000001101100000000011011010000110100000000000
000000000010000001000000000000011111001000000000000000
000000000000000001100000000001101000001000000000000000
000000000001000000000011000111110000001110000001000000
000000100100000011000110100011111110000010000000000000
000000000000000000000000000011010000000011000000000000

.logic_tile 18 18
000010000000000000000010110000011000000000100010000000
000011100000000101000011111011001110010100100000000000
000000000000000001000010010101011111000110100000000000
000000000000000000100111010000001001000000010000000000
000000000000100111100111100000011001010110000000000000
000000000000010000000100000011011011000010000000000000
000010000000000001100111010101011001010000100000100000
000001000000000000000111101011111011100000100000000000
000000001110000000000111110000000000000000000000000000
000000001100000001000110000000000000000000000000000000
000010000000000000000000000001001111010000000000000000
000001000000000000000000000000001000101001000000000000
000000000000000001100000011001000000000001010000000000
000010100000000000000011010101101001000001100001000000
000000000000000001000010000111101000001001000000000000
000000001000000000000000001001111111000101000000000000

.ramt_tile 19 18
000000000010100000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000001000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111010000000000111100000000111000000000010000000000001
000001000000000000000000000000000000000000000010000000
010001000000000101000000000000000000000000000000000000
010010000000000000100000000000000000000000000000000000
000010000001010000000111101101001101001001100000000000
000000000000100000000100000011001000001001010001000000
000000000000000000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000000100000000111100000000000000000000000000000000000
000000001101010000100000000000000000000000000000000000
000001001010000001000000000000000001000010000010000000
000010000000000000000000000000001011000000000000000000
010000000001010011100000000111100000000000000110000001
000000000000100000000000000000000000000001000000000000

.logic_tile 21 18
000000000000000000000000000000000001000010000000000001
000000000000000111000000000000001001000000000000000000
111000000000001000000000010000000001000010000000000000
000000000000001111000011000000001011000000000000000001
000000000000010000000000010000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000000000000000010001000000000000000110000000
000000000010000000000011100000000000000001000001000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000001010100000000000000000001011000000000000000001
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000001100000000010000000000001
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000001101100000000001100001000000001000000000
000000000000000101000011100000001101000000000000010000
000000100000000101100000000001000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000001000000000000000000001000000000000001000000000
000000000000000000000010110000001101000000000000000000
000000000000000011100110100111000000000000001000000000
000001001000101111100000000000001111000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000011100000101000000000000000000000
000000100001010000000111100101100001000000001000000000
000001000110000001000011110000101101000000000000000000
000000000000000111000000000101000001000000001000000000
000000000000000000100011110000101010000000000000000000
000000000001001000000000010011100001000000001000000000
000000000100100111000011110000001010000000000000000000

.logic_tile 23 18
000000000000000000000000001000000000000000000100000000
000000000000001001000000000001000000000010000000000100
111000000000000001000000000000000000000000100100000000
000000001010000101100000000000001110000000000000000100
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000010100001000000000000000100000000
000000000000100000000000000000000000000001000000000100
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000001000000
000000000000010000000000000000000001000000100100000000
000000000000000000000000000000001000000000000001000000
000000000000000000000111101000000000000000000100000000
000000000000000111000000000101000000000010000000000100
010000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000001000011010000000000100000000
000001000000001101000000001111000000000100000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001001001101000010000000000000
000000000000000001000000001111001101000000000010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000101100110010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000111100101111100000000000100000000
000000000000000000000000000000000000001000000000000000
010000000000000000000110111000011100000000000100000000
000000000000000000000010000101010000000100000000000000

.logic_tile 3 19
000000000000100000000000000011100000000000001000000000
000000000001000000000000000000100000000000000000001000
000000000000000000000010100111000001000000001000000000
000000000000000000000010100000101110000000000000000000
000000000000001000000000000001101001001100111000000000
000000000000000101000000000000101100110011000000000000
000000000000000000000110110011101001001100111000000000
000000000100000101000010100000001010110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001000000110000011101001001100111000000000
000000000000000101000100000000001011110011000000000000
000000000000000000000110100111101001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000000101000000000000001010110011000000000000

.logic_tile 4 19
000000000000000000000000000111100000000000010000000000
000000000000001101000000000001101010000000000010000010
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000101000010010000000000000000000000000000
110000000000000000100011010000000000000000000000000000
000010100000001000000111100000000000000000000100000000
000001000000001011000000001101001101000010000000000000
000000000000000000000110000000000000000010000011000111
000000000000000000000000000000000000000000000010100101
000010100000010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000101011011010110100000000000
000000000000000000000000000000101011101001000001000000
010000000000100000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000

.logic_tile 5 19
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000010000000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010101110100000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000101000100
000000000000000000000000000000100000000001000010000011
010000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 8 19
000000000000001000000000010000000000000000000000000000
000010100000000111010011100000000000000000000000000000
000000000000000000000000001000001000010000000000000000
000000000110000000000011101101011100010110000000000000
000001001010000000000010101000001100000000100000100000
000010000000000000000100001001001001010100100000000000
000000000001010000000000011111001010001000000000000000
000000001000001001000011110101010000001101000000000000
000000001110000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000001100000000011011010010000100000000000
000100000000000000000000000000011000101000000000000101
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 9 19
000000000110000011100110110001100001000001000010000000
000000100000000000000010001101101010000011100000000000
000000000000000000000010010001101001100000010000000000
000000000000000000000111001011111011000001010001000000
000001000000000101100010110001000000000000010000000000
000010000000000000000111001011101011000001110000000000
000000100001000101000000011000001100010000000000000000
000001001010100000100010001011011001010010100000000000
000000000000100011100010000001001110010000100000000000
000000000001010001100010010000001111101000000000000000
000000000000001000000110000101011100001101000000000000
000000000000000001000000000011000000001000000000100000
000000000000001000000110100001101011010000100000000001
000000000000000101010000000000111010101000000000000000
000000000000001000000000001011011100001000000000000000
000000000000000011000000000111000000001101000000000000

.logic_tile 10 19
000010000000001111100110101111100000000011100000000000
000001000000001111000011100001101000000001000001000000
111000000000001000000111100111001011101011110110000000
000000001000001111000011111111001100010011110000000000
000000001010001101000111101011100001000011010100000000
000000100001010101100010000011101001000011110000000010
000000000000000111100111110101101111010010100000000000
000000000000000000000110010000111111000001000000100000
000000101010000000000000001001011010110000010000000000
000000001101010000000010000101011011100000000000000000
000000000000001011100111100000000000000010000000000000
000000000000000001000100001101000000000000000010000000
000010100000000011000111100101001000000000100000000100
000001000001010000000011110111011001010000110000000000
000000000000000000000000001000001101010010100000000000
000000000000000000000010001001011111000010000001000000

.logic_tile 11 19
000001000000000111000111000011001000001100111000000000
000000100000000001100110000000001110110011000000010000
000000000001000000000010010011001000001100111000000000
000000000000100000000111000000001111110011000000000000
000101001100000001000000000001101000001100111000000000
000110100000000000100000000000101010110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000001000000000000101010110011000010000000
000000001000000001000000000011101000001100111000000000
000000000000100001100010000000101101110011000000000000
000000000000000000000110100001001000001100111000000000
000000000000000000000100000000001001110011000010000000
000000000000000101100111000001001000001100111010000000
000010000000000000100110000000001111110011000000000000
000000000000000000000000000001001001001100111010000000
000000001010000000000011100000101111110011000000000000

.logic_tile 12 19
000000001100001000000010001001011010101011010000000000
000010100000001011000100001111111110000111100000000000
000000000000000011100000001101111111100000000000000000
000001000001010000100000000101001110110100000000000000
000001000000001101100000010011001101101001000000000000
000010000000000001000010100101101010100000000010000000
000000000000001011100010011111101100101000000000000000
000000000000000101100011110001011011100000010000100000
000000001000100101000111100000011100000010000000000000
000000000000010000000010100000010000000000000000000000
000000000000001001000011100001011011010110000000000000
000000000000000111100000000000011100000001000010000000
000000000000000001000000000000000000000010000000000000
000000000001010000000000000111000000000000000000000000
000000101000000111000011101111011100110000110010000000
000000000000010101100100001101001010110000000000000000

.logic_tile 13 19
000000001000000000000111000001101000001100111000000000
000010101110000000000011110000101100110011000001010000
000000000001011000000011100111001001001100111000000000
000000000001000101000000000000001111110011000000000000
000001001010001000000000000101001000001100111000000000
000000100000001111000000000000001111110011000001000000
000000000001011111000000010011101000001100111000000000
000000000001000011100010100000101001110011000000000000
000000000000001000000000010101101001001100111000000000
000000000001010101000011010000001000110011000000000000
000000000000000000000111110101101001001100111000000000
000000000000000000000110010000001110110011000000000010
000001001100000001000110100101101000001100111000000000
000010000001010000100000000000101101110011000001000000
000000000101001000000000010001001001001100111000000000
000010000000100101000010100000101101110011000000000000

.logic_tile 14 19
000000000000000000000000000000000000000010000000000000
000010100000000000000011101011000000000000000000000000
000000100000000111100000011001101110101000000010000000
000001001010000000000011111101111101010000100000000000
000010001010000000000011100101111101101001000000000000
000001100000000000000100001101011001010000000000000000
000000000000011111100000000111100000000010000000000000
000000000000001111100011110000000000000000000000000000
000001001000100000000111110000001110000010000000000000
000010000001000000000111010000010000000000000000000000
000000000000000101000010101101011011100001010000000000
000000000000000000100100000001101111100000000000000000
000000001100000000000010100000000000000010000000000000
000000000000000000000110001001000000000000000000000000
000000100000000111100111101001111111110000010000000000
000001000000000000000110110011111011010000000000100000

.logic_tile 15 19
000000000000001011100000011101101100101000010000000000
000000000000001011100011111001001111101001000000000000
111000000100000000000000000101101010010110000100100000
000000000000000000000011100000011010101001010000000000
000011001000001001000110000111101101101011010000000000
000011100000000001000000001001111011000111100000000000
000000000000001101100011100101001101000000000000000000
000000000000000001000100000000001100101001000000000000
000000000110001111000011110111011110110110100000000000
000000000000000011100111101111011001110000110000000000
000000000000000111100000001001011100110011000000000000
000000000000000011100000000111001000000000000000000000
000000000110000000000111010111001101101000010000000000
000000001010010001000110001011101011101001000000000000
000000000000001000000000010000000000000000000000000000
000001001010010111000011000000000000000000000000000000

.logic_tile 16 19
000000000000000011100000000011011111000100000000000000
000100100000000000000000000000101110001001010000000000
111000000000000001100000010011001010010110000100000000
000000000000000000000010010000111010101001010000000010
000000000010000111000110000011001110000010000000000000
000000001100001101000000000000001010100001010000000000
000000000000000101000000001111100000000000110000000000
000000000000010000100000000001101000000000010000000000
000001001010100111100110111011011110001001000000000000
000010000001000000100011110111000000000010000000000000
000000000001000000000110000101011000010100000000000000
000010001000000001000000000000011110100000010000000000
000000000111011000000000011000011101010110000100000000
000000000000000001000010000011011010010110100000000010
000000000000000101100010000111100000000000010000000000
000000000000001001000000001111101000000000110000000000

.logic_tile 17 19
000001000000000011100000000111101010001000000000000001
000010100000000000000011011001000000001101000000000000
111000000000000111100011110000000000000000000000000000
000000000000010000100111000001001011000010000000000000
000000000000000001100000010001111010100011010000000000
000000100000001101000011010101111001110011110000000010
000000000000000011100111010000001001010000000000000000
000000000000010000000010000101011011010010100000000000
000000000110000001000000001011001010000110000000000000
000000000000000000000000001001010000000101000000000000
000000000000000000000000000001001011010100100000000000
000000000110000000000000000000101001100000010000000000
000000000000000000000000000101011001000110000000000000
000000000000000000000000000000101011000001010000000000
010000000000001000000000000101100000000000000100000101
000000000100000001000000000000000000000001000011100000

.logic_tile 18 19
000001000110000000000111110000001010000100000100000000
000000100000000000000010000000010000000000000000000100
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010011101010000000000000001001011110111100010000000001
010010000000000000000011101101101110111100000000100000
000000000000000000000011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000010000000000000
000000000000000000000011110101000000000000000010000001
000000000000000101000000000001100000000010000000000000
000000000000010000100000000000000000000000000010000001
010000100000000000000000000000011100000010000000000000
000000000000100001000000000000010000000000000000000000

.ramb_tile 19 19
000000000000100000000000010000001010000000
000000010000010000000011110000010000000000
111000000000000000000110100000001000000000
000000000000000000000000000000010000000000
110000001000000000000111110000001010000000
010000100000000000000011110000010000000000
000000000000000000000110100000001000000000
000000000000000000000000000000010000000000
000000000000000000000000010000001010000000
000010100000000000000011001111010000000000
000010100000000000000010100000001000000000
000001000000000000000100001111010000000000
000000000000000000000010100000011000000000
000000000000000000000110111101010000000000
110000000000000111100000001000011010000000
110000000000000000000000001011010000000000

.logic_tile 20 19
000010100000000000000000011001111001101001010000000000
000011101110001111000011101011011010111001010000000100
111000000000000011100111001001011110010010100000000000
000000000110000000100111110011101010100000000000000000
010000000000001000000010000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000001011100111000000001110000010000110000000
000001000000001111000000000000010000000000000000100000
000001000000000000000010001000011010000000000000000000
000000000000000000000000001001000000000100000000000000
000000000001011001000000001011111010011111100000000000
000000001110100001000011111001011101001111010000000100
000000000000000000000110000111111000001101000000000000
000000000000000000000000000001000000001100000001000000
010000000001000001000000000000000000000000000000000000
000000001000000001100000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000111000000000001000000000000
000100001000000000000011111111000000000011000010000000
110010101110000000000000000000001100000100000100000001
010001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000100001000000000000011010000100000110000000
000000000001000000100011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
010000100000000000000000000001101110010100000000000000
000001000000000000000000000000101111101000010010000000

.logic_tile 22 19
000000000000000000000111100000001001111100001000000000
000000000000000000000000000000001011111100000001010000
111010100000000111100000000011001000000100000000000000
000000001000000000100000001001001101000000000001000000
110000000000000111100000000000001010000010000000000010
110000000000000000100010000000010000000000000000000000
000000100001000000000011101000000000000010000000000000
000001001000000000000100000001000000000000000000000011
000000001000001000000111100000000000000000000000000000
000000001110000011000100000000000000000000000000000000
000000000001000001100000000000000001000010000110000000
000000001000100000000000000000001100000000000000000000
000000000000000000000011100000000000000010000000000100
000000001101010000000100000101000000000000000000000010
010010100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000010001100000000000001000000000
000000000000000000000011110000100000000000000000001000
111000000000000101100110000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
110000000000000000000000010101001000001100111100000000
010000000000000000000010000000100000110011000001000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001011000000110011000000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000001000001000001100110110000000
000010000000000000000000001001010000110011000000100000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000001110000000010000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000001111010000000100000000
000000000000000000000000000000001110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 3 20
000000000000001000000110100101101000001100111000000000
000000000000000101000000000000001000110011000000010000
000000000000001000000000000001101000001100111000000000
000000000000001001000000000000001111110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101000110011000000000000
000010000000001000000000000111001001001100111000000000
000000000000001001000000000000101010110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000001000000110100001101001001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000000000110110101101001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000101100000010011101001001100111000000000
000000000000000000000010100000001010110011000000000000

.logic_tile 4 20
000000000000000000000110101101111000000010000000000000
000000000000000000000000001111000000000000000000000000
111000000000000001100110111011001111000010000000000000
000000000000000000000010101101111111000000000000000000
010000000000000101100011110011000000000000000100000000
110000000000000000000010100000101010000000010000000000
000000000000001101100000010000000000000000000100000000
000000001010000001000010001001001101000000100000000000
000000000000000000000011110001101100000000000100000000
000000000000000000000010000000110000001000000000000000
000000000000000000000000000001100000000001000100000000
000000000000000000000000001011100000000000000000000000
000000000000000000000110000101001100000000000100000000
000000000000000000000000000000110000001000000000000000
010000000000000000000110000000011010010000000100000000
000000000000000000000011110000001101000000000000000000

.logic_tile 5 20
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 20
000000000000100011100111100111101010010000100000000000
000000000001010000000100000000011111101000000000000010
000000000000001000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
000000001100000000000000011000001000000100000000000000
000000000000000000000010000001011110010100100000000000
000000000000000000000000001001100000000001010000000000
000000000000000000000011111101101000000010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001000110000000001001010000100000000000
000000000000000000100000000111011001010100000000100000
000000000001000001000000000001111110010000000000000000
000000000000100001000000000000001000101001000000100000

.logic_tile 9 20
000000001010000000000000010000001101010000000000100000
000000000000000000000010100111001100010010100000000000
000000000000000111000000000011100000000010110000000000
000000000000000111000000000011001110000000100000000000
000000000000001001100000010001101100001001000000000000
000000000000000101000010000111000000000101000000000000
000000000000000000000000000001011000001001000000000000
000000000000000000000000001101100000000101000000000000
000000000000000111000000001111011110001011000000000000
000000000000000000000000001011010000000001000000100000
000000000000001000000000000001101010001101000000000000
000000000000000101000010000111000000000100000000000000
000000001010000001000000001101000000000001000000000000
000000000000000111000000000001101010000011010000000000
000000000000000000000000011011100000000001110000000000
000000000010000000000010001111101010000000100000000110

.logic_tile 10 20
000010100000001000000111110000000000000000000000000000
000001000001011011000011110000000000000000000000000000
000000000000001001100011110001111101000000000000000000
000000000000000101000110000000111000000001000000000000
000000000000100000000111101000011110010000000000000000
000000000001000000000100000001011011010000100000000000
000000000000000001000000001001000000000010100000000000
000000000000000001000010001011101101000010010001000000
000000000110000000000010000101101100010110000000000000
000000000001001001000000000000111100000001000000000000
000000000000000000000010000001001101000100100000000000
000000000000000000000110100000001010000000000000000000
000000001100100000000011000001011000101111000000000000
000000000000010000000000001111111100101001010000000000
000000000000000000000010010101111110000010000010000000
000000000000000000000110111011010000000111000000000000

.logic_tile 11 20
000000001100000001000000000001001000001100111000000000
000000000000000000000010000000001001110011000010010000
000000100000000111000000000111001001001100111000000000
000000000000000000000010010000101000110011000000000000
000000000000000000000000000011001001001100111000000001
000000000000000000000000000000101001110011000000000000
000000000000001111000000000011001001001100111000000000
000000000000000011100000000000101101110011000010000000
000000001100001011000011010111101001001100111000000000
000000000000001011000011000000101111110011000010000000
000001000000000000000111000111001000001100111000000000
000010000000000000000000000000001111110011000000000000
000000000110000011100111110101101000001100111000000000
000000000000000000000011010000001100110011000000000000
000000000000000000000010010101101000001100110000000000
000000100000000000000011000011000000110011000010000000

.logic_tile 12 20
000000000000000000000000000000000001000000100100000000
000000000001000000000011100000001100000000000010000000
111010100000000101100000000011101100101001000000000100
000000000000001111000000000111101010100000000000000000
110000001000001000000011110000000000000010000000000000
110000000000000011000011110000001011000000000000000000
000000000001010000000111000101100000000010000000000000
000000000000000000000000000000100000000000000000000000
000001000000101000000010011111011001100000010010000000
000010100001010101000111100001101110101000000000000000
000000000000000000000000000001000000000010000000000000
000000000010000001000010000000100000000000000000000000
000001000000001001000110100000000000000010000000000000
000000100000001001000111111011000000000000000000000000
010000000000000101000000000111000000000010100000000000
000000000000000000000000001011001011000001100010000000

.logic_tile 13 20
000000001000001111000110110101001000001100111000000000
000000000000001111000011000000101100110011000000010000
000000000000000000000111000101001000001100111000000000
000000000000000000000100000000101001110011000000000000
000000000000000000000010010001101001001100111000000000
000000000000000000000110100000101010110011000000000000
000000000000000101100000010011001001001100111000000000
000000000000000000000010100000101011110011000000000000
000000000000001000000010000111001000001100111000000000
000010100000000011000111110000101001110011000000000000
000000000010000101100000000111101000001100111000000000
000010000000000000000000000000001101110011000000000000
000000000000000000000110110011101000001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000110101000000000111001000001100111000000000
000000000000110000100000000000101000110011000000000000

.logic_tile 14 20
000000001010000000000000001011101110100000000000000000
000000000001001001000011110011001001110000010000100000
111000000000000000000111011111001000111000000010000000
000000000010000000000111111111111101100000000000000000
110000001010000000000011100000000000000010000000000000
010000100000000000000111110000001100000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000010101000001000000111111101011110101000010000000000
000011100000001011000111011111111011000000010000000000
000000000000000111100111100000001110000010000000000000
000000000000001111000100000000000000000000000000000000
000000001100100001000010111111011000000111000000000000
000000000000011101000111111001110000000001000001000000
010000000000000000000010101000000000000000000100000100
000000000000000000000111111011000000000010000000000000

.logic_tile 15 20
000000000000000000000111110000000000000000000110000001
000000000000000111000111110101000000000010000000000000
111000000000101000000000000000000000000000000000000000
000000000010000101000010110000000000000000000000000000
110000000110000101000000011111111101000000100000000000
110000000000001101100011001011101010100000000000000000
000000000000001101000000010111101010001101000000000000
000000000000010111000011110101000000001111000000000000
000000001010100000000000010101111100100011110000000000
000000000001010000000010000001111001101001010000000000
000000000000001001000011110011011000000000010000000000
000000000000000011000010001001111011000001000000000010
000000000000100000000110000000011101000100100000000000
000000000000000000000000000000011100000000000000000000
010000000000001111100000001011111001000000010000000000
000000000001010001100010000111101010000010100000000010

.logic_tile 16 20
000001000000000000000000011111101011111100000000000000
000010000000001111000011110101111110110000000000000000
111000000000000111100000000000000000000000000000000000
000000001010100000100000000000000000000000000000000000
010001000000101000000010111001111110100011110000000000
010010100000010101000110000011011110010110100000000000
000000000000100111100000000111011100111110000000000000
000000000000000000100000001111001101101101000000000000
000000000000000000000111000000001010010000000000000000
000000000001011101000000000000001011000000000000000000
000000000000000000000000000111011110101000010000000000
000000000000101111000000001111101101101001000000000000
000000000000000001000110000000011110000100000100000000
000000000000000000000010010000000000000000000001000000
010000000000001011100000001001001100001101000000000000
000000000000000001000011110111000000001111000010000000

.logic_tile 17 20
000001000000000111100000000011101110000010100000000000
000010001110000000100000000000111101001001000000000000
111000000000000000000010101101000000000010000000000001
000000000000000000000000001001100000000000000010000001
000000000000100000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001100000000000000100000000
000000100000000000000011000000100000000001000000000000
000000100001110000000011100000000000000000100100000000
000000000000100000000000000000001000000000000010000000
000001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 18 20
000000001010000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
111000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
010000000000000000000010000111001000001100111100000000
110000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100110100000000
000000000000000000000000000000100000110011000000000000
000000001111010000000111100000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000111000000000000000000000000000000000000
000001000000000000000110011000000000000000100000000000
000010100000000000000010000111001100000010100001000000
010000000000000001000110000011111110001100110100000000
000000000000000000000000000000010000110011000010000000

.ramt_tile 19 20
000001000000100111100011100001111100000000
000000100000011001000111110000110000000000
111000000000000111100010010001111110000000
000000001010000000100111010000110000000000
010010101000100111000111110101011100001000
010001000001000000100011100000110000000000
000000000000000000000000000101011110000000
000100000100000000000000000000010000000000
000001001100000000000000000001011100000000
000000000000000000000000001101010000000000
000000000000000000000110000111011110000100
000000000000000001000100001111110000000000
000000000000000000000011101001111100000000
000000000000000000000010010111010000000000
110000000000000001000110000001011110000000
010000000000000000100100001001010000000000

.logic_tile 20 20
000010000000011000000000000111001100111000110000000000
000001000000001011000010010001011011110000110000000001
111000000000000001100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010001000000011000000011100111101100000000000000000000
010010000000100111000100000001001111010001110000000000
000000000110000000000000010000000001000000100100000000
000001000000100000000010100000001101000000000000000000
000001001100000111000011100011111011001111100000000000
000000100001000000100000000001011111011111110000000000
000000000000000111100011100000000001000000100100000000
000000000000000000000010000000001111000000000000000000
000000000000001000000110001101011000101001000000000000
000000000000001111000000001011001000110110010000000000
010000000000101111100111101111101110010111100000000000
000000000000001111000011100001011010000111010000100000

.logic_tile 21 20
000010100000010000000000001000000000000000000100000000
000001000000000000000000001001000000000010000000100000
111000000000000000010000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000011100000010111000001000000001000000000
000000000000000000000011000000101010000000000000001000
000000100000001000000000000011000001000000001000000000
000000000000000011000011100000001101000000000000000000
000000000000000011100111000111100001000000001000000000
000000000000000000100000000000101001000000000000000000
000010100000001011100000010111100000000000001000000000
000000000000001011000011010000001000000000000000000000
000000000000001000000010000111000000000000001000000000
000000100000001111000100000000001010000000000000000000
000010000001110000000011100101000001000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000001000000000010011000001000000001000000000
000000000000001011000011110000101000000000000000000000
000000000000010111000000000001000001000000001000000000
000001000100000000000011110000101011000000000000000000

.logic_tile 23 20
000000000000000000000000001000000000000000000100000000
000000000001010000000011110101000000000010000000100000
111000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000100100000000
010000000000000000000100000000001011000000000000000010
000001000000000001100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010010000100100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000111100010100001000000000001000100000000
000000000000000000100110110101100000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000111100111000000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000001001000000010000000000
000000000000000000000000000000000001000000000100000000
000000000000000000000000000001001000000000100000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000101000001000000000100000000
000000000000000000000000000000001010000000010000000000

.logic_tile 3 21
000000000000000000000000001101001000001100110000000000
000000000000000000000000001101000000110011000010010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
010000000000000001000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010100111101010000100000100000100
000000000000000000000100001011010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001101000000000000000100000000
000000000000000000100000001011101101000001000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000110000000000000000000001101000100000100000001
000000000000000000000000000111001001000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000011000000000000000100000001
000000000000000000000000000000100000000001000011000101
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000010000000
000000000000000000000000000000001111000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 8 21
000001000000000000000000000000000000000000000000000000
000010100001010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000000110000000000000000111100000000000000100000001
000000000010000000000000000000100000000001000000100000
110000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001001110000000000000010000000000000000000000000000
000000100000100000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010001100000000000011010000100000100000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001011100000000000000000000000
000000000000000000000000000101000000000001000010000000
010010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000001111100000000010000000000000
000000000000000000000000001101101111000011010001000000
111000000000001001100000000000000000000000000000000000
000000000000001011000010100000000000000000000000000000
000001000000000000000000000001101111010110100100000100
000010000000000000000000000000011010101000010000000000
000000000001000111000111001011011000000111000010000000
000000000000001111100100001111100000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111100011100111101111101000010000000000
000000000000000000000110000111111110100001010000000000
000000000000000111100010011101101100100000010000000000
000000000000000011000010011001011110100000100000000000
000000000000000000000110001011101111100011110000000000
000000000000000001000011110011111101010110100000000000

.logic_tile 12 21
000000001010100000000111000111101111111001010000000100
000000000001010111000100000011001010111111110000000000
111000000000001001000000000000000001000010000000000000
000000000010000011100000000000001011000000000000000000
110000001010001000000110000000011000000010000000000000
110000000000000011000011100000000000000000000000000000
000000000000001111000010010001011001111110000000000000
000000000000001011100011011011001010011110000000000000
000000001010100101100010000101011010100000110010000000
000000000000010111000000000001101011110000010000000000
000000000000001000000000000000000000000010000000000000
000000000000001111000000000101000000000000000000000000
000000001010001001100010101001001100101000000000000000
000000000000000011100100000011101110010000100010000000
000000000000001000000000000101100000000000000100000000
000000000000000111000000000000100000000001000000000000

.logic_tile 13 21
000000000000000111100000010001101001001100111000000000
000000001100001101000010100000101101110011000000010000
000000000000000001000010100001101000001100111000000000
000000000000000000100110110000101011110011000000000000
000001001000000101100000000101001000001100111000000000
000010100001011001000010000000001010110011000000000000
000000000000000000000000010111001000001100111000000000
000010100000000000000011010000101000110011000000000000
000000000000001000000111010101101000001100111000000000
000000000011010101000110100000101101110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000011100000001101110011000000000000
000000000000000000000010010001101000001100111010000000
000000000001000000000011100000001001110011000000000000
000000001000000000000000000011001000001100110000000000
000000000000000000000000000000001111110011000000000000

.logic_tile 14 21
000010000000001001000000000001000000000010000000000000
000001000000001111100011100000000000000000000000000000
111000100000101000000000010111100000000000000100000000
000001000001000101000011100000100000000001000000000000
010000000000001000000110011000000000000010000000000000
010000000000001111000010100101000000000000000000000000
000000000000000011100000010001111101101000010000000000
000000000000000000100010000101001101000100000000000000
000000000000000000000000000101011100100000010000000000
000000000000000111000011111011111000100000100001000000
000000000000000000000011100000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000111101111011110111110000000000000
000000000000000001000000001001001111011110000000000000
000000000000001000000010011101001101000000000000000001
000000000000001011000010101101101111010110000000000000

.logic_tile 15 21
000000000000000000000000000000011111010000000000000000
000000000000000101000011100000001100000000000000000000
111000000000000111110000000001001100110011110000000001
000000000000000000000000000111001101010010100010000001
010000000000000111100111110000000000000000000000000000
010000000000000111000111000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000001101100111100011100001000000010000000000
000000000000000111100000001101101101000000000001000000
000000000001001000000010000111001011000011010000000001
000000000000000111000010101101001000000001110000000000
000000000000001001000000000101001100000100000000000000
000010100000000001000010000000000000000001000000000000
001000000010011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000

.logic_tile 16 21
000000000110000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000001
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000010000100000000
000000001000000000000000000111000000000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000011010000000000000000101
000000000000100001000000000001000000000010000010000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 17 21
000000000000001000000010101101101010001110000000000000
000000000000000001010100000001010000000110000010000000
111000000000100101000000000001011010000110000100000100
000000000001000101000000001001000000001101000000000000
000000000000000000010000011101011011001000000000000000
000000000000000000000011100001101010001100000000000000
000000000000000101000000001101111000000000010000000000
000000001000001101000000000101001011000000000000000000
000000000000000000000000001101111000011111110100000010
000000000000000000000000001011001000101111010000000000
000010000110000000000000010111011110001011000100000010
000000000000000000000011001111100000001111000000000000
000000000000100000000110011101011011001000000000000000
000000000000000000000010000001101010100000000000000100
010000001010000011100000001101111000000001000000000000
000000100000000000100000000101001011000100000000000000

.logic_tile 18 21
000000001110001000000000001111011010001000000100000000
000000000000001001000000000001110000000000000000000000
111011000001011000000000010000001110000000000100000000
000001000000001001000011100011001010010000000000000000
000000000000001001100110010101101110001000000100000000
000000000000001011100111111101110000000000000000000100
000000100000000000000000010000001011000000000100000000
000000000000000000000011111111001011010000000000000100
000001000000000001100000000111011010000000000100000000
000000100000000000100000000000111000100000000000000000
000001000001010000000000001001111110101111110100000010
000000000000100000000000000111101011111111110000000000
000000000000000101000000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
010000100000000111000000000000000000000000000000000000
000001001010000001100000000000000000000000000000000000

.ramb_tile 19 21
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 21
000000000000001001100011100011111011011111000000000000
000000001100000001000010100111111010101110000000000000
111000000000001101000000001101101101000111010000000000
000000000000001011100000001101101000101011010000000000
000000000000001000000010011001011110110100000100000000
000000000000001001000011000101011000011000000000100000
000000000000100011100011101101001001101001000100000000
000000000001010101100110101111111010000110000001000000
000000000110001101100000001011101011100000110110000000
000000000000000011100000001011011000000000110000000000
000000000000000011000110000111111110000000100000000000
000000000000000000000111110000011010101001010001000000
000000001110000111000000000000001000000010000000000000
000000000000000000100000000000010000000000000001000000
010000000000000111100010010011111000000000000100000100
000000000000000000000111110000101100100000000000000000

.logic_tile 21 21
000000000000000111000000001000000000000000000100000000
000000000000000000000000001101000000000010000001000000
111000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000111100011000000000001000000000100
000000000000000000000100000001100000000011000000100000
000001000000000000000000000000000000000000000000000000
000010100000000000000010010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000111110101000000000000001000000000
000000000000000000000111010000101101000000000000010000
000000000000111000000111000001100001000000001000000000
000000001000000011000000000000001110000000000000000000
000000000000000000000011100101100000000000001000000000
000000000000000000000011100000001111000000000000000000
000000000000000011100000000101100000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000001000000000011100000000000001000000000
000000000000000000100010000000001011000000000000000000
000000000000010001000010000111000001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000001000111000001100000000000001000000000
000000000000000000100100000000101001000000000000000000
000000100000000111000000000111100000000000001000000000
000001000000000111000000000000001001000000000000000000

.logic_tile 23 21
000000000000000000000000000011100000000000000100100000
000000000000000000000000000000000000000001000000000001
111000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000100100000100
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000001000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
111000000000001001100010100000000000000000000000000000
000000000000001011100100000000000000000000000000000000
010000000000000000000111110000000000000000000000000000
110000000000001101000011110000000000000000000000000000
000000000000001011100110000001011011000010000000000000
000000000000001001000100000101011000000000000000000000
000000000000000000000000001101011101101111010000000000
000000000000000000000000000101101000011111110010000000
000000000000000111100000011011101001000100000000000000
000000000001000000100010000011111010000000000000000000
000000000000100000000110001000000001000000000100000000
000000000000010000000000000001001101000010000000000000
010000000000000001100000000111101111000000000010000000
000000000000000000000000000000011001100000000000000000

.logic_tile 2 22
000000000000000000000011100111000000000000001000000000
000000000000000101000000000000000000000000000000001000
000000000000000000000010100101000001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000011100101101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000101000000010001001000001100111000000000
000000000000000101000010100000001001110011000000000000
000000000000000000000110100001101000001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000100000000000000101101000001100111000000000
000000000000010000000000000000001001110011000000000000
000000000000001000000000010011001000001100111000000000
000000000000000101000010100000101011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101111110011000000000000

.logic_tile 3 22
000000000000000101000000000111100001000000000110000000
000000000000001101100010010000101101000000010000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000001000010000000000000
010000000000000001000000000000001011000000000000000000
000000000000000001000010100000000000000010000000000000
000000000000000000000011110000001000000000000000000000
000000000000000000000000000001100000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000001011011011111110000000001
000000000000000000000010000001011011111111110011000100
000000000000000000000000000101000001001100110000000000
000000000000000000000000000000001010110011000000000000
010000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 4 22
000000000000000101000010100000000000000000001000000000
000000000000000000100110110000001001000000000000001000
111000000000000101000011100101100001000000001000000000
000000000110000000100100000000001100000000000000000000
010000000000100000000010000001001001001100111000000000
110000000001000000000010000000101010110011000000000000
000000000000010011100000000101101001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000001001001001100110000000000
000000000000000000000000000000001010110011000000000000
000000000000000001100000001000000000000010000100000001
000000000000000000000010010011000000000000000000000000
000000000000000000000000000101011001101001110000000000
000000000000000000000000001001111101101101010001000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000010111100000000001000000000000000000000000
000000000000000000100000000000101110000000010010000000
110010100000000000000000000001100000000000000100000000
010001000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 22
000000000000000111000000000001100001001100110000000000
000000000000000000100011110000001010110011000000000000
111000100000000111000000000101011000000100100000000000
000001001100000000000011110000011000101001010010100000
010000000000000001000000001000011000001100110000000000
010000000001000000000000000101000000110011000000000000
000000000000000001100000000001101011111100000000000000
000000000100000000000000000001101100111101100000000000
000000001110101000000000010000000000000000000000000000
000000000001000001000010000000000000000000000000000000
000000001010110001100000000011001100010000000100000100
000000000000000000000000000000011000101001000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 9 22
000000001100000000010000010000000000000000000000000000
000000000000100000010011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000100

.logic_tile 10 22
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000000111000010010000100000000001000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011100000001100000000000000000000
010001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000

.logic_tile 11 22
000001000000000000000010000101011110000110000000000000
000010000000000000000110010000110000001000000000000001
111000000000001000000000010101001110010100000010000001
000000000000000101000010100000101110101000010011000100
010000000000000000010011100011111101010100000000000000
010000000000000001000110110011011001000100000010000000
000000000000001000000000000111001010010000000000000000
000000000000001011000000000000011010101001010010000100
000000000000001000000000001000001000000000000000000000
000000000000011011000000000001010000000100000000000000
000000000000000111000010000000000001000000100110000001
000000000000000000100100000000001111000000000000000000
000000000000001111000000000000011010010000000010000000
000000000000001011100000000111001011010110100010000000
010000000001000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000

.logic_tile 12 22
000000000110000111000000001001101111010111100010000000
000001000000000000100000001111001001000111010000000000
111000000110011001000000000000000000000000000000000000
000000000010100001100011100000000000000000000000000000
110000001010000000000000001101111101010000100010000000
010000000000001111000000000011001000000000100000000000
000000100000001011100010100000000000000000000000000000
000000000000100101100000000000000000000000000000000000
000000001000000000000000001101011111001111110000000000
000000000000000000000010001101011001000110100000000000
000000000000010101000000000000011100000100000110000000
000000100000100001000011110000010000000000000000000000
000000000000100000000000000001000000000000000100000000
000000000001011001000000000000000000000001000000000000
010000000000000000000110010000011010000100000100000000
000000000011010000000010000000000000000000000000000000

.logic_tile 13 22
000000001000000111110110000111100000000010000000000000
000000000000000000100000000000000000000000000000000000
111000000000001000000000011101101110000110100000000000
000000000000000011000011110101101001001111110000000000
110000000000000000000000000000001101010000100000000001
010000000000000000000000000111011000010100100010000010
000000000000001000000010110000000000000000000100000000
000000000000001011000111010001000000000010000000000000
000001000000000000000110110000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000000000000001000000100100000001
000010100000000001000000000000001011000000000000000000
000000000000000111000000000000000001000010000000000000
000010001110000000100000000000001100000000000000000000
010010000000000000000000000001100000000010000000000000
000001000001000001000000000000100000000000000000000000

.logic_tile 14 22
000000001100000101100111100001001010011100000110000000
000010100000000000000100000111001101111100000000000000
111000000000000000000000001011111010000100000000000001
000000000000100000000011101101110000001100000001000001
000000000000101101000000000011101001010100000000000000
000000000001000111100000000000111100001000000000000000
000000000000000000000110011000000000000000000010000000
000000001010000000000011010111001010000000100001000000
000001000000000000000000010111101010010100000101000000
000010101110000000000011010000101010001000000000000000
000000000000011111100010010000011110000100000110000101
000010001000100101100111000000010000000000000000000001
000000000110001111100011110111001111001000000000000000
000000000010001111100010001111011001101000000000000000
010000000000000000000011111000000000000000000100000000
000000000001000001000110000011000000000010000000000000

.logic_tile 15 22
000000000000000000000000000111000000000000000100000000
000000000001010000000011110000100000000001000000000000
111000001100001001100000000000000000000000000000000000
000001000000001011100000000000000000000000000000000000
010000000000000000000010100000000001000000100100000000
010000000000000000000000000000001010000000000000000000
000000000000000101100000001111011100000000000010000000
000000000000000000000000000001110000000100000001100001
000000000000101001100000011000000000000000000100000000
000000000101010001100011010111000000000010000000000000
000000000000000001100111010001101101001111110000000000
000001000010000000000110100011001101000110100000000000
000000000000000000000010000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
010000000000000001000000000011001011010000100000000000
000001000000000000000000000000111100100000000000000100

.logic_tile 16 22
000000000000000101000000011111000000000000000000000000
000000000001000000100011010001101010000001000001000001
111001000000010000000110000000000000000000000000000000
000010101010000101000000000000000000000000000000000000
000000000110000101000000000011111001000010000000000000
000010000000000000000000000000011100000000000000000010
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000001010010000000000000000001111000000000000000000
000001000000101001100000001000000000000000000100000000
000000000010000001000000000111000000000010000000000000
000000000000000000000010010001000000000000000000000001
000000000000000000000110000000001001000000010000000000
010000000000000000000000011000000000000000000100000000
000000000000000011000010111111000000000010000000000000

.logic_tile 17 22
000000001010000111000010101001111110111111010100000100
000010100000000000100010111001111001111111110000000000
111000000000000111100010111101100000000000000010000001
000000000010001101100011100111001100000000010000000000
000000001100100101000000000001101001111111110100000100
000000000001010000100010100111011000111101110000000000
000010100000001011100110100101011011000000100000000000
000000000000001001000110001101011101000000000000000000
000000000000000001100010001011011110000000000100000000
000000000000000000100000000101000000000100000000000000
000000100000000000000110100111101111111101110100000000
000000000110000000000010110001011010111111110000100000
000000000000000101100111100101101101000000000100000000
000000000000000000000000000000111101100000000000000000
010000101100001111000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000

.logic_tile 18 22
000000000000000101000000010000000000000000000000000000
000000100000000101000011100000000000000000000000000000
111000000001000001000111100001011011000010000000000000
000000000000100000100100000001011000000000000000000000
010000000110000111100000010000000000000000000000000000
010000000000000000100011010000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000100
000001001000100111100000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000011100000011111101111000010000000000000
000000000000000000100011001001001111000000000000000000

.ramt_tile 19 22
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 20 22
000000000000000000000010100000001010000100000100000001
000010101110000000000100000000000000000000000000000001
111000000000001000000000000000000000000000000000000000
000000000110101011000011100000000000000000000000000000
110000000000000000000000001000000000000000000100000001
110000000000001111000000001001000000000010000010000001
000000000000000011100111010101111000111000110000000100
000000000000000000000111011001101110110000110011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100001000000100000000100
000000000000000000000000000000001011000000000000000100
000001000000001000000111100000000000000000000000000000
000010100000000011000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000111111010000010000000000000
000000000000000000000000000000000000000000000010000000
111010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000011101100000000000000000000000000000000000100000100
000001000000000000000000000111000000000010000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000001000000001000000000000011110000100000100000000
000000000010001111100000000000000000000000000000000101

.logic_tile 22 22
000000000000001011100111010011000000000000001000000000
000000100000000011100111110000001010000000000000010000
000000000001000011100000000001000000000000001000000000
000000000000000111000000000000101001000000000000000000
000000000000000001000000010001000000000000001000000000
000000000000000000000011010000001100000000000000000000
000010000000000001000000000001100001000000001000000000
000000000100000000000000000000001111000000000000000000
000000000000000111100000010111000000000000001000000000
000000000000000001000011010000001000000000000000000000
000000000000000000000010000011000001000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000000011000000000000101110000000000000000000
000000000000000111100000010101100000000000001000000000
000000000000000000000011000000001011000000000000000000

.logic_tile 23 22
000000000000000000000000001000000001000000000100000000
000000000000000000000000001101001010000000100000000100
111000000000000000000000011111000001000001000100000000
000000000000000000000010011111101011000010100001000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111100110011111011111111111010000000000
000000000000000001000010000101011100110110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000011010010000000100000000
000000000000001011100000000000001111000000000000000001
000000000000000111100110011101111101011111110000000000
000000000000000000100011001001001100011110100000000000
010000100000000000000110100000011100001100110000000000
000000000000000000000010000000001010110011000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000001100000000101000000000001000100000000
000000000010000000000010110011000000000000000000000000
111000000000000000000000000000001110010000000100000000
000000000000000000000000000000011010000000000000000000
010000000000000000000000011000001010000000000100000000
010000000000000011000010000111000000000100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000010000000000000111000000000000000100000000
000000000000100000000000000000001010000000010000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000011010000010000000000000
000000000000000000000000000001001011000000000000000000

.logic_tile 2 23
000000000000001101100000010101101000001100111000000000
000000000000000101000010100000101000110011000000010000
000000000000000101100000010001101001001100111000000000
000000000000000000000011000000101000110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101100110011000000000000
000010000000001000000000010001101000001100111000000000
000001000000001001000011000000101000110011000000000000
000000000000000000000000000101101001001100111000000000
000000100000000000000000000000101111110011000000000000
000001000000001101100000000001001001001100111000000000
000010101100000101000000000000101011110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000001001110011000000000010
000000100000000000000110100001101001001100111000000000
000001000000000000000000000000101100110011000000000000

.logic_tile 3 23
000000000000000000000000010101001101100000000000000000
000000000000000000000010101011111101000000000000000000
111000000000001000000000001000011111000000100100000000
000000001110000101000000001111011010000000000000000000
011000000000000000000111101000011011000100000100000000
110000000000000000000111101111001000000000000000000000
000000000000000000000110100101111111000000100100000000
000000000000000011000000000000111010000000000000000000
000000000000000000000110010000000001000010000000000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000000101100001000000000100000000
000000000000000000000000001001001111000001000000000000
000000000000010000000110110000001100000010000000000000
000000000000100000000110010000010000000000000000000000

.logic_tile 4 23
000000000000000111000010100000001110001100110000000000
000000000000000000000010110000011100110011000000000000
111000000000000000000000001101011000001101000100000000
000000000000000101000000000101000000000100000000000000
111000000000001111100010100101011100001101000100000000
010000000000000001100110100101010000001000000000000000
000000000000000000000000000101001000010000100100000000
000000000000001101000000000000011011101000000000000000
000000001100001000000000000000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000010000000110000101001010001000000100000000
000000000000000000000000001001010000001110000000000000
000000000000000000000000011001000000000001110000000000
000000000000000000000010001111001010000011010001000000
010000000001000000000010100011000000001100110000000000
000000000000100000000000000000001111110011000000000000

.logic_tile 5 23
000000000000000101100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000001010000000100000000000000000000000000000000
000010100000000000000000000000001000000100000110000000
000001000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000001000001000000000000000001
000000000010000000000000000000001111000000010010000000
010010000000000000000010100000000000000000000000000000
000001000000000000000100000000000000000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000001000000000000010000100000000
000000000001100000000000001001000000000000000000000001

.logic_tile 8 23
000000000000000101000000010000000001000000001000000000
000000000000000000100011010000001010000000000000001000
111000000000000101000110100000000001000000001000000000
000000000000001101100000000000001001000000000000000000
010001000000000000000000000001101000001100111000000000
010010100000000000000000000000000000110011000000000000
000000000000011101000000000001101000001100111000000000
000000000100000011000000000000000000110011000000000000
000000001110000000000000000001001000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000010000000000001000000000000000000110000000
000000100100000000000000000101000000000010000010000101
000000000000000000000000000000000000000000000000000000
000010100011000000000000000000000000000000000000000000
010010000000000000000000001101111001000010000010000001
000000001110000000000000001001001000000000000000000000

.logic_tile 9 23
000000000000000011000000011101001101110001110010000000
000000000000000000000011101111011100110000110000000000
111001000000000000000000010011111110101001010000100000
000100000000000000000011011011011000111001010000000000
110000000000001000000110000111000000000000000100000000
010000000000000111000000000000000000000001000010000000
000000000000000000000111100001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000001110000111100110100111001101101011010001000000
000000000000000000000011101101101011000111010000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000001000000001000000000010000000000000000000000000000
000010100000001011000011010000000000000000000000000000
000000000001010000000010000000001000000100000110000000
000010100000000000000000000000010000000000000000000000

.logic_tile 10 23
000000001100000000000000000000000001000000100110000000
000000000001000000000000000000001111000000000011100000
111001000000000000000110000000000001000000100100000000
000100000000000000000000000000001111000000000000000000
000001000000000000000000001011111110110000010000000000
000000100000000000000000001101101110010000000000000000
000000000000001111100111100101100000000000000110000000
000000000000000001000000000000000000000001000010000111
000000000000000000000000011000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000000000111001000000001000010000000000000
000000000010000000000000000111001101000000000010000000
000001000000000111000000001101111000001111110010000100
000010000000000000110000001101011110001110100000000000
010000000000001000000011001101101101000000110100000101
000000000000000011000010010101111001000110110011000100

.logic_tile 11 23
000000000000000000000000010000000000000000000000000000
000000001000000000000011100000000000000000000000000000
111000000000000000000000001000000000000010000000000000
000000000000000000000000001011001110000000000011100000
010000000000000101100111101101001110000011100000000000
010000000000000001000000001111001011000011110000000000
000000001000001001000110101011111010100000000010000000
000000000000001011000000000101011111000000000000000100
000000001100000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010010011111010111001110000000000
000000000000000111000110000011101110111101110010000000
000001000000000000000000000111100000000000100000000000
000010000000000001000011110000101010000000000000000000
010000000000000000000010000011100000000000000100000001
000010100000000000000011100000100000000001000000000000

.logic_tile 12 23
000001000000000001100110011001011010100000000000000000
000010000000000111000010001001111110000000000000000000
111010001000110000000010110011001110000100000000000000
000000000010110000000110000011010000001100000000000000
010000000000000011100111100000000000001100110100000000
110000100000100000100110111001001010110011000010000000
000000100000000111000011101111111101100000000000000000
000000000000000000000110110111111100000000000000000000
000000001010001001000110110001000000000001110000000000
000000000001000001100010101001001000000000110000000001
000001000000000101100000010101111010010111100000000000
000000001000000000000010101101101110000111010000000001
000000000011000001000011100011011000100000000000000000
000000000000001001000100001001111101000000000000000000
010010000000001000000110100001000000000001000000000000
000000000000000101000000000001000000000011000010000111

.logic_tile 13 23
000001001010100000000000000101000000000000001000000000
000000000010010000000000000000100000000000000000001000
111001000001100000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
110010100000000000000000010111001000001100111100000000
110001000001010000000010100000100000110011000010000000
000000000000001001100110010000001000001100111100000000
000000000010000001000010000000001101110011000000000000
000001000000000000000110000101101000001100111110000000
000010000000000000000000000000000000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000001000000000000000000000000110011000000000000
000000000110000000000011110101101000001100111100000000
000000000000000000000110000000100000110011000000000000
010000100000010000000010100101101000001100111100000000
000000000010100000000100000000100000110011000000000000

.logic_tile 14 23
000000000110101000000110100000001100010000000000000000
000000000001010001000000000000001111000000000000000000
111010100000000101000111011011011000000110100000000000
000001001000001111000110100111001100001111110000000000
110011100100101001000011000011101101010100000000000000
010011100000000111000000000001011010001000000000000000
000000000000000111100000010001111101000110100000000000
000000000000000000000011100111101111001111110000000000
000000001010001111100110001001101110010000100000000000
000000000001010101000011101111111011000000100000000000
000000000000000011100111000000000001000000100010100010
000000000010000101100100000101001011000000000000000100
000000000000001000000111010000011000000100000100000000
000010100000000101000111010000000000000000000000000000
010000000001000000000010001011001010010111100000000000
000000000000001111000010111011001001001011100000000000

.logic_tile 15 23
000000000100001111100000010001101110000000000000000000
000000000100000111000010100000010000001000000001100000
111000001100001111100000011001011110011110100000000000
000000000000000001100010000111001110011101000000000000
000000000000101111000010000101101011011100000100000000
000000100000011001100110101011001001111100000010000000
000000000010001111000000011001011000010000110100000000
000000000000000101000010100011101010110000110010000000
000000000000001001100000000101111111001011100000000000
000000000001010101000010110011101010010111100000000000
000001000000000001100000000101001010010110110000000000
000010001000001111000000001101011000100010110000000000
000000000000001000000111000111101111000110100000000000
000000100000010001000110001111001100001111110000000000
010000000000101101100111100000011110010000100100000000
000000000001011011000100000011011010000000100000000001

.logic_tile 16 23
000000000000001000000000010000000000000000000100000000
000000100000001111000010000001000000000010000000000000
111000000110000000000010001101101010000000000000000000
000000000010000000000100000101010000001000000010000001
110000000000000001000110001000011011000000000000000000
010000000000000000000000000101001011000010000000000000
000000000000100101000010100101011010000100000000000000
000000000111000101000000000000011101000000000000000000
000011100000000000000010000101100001000000000010000001
000011000000000000000011111101001010000010000010000000
000001000000000000000000000000000001000000100100000000
000010100000000000000000000000001001000000000000000000
000000000000000000000000000011000000000001000000000001
000000000000000000000000001001101010000000000000000001
000001000000100000000000000101001000000000000010000000
000010100001000000000000000000011101001000000001100100

.logic_tile 17 23
000000000110000111000111100000000000000000000000000000
000000000001010000100100000000000000000000000000000000
111000000000001111000000000101011001100000110100000000
000000001000100011000011110001111011000000110000000000
000000000000000001000011101000001100000010000000000000
000000000000000000100100000011011100000000000000000000
000011000000000000000000011011111110000010000000100000
000001000000000000000010101111101110000000000000000000
000001000000100000000111100001111010000000000100000000
000000000000010101000000000000011010100000000000000000
000000000000000000000111000111000000000010000000000000
000000000000000001000110001001100000000000000010000100
000001000000001000000011101011111111111111010100000000
000010100000001111000000000001101111111111110000000010
010000000001000101000110100000000000000000000000000000
000000000010001111000011110000000000000000000000000000

.logic_tile 18 23
000000000000000000000000001111000001000000010100000000
000000100000000000000000000001101011000000000000000000
111000000001011000000111101011001111111100010000000001
000000000000101111000000000101101001111100000000000000
000000000110000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001000001100010000101011000001000000100000000
000000000000001111000011101111000000000000000000000000
000001000000001001100000010000000000000000000000000000
000010000010000001100011100000000000000000000000000000
000000000000000000000000000111111100001000000100000000
000000000000000001000000000011100000000000000000000000
000000000110000001000000000000000000000000000000000000
000000100000000000000011110000000000000000000000000000
010000000000010000000111001101101101000010000000000000
000000000000001111000100000111001011000000000000000000

.ramb_tile 19 23
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000010000001010000000000000000000000000000000110000000
000001000000101001000000000111000000000010000001000000
111000000000000000000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000000000111000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001110000111000000010001001010000000000000100000
000000000000000000000011110000010000000001000001000000
000000000000000000000000001000000000000000000100000100
000000100000000000000011101111000000000010000010000001
000000100000000000000000001101111001000011000010000000
000001000000100000000000001101011001000000110000000000
000001000000100111100000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
010010101111010000000111000000000000000000000000000000
000001000000000000000100000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111010100000001000000000000000000000000000000000000000
000000000010001111000000000000000000000000000000000000
110000001010100000000000010000001010000100000100000000
110000000000010000000011100000010000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000001010000000000000001101000101111010000000000
000001000000100000000000001011011110111110100000000000
000001001000001000000111000000000000000010000000000001
000000100000001001000000001001000000000000000000000001
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 22 23
000000000000001011100000010001100000000000001000000000
000000000001010011000011110000001110000000000000010000
000000000000001011100000010001000000000000001000000000
000101000010001111000011010000101000000000000000000000
000000000000000000000111000101100000000000001000000000
000000000001010000000011110000101100000000000000000000
000000000000001000000111000001100001000000001000000000
000000000000000011000011100000001010000000000000000000
000001000000000000000000000011100000000000001000000000
000010000000000001000000000000101000000000000000000000
000000000000000000000111000001100000000000001000000000
000000001100000000000100000000101011000000000000000000
000000000000000011100000000111100000000000001000000000
000000001100000000100000000000001011000000000000000000
000000000000010000000000000101101000111100001000000000
000000000000100011000000000000100000111100000001000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000000000000000110000000
000000000000000000000100001011000000000010000000000000
010000000000001000000111100000000000000000000000000000
110000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001010000000000001000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000000000000000001000000000000010000010000000
000000000000000000000000001001000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000010000010000000
000000000010000001000000000111000000000000000000000001

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
010000000000000000000000000000001110000100000100000100
000000000000000000000000000000000000000000000001000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000011100010010100010000001
000000000000000000100000000101001101010110100000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000011101001000001100110000000000
000000000000000000000010100011100000110011000000010000
111000000000000000000000000101001100000000000100100000
000000000000000000000000001111100000000010000000000000
010000000000000000000010010000000000000010000000000000
010000000000000000000010000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000010100101000000000000001000000000
000000000000000000000000000000100000000000000000001000
111010100000000111000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000000000101000010000001001000001100111000000000
000000100000000000000010100000100000110011000000000000
000000000100000101000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000101000000110011000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000101101010000010000000000000
000000000000000000000000001001011011000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000011100001101110000100000000000000
110000000000000000000000000000110000001001000001000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000001000010000100000000
000000000000000000100010000000001100000000000000000001
000000000000001000000000001011000000000001000000000000
000000000000000001000000000001100000000011000010000000
000000000000000000000011010000011001000000100000000000
000000000000000000000011001101001000000000000000000110
010000000000000000000000000001111011100010110010000101
000000000000000000000000000011011000010110110000100000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000001010000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000010100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111010000000000000000000000000011001010000100100000001
000001000000000101000000000011001010010100000001000000
110000000000000000000010100000000000000000000000000000
010000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110001101000000000000000000000000000000000000
000000000000000011100000000001001100000000100100000000
000000000000010000000011100000101011101000010000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000001101011100010100100000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000001000000011000000111101000001000010100000110000000
000010100000000111000000000111011111000110000000000110
111000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000110010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000101000001000000100000000001
000000000000000000000000000000101101000000000010000001
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100000000000010110000000000000000000000000000
000000000000000000000010100011000001000001100110000100
000000000000010000000000000001101110000001010000000000
010000000000000001100000000111111100010100000110000010
000000000100000000100000000000011011001001000000000001

.logic_tile 10 24
000000000000010000000010101001101001011101010000000000
000000000000000000000000000011011101011110100010000000
111000000000000111000000010001100000000000000010000001
000000000000000111000011101001100000000001000010000100
110000000000100000000010010000000000000000000000000000
110000000001000001000011000000000000000000000000000000
000000000000000011100000000101100000000000000100000000
000000001110000000100000000000000000000001000000000000
000000000000000000000000001111001010010111100000000000
000010100000000000000000001001111011001011100000000000
000000000001011000000000010000000000000000000000000000
000000000000100001000011000000000000000000000000000000
000000000000100000000010000000000001000000100100000000
000000001001010000000111100000001000000000000000000001
010010100000000000000000000000000000000000100100000110
000000000000000000000000000000001010000000000000000000

.logic_tile 11 24
000000000000000000000011110001001101000010100000000000
000010001100000000000110000000101100001001000001000000
111000000000000000010000000000011111000010100000000000
000000000000001101000000001001001110000110000000000000
000000100000000111100110100001001111000010100000000000
000010000000001111000000000000111000001001000000000000
000000000000010000000000000000000001000000100000100000
000000001000100000000000001001001100000000000000000000
000000001100000111100000000101000001000001100100000100
000000000000100000000000001001001101000001010000000001
000000000000000001100010000000000000000000100100000000
000001000000001011000110010000001001000000000000000000
000100000000000001100000010000011111010100100100000100
000100000000000000000011010111011101000100000010000000
010000000000001111100000000101001011101000010000000000
000000000000001101100010100011101101110100010000000000

.logic_tile 12 24
000000000000000001100010000101001110000000000000000000
000000000000001001000110010000110000001000000001000000
111011000000000111000011100001101011000000000000000000
000000000000001101100100000000001110100001010000000000
010000000000000111100000010111011000000000000000000001
010000000000000000100010000000011111001000000010000001
000000000000000111100111101101111110010111100000000000
000000000000100000100100000001111100000111010010000000
000000000001001101100110111001001000001001010000000100
000000000000000101000010100111011000000000000000000000
000000000000001111100000001011111011001011100000000000
000000000100000101000000000011001000010111100000000000
000001000000001000000111100011001100100000000000000000
000010101001001011000010101011011100000000000000000000
010000000000000001100110000111100000000010000100000000
000000000000001001000000000000100000000000000000000000

.logic_tile 13 24
000000000000000000000000010101001000001100111100000000
000000000000000000000011000000000000110011000000110000
111000000000000000000110000111001000001100111100000000
000000000000000000000000000000000000110011000000000000
010000000001001000000000000111001000001100111100000000
010000000010000001000000000000100000110011000000000000
000001000000001001100000000111001000001100111100000000
000010000000000001000000000000100000110011000010000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000001000000000000000010000000000000110011000000000000
000000000000000001100110010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
010001001000000000000000000000001001001100111100000000
000000100000000000000000000000001001110011000000000000

.logic_tile 14 24
000000000001010000000111010001111001010000110100000000
000000000000100000000010101101101110110000110010000000
111000000000000001000010100101011100001001010100000000
000000001000000111100111110111001100010110100010000000
000001000000100101000011100111111101000110100000000000
000010000000000111100100001001001101001111110000000000
000000000000001101100110111101111011100000000010000000
000000000000000101000010100101011011000000000000000000
000010000000100001000111001111111111010110110000000000
000001000000010000100100000101101001100010110000000000
000000000000001011100011110111111011000110100000000000
000000000000000001000111001011111110001111110000100000
000000000000001111100111001101011100101000010000000000
000000000001001011000000000001011110110100010000000000
010000001000001011100111001111011100010111100000000000
000000000000000101100110101111111001000111010000000000

.logic_tile 15 24
000000000000000000000000010111111110010111100000000000
000000000000001111000011110101101001000111010000000000
111000000000000000000110100001101100010000100000000000
000000000000000000000010110000101110100000000000000000
000000000000000111100110011011001100000100000000000000
000000000000000111100010001011100000001100000000000000
000000001100100111100010110111011101010000100000000000
000000000001000000100111000000001011000000010000000000
000000001000001001100010000101000001000001000010000000
000000000000100101000100000001001010000000000001000000
000000000000100000000000000111111010010000110100000001
000000000000010001000010011101111111110000110000000000
000000000000001111100111100111011000001001010100000000
000000000010000001100111111111111011101001010010000000
010001000011011000000110000000000000000000000000000000
000000100000000001000111110000000000000000000000000000

.logic_tile 16 24
000000000000001000000000000000000000000010000100000000
000000000000001011000010010101001000000000000000000000
111000000000010000000010101000000000000000000000000000
000000000000100000000010101001001100000000100011100001
010000000000000011100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000001000001100011100000000000000000000000000000
000000101010100000100100000000000000000000000000000000
000000000000100011100000001000001101000000000000000100
000000000001000000000000001101001001010000000000000100
000000101000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010000000000000000101100000000000000110000000
000000000000000000000000000000000000000001000000000000

.logic_tile 17 24
000000000000001000000000001101011100000010000000100000
000000000000001011000000001101011011000000000000000000
111000000001010000000000001001011010111100010000000001
000000000000010000000000001111001101111100000010000000
000000000000001101000110000000000000000000000000000000
000000000000001111100100000000000000000000000000000000
000000000000000111100011110000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111111101011101100000000100000000
000000000000000000000011011111011011010110100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001100000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 18 24
000000000000100000000000010000001110010000100100000000
000000000000010000000011111011011100000000100000000000
111000000000001111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000110000000000000001101111001010011110000000000
000000000000000000000010111101101000110111110000000000
000000001010000000000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100000000111000000010000000000000000000000000000
000001000000000111100010000000000000000000000000000000
000000000010000000000000000001001100010100000100000000
000000000000000000000000000000101100001000000000000000
000000000001110000000000001000001010010000100100000001
000000000000100000000010011111011100000000100000000000
010000000000000000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000111000101101110000000000010000000
000000000000010000000100001101010000000010000011000100
111000001100000000000110000000000000000000000100000000
000000000000000000000000001011000000000010000000000101
110000000000000000000010100000000001000000100100000000
010000000000000000000000000000001101000000000000000000
000001000000011011100000011111111100000010000000000000
000010000001011111100011101011101001000000000000100000
000000000000000000000111110000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000000000010000000000110101111011111101111000000000000
000000000000001111000010011001101111111111100001000000
000000000000000000000011100000000001000000100100000000
000000001000000000000011110000001010000000000001000100
000000000000000011100111100000000001000000100100000001
000000000000000000100110000000001011000000000000000000

.logic_tile 21 24
000001000000010000000010100000011000010000000100000000
000000100000100000000100000000011010000000000000000000
111000100000001101000010100101000001000000000100000000
000001000000001011000110010000001011000000010000000000
000000000000000111000011110011111001010000100110000000
000000000000000000000010100000001000000000010000000000
000000000000000000000000000101000000000001000100000000
000000000000000000000010111001000000000000000000000000
000001000000001000000000001111011100111100100000000000
000000100000001011000000000011011100111110110000000000
000000000000000001100010000101011100011111110000000000
000000000000000001000000001101101111011110100000000000
000000000000000000000000000101000000000010000000000101
000000000000000111000010010000100000000000000000000000
010000000000001000000000001001111000000100000100000000
000000000000010001000000000111100000001100000000000000

.logic_tile 22 24
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101100110011000001010000
111000000000000000000111000000001000111100001000000000
000000000000000000000100000000000000111100000001000000
000000000000000111000010000000001110010000000100000000
000000000000000000000000000000011111000000000000000000
000000000000001000000000000111100000000010000000000000
000000000000001011000011010000000000000000000000000000
000000000000000000000000010000001111010000000100000000
000000000000000000000010100000011111000000000000000000
000000000000001011100000001000001011010000100100000000
000000000000000011100010001111011100000000100001000000
000000000000000000000110101101111000011111110000000000
000000000000000000000010001011011010001011110000000000
010000000000000111000110110011000000000001000100000000
000000000000000000000010001111100000000000000000000000

.logic_tile 23 24
000000000000001000000010110101100000000000001000000000
000000000000001011000010100000001000000000000000000000
000000000000001000000110100111001001001100111000100000
000000000000000101000000000000101101110011000000000000
000000100000000101000110100001101001001100111000000000
000001000000000000000000000000101111110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000001011000000000000101110110011000000000000
000000000000001000000110100111101000001100111000000000
000000000000000101000000000000101100110011000000000000
000000000000000000000111000101001000001100111000000000
000000000000000000000100000000001111110011000000000000
000000000000000000000010010011001000001100111000000000
000000000000001111000010100000101011110011000000000000
000001000000000000000111100001101000001100111000000000
000000000000000000000011110000001001110011000000000000

.logic_tile 24 24
000000000000000000000000000111011010000000000100000000
000000000000000000000000000000000000001000000000000000
111000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001101110000000000100000000
000000000000000000000000000000000000001000000000000000
000000000000001000000000000000011000000000000100000000
000000000000000101000000000111010000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000001000000001000000000100000000
000000000000000000000000000011001001000000100000000100
111000000000000000000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000101000111100111111000000000000000000000
110000000000000000100000000011011010001000000010000001
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000001000000001000000000100000000
000000000000000001000000001001001101000000100000000001
000000000000001000000000011101001101000010000000000000
000000000000000011000010001001001110000000000010000000
000000000000000000000000000111111010001100110000000000
000000000000000000000000000000000000110011000000000000
010000000000001000000000010001100001000000000100000001
000000000000000001000011000000101111000000010000000000

.logic_tile 3 25
000000000000000000010000000000000001000000100100000000
000000000000000000000000000000001000000000000010000000
111000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000001000000001000000000100000000
000000000000000000000000000101001001000000100000000000
111000000000001001100000011001111100001000000100000000
000000000000000001000010010001100000001110000000000000
010000000000001000000011101000011111010000100100000000
110000000000000001000011101001001000010100000000000000
000000100000000111000011110001111100001000000100000001
000001000000000000000010000011110000001110000000000000
000000000000010001100000001000001011000100000100000000
000000000000000000000000001101001001010100100000000000
000000100000000000000000000001111110001101000100000000
000001000000000001000010001101110000000100000000000000
000001000000000000000000010111101111000100000100000000
000000000000000000000010000000111001101000010000000000
010000000001010111000110000111111001000000100100000000
000000000000000001100010000000011011101000010000000000

.logic_tile 5 25
000000001100000011100000010011100000000000001000000000
000000000000000000000011110000100000000000000000001000
111000000100000000000111000000000001000000001000000000
000000000000000000000100000000001010000000000000000000
010000000000000000000000000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000000000000111100111001000001100110100000000
000000000000000101000000000000100000110011000000000000
000010000000000000000000001001111100001001000000000010
000000000000000000000000001101110000001101000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
010000000000000000000000000000000001001100110100000000
000000000000000000000000000001001101110011000000000000

.ramb_tile 6 25
000000000111000000000000000000011010000000
000000010000100000000011100000000000000000
111000000000001000000000000000011000000000
000000000000000111000000000000000000000000
010000001000000000000000000000011010000000
010000000000000000000000000000000000000000
000000100000101000000000000000011000000000
000001000001000111000000000000000000000000
000000000000000011100000001000011010000000
000000000000000000000000001111000000000000
000000000000000101100111000000011000000000
000000100000000000000100000011000000000000
000000000000000101000000000000011100000000
000000000000000000000000000111000000000000
010000000000000101100111001000011110000000
010000000001000000000000001011000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111111100000100000000000000
000000000000000000000000000000100000001001000001000000
000000000000000000000000001011000000000011000010000000
000000000000000000000000000011100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010010000000000000000000000000000
000000000000000001000000000000000001000010000000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 8 25
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
111010100000000000000011100011000001000000001000000000
000000000001000000000000000000001001000000000000000000
010000000110000101000010000111001001001100111000000000
110000000000000000000000000000001010110011000000000000
000000000000000101000111000011001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000101000000110100111001000001100110000000000
000000000001011011000100000101000000110011000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001100000100000100000000
000000100000001011000000000000010000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 25
000000000000100000000011100000000000000000000000000000
000000000000010000000100000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000100000000000000010110000000000000000000000000000
110001000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000011100000000000000100000000
000000001110000000000010010000100000000001000000100000
000000000000001000000011100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000010100000000000000000000001101010010111100000000000
000000000000000000000000001101111110000111010000000010

.logic_tile 10 25
000000100000001111000000010000000000000000000100000000
000000000000001101000010000011000000000010000000000000
111000000000010111100110010000000000000000000000000000
000000001010100000000111010000000000000000000000000000
010000000000000000000000010000011110000100000100000000
000000001100000000000011110000010000000000000000000000
000000000001010000000000000111101110000110100000000000
000000001110001111000000000000011011000000010000000000
000000000000000000000000000001111010010111100000000000
000000001110000001000010111001001000000111010000000000
000001000000000000000110000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001000000111100011111001100001010000000000
000000000000000001000000001011111001000000000000000010
010010100000000111000000000001011110000110100000000000
000001000000000000100011110111001000001111110000000000

.logic_tile 11 25
000000000000000000000000000011000000000000001000000000
000000000000000111000000000000000000000000000000001000
000000000000001000000000000001100000000000001000000000
000000000000000111000000000000001110000000000000000000
000000000000001000000010000111001000001100111000000010
000000000000001011000000000000001011110011000000000000
000011100000000000000000000111101001001100111000000000
000001000000000101000000000000101110110011000000000001
000000001101110001000000000101101001001100111000000000
000000000001010000000000000000001111110011000000000000
000010100001000000000000000011101000001100111000000000
000001000000100000000011100000101110110011000000100000
000000000000000000000000000101001001001100111000000100
000000000000000001000000000000001111110011000000000000
000000100000001000000010000001001000001100111000000000
000001000100001011000000000000001110110011000010000000

.logic_tile 12 25
000100001110001000000110100000011010000100000100100000
000000000000001111000110100000000000000000000000000100
111000000000000101100000001001001001000110100000100000
000000000001001001100000000001011101001111110000000000
010000100000000011100011101101001000000000000010000000
110001000000001111000100000001011110000000010011100100
000000000000001000000111100101000000000000000110000000
000000001101001011000100000000000000000001000000000000
000001000000001101100000001011111110001111110000000000
000000100001000101000000001101001001001001010000000000
000001000001010111100110100111100000000000000110000000
000000100000000000100000000000000000000001000000000000
000000100000001011100110110111000000000000000110000000
000001100000000011000010100000000000000001000000000000
010000000000111011100000000011001110100000000000000000
000000001111110101100000000011011111000000000010000000

.logic_tile 13 25
000000000000100000000000000101001000001100111100000000
000000000001010000000000000000000000110011000000110000
111010000000001000000110000101001000001100111110000000
000001101100000001000000000000000000110011000000000000
010000000010001001100111100111001000001100111100000000
110000000000000001000100000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000100000000000000000000000001101110011000010000000
000000000000000000000110000000001001001100111100000000
000000000000010000000000000000001000110011000000000000
000000001100000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000001010000000000000010111101000001100111100000000
000001000000000000000010000000100000110011000000000010
010000000000000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000000000000

.logic_tile 14 25
000001000000000000000000011101111011100000000000000000
000000100000000000010011110101101011000000000000000000
111000001101011111000111101101011011010111100000000000
000000000000100001100010101001101100001011100000000000
010000000000001000000011111111101011100000000010000000
000000000000100001000011110001101110000000000000000000
000000000001011101100110110011100000000000000100000000
000000000000100101000010100000000000000001000000000100
000000100000000011100010100011001110100000000000000000
000000000000001101100100000011111110000000000000000000
000000000100001101000000001011111111100000000000000000
000000000100001011100010110011111110000000000000000000
000100100001000101000111000000011000010000000000000001
000101001000100000100110111111001001000000000000000000
010010001110000001100010110001101110101001000000000000
000001000000001101000111100011111011010110100000000000

.logic_tile 15 25
000000000000000000000000010000011000000100000100100000
000000000000000000000010110000000000000000000000000000
111011000000000011100000000000001011000000000001100001
000011000000000000100000000101001101000010000010000011
010000000001000001000011111000001110000100000010100000
110000000000000001100011111111010000000000000010000100
000000000000000000000000000111100001000000000011000000
000000000010010000000000001101101100000000100000100100
000001000000000001100000001000001100000100000010000100
000000100000000000000011111111000000000000000000000100
000000000000010101100010000000001000000100000100000000
000000001010000000000000000000010000000000000000000000
000000000110100000000000000011101010000000000000000100
000000000000010000000011110101110000001000000010100100
010010001010000001100111001111101100010111100000000000
000001001110100000000011111111011100001011100000000000

.logic_tile 16 25
000000000000000001000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000010000101000001000000000011000000
000000000001010000000110011101101110000000100001000000
000001000000100000000111000011101100000010000000000001
000000100111010000000100000000000000000000000011000010
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000011010000000000000000000
000000000100100001000000000001010000000100000001000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000111110000010000011010000100000100000000
000000000000000000100010000000010000000000000001000010
111010100000001011100110011000011101010000100000000000
000001000000000001000011010101001001000000100000000000
110000000000000000000000000000000000000000000100000000
110000000000000000000011101011000000000010000000000001
000000000000001000000111110101100000000000000100000000
000000000000000001000110110000100000000001000000000100
000000001110010000000111110000001011010000000010000000
000000000000100000000011010000011101000000000001000100
000000100000001000000111000001111001111100010000000100
000000001010000011000110001011011000111100000000000000
000000001000000000000111100011100000000000000100000100
000000001110000000000100000000100000000001000000000001
010000000000000000000000000001011100111110100000000000
000000000000000000000000000001111011111110010000000000

.logic_tile 18 25
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000001000000000001001101000111000110000000001
000000000000000101000000001111011010110000110010000100
110001000000000011100000010101011010111110000000000000
110010000000000111100011011011111110111111010000000000
000000000000000000000000011001001010111000110000000001
000000000000000000000011011111101010110000110000100110
000000000000000000000111110011000000000000000100000001
000000000000000000000111000000100000000001000010000000
000001000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000011010000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.ramb_tile 19 25
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000000000000000000000000000000000
000010000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000010101010000001000000011011011000011111100010000000
000001000000000000000011111011111110010111110000000000
111000001110000000000010101001011010101001010000000001
000010000000001001000100000011111110110110100011100010
010000000000000000000111101101001100111110000000000000
110000000001000111000000001011011100111111100000000100
000000000000001000000111000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000001000000010000001000000000000000110000000
000000000000000111000000000000000000000001000000000000
000000000000000001000000011000000000000000000100000000
000000000000000000000011000101000000000010000000000100
000000000000001011100011101000000000000010000000000100
000000000001011011100100000001000000000000000000000000
010000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000100010

.logic_tile 21 25
000000000000000101000010100111100001000000001000000000
000000001110001001000000000000001100000000000000000000
000000000000000000000011100111101001001100111000000000
000000000000000000000100000000101101110011000000000000
000000000000000111000110000101101000001100111000000000
000000001110000101100100000000101010110011000010000000
000000100000000011100010010101101000001100111000000000
000001000000000000000110100000001001110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000010000000101101110011000010000000
000001000000001001000010100101101001001100111000000000
000000000000000101100000000000101100110011000000000001
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000100000000000000110100001001000001100111000000000
000001000000001111000000000000001010110011000000000000

.logic_tile 22 25
000000000000000101100000001000001100000000000100000000
000000000000000000000000001111010000000100000000000000
111000000000001000000000000001101010001100110000000000
000000000000100001000000000000000000110011000000000000
000000000000000001000000000011001100000000000100000000
000000000000000000000000000000010000001000000000000000
000000000001000000000000000011000000000000000100000000
000001000000100000000000000000101101000000010000000000
000000000000000101100111110000011100010000000100000000
000000000000000000000110100000001110000000000000000000
000000000000000111000000000000001110000000000100000000
000000000010100000100000001011010000000100000000000000
000000000000101001100110100111001100000000000100000000
000000000001010101000000000000010000001000000000000000
010000000000000000000110101000000000000000000100000000
000000001000000000000000000011001000000000100000000000

.logic_tile 23 25
000000000000000001000000010101101000001100111000000000
000010001011011111000010100000101111110011000000010000
000000000000000101100000010001001001001100111000000000
000100000000000000000011110000101111110011000000000000
000000000000101000000110100011101000001100111000000000
000000000000000101000000000000101011110011000000000000
000000001110000111000000010001001001001100111000000000
000000000000000000100010100000001000110011000000000000
000000000000000101100110110011001001001100111000000000
000000001110000000000011010000001010110011000000000000
000000000000000000000111010001101000001100111000000000
000001000000000000000110100000101101110011000000000000
000000000000000000000010000001001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000010000000101010110011000000000000

.logic_tile 24 25
000000001000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000101100000011000011010000000000100000000
000000000000000000000010100101010000000100000000000000
000000000000000111000000000000000000000000000100000000
000000000000000000100000000101001110000000100001000000
000000000000001000000111101000011010000000000100000000
000000000000000101000000000001010000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000111101010000000000100000000
000000000010000000000000000000000000001000000001000000
000000000000000111100000001000000001000000000100000000
000000000000000000100000001001001011000000100000000000
010000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000000000000001101000000000000000100000000
000000000000000101000000001111000000000010000000000000
010000000000000001100110000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000001001011000110110110000000000
000000000000000000000000001111001010110100110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000

.logic_tile 3 26
000000000000000001100000010000000000000000000000000000
000000001000000000000010000000000000000000000000000000
111000000000000101000000000000001010001100110000000000
000000000000001101100000000000001101110011000000000000
110100000000000001000010100101111000000000000100000000
010100000000000000000100000000000000001000000000000000
000010100000001000000000011000000000000000000100000000
000001000000001011000010000101001000000000100000000000
000000010000000000000110010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000001100000000001100001000000000100000000
000000010000000000000000000000001010000000010000000000
000000010000000000000000000101100000000000000100000000
000000010000000000000000000000001011000000010000000000
010000010000000000000111001001011111000010000000000000
000000010000000000000100001101111100000000000000000000

.logic_tile 4 26
000000000000000000000110111001000001000000000100000000
000000000000000000000110001011101111000010000000000000
111000000000000000000000000000000000000000000000000000
000000000100001101000000000000000000000000000000000000
010000000000100000000000001001000001000011110010000000
010000000001000000000000001011101000000001110010100000
000000000000000000000000000011101110000000000100000000
000000000000000000000000000000101001000001000000000001
000000110000000000000000000000000000000000000000000000
000001010010100000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000011000000000100000000000000000000000000000000000
000000010000000000000010100011100001000000000100000000
000000011110000000000100001001101100000001000000000001

.logic_tile 5 26
000100000000000000000000001101100001000001110000000000
000100001000000000000000001101101000000000110001000000
000000000000011000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000100000000000111100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000111000011011000100000
000000000000000000000010010000000000000000
111001000000000001100000000111111010100000
000010000000001001100000000000100000000000
010000000000000111000111000111111000000000
110000000000000000000100000000100000010000
000000000000000001100000000001011010000000
000000000000001011100000000000100000010000
000000010000000001000000000001011000000100
000000010000000000000000001111100000000000
000000010000000000000110000111011010000000
000000010000000000000100001111000000010000
000000010000000001000110010101111000000000
000000010000000000000110010101000000100000
110000010000000111000011101001111010000000
110000010000000000100110001011000000100000

.logic_tile 7 26
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001000000000000000000000000000000010000100000001
000000000000000000000000000000001000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000100000001
000000000000000000000000000101000000000010000001000000
111010100000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
110100000000001111000000000000000000000000000000000000
010100000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000101000000000000000100000100
000000010000000000000011110000000000000001000000000001
000000011000010000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000001000000001101000000000111111001000000000010000000
000010100000001011100000000000101000001001010000000000
111000000001011001100000010001100000000000000100000000
000000000000001111000011100000100000000001000000000000
010000000000000001100010000101101110010111100000000000
000000000000010011000000000101111110001011100000000000
000000000000000000000111100001000000000000000100000000
000000001010000111000111110000000000000001000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000010010000000000000000000000000001000000100100000000
000001011010000000000000000000001010000000000000000000
000000010000000101000000001001001100010111100000000000
000000010000000000100011111101011101001011100000000000
010000010000000000000000010000001010000000000010000101
000000010000000000000010000101010000000010000000100001

.logic_tile 10 26
000000000000100001100110001001011011010111100000000000
000000000001000000000000001101001110000111010010000000
111000000000100000000000000000000000000000100100000000
000000000011010101000000000000001011000000000000000000
010001001110100101100111110000000000000000000000000000
000000100011010000100111111101001010000000100000000000
000000000000000001000111000000000000000000100100000000
000000000000000001100111100000001110000000000000000000
000000010000000111100000001011101101010111100000000000
000000010000000000000000001111101010001011100010000000
000010110000000000000111010001111011000000000010000000
000000010000000000000111001111011011001001010000000000
000000010000000000000010010000001000010000000000000000
000000010000000001000110000000011111000000000010000000
010001010000000001000110000011100000000000000100000000
000000011100000000000000000000100000000001000000000000

.logic_tile 11 26
000001000000000000000000000111101001001100111000000100
000000100000000000000000000000001000110011000000010000
000000001010100000000000000101101001001100111010000000
000000000000010111000000000000001110110011000000000000
000000000001010111100000000011001000001100111000000000
000000000010000000000000000000101101110011000010000000
000000000001010111000000000011001001001100111000000000
000000000000000000100000000000101101110011000000000000
001000010000100000000010000111101001001100111000000000
000000110001010000000110000000001110110011000000000000
000000010000000000000110100101001001001100111000000000
000000010000000000000000000000001110110011000010000000
000000010000001101000000000111001000001100111000000000
000000010110000101000000000000001101110011000000000000
000000010000000101100000000111001001001100111000000000
000000010000000001000000000000001110110011000000000000

.logic_tile 12 26
000000000000000000000110101000011000010100000100000000
000000000000000000000000000111011111000110000010000000
111000001010001101000011110111011110010000000010000001
000000000000000101000010100101011110000000000011000000
000000000000001111100010011111000000000010000000000000
000000000000001011000010000001101100000011010000000000
000001000000000000000000000001101010010010100000000000
000010001010001111000011110000101111000001000000000000
000000011110101000000000000001001111010110000000000000
000000010000011011000011110000111101000001000000000000
000000110011011000000000011111100000000001000100000000
000001010000100001000011001101001011000011100001000000
000000011010000001000110000111111010001001010100000000
000000010000000001000010011011101011101001010010000000
010011111011010111100010000111111101010000100110000000
000001010100100000000010000000001000000001010000000001

.logic_tile 13 26
000000000000000001100000010000001000001100111100000001
000000000000000000000011010000001100110011000000010000
111000000000000001100110000000001000001100111100000000
000001001110000000000000000000001000110011000000000010
010011000000000000000000000111001000001100111100000000
010010000000000000000000000000100000110011000000000010
000000000000001000000000010111001000001100111110000000
000000000000000001000010000000100000110011000000000000
000000010000101000000000000101101000001100111100000000
000000010000010001000000000000000000110011000000100000
000000110000000000000000000000001001001100111100000000
000000110000000000000000000000001000110011000000000000
000000010000000000000110010101101000001100111100000000
000000010000100000000010000000100000110011000000000001
010000010000000000000000001000001000001100110100000000
000000011110000000000000001001000000110011000000000010

.logic_tile 14 26
000000000000000111100000010011101011010000110100000000
000000100000001101000011100011011010110000110000100000
111000000001001111100111110101101010001001010100000001
000000000000001001100011100011011010101001010000000000
000000001100000000000110000111101100000000010000000000
000000100001011111000010110001111101010000100000000010
000000000001011011100110001111111001010111100000000000
000000001000101001100000001001101000001011100000000000
000000011110101101000110111011100001000001100100000000
000001010000010111100011101101101001000001010001000000
000000010000000111100111011011101110000010000000000000
000000011010100000000111010111101000000000000000000000
000001010111000011100011101101111101010111100010000000
000010010000001001000000001111011110000111010000000000
010000010000001101100110100111001000000110000000000000
000000010001000001000010100000111110000001010000000000

.logic_tile 15 26
000000001001000111100000000101011011101000010000000000
000000000000000000100000000011101111110100010000000001
111000100000000000000000010111000000000000000101000000
000000000000000000000011100000000000000001000000000100
110000000000000000000000000111000000000000000100000000
110100000000000000000010110000000000000001000000000001
000000100000001001000011000001111110000100000010000000
000100001000000001000000000000110000000000000001100100
000000010000000000000000000001000000000000000100000000
000000010000000001000000000000000000000001000000000100
000000010000000011100000000101100000000000000100000000
000001010000100001100000000000100000000001000010000000
000000010000000001000010001000011101000100000000100000
000000010000001111000000000101001100000000000000100110
010001010000100000000110100001101100000100000010000000
000000111100000000000000000000100000000000000000000011

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000001010000010000010100001
000000000000001011000111000000001011000000000010000000
000000000000000000000000000011111101000000000000000000
000000000000010000000000001101101101001000000000000000
000000011000000000000010000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000001010000000000000010000101001110010000000000000000
000010010100000001000010000000111101101001010001000000
000000010000010000000110000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000001010000000000000000000011111100000000000010000000
000000110000000000000000000000101011000000010001100000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000010001111101101001000100100000
000000000001000000000011010101101011000110000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000010001000011110000000000100000000
000000010000000000000100000001010000000100000010000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000011100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000001000000000000001001111111111100000000000
000000000000000011000000000001101011111001010000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000011100000011100000100000100000000
000000000000000000000111100000000000000000000010000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000011000000001000000000000000000000000000000000000
000000010000000001000000001000000000000010000000000000
000000010000000000000000000001000000000000000010000000
010000110000000000000000000101100000000000000100000000
000000010000000000000000000000100000000001000010000000

.logic_tile 21 26
000000000000000111000011100001101001001100111000000000
000000000000000111100100000000001110110011000000010000
000000000000101111000000000001001001001100111000000000
000000000000000011000000000000001100110011000010000000
000000001110000000000000000011001001001100111000000000
000000100000000000000000000000101111110011000000000000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000101110110011000000000000
000000011101010101100010100001001000001100111000000000
000000010000000001000100000000101110110011000001000000
000000010001010111000000000011001000001100111000000000
000000010000100001000000000000001100110011000000000000
000000010000100001000010000111101001001100111000000000
000000010001001101100100000000101000110011000000000000
000000010000000101100010110011101000001100111000000000
000000010000000000000010100000001000110011000010000000

.logic_tile 22 26
000000000000001000000111010000000000000010000000000000
000000000000000101000011110000001001000000000000000000
111000000000000000000000010101111100000000000100000000
000000000000000000000011110000000000001000000000000000
000000001010100111100000000101100001000000000100000000
000000000001001101100000000000001110000000010000000000
000000000000000101100000010011101010110110100000100000
000000000000001111000010101001101010111011110000000000
000000010000000000000000001000000000000010000000000000
000000010000000000000000001001000000000000000000000000
000000010001000000000000000001011100000000000100000000
000000010000001001000011110000000000001000000000000000
000000010000000000000000000101100001000000000100000000
000000010000000000000000000000101100000000010000000000
010000010000000101100000000000000000000010000000000000
000000010000000000000000000101000000000000000000000010

.logic_tile 23 26
000000001000001111000000000011001000001100111000000000
000000000000001111100000000000001101110011000000010000
000000000000001000000000000111001000001100111000000000
000000000000000101000011110000101101110011000000000000
000000000000001000000000010111001001001100111000000000
000000000000000101000010100000001000110011000000000000
000000000001010000000000000111101001001100111000000000
000000000000000000000000000000001100110011000000000000
000001010000000101100111100001001001001100111000000000
000010010000000000000110000000001100110011000000000000
000000010000001001000000000001001000001100111000000000
000000010000000101000000000000001011110011000000000000
000000010000001000000110100101001001001100111000000000
000000010000000101000000000000001111110011000000000000
000000010000000101100110110001101001001100111000000000
000000010000000000000010100000101111110011000000000000

.logic_tile 24 26
000000000000000000000011110111000000000001000100000000
000000000000000000000110101001000000000000000000000000
111000000000000000000110110000000000000000000100000000
000000000000000000000010100111001010000000100000000000
000000000000001101100110100001001100000000000100000000
000000100000000101000000000000110000001000000001000000
000000000000001000000000000000001010000000000100000000
000000000000000101000000000111000000000100000000000000
000000010000000000000011100111011010000000000100000000
000000010000000000000000000000000000001000000000000000
000000010000000000000000000101000000000000000100000000
000000010000000000000000000000101110000000010000000000
000000010000000000000000000111011000000000000100000000
000000010000000001000000000000010000001000000000000000
010000010000000000000000000001100000000000000100000000
000000010000000000000000000000101110000000010000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000001101000000000000000000000000001000000000
000000000000001011000000000000001110000000000000001000
111000000000000000000111100000000000000000001000000000
000000000000000000000000000000001000000000000000000000
110000000000000000000000000000001000001100111000100000
010000000000000000000000000000001000110011000000000000
000000000000000000000010000101101000001100110000100000
000000000000000000000000000000100000110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000001000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
010000010000000000000000001000000000000000000100000000
000000010000000000000000001001001111000000100010000000

.logic_tile 3 27
000000000000000000000010100001000000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000101000110100111100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000010000000101100010000001101000001100111000000000
000000010000000001000000000000001100110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000101101110011000000000000
000000010000000000000000010111001000001100111000000000
000000010000000000000010100000101100110011000000000000
000000010000000101100000000011001000001100111000000000
000000010000000000000000000000001100110011000000000000

.logic_tile 4 27
000000000000000101000010100000001000000010000000000000
000000000000000000100000000000010000000000000000000000
111000000000001001100110000000000000000010000000000000
000000000000010001000010110000001010000000000000000000
110000000000000101000010100001000000000010000000000000
010000000000000101100100000000000000000000000000000000
000000000000000011100000001011101010000100000000000000
000000000000000000100000000001111101000000000000000000
000000010000000001000110000001101011011111110010000001
000000010000000000000110000101101001111111110010000000
000000010000000000000110011000000000000000100100000000
000000010000000001000111100001001100000000000000000000
000000010000000000000110001011001101110111110000000000
000000010000000000000000000001011010110110110001000000
010000010000000000000000001111011100001000000000000000
000000010000000000000000001011100000000000000000000000

.logic_tile 5 27
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001011000000000000001000
111000000000000000000000000000000000000000001000000000
000000000000010000000000000000001001000000000000000000
110000000000000000000110000111001000001100111100000000
110000000001010000000000000000100000110011000001000000
000000000000000000000110000101001000001100110100000000
000000000000000000000000000000100000110011000000000010
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010010000000000010000000000000000000000000000000
010000010000000000000000000101101100001100110100000000
000000010000000000000000000000100000110011000000000010

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000100000001
000000000000000000000011101111000000000010000000000000
110000000000100011100000000000000001000000100100000000
010000000001000000100000000000001001000000000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000100000000000010000000000000000000000000000
000000010001000000000010100000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000011110100000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
010010010000000000000000000000001010000100000100000000
000000010000000000000000000000000000000000000000000001

.logic_tile 9 27
000000001000000000000111000000001000000100000100000000
000000000000000000000100000000010000000000000010000000
111000000001010000000111100101100000000000000100000000
000000000000100000000100000000100000000001000000000000
110000001100100111100000000101101100001101000010000000
110000000001010000100010000111100000001100000000100000
000000000000001000000010011111000000000001110000000001
000000000000001011000111100101001100000000110010000000
000000010000000111000000000011001010010000000010000000
000000010000000000000000000000011110101001010010000100
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000001000110000011000000000001010010000000
000010110000000000000000000101001110000001110010000001
010000010000000000000000000000000001000000100100000000
000000010000000000000000000000001001000000000000000110

.logic_tile 10 27
000000000000000101100010001001011110000111000000000000
000000000000000000000000001111000000000010000000000000
111000000000000111000000010000000001000000100100000000
000000001010000111000011100000001011000000000000000000
010000000000000000000000001011111011000010000000000001
000000000000000000000000000001001001000000000000000000
000000000000000101000000000001100000000000000100000000
000000000000001111100011110000100000000001000000000000
000000010000000000000110001001101000000110100000000000
000000010000000000000000001011011110001111110000000000
000000010000001011100011111000000000000000000110000000
000000010000000001100011010101000000000010000000000000
000000010010100001100000000000000001000000100100000000
000000010000010000000000000000001010000000000000000001
010000010000000000000010001000011100010100000010000000
000000011010000001000000001011001101000100000000000000

.logic_tile 11 27
000000000000101000000000000011001001001100111000000000
000000000000001111000000000000001111110011000010010000
000000000000000000000111100001001000001100111010000000
000000000000000000000100000000001100110011000000000000
000000000000000000000000000011001001001100111010000000
000000001100000000000000000000001010110011000000000000
000000000000000011100111000101101000001100111000000000
000000000000000000100100000000101100110011000010000000
000010110000100001000000000011001000001100111000000000
000001010001000000000000000000001111110011000000000000
000000010000000000000000010111101001001100111000000001
000000011100000000000010100000001001110011000000000000
000000011110000000000110100111001001001100111000000001
000000010000010001000000000000001110110011000000000000
000000010000000111100010000011101000001100111000000000
000000010000000000100000000000101100110011000010000000

.logic_tile 12 27
000001001110000001100111010111101111000010000000000000
000010000001010101000011101001111001000000000000000000
111000000000001111100000010011000000000001100110000000
000000000000000101100011110101101001000010100000000000
000000000000001101000000000011011100000110000000000000
000000000000001011100000000000011010000001010000000000
000000001000001101000000000000011101010100000100000000
000010100000000001000000001001001010000110000001000000
000000010000000101000000010000001101000110100000000000
000000010000000001000010000011001000000100000000000000
000000010000001000000110000001011010000010000010000000
000000010010000111000100000001001110000000000000000000
000000011110000001000000000111101000000101000110000000
000000010010000001000010000111010000000110000000000000
010000010000001000000010100111100001000000100110000000
000000010010000101000010001001101000000010110000000010

.logic_tile 13 27
000001001010001000000000000101000000000000000100000000
000010100000000101000000000000100000000001000000000100
111000000000000001100111101101001111000000010000000000
000000000000000000100010111111101001100000010000000000
110000000000001101000110010000000001000000100100000000
010000000000100111100011000000001011000000000000100000
000000000001001011100010000111101111000001000000000000
000000000000000111100111110101011110000001010000000000
000000010000000001000000011101100000000010100000000000
000000010000100000100011101011101010000010010000000000
000000010000000000000111110011111010010111100000000000
000001010000001101000011101111001100001011100000000000
000000011110000111100011100000011010000100000100000100
000000110000000000000010000000000000000000000000000000
010000110000000001100000011001011001100000000000000000
000000010000001111000010001011011000000000000000000000

.logic_tile 14 27
000000001100000101000000001001111111010111100000000000
000000000000000000100010111011001001000111010000000000
111000000001001111100000010111011100000110100000000000
000000000000001111000011010101101011001111110000000000
010000000000000001100000000011100001000001000000000000
000000000000000001000010010101101000000010100000000000
000000000001110000000111110111101111010110000000000000
000000000001110001000111100000001111000001000000000000
000000011010000001000000000001000000000000000100000000
000000010000000000100000000000000000000001000000000000
000000010000000000000111100001111111010111100000000000
000000011000000001000010000011011011001011100000000000
000000110000000101000011100101100001000000000010000100
000001010000000000100100000000001011000001000001000100
010000010000001111100110010000001000000100000100000000
000000011010000001000010100000010000000000000000000000

.logic_tile 15 27
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000001000000
111010000000001000000000001000000000000000000100000000
000000000000000111000011111101000000000010000000000001
110000000000000000000000010000000000000000000100000000
010000000000000111000010000111000000000010000000000000
000000000010000000000000000000000000000000000110000000
000000000000000001000011100011000000000010000000000000
000000010000000111000000000101001111000110100000000000
000000110000000000100011000000111001001000000000000000
000000010000000000000010000000011111010100000010000001
000000010000000000000000000101011101010100100000000000
000000010000000001000000000101100000000000000100000000
000000010000000001000010000000000000000001000000000000
010000010000000000000011000000011000000100000110000100
000000010000000000000100000000000000000000000000000000

.logic_tile 16 27
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000100000000
000010100100010000000000000001000000000010000001100000
000010110000000000000000000000000000000000000000000000
000001010000000000000010000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000001100000100000100000000
000000010000000000000000000000010000000000000000000100

.logic_tile 17 27
000000000000001000000000000011001101101111010000000000
000000000000000011000011100011101001010111110000000000
111000000000000001100111110000000001000000100100000000
000000000000000111000111010000001001000000000000000000
010000000000100000000000010101000000000000000100100000
010000000001010000000011010000100000000001000000000000
000000000000000000000000000001001111010000100000100000
000000000000010000000000000000001000000000010000000000
000000010000101011100010000000000000000000000000000000
000000010001000011000000000000000000000000000000000000
000000010000000111000011000011011001101011110000000000
000000010010000000000100001011001100101111010000000000
000000010000001001100000001000001110010100000000000000
000000010000000001000000001111001000000100000000000000
010000010000000000000110001000000000000000000100000000
000000010000000000000000001011000000000010000000000000

.logic_tile 18 27
000000000000000001000011101001000000000001000100000000
000000001110000000100100001101000000000000000010000000
111000000000000111100000001000000000000000000100000000
000000000000000000000000000001001000000000100010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000100001001001000000000100010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001000000000001000100000000
000000010000000000000000001101000000000000000010000000
010000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000001000000110000011101000000000000100000000
000001000000001011000110010000010000001000000000000000
111000000000100000000000000000001010010110000100000000
000000000000000000000000000000011110000000000010000000
000000000000100101000111111000001110000000000100100000
000000000001010000000010010111000000000100000000000000
000000000000000000000000010000000001000000000100000000
000000000000000000000011001101001100000000100000000000
000000010000000000000000011000011100000000000100000000
000000010000000000000010101011000000000100000000000000
000000010010000011100000010001001011000000000100000000
000000010000000000000010100000001111001001010000100000
000000010000001000000000001111011010111010110000000000
000000010000001111000010001111111001111001110000000000
010000010000000001000111010011000001000000000100000000
000000010000000000000110000000101100000000010000000000

.logic_tile 21 27
000000001000000011100000000101101001001100111000000000
000000000000000000100000000000101111110011000010010000
000000000000001000000111100011101000001100111000000000
000000100000000101000100000000001101110011000000000000
000000000000101111000000000101101001001100111000000000
000000000011011001100000000000001011110011000000000000
000000000000001000000110110111001001001100111000000000
000000000000001001000011000000101001110011000001000000
000001010000000000000110000011101001001100111000000000
000010110001000000000100000000001101110011000000000000
000000010000000101000110010111101000001100111000000000
000000010000000101000110010000001000110011000001000000
000000010000000000000111100101001001001100111000000000
000000010000000000000100000000001000110011000000000000
000000010000000111100111100101001001001100111000000000
000000010000000000000000000000001101110011000001000000

.logic_tile 22 27
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000111000000000001000000100110000000
000000000000001011000110000000001010000000000000000000
000000010000000000000000010101100000000000000110000000
000000010000000000000011000000100000000001000000100000
000000010000001011100000011111111100101111010000000000
000000010000000011000011000011001111010111110001000000
000000010000000000000000001011101111111011110000000000
000000010000000001000010001011001110101011010000000010
000000010000000111000000000101100000000010000000000000
000000010000000000100000000000100000000000000000000010

.logic_tile 23 27
000000000000000000000000000011101001001100111000000000
000000000000000000000011100000001101110011000000010000
000000000000000101000000000111101000001100111000000000
000000000000000000100000000000001101110011000000000000
000000000110000101000000000111001000001100111000000000
000000000000000000100010110000101101110011000000000000
000000000000000000000010100111001000001100111000000000
000000000000001111000100000000101011110011000000000000
000000010000000000000110100001101000001100111000000000
000000010000000000000011100000001001110011000000000000
000000010000000111000010010101101001001100111000000000
000000010000000000100010100000101111110011000000000000
000000010000000000000010010101101000001100111000000000
000000010000000000000010100000001010110011000000000000
000000010000000001000111100111101001001100111000000000
000000010000000000000011110000101101110011000001000000

.logic_tile 24 27
000000000000001101100000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000000100000000
000000000000000000000000001001001010000000100000000000
000000000000000001000000000101100000000001000100000000
000000000000000000000000000001000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000000100000000
000000010000000000000000000001001010000000100000000000
010000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000001111111000010000010000000
000000000000000001000000000000001011000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100110100011000000000001000100000000
000000000000000000000000001111000000000000000000000000
000000000000000101100000000000001110010000000100000000
000000000000000000000000000000011101000000000000000000
000000000000001000000011100011100000000000000100000000
000000000000000101000000000000001111000000010000000000
010000000000000001100000000111000000000000000100000000
000000000000000000000000000000101110000000010000000010

.logic_tile 3 28
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101011110011000000010000
000000000000000000000000010111001001001100111000000000
000000000000000000000010100000101010110011000000000000
000000000000001000000000000111001001001100111000000000
000000000000001001000000000000101101110011000000000010
000000000000001101100110100101101001001100111000000000
000000000000000101000000000000001111110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001101110011000000000010
000000000000001000000000000001101001001100111000000000
000000000000000101000010000000101111110011000000000000
000000000000000000000010010111101001001100111000000000
000000000000000000000010100000101110110011000000000000
000000000000000101100000000011101001001100111000000000
000000000000000000000010000000001111110011000000000000

.logic_tile 4 28
000000000000001000000000001101000000000000100100000000
000000000000000001000000001101001111000000000000000000
111000000000000000000110000000001111000100000100000000
000000000000000000000000000101011111000000000000000000
110000000000001000000000001000000000000010000000000000
010000000000000011000000001111000000000000000000000000
000000000000000000000110110111000000000000000100000000
000000000000000000000010100101101110000001000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000011010001000000000000000000000000
000000000000000000000010001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000010001011111000100000000000000000
000000000000001101000100001111111000000000000000000000
000000000000000000000010011000001110000100000100000000
000000000000000000000010011101011010000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000001110000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100100000001
010000000000000000000000000000001111000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000001100000000000000110000000
000000000000000011000000000000000000000001000000000010
110000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000001010000100000100000000
000000000000000000000000000000000000000000000011000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000001000000000000000000000101100000000000000110000000
000010000000000000000011100000000000000001000001000000
111000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000010000000
010000000000000000000111000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000011000000
010000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 9 28
000001000001000001000110000001101000010111100000000000
000010000000000101110011101001111000001011100000000000
111000000000000101000111000000000000000000100100000000
000000000000011101100000000000001010000000000000000000
010000001000000000000010100001011111001000000000000001
000000000000000111000100001101011100010100000000000000
000000000000001000000010000011100000000000000100000000
000000000000000101000010110000100000000001000000000000
000000000000100001100000000101100000000000000100000000
000000000000010000000000000000100000000001000000000000
000000000000001011100000010001101001000000010010000000
000000000000000001100010110011011000100000010000000000
000000000000000001000000010101111101010111100000000000
000000000000000000000010100111001011001011100000000000
010000000000000000000000010000000000000000100100000000
000000000100000000000010000000001111000000000010000000

.logic_tile 10 28
000000000000000101000011110111011100000101000110000001
000000000000001101100011110001010000001001000000000001
111000000000000111100111100111001101000110100000000000
000000000000001101100000000000001001000000010000000000
000000100110000001100110010111111100000101000100000000
000010100000000101000010000101110000001001000000000000
000000000000000011100000001000011010010100000100100000
000000000000000001100000001011001000000110000000000000
000000001100001000000111101101001100000010000000000000
000000000000000101000000000011111011000000000010000000
000010100000001000000011111001100001000001100100000000
000000000000001011000011010001001101000010100000000011
000000000000101011100000001101011100000101000100000000
000000000000011111000000001011010000000110000010000010
010000000000000000000010111111101000000010000000000000
000000000000000000000110110101111001000000000010000000

.logic_tile 11 28
000000000000000001000000000101001000001100111000000000
000001001000100000100000000000101101110011000000010000
000000000000001000000110000011001001001100111000000000
000000000000000011000100000000101011110011000000000000
000000000000100000000110110001001001001100111000000000
000000000000010000000010100000001100110011000000000100
000000000001010000000000010101001000001100111000000000
000000000000100000000011000000101000110011000000000000
000000000000100000000000000001101000001100111000000000
000000001111000000000010010000101101110011000000000010
000000000000000000000000000111101000001100111000000001
000000000000000101000000000000101000110011000000000000
000000000000000000000000000001001001001100111000000010
000000001000000000000000000000001000110011000000000000
000010100000000000000010100011001001001100110000000000
000001000000000001000000000000101110110011000000000000

.logic_tile 12 28
000000000000101011100111101011101000000110100000000000
000000000001001001000111100101011110001111110000000000
111000000000000111100111000000000001000000100100000000
000000001110000000100000000000001110000000000000000000
010000000000001101100011100001101111100000000000000000
010000100000000001000100000011001101000000000000000000
000000000000000111000111000000001010010000000000000000
000000000000000000000110000000011000000000000000000000
000010100000001101100000000001100000000000000100000000
000001000000000111000000000000100000000001000000100000
000000000000000001000000011101111100000110100010000000
000000000010001111000011101101101001001111110000000000
000001000001001001100111100011000000000011100000000000
000000101000000101000000000001001010000001000001000000
010000000000101000000011100111011110000001000000000000
000000000001010011000100000101110000000110000000000000

.logic_tile 13 28
000010000000001001100110010111101100000010000000000000
000001000000000111000011100001101001000000000000000000
111000000000001111100111100101100000000010100010000001
000000000001001111100010110000101011000001000011100000
000000000000000000000110111011011001011100000100000000
000000001100101101000010100111101001111100000000000010
000000000000001000000010111011101101000110100000000000
000000000000000111000010011101011010001111110000000000
000000000000000101100111111001011000000111000000000000
000000001110001101000111111111010000000001000000000000
000000000010000000000000010101011101000000000000000000
000000000000000111000011101001111110000110100000000001
000000000001010011100010110111001010000010000000000000
000000000000100000100110101111101100000000000000000000
010000000000000111000011100111011000000110100000000000
000000000000000001100010010000001000000000010000000000

.logic_tile 14 28
000000000000000101100010101111101110000100000110000000
000000000000000000000000001111010000001110000000000001
111000000000000101000000010011011110000101000100000000
000000000000001001000010001001110000001001000001000000
000000000000000001000010000101101101010100100100000000
000000000000000000000100000000011111001000000001000000
000000000000001101000000001101011010010111100000000000
000000000000000101100010110011001111000111010000000000
000000000000000000000111101001000000000011100000000000
000000001100000000000010000101001011000001000000000000
000001000000000001000000000111011111000000010000000000
000010000000000000100000000111101000000000000000000000
000000001010001000000010111001011010000010000000000000
000000000000001011000111110001010000001011000000000000
010000000110001101100011100111111001010000100110000000
000000000000000001000010000000111111000001010010100000

.logic_tile 15 28
000000000000000011100111011000011100010100000100000000
000000000000001101000010000111001011000110000011000000
111000000000000101100000000111111000000001000100000000
000000100001000101000010110101000000000111000011000000
000000000000001111000011100011001001001111110000000000
000000000000000011000000000011011001000110100000000000
000001000000000011100111100011111111000110100000000000
000000000000000000000110000001111100001111110000000000
000000000000001001000000011001111010011100000100000000
000000000000001011000010101101011001111100000010000000
000000000110000001000110100001000000000000000000000000
000010000000000000000010110000001110000000010000000000
000000000000001000000110001111011100010111100000000000
000000000000000011000000000101011010000111010000000000
010000000000100001000010011111001100001001010000000000
000000000000000000000010001111111001000000000010000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000001000000100100000000
000000000000000101000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000000001101100000000010000000000000
000001000000000000000000000111000000000000000011100010
000000000000000000000000000101000000000000000110000000
000000000000000000000000000000100000000001000000000000
010000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000010100000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011100000000011000000000000000110000000
000000000000000000000010110000100000000001000010000000
000000000000000000000000010101100000000010000000000000
000000000000000000000011100000100000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000100000101000000000010000010000000
010000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000110001101100010100101001001001100111000000000
000000000000000011000100000000101001110011000000010000
000000000000000000000010110101101001001100111000000000
000000000000000000000111010000001010110011000000000000
000000000000000101000110100101101000001100111000000000
000000000000000000100010110000101111110011000000000000
000000000000001101000000000101001001001100111000000000
000000000000000101100010110000101001110011000000000000
000000000000000111000000000011001000001100111000000000
000000001000100000100000000000001010110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101100111000001001001001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000001000000010111001000001100111000000000
000000000000000000000010100000001000110011000000000000

.logic_tile 22 28
000000000000000000000000001101100000000001000100100000
000000001110100000000000000011100000000000000000000000
111000000000000101100000000011111010000000000100000000
000000000000000000000000000000010000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011001110000000100000000000
000000000000000000000000001000011100000000000100000000
000000000000000001000000000111000000000100000000000000
000000000000000001100000001000011000000000000100000000
000000000000000000100000000011000000000100000000000000
010000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000010100000001000001100110000000000
000000000000000000000000000000000000110011000001010000
111000000000000101000000001000001010000000000100000000
000000000000000000000000001101010000000100000000000000
000000000001010000000011100000001000010000000100000000
000000000000100000000000000000011011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001101000000000001000100000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000001010000000000100000000
000000000000000000000000000001010000000100000000000000

.logic_tile 24 28
000000000000010000000000000000000000000000000000000000
000000000000100000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001000000000000011100000000000000110000000
000000000000000111000000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000110000001101001001100110000000000
000000000000000000000100000000101100110011000000010000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000010000010
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000

.logic_tile 4 29
000000000000000000000011101101101000001110000000100000
000000000000000000000110010111010000001001000000000001
111000000000001000000000000111101111110110100000000000
000000000000001011000000001001011010010110100000000010
010000000000000000000000010000000001001100110000000000
010000000000000000000010001111001000110011000000000000
000000000000001000000000000000001110000000000100000000
000000000000000101000000001101000000000010000000000000
000001000000000000000000000101101001100000000000000000
000010100000000000000000001111011100000000000000100000
000000000000001000000010000000001111000010000000000000
000000000000000101000000000000001101000000000000000000
000000000000000001000110001000011110000110000001000000
000000000000000000000000000111000000000100000000000000
010000000000001001100000000011111111000011110000000000
000000000000000001000000001001001010010011110000100000

.logic_tile 5 29
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000001000000011100000000001000000001000000000
000000000000000001000000000000001100000000000000000000
010000000000000111000111100101101000001100111000000000
110000000000000000000100000000100000110011000000000000
000000000000000000000110010101101000001100110000000000
000000000000000000000010000000100000110011000000000000
000010101110000000000000001101111100000000000000000000
000001000000000000000000001101100000000010000000000000
000000100000000101000000001001101010000001000100000000
000001000000000000100000001001000000000011001000000010
000000000000000000000110010000001110000100000100000000
000000000000000000000010000101010000000000000000000000
010000000000000000000000000101001110000100000100000000
000000000000000000000000000000010000000000000000000000

.ramb_tile 6 29
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000001000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000001000000100110000000
000000000000000000000010000000001010000000000000000000
111000000000000111000000000101000000000000000100000000
000000000000000000000000000000100000000001000001000000
010000000000100001000111000000000000000000000000000000
010000000001000000000100000000000000000000000000000000
000001000000001011100000001101001111111101010000000000
000010000000001011100000000011101010111110110000000000
000001100000000000000000010000000000000000000110000000
000010101000000000000010100101000000000010000010000000
000000000000000001100000000011000000000000000000000000
000000000000000000000000000000101110000001000000000000
000000000000101001000000000001100000000000000100000000
000000000001001011000000000000000000000001000010000000
010000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000110000101100011110000000000000000100100000000
000000000000000101000011100000001101000000000000000000
111000000000000000000011100001011110000000000000000000
000000000100000000000011100000011110001001010001000000
000000001100000001000111000000000000000000000100000000
000000000000100000000111111001000000000010000000000000
000000000000000000000111010001101111010111100000000000
000000000000000000000110101001111001000111010000000000
000001000000000000000000000011111110010111100000000000
000000100000000000000011001101001110000111010000000000
000000000000000101000000000111001010010111100000000000
000000000000000000100000000001101111001011100000000000
000000000110000001100010011001101010000001000100000001
000000000000000001100010101101110000001011000000000010
010000000000000101100010001101111110000001000100000000
000000000000000001000000001101100000000111000010000000

.logic_tile 10 29
000010001100000011100110000001000001000010100000000000
000001000001000000100111111101001010000001100000000000
111000000000000011100000000000011011010110000000000000
000000000000000000000000001001001111000010000000000000
110000001110000011100110000000000001000000100110000000
110000000000000000000000000000001101000000000000000000
000000000000000111100110000000000000000000100100000000
000000000000000000000111100000001110000000000000000000
000000000000100000000000000000011011010010100000000000
000001000001000000000010001011011010000010000000000000
000000000000000111000000000101111011010110000000000000
000000000000000000100011110000101100000001000000000000
000000001000000000000011110111011110010111100000000000
000000000000000001000011100101101001001011100000000000
010000000000001000000000001000000000000000000100000000
000000000000000111000010000001000000000010000000100010

.logic_tile 11 29
000000001010000000000110110001001010010111100000000000
000000000000000000000011111011111010001011100000000000
111000000000001111000000010000011100000100000100000000
000000000000000001000011000000010000000000000010000000
010000001100001011100010000101101101000010100000000000
010000000000001011100010110000101100001001000000000000
000000000000001000000000010111100000001100110000000000
000000000000000001000011111011100000110011000000000000
000000001010000111100110100000001010000100000100000000
000010100000000000000010000000000000000000000000000000
000000000000000000000000011000001011000110000010000000
000000000000000011000011111101011010000010100000000000
000000000000000000000110001001111111000110100000000000
000000000000000000000000001001001000001111110000000000
010000000000000000000010001000001111000110000000000000
000000000000000001000011111101011111000010100000000000

.logic_tile 12 29
000000000001011000000111000011101010000001000100100000
000000000000100101000100001011010000000111000000000000
111000001010001111000010110111011101001001010100000000
000000100000000111000011101001111001010110100000000010
000000000000001000000111011011011011010111100000000000
000000000000000111000110100011001000001011100010000000
000000000000001000000110111000011010010000100100100000
000000000000000011000010100011011110000010100000000000
000000000000001111000000001111011100000101000100000100
000000101110000111100011101111100000001001000001000000
000000001001000001000111010101001101001001010100000000
000000000000001101000010000101101011101001010000000010
000010100000000000000010111001111100000000010000000000
000001000000000001000111101001011000010000100000000000
010000001000000101000010100111111001010100100110000000
000000000000000000100100000000001100001000000000000000

.logic_tile 13 29
000000001000000101000000010011111011010100100100000000
000000000000001101000010000000011010001000000010000010
111000000000000000000000000000011011010000100010000001
000010000000000000000000000011011101010100100010100000
010000001110001011100110100011100001000011110000000000
010000000000001011000010011101101010000011010000000000
000000000000000011100011110111011111000110100000000000
000000000000000000100011111011011110001111110000000000
000000000110001111100010100001001010000110000010000000
000000000000000001100111110000011101000001010000000000
000000000000001001100010000011011110000010000000000000
000000000000000101000011110000001000100001010000000000
000000000000000001000000000111001110010111100000000000
000000000000000001000011110101101000000111010000000000
010000000000000011100010001011111100001000000000000000
000000000000000001000000000111011010101000000000100000

.logic_tile 14 29
000000000000000000000010111111001001001000000000000000
000000000000000000000011110011111010010100000001000000
111000000000000000000110000111011010010111100000000000
000000000000000111000000000101111101001011100000000000
110000000000001001100010000000011101000010100000000000
010000000000000111000000000111001111000110000000000000
000000000000000011100010011101000001000000100000000000
000000000000000000000011111111101001000000110001000000
000000000000000101100111100011111100000000000000000000
000000000000000001000011110101101011000110100000000000
000000001010000011100110100011000000000000000100000000
000000000000001111000011110000000000000001000000000000
000000000000000001100010010000000001000000100100000000
000000000000000000100010100000001101000000000000000000
010000000000000000000111001001011000010111100000000000
000000000000010000000010001101101100000111010000000000

.logic_tile 15 29
000000000001000101000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
010000001000000011100111010000000000000000100100000000
000000000000100000100011010000001100000000000000000000
000000000000000001100010000101101010001001000010000100
000000000000001111000000001011110000001110000000000000
000010100000001000000011000101001101010100000001000000
000001000000001001000100000000111011101000010001000010
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000110000000000000000000011110000100000100000000
000000000000001111000000000000000000000000000000000000
010000000000000000000000000101011010000000000000000000
000000000000001111000000000000000000001000000000000000

.logic_tile 16 29
000000000000000000000000000000011010000100000110000000
000000000000000000000011100000000000000000000001000000
111000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
010000000000000000000110100000000000000000100110000000
110000000000000000000100000000001001000000000000100000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 17 29
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000000000000000000011101010000000110000000
000000000000000000000000000000011001000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000101000000000000001000001100110000000000
000000000000000101000010100000000000110011000010010000
111000000000000000000000000000000001000000000100000000
000000000000000000000010100011001010000000100000000000
000000000000000000000010100000001100010000000100000000
000000000000000000000000000000001000000000000000000000
000001000000000111000000000000011000000000000100000000
000010000000000101000000000011010000000100000000000000
000000000000000111000000000000001101010000000100000000
000000000000000000100000000000001010000000000000100000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001001100000000100000000000
000000000000000000000000000000001100010000000100000000
000000000000000000000000000000001001000000000000000000
010000000000000000000000000101000000000001000100000000
000000000000000000000000000011100000000000000000000000

.logic_tile 22 29
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000100100000
010000000000000000000000001101000000000010000000000010
000000000000000000000000001000000000000000000100100000
000000000000000000000000000001000000000010000000000010
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000010000000000000000000000000000
000000001100000111000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000011010000010000100000000
000000000000000000000000000101000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000001000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000001000000000000000000110000000
000000000000000000000011100011000000000010000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001001000000001111000000000010000010000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000010000010
010000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 9 30
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111100000000011111000111101010000000000
010000000000000101100000001011011010111101110000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000011010000000000000001000010000000
000000000000000001100000000000001110000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000011000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001010010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000100010

.logic_tile 11 30
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000110000001000010000000000001000000100100000000
000000000000000000100011100000001110000000000000000000
000000000000000000000110000011100000000001000000000000
000000000000001111000100000111101100000001010000000000
000000000000000011100000000000000001000000100100000000
000000000000000000100000000000001011000000000000000000
000000000000000000000111111101001010000110000000000000
000000000000000000000110010101100000000101000000000000
000000000001011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
010000000000000001000000000101011001000110000000000000
000000000000000000100000000000001101000001010000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000010000000000000010000000001000000100100000001
000000000000000000000011000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001000000100110000000
000000000000000000000000000000001011000000000001000000

.logic_tile 13 30
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
111000000000100000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010100001001001000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000011000000000001100110000000
000000000000000000000000001101101001000001010000100000
000001000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000001
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011010000100000110100000
000000000000000000000000000000010000000000000000000010
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000001
000010000000000000
000010110000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000010
000100000000000000
000000000000000000
000000000000010001
000000111000110010
000000001000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000001110000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 19 31
000000000000000010
000100000000000000
000001011000000000
000000000000000001
000001010000010110
000011111000010100
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 sys_clk_$glb_clk
.sym 5 sys_rst_$glb_sr
.sym 6 $abc$36366$n2881_$glb_ce
.sym 7 $abc$36366$n205_$glb_sr
.sym 8 $abc$36366$n3006_$glb_ce
.sym 9 $abc$36366$n208_$glb_sr
.sym 10 $abc$36366$n3008_$glb_ce
.sym 11 sys_clk_$glb_clk
.sym 12 $abc$36366$n3020_$glb_ce
.sym 14 spram_datain10[8]
.sym 17 spram_datain10[15]
.sym 19 spram_datain10[3]
.sym 20 spram_datain10[6]
.sym 21 spram_datain00[7]
.sym 22 spram_datain00[2]
.sym 23 spram_datain00[1]
.sym 24 spram_datain00[0]
.sym 26 spram_datain10[13]
.sym 27 spram_datain00[3]
.sym 28 spram_datain10[5]
.sym 29 spram_datain10[1]
.sym 30 spram_datain10[10]
.sym 31 spram_datain10[7]
.sym 32 spram_datain10[0]
.sym 33 spram_datain10[11]
.sym 34 spram_datain00[5]
.sym 36 spram_datain10[4]
.sym 37 spram_datain10[2]
.sym 38 spram_datain00[4]
.sym 39 spram_datain10[12]
.sym 42 spram_datain10[9]
.sym 43 spram_datain10[14]
.sym 44 spram_datain00[6]
.sym 45 spram_datain00[0]
.sym 46 spram_datain10[8]
.sym 47 spram_datain10[0]
.sym 48 spram_datain00[1]
.sym 49 spram_datain10[9]
.sym 50 spram_datain10[1]
.sym 51 spram_datain00[2]
.sym 52 spram_datain10[10]
.sym 53 spram_datain10[2]
.sym 54 spram_datain00[3]
.sym 55 spram_datain10[11]
.sym 56 spram_datain10[3]
.sym 57 spram_datain00[4]
.sym 58 spram_datain10[12]
.sym 59 spram_datain10[4]
.sym 60 spram_datain00[5]
.sym 61 spram_datain10[13]
.sym 62 spram_datain10[5]
.sym 63 spram_datain00[6]
.sym 64 spram_datain10[14]
.sym 65 spram_datain10[6]
.sym 66 spram_datain00[7]
.sym 67 spram_datain10[15]
.sym 68 spram_datain10[7]
.sym 101 $abc$36366$n2880
.sym 102 $abc$36366$n2867_1
.sym 103 $abc$36366$n3976_1
.sym 104 $abc$36366$n3973_1
.sym 105 $abc$36366$n3427_1
.sym 106 $abc$36366$n3966_1
.sym 107 $abc$36366$n2871_1
.sym 108 $abc$36366$n3979_1
.sym 116 spram_maskwren10[1]
.sym 117 $abc$36366$n3970_1
.sym 118 spram_datain10[12]
.sym 119 spram_datain00[12]
.sym 120 $abc$36366$n2875_1
.sym 121 spram_maskwren00[1]
.sym 122 $abc$36366$n2888
.sym 123 $abc$36366$n2892
.sym 131 spram_dataout10[0]
.sym 132 spram_dataout10[1]
.sym 133 spram_dataout10[2]
.sym 134 spram_dataout10[3]
.sym 135 spram_dataout10[4]
.sym 136 spram_dataout10[5]
.sym 137 spram_dataout10[6]
.sym 138 spram_dataout10[7]
.sym 180 spram_bus_adr[11]
.sym 190 sys_clk
.sym 203 spram_dataout10[0]
.sym 204 spram_datain00[13]
.sym 207 spram_datain10[15]
.sym 209 spram_datain00[3]
.sym 212 spram_datain10[8]
.sym 214 spram_datain00[0]
.sym 215 spram_dataout10[1]
.sym 218 spram_datain10[3]
.sym 222 spram_dataout10[5]
.sym 223 spram_datain10[0]
.sym 224 spram_dataout10[6]
.sym 225 spram_datain10[9]
.sym 226 spram_bus_adr[14]
.sym 227 spram_dataout10[7]
.sym 228 spram_datain10[4]
.sym 229 spram_datain10[2]
.sym 230 spram_datain00[4]
.sym 237 spram_maskwren00[3]
.sym 239 spram_datain10[10]
.sym 244 spram_datain10[14]
.sym 245 spram_datain00[6]
.sym 246 spram_datain10[13]
.sym 247 spram_bus_adr[14]
.sym 248 spram_datain10[6]
.sym 250 spram_datain00[2]
.sym 253 spram_datain10[7]
.sym 256 spram_datain00[5]
.sym 257 spram_dataout10[9]
.sym 259 spram_dataout10[10]
.sym 261 spram_dataout10[11]
.sym 263 spram_datain00[1]
.sym 264 $abc$36366$n3976_1
.sym 265 spram_dataout10[2]
.sym 266 spram_dataout10[13]
.sym 267 spram_dataout10[3]
.sym 268 spram_datain00[7]
.sym 269 spram_dataout10[4]
.sym 271 spram_bus_adr[0]
.sym 273 spram_bus_adr[0]
.sym 277 spram_datain10[1]
.sym 278 spram_dataout00[4]
.sym 280 spram_dataout00[5]
.sym 281 spram_dataout00[8]
.sym 282 spram_dataout00[6]
.sym 283 spram_dataout00[9]
.sym 286 spram_bus_adr[8]
.sym 287 spram_dataout00[0]
.sym 288 spram_dataout00[11]
.sym 289 spram_bus_adr[5]
.sym 290 spram_datain0[1]
.sym 291 spram_dataout00[2]
.sym 292 spram_dataout00[13]
.sym 293 spram_dataout00[3]
.sym 315 spram_datain10[5]
.sym 320 spram_datain10[11]
.sym 324 spram_bus_adr[2]
.sym 327 sys_clk
.sym 328 spram_bus_adr[11]
.sym 331 spram_maskwren00[3]
.sym 337 spram_bus_adr[9]
.sym 353 spram_datain00[13]
.sym 358 spram_maskwren00[3]
.sym 359 sys_clk_$glb_clk
.sym 364 spram_bus_adr[10]
.sym 366 spram_datain00[9]
.sym 368 spram_bus_adr[7]
.sym 369 spram_bus_adr[13]
.sym 370 spram_bus_adr[5]
.sym 372 spram_datain00[8]
.sym 374 spram_bus_adr[2]
.sym 376 spram_datain00[14]
.sym 377 spram_bus_adr[8]
.sym 378 spram_bus_adr[11]
.sym 379 spram_bus_adr[3]
.sym 382 spram_datain00[13]
.sym 383 spram_datain00[12]
.sym 384 spram_bus_adr[1]
.sym 385 spram_bus_adr[4]
.sym 386 spram_bus_adr[0]
.sym 387 spram_bus_adr[6]
.sym 388 spram_bus_adr[0]
.sym 390 spram_datain00[10]
.sym 391 spram_bus_adr[12]
.sym 392 spram_bus_adr[1]
.sym 393 spram_datain00[11]
.sym 394 spram_bus_adr[9]
.sym 395 spram_datain00[15]
.sym 396 spram_bus_adr[8]
.sym 397 spram_bus_adr[0]
.sym 398 spram_datain00[8]
.sym 399 spram_bus_adr[9]
.sym 400 spram_bus_adr[1]
.sym 401 spram_datain00[9]
.sym 402 spram_bus_adr[10]
.sym 403 spram_bus_adr[2]
.sym 404 spram_datain00[10]
.sym 405 spram_bus_adr[11]
.sym 406 spram_bus_adr[3]
.sym 407 spram_datain00[11]
.sym 408 spram_bus_adr[12]
.sym 409 spram_bus_adr[4]
.sym 410 spram_datain00[12]
.sym 411 spram_bus_adr[13]
.sym 412 spram_bus_adr[5]
.sym 413 spram_datain00[13]
.sym 414 spram_bus_adr[0]
.sym 415 spram_bus_adr[6]
.sym 416 spram_datain00[14]
.sym 417 spram_bus_adr[1]
.sym 418 spram_bus_adr[7]
.sym 419 spram_datain00[15]
.sym 451 spram_datain00[7]
.sym 452 spram_datain10[7]
.sym 453 spram_datain00[10]
.sym 454 spram_datain10[11]
.sym 455 spram_datain10[1]
.sym 456 spram_datain00[11]
.sym 457 spram_datain10[10]
.sym 458 spram_datain00[1]
.sym 466 spram_dataout10[8]
.sym 467 spram_dataout10[9]
.sym 468 spram_dataout10[10]
.sym 469 spram_dataout10[11]
.sym 470 spram_dataout10[12]
.sym 471 spram_dataout10[13]
.sym 472 spram_dataout10[14]
.sym 473 spram_dataout10[15]
.sym 493 picorv32.reg_op1[0]
.sym 495 spram_datain0[5]
.sym 507 spram_datain10[5]
.sym 514 spram_bus_adr[10]
.sym 515 spram_datain10[5]
.sym 516 spram_datain00[9]
.sym 517 spram_bus_adr[14]
.sym 518 spram_dataout10[14]
.sym 520 spram_dataout10[15]
.sym 521 spram_bus_adr[3]
.sym 527 spram_bus_adr[7]
.sym 531 spram_dataout10[12]
.sym 532 spram_maskwren0[1]
.sym 534 slave_sel_r[2]
.sym 537 $abc$36366$n2892
.sym 538 spram_bus_adr[9]
.sym 539 spram_datain00[15]
.sym 540 spram_dataout10[8]
.sym 542 spram_datain0[12]
.sym 548 spram_datain00[14]
.sym 552 spram_bus_adr[12]
.sym 557 spram_bus_adr[13]
.sym 560 spram_datain00[8]
.sym 562 spram_bus_adr[1]
.sym 563 spram_bus_adr[4]
.sym 564 spram_bus_adr[4]
.sym 565 spram_bus_adr[6]
.sym 567 spram_datain10[10]
.sym 568 spram_dataout00[7]
.sym 569 spram_datain00[1]
.sym 570 spram_bus_adr[1]
.sym 571 spram_dataout00[10]
.sym 572 spram_dataout00[1]
.sym 573 spram_datain10[7]
.sym 576 spram_bus_adr[10]
.sym 577 spram_bus_adr[13]
.sym 591 spram_maskwren10[1]
.sym 594 spram_bus_adr[4]
.sym 595 $PACKER_VCC_NET
.sym 596 spram_maskwren00[1]
.sym 597 spram_maskwren00[3]
.sym 598 spram_wren1
.sym 599 spram_maskwren10[1]
.sym 600 spram_bus_adr[7]
.sym 601 spram_bus_adr[6]
.sym 602 spram_bus_adr[9]
.sym 603 $PACKER_VCC_NET
.sym 604 spram_maskwren00[1]
.sym 605 spram_bus_adr[2]
.sym 606 spram_wren1
.sym 607 spram_maskwren10[3]
.sym 608 spram_maskwren10[3]
.sym 609 spram_bus_adr[11]
.sym 611 spram_bus_adr[3]
.sym 612 spram_bus_adr[12]
.sym 615 spram_bus_adr[8]
.sym 617 spram_maskwren00[3]
.sym 618 spram_bus_adr[5]
.sym 621 spram_bus_adr[10]
.sym 622 spram_bus_adr[13]
.sym 623 spram_maskwren10[1]
.sym 624 spram_bus_adr[10]
.sym 625 spram_bus_adr[2]
.sym 626 spram_maskwren10[1]
.sym 627 spram_bus_adr[11]
.sym 628 spram_bus_adr[3]
.sym 629 spram_maskwren10[3]
.sym 630 spram_bus_adr[12]
.sym 631 spram_bus_adr[4]
.sym 632 spram_maskwren10[3]
.sym 633 spram_bus_adr[13]
.sym 634 spram_bus_adr[5]
.sym 635 spram_maskwren00[1]
.sym 636 spram_wren1
.sym 637 spram_bus_adr[6]
.sym 638 spram_maskwren00[1]
.sym 639 spram_wren1
.sym 640 spram_bus_adr[7]
.sym 641 spram_maskwren00[3]
.sym 642 $PACKER_VCC_NET
.sym 643 spram_bus_adr[8]
.sym 644 spram_maskwren00[3]
.sym 645 $PACKER_VCC_NET
.sym 646 spram_bus_adr[9]
.sym 693 spram_dataout00[0]
.sym 694 spram_dataout00[1]
.sym 695 spram_dataout00[2]
.sym 696 spram_dataout00[3]
.sym 697 spram_dataout00[4]
.sym 698 spram_dataout00[5]
.sym 699 spram_dataout00[6]
.sym 700 spram_dataout00[7]
.sym 718 spram_bus_adr[2]
.sym 742 spram_bus_adr[7]
.sym 744 spram_datain10[11]
.sym 748 spram_wren1
.sym 753 spram_bus_adr[2]
.sym 759 spram_maskwren10[3]
.sym 767 spram_maskwren10[3]
.sym 775 $PACKER_VCC_NET
.sym 780 spram_bus_adr[3]
.sym 784 spram_datain0[7]
.sym 788 spram_datain0[11]
.sym 790 spram_bus_adr[12]
.sym 796 $abc$36366$n2980
.sym 799 spram_bus_adr[14]
.sym 811 $PACKER_VCC_NET
.sym 820 $PACKER_GND_NET
.sym 828 $PACKER_GND_NET
.sym 840 $PACKER_VCC_NET
.sym 848 $PACKER_VCC_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 906 reset_delay[5]
.sym 908 $abc$36366$n190
.sym 920 spram_dataout00[8]
.sym 921 spram_dataout00[9]
.sym 922 spram_dataout00[10]
.sym 923 spram_dataout00[11]
.sym 924 spram_dataout00[12]
.sym 925 spram_dataout00[13]
.sym 926 spram_dataout00[14]
.sym 927 spram_dataout00[15]
.sym 932 $PACKER_GND_NET
.sym 972 spram_dataout00[14]
.sym 974 spram_dataout00[15]
.sym 985 spram_dataout00[12]
.sym 1015 $abc$36366$n2981
.sym 1019 spram_bus_adr[0]
.sym 1022 spram_bus_adr[0]
.sym 1024 por_rst
.sym 1130 $abc$36366$n198
.sym 1131 $abc$36366$n202
.sym 1132 $abc$36366$n2781
.sym 1134 reset_delay[8]
.sym 1135 reset_delay[10]
.sym 1187 por_rst
.sym 1336 $abc$36366$n6412
.sym 1338 waittimer0_count[0]
.sym 1342 $abc$36366$n3336
.sym 1407 spram_bus_adr[10]
.sym 1422 $abc$36366$n2980
.sym 1431 spram_bus_adr[13]
.sym 1544 $abc$36366$n3339
.sym 1546 $abc$36366$n2906
.sym 1548 waittimer0_count[1]
.sym 1557 waittimer0_wait
.sym 1609 $PACKER_VCC_NET
.sym 1641 spram_bus_adr[12]
.sym 1643 sys_rst
.sym 1662 $PACKER_VCC_NET
.sym 1753 waittimer0_count[14]
.sym 1754 waittimer0_count[10]
.sym 1755 waittimer0_count[12]
.sym 1756 $abc$36366$n142
.sym 1757 $abc$36366$n138
.sym 1758 $abc$36366$n144
.sym 1759 $abc$36366$n140
.sym 1760 $abc$36366$n3340_1
.sym 1802 waittimer0_count[2]
.sym 1812 waittimer0_wait
.sym 1813 sys_rst
.sym 1852 spram_bus_adr[0]
.sym 1855 spram_bus_adr[0]
.sym 2009 picorv32.cpuregs_rs1[6]
.sym 2021 $abc$36366$n2905
.sym 2029 $abc$36366$n2905
.sym 2038 waittimer0_wait
.sym 2073 $abc$36366$n2905
.sym 2220 eventsourceprocess0_trigger
.sym 2272 $abc$36366$n2840_1
.sym 2447 $PACKER_VCC_NET
.sym 2487 $PACKER_VCC_NET
.sym 2491 $abc$36366$n3072
.sym 2496 sys_rst
.sym 2615 spram_bus_adr[11]
.sym 2634 picorv32.irq_mask[1]
.sym 2635 $abc$36366$n5134
.sym 2823 sys_clk
.sym 2824 picorv32.mem_wordsize[2]
.sym 3263 picorv32.is_alu_reg_imm
.sym 3310 $PACKER_VCC_NET
.sym 3350 sys_rst
.sym 3473 picorv32.is_alu_reg_reg
.sym 3514 $abc$36366$n3009
.sym 3697 picorv32.mem_rdata_q[12]
.sym 3924 $PACKER_VCC_NET
.sym 4151 $PACKER_VCC_NET
.sym 4200 sys_rst
.sym 4423 waittimer1_wait
.sym 4542 $abc$36366$n3349
.sym 4543 $abc$36366$n2919
.sym 4544 $abc$36366$n3350
.sym 4545 waittimer1_count[1]
.sym 4546 $abc$36366$n3347
.sym 4766 waittimer1_count[8]
.sym 4767 waittimer1_count[11]
.sym 4768 waittimer1_count[13]
.sym 4771 waittimer1_count[9]
.sym 4773 $abc$36366$n3348
.sym 4840 $abc$36366$n3347
.sym 4855 waittimer1_count[0]
.sym 4869 $abc$36366$n2919
.sym 4874 eventsourceprocess1_trigger
.sym 4885 $abc$36366$n2918
.sym 4993 $abc$36366$n2918
.sym 5019 waittimer2_wait
.sym 5022 waittimer1_wait
.sym 5063 $abc$36366$n2918
.sym 5252 eventsourceprocess1_trigger
.sym 5279 sys_rst
.sym 5292 $abc$36366$n2918
.sym 5302 waittimer1_wait
.sym 5646 sram_bus_dat_w[1]
.sym 5901 $abc$36366$n2928
.sym 6673 spram_maskwren10[3]
.sym 6674 spram_datain00[15]
.sym 6675 spram_datain10[15]
.sym 6676 spram_datain00[3]
.sym 6677 $abc$36366$n2884_1
.sym 6678 $abc$36366$n3424
.sym 6679 spram_maskwren00[3]
.sym 6680 spram_datain10[3]
.sym 6720 spram_dataout10[0]
.sym 6721 spram_dataout10[9]
.sym 6723 spram_dataout10[10]
.sym 6724 spram_dataout00[10]
.sym 6725 spram_dataout10[11]
.sym 6726 spram_bus_adr[14]
.sym 6729 spram_dataout10[13]
.sym 6730 spram_dataout00[7]
.sym 6732 spram_dataout10[6]
.sym 6733 spram_dataout00[11]
.sym 6734 spram_dataout10[7]
.sym 6736 slave_sel_r[2]
.sym 6737 spram_dataout00[13]
.sym 6738 spram_dataout10[5]
.sym 6740 spram_dataout00[0]
.sym 6742 spram_dataout00[5]
.sym 6744 spram_dataout00[6]
.sym 6745 spram_dataout00[9]
.sym 6748 spram_bus_adr[14]
.sym 6749 spram_dataout10[0]
.sym 6750 spram_dataout00[0]
.sym 6751 slave_sel_r[2]
.sym 6754 spram_dataout10[6]
.sym 6755 spram_bus_adr[14]
.sym 6756 slave_sel_r[2]
.sym 6757 spram_dataout00[6]
.sym 6760 spram_dataout00[10]
.sym 6761 spram_dataout10[10]
.sym 6762 spram_bus_adr[14]
.sym 6763 slave_sel_r[2]
.sym 6766 slave_sel_r[2]
.sym 6767 spram_dataout10[9]
.sym 6768 spram_dataout00[9]
.sym 6769 spram_bus_adr[14]
.sym 6772 spram_bus_adr[14]
.sym 6773 slave_sel_r[2]
.sym 6774 spram_dataout00[13]
.sym 6775 spram_dataout10[13]
.sym 6778 slave_sel_r[2]
.sym 6779 spram_dataout00[7]
.sym 6780 spram_dataout10[7]
.sym 6781 spram_bus_adr[14]
.sym 6784 spram_dataout00[5]
.sym 6785 spram_dataout10[5]
.sym 6786 spram_bus_adr[14]
.sym 6787 slave_sel_r[2]
.sym 6790 spram_dataout10[11]
.sym 6791 spram_dataout00[11]
.sym 6792 slave_sel_r[2]
.sym 6793 spram_bus_adr[14]
.sym 6825 spram_datain00[8]
.sym 6826 spram_datain00[9]
.sym 6827 spram_datain00[0]
.sym 6828 spram_datain00[4]
.sym 6829 spram_datain10[9]
.sym 6830 spram_datain10[4]
.sym 6831 spram_datain10[0]
.sym 6832 spram_datain10[8]
.sym 6835 spram_datain0[10]
.sym 6837 $abc$36366$n2880
.sym 6838 spram_dataout00[10]
.sym 6839 spram_datain00[6]
.sym 6842 spram_datain10[14]
.sym 6843 spram_dataout00[1]
.sym 6846 spram_dataout00[7]
.sym 6847 $abc$36366$n3427_1
.sym 6854 slave_sel_r[2]
.sym 6856 $abc$36366$n3979_1
.sym 6859 spram_datain00[15]
.sym 6860 spram_dataout10[12]
.sym 6865 $abc$36366$n3973_1
.sym 6869 $abc$36366$n3966_1
.sym 6871 spram_datain0[9]
.sym 6873 $abc$36366$n3970_1
.sym 6875 spram_maskwren10[3]
.sym 6876 spram_datain0[15]
.sym 6878 $abc$36366$n2867_1
.sym 6879 $abc$36366$n2875_1
.sym 6884 $abc$36366$n2888
.sym 6887 spram_dataout00[12]
.sym 6889 $abc$36366$n2871_1
.sym 6902 spram_dataout10[2]
.sym 6906 spram_dataout10[4]
.sym 6908 spram_bus_adr[14]
.sym 6912 spram_dataout10[3]
.sym 6914 spram_dataout00[4]
.sym 6916 spram_bus_adr[14]
.sym 6919 spram_dataout00[8]
.sym 6920 spram_dataout00[3]
.sym 6923 spram_dataout10[8]
.sym 6924 slave_sel_r[2]
.sym 6925 spram_datain0[12]
.sym 6926 spram_dataout00[2]
.sym 6930 spram_maskwren0[1]
.sym 6936 spram_maskwren0[1]
.sym 6937 spram_bus_adr[14]
.sym 6941 spram_dataout00[8]
.sym 6942 spram_bus_adr[14]
.sym 6943 spram_dataout10[8]
.sym 6944 slave_sel_r[2]
.sym 6948 spram_datain0[12]
.sym 6949 spram_bus_adr[14]
.sym 6954 spram_bus_adr[14]
.sym 6955 spram_datain0[12]
.sym 6959 spram_dataout10[4]
.sym 6960 spram_dataout00[4]
.sym 6961 slave_sel_r[2]
.sym 6962 spram_bus_adr[14]
.sym 6966 spram_bus_adr[14]
.sym 6967 spram_maskwren0[1]
.sym 6971 slave_sel_r[2]
.sym 6972 spram_dataout00[2]
.sym 6973 spram_dataout10[2]
.sym 6974 spram_bus_adr[14]
.sym 6977 spram_dataout10[3]
.sym 6978 slave_sel_r[2]
.sym 6979 spram_bus_adr[14]
.sym 6980 spram_dataout00[3]
.sym 7020 spram_datain00[5]
.sym 7027 spram_bus_adr[14]
.sym 7028 spram_bus_adr[12]
.sym 7030 spram_bus_adr[14]
.sym 7031 $abc$36366$n3976_1
.sym 7032 spram_datain0[0]
.sym 7034 spram_datain00[4]
.sym 7035 spram_datain0[8]
.sym 7036 spram_datain10[9]
.sym 7038 spram_datain10[4]
.sym 7040 spram_datain10[0]
.sym 7042 spram_datain0[4]
.sym 7053 spram_datain0[11]
.sym 7057 spram_datain0[7]
.sym 7061 spram_datain0[1]
.sym 7071 spram_bus_adr[14]
.sym 7078 spram_datain0[10]
.sym 7083 spram_datain0[7]
.sym 7084 spram_bus_adr[14]
.sym 7090 spram_datain0[7]
.sym 7091 spram_bus_adr[14]
.sym 7094 spram_bus_adr[14]
.sym 7096 spram_datain0[10]
.sym 7101 spram_bus_adr[14]
.sym 7103 spram_datain0[11]
.sym 7108 spram_bus_adr[14]
.sym 7109 spram_datain0[1]
.sym 7113 spram_datain0[11]
.sym 7115 spram_bus_adr[14]
.sym 7118 spram_datain0[10]
.sym 7120 spram_bus_adr[14]
.sym 7125 spram_bus_adr[14]
.sym 7126 spram_datain0[1]
.sym 7155 reset_delay[2]
.sym 7156 $abc$36366$n4097
.sym 7157 reset_delay[1]
.sym 7158 reset_delay[3]
.sym 7159 $abc$36366$n2783
.sym 7160 $abc$36366$n180
.sym 7161 $abc$36366$n184
.sym 7162 $abc$36366$n186
.sym 7164 spram_bus_adr[2]
.sym 7172 por_rst
.sym 7175 spram_bus_adr[3]
.sym 7189 por_rst
.sym 7190 spram_datain0[12]
.sym 7304 $abc$36366$n4098
.sym 7305 $abc$36366$n4099
.sym 7306 $abc$36366$n4100
.sym 7307 $abc$36366$n4101
.sym 7308 $abc$36366$n4102
.sym 7309 $abc$36366$n4103
.sym 7310 $abc$36366$n2872
.sym 7315 spram_bus_adr[5]
.sym 7321 spram_bus_adr[8]
.sym 7325 spram_datain0[1]
.sym 7326 spram_datain0[15]
.sym 7329 $PACKER_VCC_NET
.sym 7330 spram_datain0[9]
.sym 7333 $PACKER_VCC_NET
.sym 7354 $abc$36366$n2980
.sym 7370 $abc$36366$n190
.sym 7371 por_rst
.sym 7372 $abc$36366$n4101
.sym 7385 $abc$36366$n190
.sym 7394 por_rst
.sym 7395 $abc$36366$n4101
.sym 7422 $abc$36366$n2980
.sym 7423 sys_clk_$glb_clk
.sym 7449 $abc$36366$n4104
.sym 7450 $abc$36366$n4105
.sym 7451 $abc$36366$n4106
.sym 7452 $abc$36366$n4107
.sym 7453 reset_delay[11]
.sym 7454 $abc$36366$n200
.sym 7455 $abc$36366$n196
.sym 7456 reset_delay[9]
.sym 7462 spram_bus_adr[1]
.sym 7465 spram_bus_adr[6]
.sym 7466 spram_bus_adr[4]
.sym 7467 spram_bus_adr[1]
.sym 7469 $abc$36366$n190
.sym 7470 spram_bus_adr[4]
.sym 7492 $abc$36366$n2980
.sym 7498 $abc$36366$n198
.sym 7502 por_rst
.sym 7507 $abc$36366$n202
.sym 7508 $abc$36366$n4106
.sym 7512 $abc$36366$n196
.sym 7514 $abc$36366$n4104
.sym 7519 $abc$36366$n200
.sym 7525 $abc$36366$n4106
.sym 7526 por_rst
.sym 7529 $abc$36366$n4104
.sym 7531 por_rst
.sym 7535 $abc$36366$n196
.sym 7536 $abc$36366$n202
.sym 7537 $abc$36366$n200
.sym 7538 $abc$36366$n198
.sym 7548 $abc$36366$n202
.sym 7555 $abc$36366$n198
.sym 7569 $abc$36366$n2980
.sym 7570 sys_clk_$glb_clk
.sym 7596 waittimer0_count[5]
.sym 7597 $abc$36366$n3337
.sym 7598 waittimer0_count[11]
.sym 7599 waittimer0_count[4]
.sym 7600 $abc$36366$n3338
.sym 7601 waittimer0_count[9]
.sym 7602 waittimer0_count[8]
.sym 7603 waittimer0_count[13]
.sym 7610 $abc$36366$n2980
.sym 7611 spram_bus_adr[14]
.sym 7614 $abc$36366$n2781
.sym 7618 sys_rst
.sym 7621 $abc$36366$n6428
.sym 7622 spram_datain0[4]
.sym 7623 $abc$36366$n2905
.sym 7624 spram_datain0[0]
.sym 7627 $abc$36366$n6434
.sym 7628 $abc$36366$n2905
.sym 7630 spram_datain0[8]
.sym 7631 $abc$36366$n6438
.sym 7637 $abc$36366$n3339
.sym 7639 $abc$36366$n2905
.sym 7641 waittimer0_wait
.sym 7645 $abc$36366$n6412
.sym 7655 waittimer0_count[0]
.sym 7662 $abc$36366$n3337
.sym 7665 $abc$36366$n3338
.sym 7666 $PACKER_VCC_NET
.sym 7670 $PACKER_VCC_NET
.sym 7672 waittimer0_count[0]
.sym 7683 $abc$36366$n6412
.sym 7684 waittimer0_wait
.sym 7706 $abc$36366$n3339
.sym 7707 $abc$36366$n3338
.sym 7708 $abc$36366$n3337
.sym 7716 $abc$36366$n2905
.sym 7717 sys_clk_$glb_clk
.sym 7718 sys_rst_$glb_sr
.sym 7745 $abc$36366$n6416
.sym 7746 $abc$36366$n6418
.sym 7747 $abc$36366$n6420
.sym 7748 $abc$36366$n6422
.sym 7749 $abc$36366$n6424
.sym 7750 $abc$36366$n6426
.sym 7752 picorv32.irq_state[0]
.sym 7755 picorv32.latched_rd[4]
.sym 7759 $abc$36366$n3012
.sym 7761 picorv32.latched_rd[3]
.sym 7770 eventsourceprocess0_trigger
.sym 7771 sys_rst
.sym 7772 $abc$36366$n146
.sym 7773 waittimer0_count[9]
.sym 7776 $abc$36366$n3336
.sym 7777 waittimer0_count[13]
.sym 7778 spram_datain0[12]
.sym 7786 waittimer0_count[0]
.sym 7788 $abc$36366$n146
.sym 7794 eventsourceprocess0_trigger
.sym 7796 waittimer0_count[2]
.sym 7799 sys_rst
.sym 7802 $abc$36366$n2906
.sym 7812 waittimer0_count[1]
.sym 7814 waittimer0_wait
.sym 7817 waittimer0_count[0]
.sym 7818 waittimer0_count[1]
.sym 7819 $abc$36366$n146
.sym 7820 waittimer0_count[2]
.sym 7829 sys_rst
.sym 7830 waittimer0_wait
.sym 7831 waittimer0_count[0]
.sym 7832 eventsourceprocess0_trigger
.sym 7842 waittimer0_count[1]
.sym 7844 waittimer0_wait
.sym 7863 $abc$36366$n2906
.sym 7864 sys_clk_$glb_clk
.sym 7865 sys_rst_$glb_sr
.sym 7890 $abc$36366$n6428
.sym 7891 $abc$36366$n6430
.sym 7892 $abc$36366$n6432
.sym 7893 $abc$36366$n6434
.sym 7894 $abc$36366$n6436
.sym 7895 $abc$36366$n6438
.sym 7896 $abc$36366$n6440
.sym 7897 $abc$36366$n6442
.sym 7907 $abc$36366$n207
.sym 7914 waittimer0_count[6]
.sym 7916 waittimer0_count[7]
.sym 7919 $PACKER_VCC_NET
.sym 7920 picorv32.is_alu_reg_reg
.sym 7921 $PACKER_VCC_NET
.sym 7922 $abc$36366$n6424
.sym 7924 $abc$36366$n6426
.sym 7925 spram_datain0[15]
.sym 7933 $abc$36366$n2905
.sym 7934 $abc$36366$n142
.sym 7937 $abc$36366$n140
.sym 7943 $abc$36366$n138
.sym 7946 sys_rst
.sym 7954 waittimer0_wait
.sym 7957 $abc$36366$n6432
.sym 7959 $abc$36366$n6436
.sym 7960 $abc$36366$n144
.sym 7961 $abc$36366$n6440
.sym 7962 $abc$36366$n6442
.sym 7965 $abc$36366$n142
.sym 7972 $abc$36366$n138
.sym 7976 $abc$36366$n140
.sym 7982 $abc$36366$n6440
.sym 7983 sys_rst
.sym 7984 waittimer0_wait
.sym 7989 waittimer0_wait
.sym 7990 sys_rst
.sym 7991 $abc$36366$n6432
.sym 7995 $abc$36366$n6442
.sym 7996 waittimer0_wait
.sym 7997 sys_rst
.sym 8001 $abc$36366$n6436
.sym 8002 sys_rst
.sym 8003 waittimer0_wait
.sym 8006 $abc$36366$n142
.sym 8007 $abc$36366$n144
.sym 8008 $abc$36366$n138
.sym 8009 $abc$36366$n140
.sym 8010 $abc$36366$n2905
.sym 8011 sys_clk_$glb_clk
.sym 8037 $abc$36366$n6444
.sym 8038 eventsourceprocess0_trigger
.sym 8039 $abc$36366$n146
.sym 8040 waittimer0_count[16]
.sym 8041 $abc$36366$n134
.sym 8042 $abc$36366$n136
.sym 8043 waittimer0_count[6]
.sym 8044 waittimer0_count[7]
.sym 8051 $abc$36366$n144
.sym 8053 $abc$36366$n3027
.sym 8192 picorv32.cpu_state[2]
.sym 8196 spram_bus_adr[12]
.sym 8205 $abc$36366$n3158
.sym 8209 spram_datain0[4]
.sym 8210 spram_datain0[8]
.sym 8346 picorv32.cpu_state[0]
.sym 8347 spram_bus_adr[0]
.sym 8350 $abc$36366$n3731
.sym 8353 picorv32.decoded_rs2[2]
.sym 8354 $abc$36366$n4593
.sym 8366 spram_datain0[12]
.sym 8490 sram_bus_dat_w[0]
.sym 8494 $abc$36366$n2986_1
.sym 8496 picorv32.mem_do_rinst
.sym 8500 $abc$36366$n208
.sym 8504 $PACKER_VCC_NET
.sym 8508 picorv32.is_alu_reg_reg
.sym 8511 $PACKER_VCC_NET
.sym 8634 spram_datain0[10]
.sym 8644 picorv32.cpu_state[3]
.sym 8786 picorv32.is_lbu_lhu_lw
.sym 8920 picorv32.instr_xori
.sym 8921 picorv32.instr_xor
.sym 8922 picorv32.instr_sll
.sym 8931 picorv32.is_slli_srli_srai
.sym 8935 $abc$36366$n2995
.sym 8937 picorv32.instr_lb
.sym 9067 $abc$36366$n2996
.sym 9068 picorv32.instr_slt
.sym 9070 picorv32.instr_sltiu
.sym 9071 picorv32.instr_slti
.sym 9073 picorv32.instr_sltu
.sym 9086 picorv32.instr_srai
.sym 9087 picorv32.mem_rdata_q[13]
.sym 9088 picorv32.instr_lhu
.sym 9091 $PACKER_VCC_NET
.sym 9215 $abc$36366$n6276
.sym 9220 count[0]
.sym 9233 $abc$36366$n3009
.sym 9360 count[7]
.sym 9363 $abc$36366$n2824
.sym 9366 count[5]
.sym 9367 count[6]
.sym 9374 $PACKER_VCC_NET
.sym 9376 $abc$36366$n3478
.sym 9377 count[0]
.sym 9394 $abc$36366$n2918
.sym 9507 count[8]
.sym 9510 count[12]
.sym 9530 $abc$36366$n2973
.sym 9654 waittimer1_count[3]
.sym 9658 waittimer1_count[2]
.sym 9659 waittimer1_count[5]
.sym 9661 waittimer1_count[4]
.sym 9685 $PACKER_VCC_NET
.sym 9803 $abc$36366$n6381
.sym 9804 $abc$36366$n6383
.sym 9805 $abc$36366$n6385
.sym 9806 $abc$36366$n6387
.sym 9807 $abc$36366$n6389
.sym 9808 $abc$36366$n6391
.sym 9817 $abc$36366$n2918
.sym 9819 waittimer1_wait
.sym 9828 $abc$36366$n160
.sym 9842 waittimer1_count[3]
.sym 9844 $abc$36366$n160
.sym 9846 waittimer1_wait
.sym 9847 waittimer1_count[5]
.sym 9849 $abc$36366$n3348
.sym 9850 waittimer1_count[8]
.sym 9852 eventsourceprocess1_trigger
.sym 9853 $abc$36366$n2919
.sym 9854 waittimer1_count[2]
.sym 9855 sys_rst
.sym 9857 waittimer1_count[4]
.sym 9863 waittimer1_count[0]
.sym 9864 waittimer1_count[1]
.sym 9869 $abc$36366$n3349
.sym 9871 $abc$36366$n3350
.sym 9893 waittimer1_count[8]
.sym 9894 waittimer1_count[3]
.sym 9895 waittimer1_count[5]
.sym 9896 waittimer1_count[4]
.sym 9899 sys_rst
.sym 9900 eventsourceprocess1_trigger
.sym 9901 waittimer1_wait
.sym 9902 waittimer1_count[0]
.sym 9905 waittimer1_count[0]
.sym 9906 waittimer1_count[1]
.sym 9907 waittimer1_count[2]
.sym 9908 $abc$36366$n160
.sym 9911 waittimer1_wait
.sym 9913 waittimer1_count[1]
.sym 9918 $abc$36366$n3350
.sym 9919 $abc$36366$n3348
.sym 9920 $abc$36366$n3349
.sym 9921 $abc$36366$n2919
.sym 9922 sys_clk_$glb_clk
.sym 9923 sys_rst_$glb_sr
.sym 9948 $abc$36366$n6393
.sym 9949 $abc$36366$n6395
.sym 9950 $abc$36366$n6397
.sym 9951 $abc$36366$n6399
.sym 9952 $abc$36366$n6401
.sym 9953 $abc$36366$n6403
.sym 9954 $abc$36366$n6405
.sym 9955 $abc$36366$n6407
.sym 9963 $abc$36366$n2919
.sym 9970 $abc$36366$n2919
.sym 9971 $abc$36366$n2817
.sym 9981 $abc$36366$n2918
.sym 9990 waittimer1_count[11]
.sym 9991 $abc$36366$n2918
.sym 9997 waittimer1_wait
.sym 9999 waittimer1_count[13]
.sym 10002 waittimer1_count[9]
.sym 10005 $abc$36366$n6393
.sym 10014 $abc$36366$n6395
.sym 10016 $abc$36366$n6399
.sym 10018 $abc$36366$n6403
.sym 10022 $abc$36366$n6393
.sym 10023 waittimer1_wait
.sym 10030 waittimer1_wait
.sym 10031 $abc$36366$n6399
.sym 10034 $abc$36366$n6403
.sym 10037 waittimer1_wait
.sym 10053 $abc$36366$n6395
.sym 10054 waittimer1_wait
.sym 10064 waittimer1_count[11]
.sym 10066 waittimer1_count[13]
.sym 10067 waittimer1_count[9]
.sym 10068 $abc$36366$n2918
.sym 10069 sys_clk_$glb_clk
.sym 10070 sys_rst_$glb_sr
.sym 10095 $abc$36366$n6409
.sym 10096 $abc$36366$n160
.sym 10097 waittimer1_count[16]
.sym 10117 waittimer1_wait
.sym 10118 $abc$36366$n2816
.sym 10145 sys_rst
.sym 10154 eventsourceprocess1_trigger
.sym 10157 waittimer1_wait
.sym 10181 sys_rst
.sym 10183 eventsourceprocess1_trigger
.sym 10184 waittimer1_wait
.sym 10242 basesoc_uart_phy_rx_bitcount[2]
.sym 10244 $abc$36366$n3251
.sym 10246 basesoc_uart_phy_rx_bitcount[0]
.sym 10247 $abc$36366$n3254
.sym 10248 $abc$36366$n6636
.sym 10249 basesoc_uart_phy_rx_bitcount[3]
.sym 10267 $abc$36366$n2918
.sym 10268 waittimer2_wait
.sym 10271 $abc$36366$n6640
.sym 10272 waittimer1_wait
.sym 10273 $abc$36366$n6642
.sym 10274 $PACKER_VCC_NET
.sym 10275 basesoc_uart_phy_rx_bitcount[2]
.sym 10390 basesoc_uart_phy_rx_bitcount[1]
.sym 10392 $abc$36366$n2784
.sym 10402 $PACKER_VCC_NET
.sym 10538 $abc$36366$n6640
.sym 10539 $abc$36366$n6642
.sym 10543 waittimer2_count[2]
.sym 10684 $abc$36366$n3358
.sym 10687 waittimer2_count[9]
.sym 10688 waittimer2_count[11]
.sym 10689 waittimer2_count[13]
.sym 10690 waittimer2_count[8]
.sym 10699 waittimer2_wait
.sym 10700 waittimer2_count[2]
.sym 10706 $abc$36366$n2933
.sym 10851 $abc$36366$n3358
.sym 10861 waittimer2_wait
.sym 10989 basesoc_uart_phy_tx_busy
.sym 11229 spram_datain10[2]
.sym 11230 spram_datain00[6]
.sym 11231 spram_datain00[13]
.sym 11232 $abc$36366$n2930
.sym 11233 spram_datain10[13]
.sym 11234 spram_datain10[6]
.sym 11235 spram_datain00[2]
.sym 11244 spram_datain0[3]
.sym 11264 spram_bus_adr[9]
.sym 11272 spram_dataout00[1]
.sym 11274 spram_dataout10[12]
.sym 11284 slave_sel_r[2]
.sym 11288 spram_datain0[15]
.sym 11289 spram_dataout10[1]
.sym 11290 spram_bus_adr[14]
.sym 11297 spram_maskwren0[3]
.sym 11298 spram_dataout00[12]
.sym 11302 spram_datain0[3]
.sym 11305 spram_maskwren0[3]
.sym 11307 spram_bus_adr[14]
.sym 11310 spram_datain0[15]
.sym 11312 spram_bus_adr[14]
.sym 11317 spram_bus_adr[14]
.sym 11319 spram_datain0[15]
.sym 11323 spram_datain0[3]
.sym 11324 spram_bus_adr[14]
.sym 11328 slave_sel_r[2]
.sym 11329 spram_dataout00[1]
.sym 11330 spram_dataout10[1]
.sym 11331 spram_bus_adr[14]
.sym 11334 spram_bus_adr[14]
.sym 11335 slave_sel_r[2]
.sym 11336 spram_dataout10[12]
.sym 11337 spram_dataout00[12]
.sym 11341 spram_bus_adr[14]
.sym 11343 spram_maskwren0[3]
.sym 11347 spram_datain0[3]
.sym 11348 spram_bus_adr[14]
.sym 11359 spram_datain10[5]
.sym 11361 spram_datain00[5]
.sym 11376 spram_datain10[2]
.sym 11379 $abc$36366$n2884_1
.sym 11386 spram_maskwren00[3]
.sym 11391 spram_maskwren0[3]
.sym 11394 spram_dataout10[15]
.sym 11401 $abc$36366$n3424
.sym 11420 spram_dataout00[15]
.sym 11434 spram_datain0[9]
.sym 11442 spram_bus_adr[14]
.sym 11447 spram_bus_adr[14]
.sym 11456 spram_datain0[4]
.sym 11457 spram_datain0[8]
.sym 11462 spram_datain0[0]
.sym 11468 spram_datain0[8]
.sym 11470 spram_bus_adr[14]
.sym 11473 spram_bus_adr[14]
.sym 11474 spram_datain0[9]
.sym 11480 spram_bus_adr[14]
.sym 11482 spram_datain0[0]
.sym 11486 spram_datain0[4]
.sym 11488 spram_bus_adr[14]
.sym 11491 spram_datain0[9]
.sym 11492 spram_bus_adr[14]
.sym 11497 spram_bus_adr[14]
.sym 11500 spram_datain0[4]
.sym 11504 spram_datain0[0]
.sym 11506 spram_bus_adr[14]
.sym 11509 spram_bus_adr[14]
.sym 11511 spram_datain0[8]
.sym 11528 slave_sel_r[2]
.sym 11529 spram_maskwren0[1]
.sym 11530 spram_bus_adr[9]
.sym 11531 por_rst
.sym 11532 $abc$36366$n3979_1
.sym 11534 $abc$36366$n3973_1
.sym 11541 spram_datain00[0]
.sym 11543 spram_datain0[13]
.sym 11545 por_rst
.sym 11551 spram_datain10[8]
.sym 11639 $abc$36366$n182
.sym 11644 reset_delay[0]
.sym 11645 $abc$36366$n2981
.sym 11647 picorv32.mem_rdata_latched_noshuffle[7]
.sym 11648 $abc$36366$n2982
.sym 11656 $abc$36366$n3966_1
.sym 11658 $abc$36366$n2867_1
.sym 11659 $abc$36366$n3970_1
.sym 11663 $abc$36366$n2783
.sym 11664 sys_rst
.sym 11666 $abc$36366$n2980
.sym 11669 $abc$36366$n2980
.sym 11673 waittimer0_wait
.sym 11681 $abc$36366$n4097
.sym 11682 $abc$36366$n2980
.sym 11690 $abc$36366$n4098
.sym 11691 $abc$36366$n4099
.sym 11696 $abc$36366$n182
.sym 11701 reset_delay[0]
.sym 11703 $abc$36366$n186
.sym 11705 por_rst
.sym 11707 $PACKER_VCC_NET
.sym 11709 $abc$36366$n180
.sym 11710 $abc$36366$n184
.sym 11714 $abc$36366$n184
.sym 11719 reset_delay[0]
.sym 11720 $PACKER_VCC_NET
.sym 11725 $abc$36366$n182
.sym 11731 $abc$36366$n186
.sym 11737 $abc$36366$n182
.sym 11738 $abc$36366$n184
.sym 11739 $abc$36366$n180
.sym 11740 $abc$36366$n186
.sym 11745 $abc$36366$n4097
.sym 11746 por_rst
.sym 11749 por_rst
.sym 11750 $abc$36366$n4098
.sym 11756 $abc$36366$n4099
.sym 11758 por_rst
.sym 11759 $abc$36366$n2980
.sym 11760 sys_clk_$glb_clk
.sym 11762 reset_delay[4]
.sym 11763 $abc$36366$n192
.sym 11764 reset_delay[7]
.sym 11765 $abc$36366$n2782
.sym 11766 $abc$36366$n188
.sym 11767 reset_delay[6]
.sym 11768 $abc$36366$n194
.sym 11775 $abc$36366$n2875_1
.sym 11777 picorv32.instr_jal
.sym 11779 picorv32.is_sb_sh_sw
.sym 11781 $abc$36366$n2888
.sym 11784 $abc$36366$n2871_1
.sym 11804 reset_delay[5]
.sym 11811 reset_delay[2]
.sym 11813 reset_delay[1]
.sym 11814 reset_delay[3]
.sym 11816 reset_delay[0]
.sym 11819 reset_delay[4]
.sym 11821 reset_delay[7]
.sym 11825 $PACKER_VCC_NET
.sym 11832 reset_delay[6]
.sym 11833 $PACKER_VCC_NET
.sym 11835 $nextpnr_ICESTORM_LC_3$O
.sym 11838 reset_delay[0]
.sym 11841 $auto$alumacc.cc:474:replace_alu$6434.C[2]
.sym 11843 $PACKER_VCC_NET
.sym 11844 reset_delay[1]
.sym 11847 $auto$alumacc.cc:474:replace_alu$6434.C[3]
.sym 11849 reset_delay[2]
.sym 11850 $PACKER_VCC_NET
.sym 11851 $auto$alumacc.cc:474:replace_alu$6434.C[2]
.sym 11853 $auto$alumacc.cc:474:replace_alu$6434.C[4]
.sym 11855 reset_delay[3]
.sym 11856 $PACKER_VCC_NET
.sym 11857 $auto$alumacc.cc:474:replace_alu$6434.C[3]
.sym 11859 $auto$alumacc.cc:474:replace_alu$6434.C[5]
.sym 11861 $PACKER_VCC_NET
.sym 11862 reset_delay[4]
.sym 11863 $auto$alumacc.cc:474:replace_alu$6434.C[4]
.sym 11865 $auto$alumacc.cc:474:replace_alu$6434.C[6]
.sym 11867 $PACKER_VCC_NET
.sym 11868 reset_delay[5]
.sym 11869 $auto$alumacc.cc:474:replace_alu$6434.C[5]
.sym 11871 $auto$alumacc.cc:474:replace_alu$6434.C[7]
.sym 11873 $PACKER_VCC_NET
.sym 11874 reset_delay[6]
.sym 11875 $auto$alumacc.cc:474:replace_alu$6434.C[6]
.sym 11877 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 11879 reset_delay[7]
.sym 11880 $PACKER_VCC_NET
.sym 11881 $auto$alumacc.cc:474:replace_alu$6434.C[7]
.sym 11885 sys_rst
.sym 11886 $abc$36366$n2980
.sym 11889 picorv32.decoded_rd[2]
.sym 11890 picorv32.decoded_rd[4]
.sym 11894 picorv32.mem_rdata_q[13]
.sym 11895 picorv32.mem_rdata_q[13]
.sym 11899 picorv32.instr_maskirq
.sym 11909 waittimer0_wait
.sym 11910 picorv32.instr_jal
.sym 11913 picorv32.latched_rd[1]
.sym 11917 picorv32.latched_rd[2]
.sym 11918 sys_rst
.sym 11919 picorv32.decoded_rd[1]
.sym 11920 $abc$36366$n2980
.sym 11921 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 11929 por_rst
.sym 11930 reset_delay[8]
.sym 11931 reset_delay[10]
.sym 11933 $PACKER_VCC_NET
.sym 11935 $abc$36366$n4105
.sym 11937 $PACKER_VCC_NET
.sym 11938 reset_delay[11]
.sym 11939 $abc$36366$n200
.sym 11940 $abc$36366$n196
.sym 11944 $abc$36366$n2980
.sym 11953 $abc$36366$n4107
.sym 11957 reset_delay[9]
.sym 11958 $auto$alumacc.cc:474:replace_alu$6434.C[9]
.sym 11960 $PACKER_VCC_NET
.sym 11961 reset_delay[8]
.sym 11962 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 11964 $auto$alumacc.cc:474:replace_alu$6434.C[10]
.sym 11966 reset_delay[9]
.sym 11967 $PACKER_VCC_NET
.sym 11968 $auto$alumacc.cc:474:replace_alu$6434.C[9]
.sym 11970 $auto$alumacc.cc:474:replace_alu$6434.C[11]
.sym 11972 reset_delay[10]
.sym 11973 $PACKER_VCC_NET
.sym 11974 $auto$alumacc.cc:474:replace_alu$6434.C[10]
.sym 11977 $PACKER_VCC_NET
.sym 11979 reset_delay[11]
.sym 11980 $auto$alumacc.cc:474:replace_alu$6434.C[11]
.sym 11984 $abc$36366$n196
.sym 11991 por_rst
.sym 11992 $abc$36366$n4105
.sym 11996 por_rst
.sym 11997 $abc$36366$n4107
.sym 12002 $abc$36366$n200
.sym 12005 $abc$36366$n2980
.sym 12006 sys_clk_$glb_clk
.sym 12008 picorv32.latched_rd[1]
.sym 12010 picorv32.latched_rd[2]
.sym 12012 picorv32.latched_rd[4]
.sym 12014 picorv32.latched_rd[3]
.sym 12023 por_rst
.sym 12024 picorv32.mem_rdata_latched_noshuffle[9]
.sym 12027 sys_rst
.sym 12028 picorv32.mem_rdata_q[27]
.sym 12029 picorv32.instr_lui
.sym 12031 picorv32.instr_auipc
.sym 12033 picorv32.mem_rdata_q[13]
.sym 12034 $abc$36366$n6430
.sym 12035 $abc$36366$n2858_1
.sym 12037 picorv32.latched_rd[3]
.sym 12038 waittimer0_wait
.sym 12042 spram_datain0[13]
.sym 12043 $abc$36366$n3063
.sym 12051 waittimer0_count[11]
.sym 12052 waittimer0_count[4]
.sym 12054 $abc$36366$n6422
.sym 12060 $abc$36366$n6430
.sym 12061 $abc$36366$n6420
.sym 12065 waittimer0_count[5]
.sym 12067 $abc$36366$n2905
.sym 12068 waittimer0_count[3]
.sym 12069 waittimer0_wait
.sym 12070 waittimer0_count[9]
.sym 12071 waittimer0_count[8]
.sym 12073 $abc$36366$n6428
.sym 12075 $abc$36366$n6438
.sym 12079 $abc$36366$n6434
.sym 12080 waittimer0_count[13]
.sym 12082 waittimer0_wait
.sym 12085 $abc$36366$n6422
.sym 12088 waittimer0_count[9]
.sym 12089 waittimer0_count[11]
.sym 12091 waittimer0_count[13]
.sym 12094 waittimer0_wait
.sym 12095 $abc$36366$n6434
.sym 12101 waittimer0_wait
.sym 12102 $abc$36366$n6420
.sym 12106 waittimer0_count[5]
.sym 12107 waittimer0_count[4]
.sym 12108 waittimer0_count[8]
.sym 12109 waittimer0_count[3]
.sym 12113 $abc$36366$n6430
.sym 12115 waittimer0_wait
.sym 12119 $abc$36366$n6428
.sym 12120 waittimer0_wait
.sym 12124 $abc$36366$n6438
.sym 12127 waittimer0_wait
.sym 12128 $abc$36366$n2905
.sym 12129 sys_clk_$glb_clk
.sym 12130 sys_rst_$glb_sr
.sym 12133 waittimer0_count[2]
.sym 12134 waittimer0_count[3]
.sym 12140 $abc$36366$n3085
.sym 12143 spram_datain0[9]
.sym 12144 picorv32.is_alu_reg_reg
.sym 12146 $abc$36366$n3085
.sym 12150 picorv32.latched_rd[1]
.sym 12155 picorv32.latched_rd[2]
.sym 12156 waittimer0_count[11]
.sym 12157 picorv32.is_alu_reg_imm
.sym 12159 picorv32.latched_rd[4]
.sym 12160 waittimer0_wait
.sym 12161 waittimer0_wait
.sym 12162 picorv32.is_lb_lh_lw_lbu_lhu
.sym 12163 picorv32.latched_rd[3]
.sym 12164 waittimer0_count[8]
.sym 12165 picorv32.mem_rdata_q[12]
.sym 12180 waittimer0_count[5]
.sym 12183 waittimer0_count[4]
.sym 12184 waittimer0_count[1]
.sym 12189 $PACKER_VCC_NET
.sym 12190 waittimer0_count[0]
.sym 12191 $PACKER_VCC_NET
.sym 12194 waittimer0_count[7]
.sym 12197 $PACKER_VCC_NET
.sym 12198 waittimer0_count[2]
.sym 12199 waittimer0_count[3]
.sym 12200 waittimer0_count[6]
.sym 12204 $nextpnr_ICESTORM_LC_7$O
.sym 12207 waittimer0_count[0]
.sym 12210 $auto$alumacc.cc:474:replace_alu$6446.C[2]
.sym 12212 $PACKER_VCC_NET
.sym 12213 waittimer0_count[1]
.sym 12216 $auto$alumacc.cc:474:replace_alu$6446.C[3]
.sym 12218 waittimer0_count[2]
.sym 12219 $PACKER_VCC_NET
.sym 12220 $auto$alumacc.cc:474:replace_alu$6446.C[2]
.sym 12222 $auto$alumacc.cc:474:replace_alu$6446.C[4]
.sym 12224 waittimer0_count[3]
.sym 12225 $PACKER_VCC_NET
.sym 12226 $auto$alumacc.cc:474:replace_alu$6446.C[3]
.sym 12228 $auto$alumacc.cc:474:replace_alu$6446.C[5]
.sym 12230 $PACKER_VCC_NET
.sym 12231 waittimer0_count[4]
.sym 12232 $auto$alumacc.cc:474:replace_alu$6446.C[4]
.sym 12234 $auto$alumacc.cc:474:replace_alu$6446.C[6]
.sym 12236 $PACKER_VCC_NET
.sym 12237 waittimer0_count[5]
.sym 12238 $auto$alumacc.cc:474:replace_alu$6446.C[5]
.sym 12240 $auto$alumacc.cc:474:replace_alu$6446.C[7]
.sym 12242 waittimer0_count[6]
.sym 12243 $PACKER_VCC_NET
.sym 12244 $auto$alumacc.cc:474:replace_alu$6446.C[6]
.sym 12246 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 12248 waittimer0_count[7]
.sym 12249 $PACKER_VCC_NET
.sym 12250 $auto$alumacc.cc:474:replace_alu$6446.C[7]
.sym 12254 $abc$36366$n3097
.sym 12255 picorv32.mem_do_prefetch
.sym 12256 $abc$36366$n2905
.sym 12259 $abc$36366$n3027
.sym 12260 waittimer0_count[15]
.sym 12262 spram_datain0[3]
.sym 12263 $abc$36366$n4605
.sym 12268 $abc$36366$n3806
.sym 12272 picorv32.decoded_imm_uj[14]
.sym 12273 $abc$36366$n4427
.sym 12278 picorv32.cpu_state[2]
.sym 12283 $abc$36366$n2816_1
.sym 12286 picorv32.is_lui_auipc_jal
.sym 12287 picorv32.irq_state[0]
.sym 12290 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 12295 waittimer0_count[14]
.sym 12297 waittimer0_count[12]
.sym 12304 waittimer0_count[10]
.sym 12305 waittimer0_count[9]
.sym 12309 waittimer0_count[13]
.sym 12315 $PACKER_VCC_NET
.sym 12316 waittimer0_count[11]
.sym 12317 waittimer0_count[15]
.sym 12323 $PACKER_VCC_NET
.sym 12324 waittimer0_count[8]
.sym 12325 $PACKER_VCC_NET
.sym 12327 $auto$alumacc.cc:474:replace_alu$6446.C[9]
.sym 12329 $PACKER_VCC_NET
.sym 12330 waittimer0_count[8]
.sym 12331 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 12333 $auto$alumacc.cc:474:replace_alu$6446.C[10]
.sym 12335 $PACKER_VCC_NET
.sym 12336 waittimer0_count[9]
.sym 12337 $auto$alumacc.cc:474:replace_alu$6446.C[9]
.sym 12339 $auto$alumacc.cc:474:replace_alu$6446.C[11]
.sym 12341 $PACKER_VCC_NET
.sym 12342 waittimer0_count[10]
.sym 12343 $auto$alumacc.cc:474:replace_alu$6446.C[10]
.sym 12345 $auto$alumacc.cc:474:replace_alu$6446.C[12]
.sym 12347 $PACKER_VCC_NET
.sym 12348 waittimer0_count[11]
.sym 12349 $auto$alumacc.cc:474:replace_alu$6446.C[11]
.sym 12351 $auto$alumacc.cc:474:replace_alu$6446.C[13]
.sym 12353 $PACKER_VCC_NET
.sym 12354 waittimer0_count[12]
.sym 12355 $auto$alumacc.cc:474:replace_alu$6446.C[12]
.sym 12357 $auto$alumacc.cc:474:replace_alu$6446.C[14]
.sym 12359 $PACKER_VCC_NET
.sym 12360 waittimer0_count[13]
.sym 12361 $auto$alumacc.cc:474:replace_alu$6446.C[13]
.sym 12363 $auto$alumacc.cc:474:replace_alu$6446.C[15]
.sym 12365 $PACKER_VCC_NET
.sym 12366 waittimer0_count[14]
.sym 12367 $auto$alumacc.cc:474:replace_alu$6446.C[14]
.sym 12369 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 12371 waittimer0_count[15]
.sym 12372 $PACKER_VCC_NET
.sym 12373 $auto$alumacc.cc:474:replace_alu$6446.C[15]
.sym 12379 picorv32.is_lui_auipc_jal
.sym 12380 picorv32.decoded_rs1[2]
.sym 12382 $abc$36366$n3063
.sym 12383 picorv32.cpu_state[2]
.sym 12385 picorv32.cpuregs_wrdata[6]
.sym 12389 spram_datain0[0]
.sym 12393 $abc$36366$n4607
.sym 12395 picorv32.instr_jalr
.sym 12400 $abc$36366$n2905
.sym 12401 $abc$36366$n3806
.sym 12403 picorv32.instr_jal
.sym 12405 picorv32.latched_rd[2]
.sym 12406 sys_rst
.sym 12408 picorv32.is_alu_reg_imm
.sym 12409 picorv32.irq_active
.sym 12410 picorv32.latched_rd[1]
.sym 12413 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 12418 $abc$36366$n6444
.sym 12420 $abc$36366$n2905
.sym 12421 waittimer0_count[16]
.sym 12422 $abc$36366$n134
.sym 12423 sys_rst
.sym 12426 $abc$36366$n3336
.sym 12429 $PACKER_VCC_NET
.sym 12430 $abc$36366$n6424
.sym 12432 $abc$36366$n6426
.sym 12433 waittimer0_wait
.sym 12436 $abc$36366$n146
.sym 12439 $abc$36366$n136
.sym 12449 $abc$36366$n3340_1
.sym 12451 $PACKER_VCC_NET
.sym 12452 waittimer0_count[16]
.sym 12454 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 12457 $abc$36366$n3336
.sym 12458 $abc$36366$n134
.sym 12459 $abc$36366$n136
.sym 12460 $abc$36366$n3340_1
.sym 12463 waittimer0_wait
.sym 12465 $abc$36366$n6444
.sym 12466 sys_rst
.sym 12470 $abc$36366$n146
.sym 12476 sys_rst
.sym 12477 waittimer0_wait
.sym 12478 $abc$36366$n6424
.sym 12481 sys_rst
.sym 12483 $abc$36366$n6426
.sym 12484 waittimer0_wait
.sym 12489 $abc$36366$n134
.sym 12495 $abc$36366$n136
.sym 12497 $abc$36366$n2905
.sym 12498 sys_clk_$glb_clk
.sym 12502 picorv32.irq_active
.sym 12506 $abc$36366$n3072
.sym 12513 $abc$36366$n3409
.sym 12518 $abc$36366$n6659
.sym 12522 $abc$36366$n4038_1
.sym 12523 $abc$36366$n728
.sym 12524 picorv32.is_lui_auipc_jal
.sym 12526 picorv32.mem_rdata_q[13]
.sym 12529 picorv32.latched_rd[3]
.sym 12530 $abc$36366$n3063
.sym 12532 picorv32.cpu_state[2]
.sym 12533 picorv32.mem_do_prefetch
.sym 12534 spram_datain0[13]
.sym 12535 $abc$36366$n2858_1
.sym 12623 $abc$36366$n2985
.sym 12624 $abc$36366$n2987
.sym 12625 $abc$36366$n3814_1
.sym 12626 $abc$36366$n3005_1
.sym 12627 sram_bus_dat_w[0]
.sym 12628 $abc$36366$n2986_1
.sym 12629 $abc$36366$n3813
.sym 12630 $abc$36366$n3083
.sym 12635 $abc$36366$n3731
.sym 12637 spram_datain0[15]
.sym 12639 $abc$36366$n4600
.sym 12641 $abc$36366$n4593
.sym 12646 $abc$36366$n4591
.sym 12647 picorv32.irq_active
.sym 12649 picorv32.is_alu_reg_imm
.sym 12650 picorv32.mem_rdata_q[12]
.sym 12652 picorv32.latched_rd[2]
.sym 12654 $abc$36366$n3083
.sym 12655 picorv32.is_lb_lh_lw_lbu_lhu
.sym 12746 $abc$36366$n3011
.sym 12747 $abc$36366$n3012_1
.sym 12748 picorv32.cpu_state[6]
.sym 12749 picorv32.cpu_state[5]
.sym 12751 $abc$36366$n3419
.sym 12752 $abc$36366$n3421
.sym 12759 $abc$36366$n3813
.sym 12761 picorv32.decoder_trigger
.sym 12763 $abc$36366$n3083
.sym 12764 picorv32.mem_wordsize[0]
.sym 12767 picorv32.is_lb_lh_lw_lbu_lhu
.sym 12771 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 12774 $abc$36366$n2988_1
.sym 12775 $abc$36366$n2816_1
.sym 12777 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 12778 picorv32.is_lui_auipc_jal
.sym 12780 $abc$36366$n3083
.sym 12781 $abc$36366$n2995
.sym 12870 picorv32.is_lbu_lhu_lw
.sym 12877 $abc$36366$n4425
.sym 12878 picorv32.mem_wordsize[0]
.sym 12881 picorv32.cpu_state[3]
.sym 12883 spram_datain0[8]
.sym 12884 picorv32.mem_wordsize[0]
.sym 12890 spram_datain0[4]
.sym 12892 picorv32.cpu_state[6]
.sym 12894 picorv32.instr_lhu
.sym 12897 $abc$36366$n3459_1
.sym 12899 sys_rst
.sym 12900 picorv32.is_alu_reg_imm
.sym 12901 picorv32.is_sll_srl_sra
.sym 12992 picorv32.instr_sb
.sym 12993 picorv32.instr_lw
.sym 12994 picorv32.is_sll_srl_sra
.sym 12995 picorv32.instr_lbu
.sym 12996 picorv32.is_slli_srli_srai
.sym 12997 $abc$36366$n2995
.sym 12998 picorv32.instr_lb
.sym 12999 picorv32.instr_sh
.sym 13000 $abc$36366$n3772_1
.sym 13004 $abc$36366$n3008_1
.sym 13011 spram_datain0[12]
.sym 13025 picorv32.mem_rdata_q[14]
.sym 13026 picorv32.mem_rdata_q[13]
.sym 13115 picorv32.instr_lhu
.sym 13116 $abc$36366$n3454_1
.sym 13118 picorv32.instr_srli
.sym 13121 $abc$36366$n3470
.sym 13122 picorv32.instr_srai
.sym 13124 $abc$36366$n2995
.sym 13128 $abc$36366$n4036_1
.sym 13132 picorv32.instr_sh
.sym 13134 picorv32.instr_sb
.sym 13136 picorv32.is_alu_reg_reg
.sym 13138 picorv32.instr_slli
.sym 13139 picorv32.is_slti_blt_slt
.sym 13140 picorv32.is_lb_lh_lw_lbu_lhu
.sym 13143 picorv32.mem_rdata_q[12]
.sym 13147 $abc$36366$n3458
.sym 13149 picorv32.is_alu_reg_imm
.sym 13150 $abc$36366$n3478
.sym 13157 $abc$36366$n3478
.sym 13158 picorv32.mem_rdata_q[13]
.sym 13161 picorv32.mem_rdata_q[12]
.sym 13170 picorv32.is_alu_reg_imm
.sym 13174 $abc$36366$n3009
.sym 13185 picorv32.mem_rdata_q[14]
.sym 13186 $abc$36366$n3470
.sym 13195 picorv32.is_alu_reg_imm
.sym 13196 picorv32.mem_rdata_q[13]
.sym 13197 picorv32.mem_rdata_q[12]
.sym 13198 picorv32.mem_rdata_q[14]
.sym 13201 picorv32.mem_rdata_q[13]
.sym 13202 picorv32.mem_rdata_q[12]
.sym 13203 picorv32.mem_rdata_q[14]
.sym 13204 $abc$36366$n3470
.sym 13207 $abc$36366$n3470
.sym 13209 $abc$36366$n3478
.sym 13235 $abc$36366$n3009
.sym 13236 sys_clk_$glb_clk
.sym 13237 $abc$36366$n208_$glb_sr
.sym 13240 $abc$36366$n3458
.sym 13244 picorv32.is_slti_blt_slt
.sym 13247 $abc$36366$n2850_1
.sym 13250 $abc$36366$n4420_1
.sym 13253 picorv32.instr_srli
.sym 13254 picorv32.instr_xori
.sym 13255 picorv32.instr_srai
.sym 13256 picorv32.instr_xor
.sym 13259 picorv32.is_lb_lh_lw_lbu_lhu
.sym 13265 count[0]
.sym 13267 $abc$36366$n2816_1
.sym 13284 picorv32.mem_rdata_q[12]
.sym 13290 $abc$36366$n3009
.sym 13292 picorv32.instr_slti
.sym 13293 $abc$36366$n3470
.sym 13294 picorv32.instr_sltu
.sym 13295 picorv32.mem_rdata_q[14]
.sym 13304 picorv32.mem_rdata_q[13]
.sym 13305 picorv32.instr_slt
.sym 13307 picorv32.instr_sltiu
.sym 13309 picorv32.is_alu_reg_imm
.sym 13318 picorv32.instr_sltiu
.sym 13319 picorv32.instr_sltu
.sym 13320 picorv32.instr_slt
.sym 13321 picorv32.instr_slti
.sym 13324 picorv32.mem_rdata_q[13]
.sym 13325 picorv32.mem_rdata_q[12]
.sym 13326 picorv32.mem_rdata_q[14]
.sym 13327 $abc$36366$n3470
.sym 13336 picorv32.mem_rdata_q[13]
.sym 13337 picorv32.is_alu_reg_imm
.sym 13338 picorv32.mem_rdata_q[14]
.sym 13339 picorv32.mem_rdata_q[12]
.sym 13342 picorv32.mem_rdata_q[12]
.sym 13343 picorv32.mem_rdata_q[14]
.sym 13344 picorv32.is_alu_reg_imm
.sym 13345 picorv32.mem_rdata_q[13]
.sym 13354 picorv32.mem_rdata_q[12]
.sym 13355 picorv32.mem_rdata_q[14]
.sym 13356 $abc$36366$n3470
.sym 13357 picorv32.mem_rdata_q[13]
.sym 13358 $abc$36366$n3009
.sym 13359 sys_clk_$glb_clk
.sym 13360 $abc$36366$n208_$glb_sr
.sym 13361 $abc$36366$n2820
.sym 13365 count[3]
.sym 13366 $abc$36366$n3478
.sym 13367 count[4]
.sym 13368 count[2]
.sym 13374 picorv32.is_slti_blt_slt
.sym 13377 $abc$36366$n2996
.sym 13380 $abc$36366$n4421
.sym 13384 $abc$36366$n4419_1
.sym 13387 sys_rst
.sym 13412 $abc$36366$n6276
.sym 13415 $PACKER_VCC_NET
.sym 13417 count[0]
.sym 13427 $abc$36366$n2816_1
.sym 13429 $PACKER_VCC_NET
.sym 13447 count[0]
.sym 13449 $PACKER_VCC_NET
.sym 13477 $abc$36366$n6276
.sym 13480 $abc$36366$n2816_1
.sym 13481 $PACKER_VCC_NET
.sym 13482 sys_clk_$glb_clk
.sym 13483 sys_rst_$glb_sr
.sym 13486 $abc$36366$n6280
.sym 13487 $abc$36366$n6282
.sym 13488 $abc$36366$n6284
.sym 13489 $abc$36366$n6286
.sym 13490 $abc$36366$n6288
.sym 13491 $abc$36366$n6290
.sym 13499 picorv32.mem_rdata_q[13]
.sym 13525 count[8]
.sym 13537 $abc$36366$n2816_1
.sym 13541 count[7]
.sym 13546 $abc$36366$n6286
.sym 13547 $abc$36366$n6288
.sym 13548 count[6]
.sym 13552 $PACKER_VCC_NET
.sym 13555 count[5]
.sym 13556 $abc$36366$n6290
.sym 13558 $abc$36366$n6290
.sym 13561 $abc$36366$n2816_1
.sym 13576 count[5]
.sym 13577 count[8]
.sym 13578 count[6]
.sym 13579 count[7]
.sym 13595 $abc$36366$n2816_1
.sym 13597 $abc$36366$n6286
.sym 13600 $abc$36366$n2816_1
.sym 13603 $abc$36366$n6288
.sym 13604 $PACKER_VCC_NET
.sym 13605 sys_clk_$glb_clk
.sym 13606 sys_rst_$glb_sr
.sym 13607 $abc$36366$n6292
.sym 13608 $abc$36366$n6294
.sym 13609 $abc$36366$n6296
.sym 13610 $abc$36366$n6298
.sym 13611 $abc$36366$n6300
.sym 13612 $abc$36366$n6302
.sym 13613 $abc$36366$n6304
.sym 13614 $abc$36366$n6306
.sym 13619 $PACKER_VCC_NET
.sym 13627 $abc$36366$n2824
.sym 13672 $abc$36366$n6292
.sym 13673 $abc$36366$n2816_1
.sym 13675 $PACKER_VCC_NET
.sym 13676 $abc$36366$n6300
.sym 13682 $abc$36366$n6292
.sym 13683 $abc$36366$n2816_1
.sym 13701 $abc$36366$n6300
.sym 13702 $abc$36366$n2816_1
.sym 13727 $PACKER_VCC_NET
.sym 13728 sys_clk_$glb_clk
.sym 13729 sys_rst_$glb_sr
.sym 13730 $abc$36366$n6308
.sym 13735 $abc$36366$n156
.sym 13737 $abc$36366$n150
.sym 13750 count[12]
.sym 13759 $abc$36366$n2816_1
.sym 13772 waittimer1_wait
.sym 13773 $abc$36366$n6381
.sym 13774 $abc$36366$n6383
.sym 13776 $abc$36366$n6387
.sym 13780 waittimer1_wait
.sym 13782 $abc$36366$n2918
.sym 13783 $abc$36366$n6385
.sym 13804 waittimer1_wait
.sym 13805 $abc$36366$n6383
.sym 13829 waittimer1_wait
.sym 13830 $abc$36366$n6381
.sym 13834 waittimer1_wait
.sym 13836 $abc$36366$n6387
.sym 13847 waittimer1_wait
.sym 13848 $abc$36366$n6385
.sym 13850 $abc$36366$n2918
.sym 13851 sys_clk_$glb_clk
.sym 13852 sys_rst_$glb_sr
.sym 13853 waittimer1_count[0]
.sym 13855 waittimer1_count[7]
.sym 13856 waittimer1_count[6]
.sym 13857 waittimer1_count[14]
.sym 13858 eventsourceprocess1_trigger
.sym 13859 $abc$36366$n6377
.sym 13869 count[16]
.sym 13878 $abc$36366$n6405
.sym 13879 sys_rst
.sym 13880 eventsourceprocess1_trigger
.sym 13883 $abc$36366$n156
.sym 13894 waittimer1_count[3]
.sym 13897 $PACKER_VCC_NET
.sym 13901 waittimer1_count[4]
.sym 13905 $PACKER_VCC_NET
.sym 13906 waittimer1_count[2]
.sym 13907 waittimer1_count[5]
.sym 13908 waittimer1_count[1]
.sym 13913 waittimer1_count[6]
.sym 13918 waittimer1_count[0]
.sym 13920 waittimer1_count[7]
.sym 13926 $nextpnr_ICESTORM_LC_8$O
.sym 13928 waittimer1_count[0]
.sym 13932 $auto$alumacc.cc:474:replace_alu$6449.C[2]
.sym 13934 $PACKER_VCC_NET
.sym 13935 waittimer1_count[1]
.sym 13938 $auto$alumacc.cc:474:replace_alu$6449.C[3]
.sym 13940 waittimer1_count[2]
.sym 13941 $PACKER_VCC_NET
.sym 13942 $auto$alumacc.cc:474:replace_alu$6449.C[2]
.sym 13944 $auto$alumacc.cc:474:replace_alu$6449.C[4]
.sym 13946 waittimer1_count[3]
.sym 13947 $PACKER_VCC_NET
.sym 13948 $auto$alumacc.cc:474:replace_alu$6449.C[3]
.sym 13950 $auto$alumacc.cc:474:replace_alu$6449.C[5]
.sym 13952 waittimer1_count[4]
.sym 13953 $PACKER_VCC_NET
.sym 13954 $auto$alumacc.cc:474:replace_alu$6449.C[4]
.sym 13956 $auto$alumacc.cc:474:replace_alu$6449.C[6]
.sym 13958 waittimer1_count[5]
.sym 13959 $PACKER_VCC_NET
.sym 13960 $auto$alumacc.cc:474:replace_alu$6449.C[5]
.sym 13962 $auto$alumacc.cc:474:replace_alu$6449.C[7]
.sym 13964 waittimer1_count[6]
.sym 13965 $PACKER_VCC_NET
.sym 13966 $auto$alumacc.cc:474:replace_alu$6449.C[6]
.sym 13968 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 13970 $PACKER_VCC_NET
.sym 13971 waittimer1_count[7]
.sym 13972 $auto$alumacc.cc:474:replace_alu$6449.C[7]
.sym 13976 $abc$36366$n3351_1
.sym 13977 $abc$36366$n148
.sym 13978 $abc$36366$n154
.sym 13979 $abc$36366$n158
.sym 13980 waittimer1_count[10]
.sym 13981 waittimer1_count[15]
.sym 13982 $abc$36366$n152
.sym 13983 waittimer1_count[12]
.sym 13995 waittimer1_count[0]
.sym 13997 $abc$36366$n2687
.sym 14012 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 14017 waittimer1_count[8]
.sym 14018 waittimer1_count[11]
.sym 14019 waittimer1_count[13]
.sym 14022 waittimer1_count[9]
.sym 14023 $PACKER_VCC_NET
.sym 14029 waittimer1_count[14]
.sym 14031 $PACKER_VCC_NET
.sym 14037 waittimer1_count[10]
.sym 14038 waittimer1_count[15]
.sym 14048 waittimer1_count[12]
.sym 14049 $auto$alumacc.cc:474:replace_alu$6449.C[9]
.sym 14051 $PACKER_VCC_NET
.sym 14052 waittimer1_count[8]
.sym 14053 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 14055 $auto$alumacc.cc:474:replace_alu$6449.C[10]
.sym 14057 $PACKER_VCC_NET
.sym 14058 waittimer1_count[9]
.sym 14059 $auto$alumacc.cc:474:replace_alu$6449.C[9]
.sym 14061 $auto$alumacc.cc:474:replace_alu$6449.C[11]
.sym 14063 $PACKER_VCC_NET
.sym 14064 waittimer1_count[10]
.sym 14065 $auto$alumacc.cc:474:replace_alu$6449.C[10]
.sym 14067 $auto$alumacc.cc:474:replace_alu$6449.C[12]
.sym 14069 $PACKER_VCC_NET
.sym 14070 waittimer1_count[11]
.sym 14071 $auto$alumacc.cc:474:replace_alu$6449.C[11]
.sym 14073 $auto$alumacc.cc:474:replace_alu$6449.C[13]
.sym 14075 $PACKER_VCC_NET
.sym 14076 waittimer1_count[12]
.sym 14077 $auto$alumacc.cc:474:replace_alu$6449.C[12]
.sym 14079 $auto$alumacc.cc:474:replace_alu$6449.C[14]
.sym 14081 waittimer1_count[13]
.sym 14082 $PACKER_VCC_NET
.sym 14083 $auto$alumacc.cc:474:replace_alu$6449.C[13]
.sym 14085 $auto$alumacc.cc:474:replace_alu$6449.C[15]
.sym 14087 waittimer1_count[14]
.sym 14088 $PACKER_VCC_NET
.sym 14089 $auto$alumacc.cc:474:replace_alu$6449.C[14]
.sym 14091 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 14093 $PACKER_VCC_NET
.sym 14094 waittimer1_count[15]
.sym 14095 $auto$alumacc.cc:474:replace_alu$6449.C[15]
.sym 14116 waittimer2_wait
.sym 14119 $abc$36366$n2918
.sym 14120 waittimer1_wait
.sym 14123 basesoc_timer0_value[9]
.sym 14124 sys_rst
.sym 14135 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 14142 $abc$36366$n2918
.sym 14150 waittimer1_count[16]
.sym 14151 sys_rst
.sym 14156 $abc$36366$n6409
.sym 14160 $PACKER_VCC_NET
.sym 14165 $abc$36366$n160
.sym 14166 waittimer1_wait
.sym 14173 $PACKER_VCC_NET
.sym 14174 waittimer1_count[16]
.sym 14176 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 14179 waittimer1_wait
.sym 14180 sys_rst
.sym 14182 $abc$36366$n6409
.sym 14187 $abc$36366$n160
.sym 14219 $abc$36366$n2918
.sym 14220 sys_clk_$glb_clk
.sym 14222 csrbank3_value1_w[1]
.sym 14235 $abc$36366$n2807
.sym 14246 waittimer2_wait
.sym 14252 basesoc_uart_phy_rx_bitcount[3]
.sym 14256 basesoc_uart_phy_rx_busy
.sym 14269 basesoc_uart_phy_rx_busy
.sym 14270 basesoc_uart_phy_rx_bitcount[3]
.sym 14272 basesoc_uart_phy_rx_bitcount[1]
.sym 14274 $abc$36366$n2788
.sym 14275 $PACKER_VCC_NET
.sym 14279 basesoc_uart_phy_rx_bitcount[2]
.sym 14283 $abc$36366$n6640
.sym 14285 $abc$36366$n6636
.sym 14291 basesoc_uart_phy_rx_bitcount[0]
.sym 14293 $abc$36366$n6642
.sym 14296 $abc$36366$n6640
.sym 14298 basesoc_uart_phy_rx_busy
.sym 14308 basesoc_uart_phy_rx_bitcount[2]
.sym 14309 basesoc_uart_phy_rx_bitcount[0]
.sym 14310 basesoc_uart_phy_rx_bitcount[1]
.sym 14311 basesoc_uart_phy_rx_bitcount[3]
.sym 14320 basesoc_uart_phy_rx_busy
.sym 14322 $abc$36366$n6636
.sym 14326 basesoc_uart_phy_rx_bitcount[3]
.sym 14327 basesoc_uart_phy_rx_bitcount[1]
.sym 14328 basesoc_uart_phy_rx_bitcount[0]
.sym 14329 basesoc_uart_phy_rx_bitcount[2]
.sym 14333 basesoc_uart_phy_rx_bitcount[0]
.sym 14335 $PACKER_VCC_NET
.sym 14339 basesoc_uart_phy_rx_busy
.sym 14340 $abc$36366$n6642
.sym 14342 $abc$36366$n2788
.sym 14343 sys_clk_$glb_clk
.sym 14344 sys_rst_$glb_sr
.sym 14346 $abc$36366$n6342
.sym 14347 waittimer2_count[5]
.sym 14348 waittimer2_count[0]
.sym 14350 waittimer2_count[4]
.sym 14351 waittimer2_count[3]
.sym 14352 $abc$36366$n3359
.sym 14359 $abc$36366$n3254
.sym 14360 $abc$36366$n2788
.sym 14363 $abc$36366$n3251
.sym 14364 memdat_1[3]
.sym 14365 basesoc_uart_phy_rx_busy
.sym 14370 $abc$36366$n3251
.sym 14374 basesoc_uart_phy_rx_bitcount[0]
.sym 14386 $abc$36366$n3256
.sym 14390 basesoc_uart_phy_rx_bitcount[0]
.sym 14394 sys_rst
.sym 14395 basesoc_uart_phy_rx_bitcount[1]
.sym 14397 $abc$36366$n2784
.sym 14416 basesoc_uart_phy_rx_busy
.sym 14425 basesoc_uart_phy_rx_busy
.sym 14426 basesoc_uart_phy_rx_bitcount[1]
.sym 14437 basesoc_uart_phy_rx_busy
.sym 14438 $abc$36366$n3256
.sym 14439 sys_rst
.sym 14440 basesoc_uart_phy_rx_bitcount[0]
.sym 14465 $abc$36366$n2784
.sym 14466 sys_clk_$glb_clk
.sym 14467 sys_rst_$glb_sr
.sym 14470 $abc$36366$n6346
.sym 14471 $abc$36366$n6348
.sym 14472 $abc$36366$n6350
.sym 14473 $abc$36366$n6352
.sym 14474 $abc$36366$n6354
.sym 14475 $abc$36366$n6356
.sym 14480 $abc$36366$n3256
.sym 14495 waittimer2_count[8]
.sym 14509 basesoc_uart_phy_rx_bitcount[2]
.sym 14510 basesoc_uart_phy_rx_bitcount[1]
.sym 14516 waittimer2_wait
.sym 14524 basesoc_uart_phy_rx_bitcount[3]
.sym 14527 $abc$36366$n2928
.sym 14534 basesoc_uart_phy_rx_bitcount[0]
.sym 14535 $abc$36366$n6346
.sym 14541 $nextpnr_ICESTORM_LC_21$O
.sym 14544 basesoc_uart_phy_rx_bitcount[0]
.sym 14547 $auto$alumacc.cc:474:replace_alu$6527.C[2]
.sym 14550 basesoc_uart_phy_rx_bitcount[1]
.sym 14553 $auto$alumacc.cc:474:replace_alu$6527.C[3]
.sym 14556 basesoc_uart_phy_rx_bitcount[2]
.sym 14557 $auto$alumacc.cc:474:replace_alu$6527.C[2]
.sym 14561 basesoc_uart_phy_rx_bitcount[3]
.sym 14563 $auto$alumacc.cc:474:replace_alu$6527.C[3]
.sym 14584 waittimer2_wait
.sym 14586 $abc$36366$n6346
.sym 14588 $abc$36366$n2928
.sym 14589 sys_clk_$glb_clk
.sym 14590 sys_rst_$glb_sr
.sym 14591 $abc$36366$n6358
.sym 14592 $abc$36366$n6360
.sym 14593 $abc$36366$n6362
.sym 14594 $abc$36366$n6364
.sym 14595 $abc$36366$n6366
.sym 14596 $abc$36366$n6368
.sym 14597 $abc$36366$n6370
.sym 14598 $abc$36366$n6372
.sym 14603 eventsourceprocess2_trigger
.sym 14604 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 14617 $abc$36366$n2928
.sym 14636 waittimer2_count[9]
.sym 14643 $abc$36366$n2928
.sym 14646 waittimer2_count[13]
.sym 14649 $abc$36366$n6360
.sym 14651 $abc$36366$n6364
.sym 14653 $abc$36366$n6368
.sym 14656 $abc$36366$n6358
.sym 14659 waittimer2_wait
.sym 14661 waittimer2_count[11]
.sym 14672 waittimer2_count[9]
.sym 14673 waittimer2_count[13]
.sym 14674 waittimer2_count[11]
.sym 14689 waittimer2_wait
.sym 14690 $abc$36366$n6360
.sym 14697 $abc$36366$n6364
.sym 14698 waittimer2_wait
.sym 14702 $abc$36366$n6368
.sym 14703 waittimer2_wait
.sym 14708 waittimer2_wait
.sym 14709 $abc$36366$n6358
.sym 14711 $abc$36366$n2928
.sym 14712 sys_clk_$glb_clk
.sym 14713 sys_rst_$glb_sr
.sym 14714 $abc$36366$n6374
.sym 14718 basesoc_uart_phy_tx_busy
.sym 14721 waittimer2_count[16]
.sym 14845 $abc$36366$n2747
.sym 14859 $abc$36366$n2735
.sym 14979 csrbank3_value2_w[1]
.sym 15106 spram_dataout10[15]
.sym 15112 spram_datain0[13]
.sym 15115 slave_sel_r[2]
.sym 15126 spram_datain0[6]
.sym 15130 spram_dataout00[15]
.sym 15132 spram_bus_adr[14]
.sym 15133 spram_datain0[2]
.sym 15136 spram_bus_adr[14]
.sym 15137 spram_datain0[2]
.sym 15141 spram_bus_adr[14]
.sym 15143 spram_datain0[6]
.sym 15148 spram_datain0[13]
.sym 15150 spram_bus_adr[14]
.sym 15153 spram_bus_adr[14]
.sym 15154 slave_sel_r[2]
.sym 15155 spram_dataout00[15]
.sym 15156 spram_dataout10[15]
.sym 15160 spram_datain0[13]
.sym 15162 spram_bus_adr[14]
.sym 15165 spram_datain0[6]
.sym 15167 spram_bus_adr[14]
.sym 15173 spram_datain0[2]
.sym 15174 spram_bus_adr[14]
.sym 15202 por_rst
.sym 15204 spram_datain0[13]
.sym 15207 slave_sel_r[2]
.sym 15220 spram_datain0[6]
.sym 15228 spram_datain0[2]
.sym 15239 spram_bus_adr[2]
.sym 15244 $abc$36366$n2981
.sym 15245 $abc$36366$n2930
.sym 15275 spram_datain0[5]
.sym 15294 spram_bus_adr[14]
.sym 15310 spram_bus_adr[14]
.sym 15313 spram_datain0[5]
.sym 15322 spram_bus_adr[14]
.sym 15325 spram_datain0[5]
.sym 15358 sys_rst
.sym 15359 sys_rst
.sym 15361 spiflash_i
.sym 15363 spram_maskwren0[3]
.sym 15365 spram_dataout10[14]
.sym 15366 waittimer0_wait
.sym 15367 spram_bus_adr[3]
.sym 15368 $abc$36366$n2980
.sym 15370 spram_bus_adr[7]
.sym 15371 por_rst
.sym 15378 $PACKER_VCC_NET
.sym 15470 picorv32.decoded_rd[1]
.sym 15474 picorv32.decoded_rd[5]
.sym 15477 $abc$36366$n2870
.sym 15482 picorv32.mem_rdata_q[7]
.sym 15490 spram_wren1
.sym 15493 $abc$36366$n3424
.sym 15494 sys_rst
.sym 15503 picorv32.mem_rdata_q[28]
.sym 15516 $abc$36366$n180
.sym 15520 por_rst
.sym 15522 $abc$36366$n2981
.sym 15527 $abc$36366$n182
.sym 15535 sys_rst
.sym 15544 $abc$36366$n182
.sym 15546 por_rst
.sym 15576 $abc$36366$n180
.sym 15581 sys_rst
.sym 15582 por_rst
.sym 15583 $abc$36366$n180
.sym 15590 $abc$36366$n2981
.sym 15591 sys_clk_$glb_clk
.sym 15593 $abc$36366$n3463
.sym 15594 picorv32.instr_maskirq
.sym 15597 picorv32.instr_getq
.sym 15600 picorv32.instr_setq
.sym 15606 waittimer0_wait
.sym 15609 picorv32.decoded_imm_uj[22]
.sym 15610 $abc$36366$n2870
.sym 15612 picorv32.decoded_rd[1]
.sym 15613 picorv32.instr_jal
.sym 15616 spram_dataout00[14]
.sym 15618 $abc$36366$n3149
.sym 15619 $abc$36366$n3147
.sym 15622 sys_rst
.sym 15623 picorv32.mem_do_rinst
.sym 15628 picorv32.instr_maskirq
.sym 15635 $abc$36366$n192
.sym 15636 $abc$36366$n2980
.sym 15638 $abc$36366$n4100
.sym 15640 $abc$36366$n194
.sym 15643 por_rst
.sym 15646 $abc$36366$n188
.sym 15648 $abc$36366$n4102
.sym 15649 $abc$36366$n4103
.sym 15656 $abc$36366$n190
.sym 15670 $abc$36366$n188
.sym 15673 $abc$36366$n4102
.sym 15676 por_rst
.sym 15679 $abc$36366$n194
.sym 15685 $abc$36366$n192
.sym 15686 $abc$36366$n194
.sym 15687 $abc$36366$n188
.sym 15688 $abc$36366$n190
.sym 15691 por_rst
.sym 15693 $abc$36366$n4100
.sym 15699 $abc$36366$n192
.sym 15703 $abc$36366$n4103
.sym 15705 por_rst
.sym 15713 $abc$36366$n2980
.sym 15714 sys_clk_$glb_clk
.sym 15717 $abc$36366$n2994
.sym 15720 $abc$36366$n3457_1
.sym 15721 picorv32.instr_retirq
.sym 15722 picorv32.decoded_rd[3]
.sym 15723 $abc$36366$n2841
.sym 15724 $abc$36366$n4713
.sym 15725 picorv32.reg_op1[1]
.sym 15729 waittimer0_wait
.sym 15731 picorv32.decoded_imm_uj[7]
.sym 15732 $abc$36366$n3441
.sym 15733 $abc$36366$n3464_1
.sym 15734 $abc$36366$n2864
.sym 15736 picorv32.mem_rdata_q[13]
.sym 15737 picorv32.instr_maskirq
.sym 15738 $abc$36366$n2858_1
.sym 15739 picorv32.mem_rdata_latched_noshuffle[13]
.sym 15740 $abc$36366$n3157
.sym 15743 picorv32.mem_rdata_q[25]
.sym 15745 picorv32.latched_rd[1]
.sym 15748 sys_rst
.sym 15749 picorv32.latched_rd[2]
.sym 15750 picorv32.is_sb_sh_sw
.sym 15751 $abc$36366$n2994
.sym 15758 picorv32.mem_rdata_latched_noshuffle[11]
.sym 15760 $abc$36366$n2782
.sym 15763 por_rst
.sym 15765 sys_rst
.sym 15766 $abc$36366$n2783
.sym 15772 picorv32.mem_rdata_latched_noshuffle[9]
.sym 15777 $abc$36366$n2781
.sym 15790 $abc$36366$n2781
.sym 15791 $abc$36366$n2782
.sym 15792 $abc$36366$n2783
.sym 15796 sys_rst
.sym 15799 por_rst
.sym 15814 picorv32.mem_rdata_latched_noshuffle[9]
.sym 15820 picorv32.mem_rdata_latched_noshuffle[11]
.sym 15836 $abc$36366$n3006_$glb_ce
.sym 15837 sys_clk_$glb_clk
.sym 15839 $abc$36366$n3810
.sym 15840 picorv32.latched_store
.sym 15841 $abc$36366$n4286_1
.sym 15842 $abc$36366$n3796
.sym 15843 $abc$36366$n3012
.sym 15844 $abc$36366$n3811_1
.sym 15845 $abc$36366$n3157
.sym 15846 picorv32.do_waitirq
.sym 15851 picorv32.instr_jalr
.sym 15852 picorv32.mem_rdata_latched_noshuffle[11]
.sym 15853 waittimer0_wait
.sym 15854 picorv32.mem_rdata_q[12]
.sym 15855 picorv32.instr_lui
.sym 15856 $abc$36366$n2841
.sym 15857 picorv32.instr_auipc
.sym 15859 picorv32.is_lb_lh_lw_lbu_lhu
.sym 15860 $abc$36366$n3864
.sym 15861 picorv32.mem_rdata_latched_noshuffle[14]
.sym 15862 picorv32.is_alu_reg_imm
.sym 15863 picorv32.is_alu_reg_imm
.sym 15864 $abc$36366$n4288_1
.sym 15865 picorv32.mem_rdata_q[13]
.sym 15866 $abc$36366$n208
.sym 15867 picorv32.latched_rd[3]
.sym 15868 $abc$36366$n4287_1
.sym 15869 picorv32.instr_retirq
.sym 15870 $abc$36366$n2840_1
.sym 15871 $abc$36366$n208
.sym 15872 spram_datain0[0]
.sym 15873 $abc$36366$n2841
.sym 15874 picorv32.latched_store
.sym 15884 picorv32.decoded_rd[2]
.sym 15886 picorv32.decoded_rd[1]
.sym 15888 $abc$36366$n3149
.sym 15891 $abc$36366$n3147
.sym 15892 picorv32.latched_rd[4]
.sym 15893 picorv32.decoded_rd[4]
.sym 15894 picorv32.decoded_rd[3]
.sym 15898 $abc$36366$n3012
.sym 15902 picorv32.latched_rd[3]
.sym 15904 picorv32.latched_rd[1]
.sym 15906 picorv32.latched_rd[2]
.sym 15913 picorv32.decoded_rd[1]
.sym 15914 $abc$36366$n3149
.sym 15915 $abc$36366$n3147
.sym 15916 picorv32.latched_rd[1]
.sym 15925 $abc$36366$n3147
.sym 15926 picorv32.latched_rd[2]
.sym 15927 picorv32.decoded_rd[2]
.sym 15928 $abc$36366$n3149
.sym 15937 $abc$36366$n3147
.sym 15938 $abc$36366$n3149
.sym 15939 picorv32.decoded_rd[4]
.sym 15940 picorv32.latched_rd[4]
.sym 15949 picorv32.latched_rd[3]
.sym 15950 $abc$36366$n3149
.sym 15951 $abc$36366$n3147
.sym 15952 picorv32.decoded_rd[3]
.sym 15959 $abc$36366$n3012
.sym 15960 sys_clk_$glb_clk
.sym 15962 $abc$36366$n2942_1
.sym 15963 $abc$36366$n3806
.sym 15964 $abc$36366$n3451_1
.sym 15965 $abc$36366$n3192
.sym 15966 picorv32.latched_branch
.sym 15967 $abc$36366$n3450
.sym 15968 $abc$36366$n3452
.sym 15969 $abc$36366$n3191
.sym 15974 picorv32.latched_rd[1]
.sym 15975 picorv32.cpu_state[2]
.sym 15978 picorv32.irq_state[0]
.sym 15979 $abc$36366$n3797
.sym 15980 $abc$36366$n2816_1
.sym 15982 $abc$36366$n3085
.sym 15984 picorv32.latched_rd[4]
.sym 15986 sys_rst
.sym 15988 $abc$36366$n3796
.sym 15990 picorv32.cpu_state[4]
.sym 15991 picorv32.latched_rd[4]
.sym 15993 picorv32.mem_do_prefetch
.sym 15994 picorv32.mem_rdata_q[14]
.sym 15995 $abc$36366$n2994
.sym 15996 $abc$36366$n2840_1
.sym 15997 $abc$36366$n3806
.sym 16004 waittimer0_wait
.sym 16005 $abc$36366$n2905
.sym 16012 waittimer0_wait
.sym 16013 $abc$36366$n6416
.sym 16014 $abc$36366$n6418
.sym 16049 $abc$36366$n6416
.sym 16050 waittimer0_wait
.sym 16055 $abc$36366$n6418
.sym 16056 waittimer0_wait
.sym 16082 $abc$36366$n2905
.sym 16083 sys_clk_$glb_clk
.sym 16084 sys_rst_$glb_sr
.sym 16085 $abc$36366$n4288_1
.sym 16086 $abc$36366$n2933_1
.sym 16087 $abc$36366$n4287_1
.sym 16088 $abc$36366$n2840_1
.sym 16089 spram_datain0[0]
.sym 16090 $abc$36366$n4607
.sym 16091 $abc$36366$n2932
.sym 16092 $abc$36366$n3072_1
.sym 16097 $abc$36366$n4427
.sym 16100 picorv32.latched_rd[1]
.sym 16103 $abc$36366$n245
.sym 16105 picorv32.is_alu_reg_imm
.sym 16106 $abc$36366$n3806
.sym 16108 picorv32.latched_rd[2]
.sym 16109 picorv32.instr_maskirq
.sym 16110 picorv32.cpu_state[2]
.sym 16111 $abc$36366$n3072
.sym 16112 picorv32.mem_rdata_latched_noshuffle[21]
.sym 16115 picorv32.mem_do_rinst
.sym 16116 $abc$36366$n2816_1
.sym 16117 $abc$36366$n3097
.sym 16118 picorv32.cpu_state[3]
.sym 16119 picorv32.mem_do_prefetch
.sym 16127 waittimer0_wait
.sym 16128 $abc$36366$n3063
.sym 16132 picorv32.cpu_state[2]
.sym 16135 picorv32.instr_jalr
.sym 16136 $abc$36366$n2858_1
.sym 16141 picorv32.instr_retirq
.sym 16143 $abc$36366$n208
.sym 16144 $abc$36366$n144
.sym 16146 sys_rst
.sym 16151 eventsourceprocess0_trigger
.sym 16155 $abc$36366$n3027
.sym 16159 picorv32.cpu_state[2]
.sym 16161 picorv32.instr_retirq
.sym 16166 picorv32.instr_jalr
.sym 16168 picorv32.instr_retirq
.sym 16171 sys_rst
.sym 16172 waittimer0_wait
.sym 16173 eventsourceprocess0_trigger
.sym 16189 $abc$36366$n2858_1
.sym 16191 $abc$36366$n208
.sym 16197 $abc$36366$n144
.sym 16205 $abc$36366$n3063
.sym 16206 sys_clk_$glb_clk
.sym 16207 $abc$36366$n3027
.sym 16208 $abc$36366$n4038_1
.sym 16209 picorv32.mem_do_rinst
.sym 16210 $abc$36366$n3038
.sym 16211 $abc$36366$n205
.sym 16212 $abc$36366$n3033
.sym 16214 $abc$36366$n6659
.sym 16215 $abc$36366$n3407
.sym 16220 $abc$36366$n4605
.sym 16222 picorv32.decoded_rs1[1]
.sym 16224 picorv32.mem_do_prefetch
.sym 16226 picorv32.cpuregs_wrdata[14]
.sym 16227 $abc$36366$n4603
.sym 16229 $abc$36366$n6181
.sym 16230 picorv32.cpuregs_wrdata[15]
.sym 16231 picorv32.cpu_state[2]
.sym 16233 $abc$36366$n3006
.sym 16234 picorv32.mem_rdata_latched_noshuffle[24]
.sym 16235 picorv32.is_sb_sh_sw
.sym 16236 picorv32.cpu_state[2]
.sym 16237 picorv32.mem_rdata_latched_noshuffle[17]
.sym 16238 picorv32.latched_rd[1]
.sym 16240 sys_rst
.sym 16241 $abc$36366$n3812_1
.sym 16242 picorv32.latched_rd[2]
.sym 16243 $abc$36366$n2994
.sym 16253 $abc$36366$n728
.sym 16254 $abc$36366$n4607
.sym 16261 $abc$36366$n3409
.sym 16262 $abc$36366$n3027
.sym 16268 picorv32.instr_jal
.sym 16276 $abc$36366$n208
.sym 16294 $abc$36366$n728
.sym 16302 $abc$36366$n4607
.sym 16312 picorv32.instr_jal
.sym 16313 $abc$36366$n3027
.sym 16314 $abc$36366$n3409
.sym 16318 $abc$36366$n208
.sym 16319 picorv32.instr_jal
.sym 16321 $abc$36366$n3409
.sym 16329 sys_clk_$glb_clk
.sym 16331 picorv32.decoded_rs2[5]
.sym 16332 $abc$36366$n3816_1
.sym 16333 $abc$36366$n4599
.sym 16334 $abc$36366$n3732
.sym 16335 $abc$36366$n3731
.sym 16336 $abc$36366$n4600
.sym 16337 $abc$36366$n4593
.sym 16338 $abc$36366$n3071
.sym 16339 picorv32.cpuregs_rs1[8]
.sym 16344 $abc$36366$n6659
.sym 16346 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 16347 $abc$36366$n4518
.sym 16348 picorv32.latched_rd[3]
.sym 16349 picorv32.is_lui_auipc_jal
.sym 16350 picorv32.latched_rd[4]
.sym 16351 picorv32.irq_active
.sym 16352 picorv32.latched_rd[2]
.sym 16356 picorv32.is_lui_auipc_jal
.sym 16357 picorv32.mem_rdata_q[13]
.sym 16358 picorv32.decoded_rs1[2]
.sym 16359 picorv32.latched_rd[3]
.sym 16360 $abc$36366$n4593
.sym 16361 picorv32.cpu_state[5]
.sym 16362 $abc$36366$n208
.sym 16363 picorv32.is_alu_reg_imm
.sym 16364 picorv32.cpu_state[2]
.sym 16365 spram_datain0[0]
.sym 16366 picorv32.decoded_rs2[1]
.sym 16378 picorv32.cpu_state[2]
.sym 16380 picorv32.irq_state[0]
.sym 16383 $abc$36366$n3072
.sym 16386 $abc$36366$n208
.sym 16389 $abc$36366$n3097
.sym 16390 picorv32.irq_active
.sym 16399 picorv32.cpu_state[0]
.sym 16402 picorv32.cpu_state[0]
.sym 16417 picorv32.cpu_state[0]
.sym 16418 $abc$36366$n3097
.sym 16419 picorv32.irq_active
.sym 16420 picorv32.irq_state[0]
.sym 16441 picorv32.cpu_state[2]
.sym 16442 $abc$36366$n208
.sym 16444 picorv32.cpu_state[0]
.sym 16451 $abc$36366$n3072
.sym 16452 sys_clk_$glb_clk
.sym 16453 $abc$36366$n208_$glb_sr
.sym 16454 $abc$36366$n2975
.sym 16455 $abc$36366$n2959
.sym 16456 $abc$36366$n4411
.sym 16457 $abc$36366$n2964_1
.sym 16458 $abc$36366$n3812_1
.sym 16459 $abc$36366$n3824_1
.sym 16460 $abc$36366$n256
.sym 16461 $abc$36366$n2970
.sym 16466 $abc$36366$n4597
.sym 16471 $abc$36366$n2995
.sym 16474 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 16475 $abc$36366$n5695
.sym 16477 $abc$36366$n4599
.sym 16478 $abc$36366$n4599
.sym 16479 picorv32.latched_rd[4]
.sym 16482 picorv32.mem_rdata_q[14]
.sym 16483 sys_rst
.sym 16484 $abc$36366$n3083
.sym 16486 picorv32.cpu_state[4]
.sym 16487 $abc$36366$n3008_1
.sym 16488 picorv32.cpu_state[0]
.sym 16489 $abc$36366$n3806
.sym 16497 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16499 picorv32.is_lui_auipc_jal
.sym 16500 picorv32.mem_do_prefetch
.sym 16504 $abc$36366$n2987
.sym 16505 $abc$36366$n3814_1
.sym 16507 picorv32.cpu_state[2]
.sym 16511 $abc$36366$n208
.sym 16513 $abc$36366$n2994
.sym 16514 $abc$36366$n3005_1
.sym 16515 picorv32.mem_do_rinst
.sym 16516 picorv32.is_lui_auipc_jal
.sym 16518 $abc$36366$n3083
.sym 16519 $abc$36366$n2988_1
.sym 16522 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 16523 picorv32.is_slli_srli_srai
.sym 16524 $abc$36366$n2986_1
.sym 16525 spram_datain0[0]
.sym 16528 $abc$36366$n2986_1
.sym 16529 $abc$36366$n3005_1
.sym 16531 $abc$36366$n3083
.sym 16534 $abc$36366$n2988_1
.sym 16536 picorv32.is_slli_srli_srai
.sym 16537 $abc$36366$n2994
.sym 16540 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 16541 picorv32.mem_do_prefetch
.sym 16542 picorv32.is_lui_auipc_jal
.sym 16543 $abc$36366$n3005_1
.sym 16546 $abc$36366$n2988_1
.sym 16549 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16555 spram_datain0[0]
.sym 16559 $abc$36366$n2987
.sym 16560 picorv32.is_lui_auipc_jal
.sym 16561 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 16564 picorv32.mem_do_rinst
.sym 16565 $abc$36366$n3814_1
.sym 16566 $abc$36366$n2987
.sym 16570 picorv32.cpu_state[2]
.sym 16571 $abc$36366$n208
.sym 16575 sys_clk_$glb_clk
.sym 16576 sys_rst_$glb_sr
.sym 16577 $abc$36366$n3006_1
.sym 16578 picorv32.decoded_rs2[4]
.sym 16579 picorv32.cpu_state[4]
.sym 16580 $abc$36366$n3826
.sym 16581 picorv32.cpu_state[3]
.sym 16582 picorv32.decoded_rs2[1]
.sym 16583 picorv32.reg_sh[4]
.sym 16584 $abc$36366$n3820_1
.sym 16585 sram_bus_dat_w[0]
.sym 16589 $abc$36366$n3158
.sym 16590 $abc$36366$n256
.sym 16591 $abc$36366$n3815_1
.sym 16592 $abc$36366$n3459_1
.sym 16593 picorv32.latched_rd[1]
.sym 16596 picorv32.latched_rd[2]
.sym 16598 $abc$36366$n3806
.sym 16599 sram_bus_dat_w[0]
.sym 16600 picorv32.irq_active
.sym 16601 $abc$36366$n4411
.sym 16602 picorv32.cpu_state[3]
.sym 16604 $abc$36366$n2816_1
.sym 16605 $abc$36366$n3736_1
.sym 16606 sram_bus_dat_w[0]
.sym 16607 $abc$36366$n3824_1
.sym 16609 picorv32.is_slli_srli_srai
.sym 16610 $abc$36366$n5061
.sym 16611 $PACKER_VCC_NET
.sym 16612 $abc$36366$n3083
.sym 16618 picorv32.mem_do_prefetch
.sym 16619 picorv32.is_lui_auipc_jal
.sym 16620 picorv32.cpu_state[6]
.sym 16621 $abc$36366$n3005_1
.sym 16625 $abc$36366$n3083
.sym 16626 $abc$36366$n2985
.sym 16627 $abc$36366$n3012_1
.sym 16628 $abc$36366$n2858_1
.sym 16632 $abc$36366$n208
.sym 16634 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 16638 picorv32.is_sll_srl_sra
.sym 16640 $abc$36366$n3421
.sym 16641 picorv32.is_sb_sh_sw
.sym 16645 picorv32.cpu_state[5]
.sym 16647 $abc$36366$n3419
.sym 16651 picorv32.is_sll_srl_sra
.sym 16652 picorv32.is_sb_sh_sw
.sym 16653 $abc$36366$n3012_1
.sym 16654 $abc$36366$n2985
.sym 16657 picorv32.is_lui_auipc_jal
.sym 16658 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 16659 $abc$36366$n3083
.sym 16664 $abc$36366$n3005_1
.sym 16665 $abc$36366$n3419
.sym 16666 $abc$36366$n3083
.sym 16669 picorv32.is_sb_sh_sw
.sym 16670 $abc$36366$n3421
.sym 16671 $abc$36366$n2985
.sym 16681 $abc$36366$n2858_1
.sym 16682 picorv32.mem_do_prefetch
.sym 16683 $abc$36366$n208
.sym 16684 picorv32.cpu_state[6]
.sym 16687 picorv32.mem_do_prefetch
.sym 16688 $abc$36366$n208
.sym 16689 picorv32.cpu_state[5]
.sym 16690 $abc$36366$n2858_1
.sym 16698 sys_clk_$glb_clk
.sym 16700 $abc$36366$n3822_1
.sym 16703 $abc$36366$n2993_1
.sym 16704 $abc$36366$n3008_1
.sym 16705 picorv32.reg_sh[1]
.sym 16708 picorv32.reg_op1[26]
.sym 16714 picorv32.latched_rd[3]
.sym 16715 spram_datain0[13]
.sym 16716 picorv32.mem_rdata_q[14]
.sym 16717 picorv32.cpu_state[2]
.sym 16720 picorv32.cpu_state[5]
.sym 16721 $abc$36366$n4441
.sym 16723 picorv32.cpu_state[4]
.sym 16727 picorv32.is_sb_sh_sw
.sym 16728 sys_rst
.sym 16730 picorv32.latched_rd[1]
.sym 16732 picorv32.reg_sh[4]
.sym 16733 picorv32.is_sll_srl_sra
.sym 16734 picorv32.latched_rd[2]
.sym 16735 picorv32.is_sb_sh_sw
.sym 16742 picorv32.instr_lw
.sym 16744 picorv32.instr_lbu
.sym 16757 picorv32.instr_lhu
.sym 16780 picorv32.instr_lw
.sym 16782 picorv32.instr_lbu
.sym 16783 picorv32.instr_lhu
.sym 16821 sys_clk_$glb_clk
.sym 16825 $abc$36366$n5057
.sym 16826 $abc$36366$n5059
.sym 16827 $abc$36366$n5061
.sym 16828 $abc$36366$n3009_1
.sym 16829 picorv32.reg_sh[3]
.sym 16830 picorv32.reg_sh[2]
.sym 16834 sys_rst
.sym 16836 $abc$36366$n4504
.sym 16840 picorv32.cpuregs_wrdata[22]
.sym 16841 picorv32.latched_rd[2]
.sym 16843 $abc$36366$n3083
.sym 16848 picorv32.is_alu_reg_imm
.sym 16851 picorv32.is_alu_reg_imm
.sym 16852 picorv32.mem_rdata_q[12]
.sym 16854 picorv32.mem_rdata_q[13]
.sym 16855 picorv32.instr_sub
.sym 16857 picorv32.mem_rdata_q[13]
.sym 16858 picorv32.mem_rdata_q[12]
.sym 16865 $abc$36366$n3454_1
.sym 16867 picorv32.is_alu_reg_imm
.sym 16868 picorv32.instr_slli
.sym 16874 picorv32.is_alu_reg_reg
.sym 16876 picorv32.mem_rdata_q[12]
.sym 16880 picorv32.mem_rdata_q[14]
.sym 16882 picorv32.mem_rdata_q[12]
.sym 16883 picorv32.mem_rdata_q[13]
.sym 16885 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16887 $abc$36366$n3478
.sym 16891 picorv32.instr_sll
.sym 16893 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16895 picorv32.is_sb_sh_sw
.sym 16897 picorv32.is_sb_sh_sw
.sym 16898 picorv32.mem_rdata_q[13]
.sym 16899 picorv32.mem_rdata_q[14]
.sym 16900 picorv32.mem_rdata_q[12]
.sym 16903 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16904 picorv32.mem_rdata_q[14]
.sym 16905 picorv32.mem_rdata_q[13]
.sym 16906 picorv32.mem_rdata_q[12]
.sym 16910 $abc$36366$n3454_1
.sym 16912 picorv32.is_alu_reg_reg
.sym 16915 picorv32.mem_rdata_q[13]
.sym 16916 picorv32.mem_rdata_q[14]
.sym 16917 picorv32.mem_rdata_q[12]
.sym 16918 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16922 $abc$36366$n3454_1
.sym 16924 picorv32.is_alu_reg_imm
.sym 16928 picorv32.instr_sll
.sym 16930 picorv32.instr_slli
.sym 16933 picorv32.mem_rdata_q[14]
.sym 16934 picorv32.mem_rdata_q[13]
.sym 16935 picorv32.is_lb_lh_lw_lbu_lhu
.sym 16936 picorv32.mem_rdata_q[12]
.sym 16939 $abc$36366$n3478
.sym 16942 picorv32.is_sb_sh_sw
.sym 16943 $abc$36366$n3008_$glb_ce
.sym 16944 sys_clk_$glb_clk
.sym 16946 $abc$36366$n3000
.sym 16947 picorv32.instr_sra
.sym 16948 picorv32.instr_sub
.sym 16949 picorv32.instr_srl
.sym 16950 $abc$36366$n4420_1
.sym 16951 $abc$36366$n3455
.sym 16952 picorv32.instr_add
.sym 16953 $abc$36366$n3480
.sym 16955 picorv32.cpuregs_wrdata[27]
.sym 16958 $abc$36366$n2988_1
.sym 16960 $abc$36366$n2995
.sym 16961 $abc$36366$n3083
.sym 16963 picorv32.is_lui_auipc_jal
.sym 16964 picorv32.is_sll_srl_sra
.sym 16966 $abc$36366$n3459_1
.sym 16967 $abc$36366$n4484
.sym 16971 $abc$36366$n4420_1
.sym 16973 picorv32.instr_lbu
.sym 16974 picorv32.mem_rdata_q[14]
.sym 16975 sys_rst
.sym 16979 picorv32.mem_rdata_q[14]
.sym 16989 $abc$36366$n3458
.sym 16991 picorv32.is_alu_reg_reg
.sym 16997 picorv32.is_lb_lh_lw_lbu_lhu
.sym 17000 $abc$36366$n3459_1
.sym 17001 picorv32.mem_rdata_q[13]
.sym 17008 $abc$36366$n3455
.sym 17011 picorv32.is_alu_reg_imm
.sym 17018 picorv32.mem_rdata_q[12]
.sym 17021 picorv32.is_lb_lh_lw_lbu_lhu
.sym 17022 $abc$36366$n3458
.sym 17026 picorv32.mem_rdata_q[13]
.sym 17027 $abc$36366$n3459_1
.sym 17028 $abc$36366$n3455
.sym 17029 picorv32.mem_rdata_q[12]
.sym 17039 $abc$36366$n3458
.sym 17040 picorv32.is_alu_reg_imm
.sym 17041 $abc$36366$n3459_1
.sym 17056 $abc$36366$n3459_1
.sym 17058 picorv32.is_alu_reg_reg
.sym 17062 picorv32.is_alu_reg_imm
.sym 17064 $abc$36366$n3455
.sym 17066 $abc$36366$n3008_$glb_ce
.sym 17067 sys_clk_$glb_clk
.sym 17069 picorv32.instr_andi
.sym 17070 picorv32.instr_and
.sym 17072 $abc$36366$n2992
.sym 17073 picorv32.instr_or
.sym 17074 picorv32.instr_addi
.sym 17075 picorv32.instr_ori
.sym 17076 picorv32.instr_blt
.sym 17082 sys_rst
.sym 17084 $abc$36366$n3459_1
.sym 17087 $abc$36366$n3009
.sym 17090 picorv32.instr_sra
.sym 17092 picorv32.instr_sub
.sym 17096 picorv32.instr_srli
.sym 17098 sram_bus_dat_w[0]
.sym 17102 $PACKER_VCC_NET
.sym 17104 $abc$36366$n2816_1
.sym 17118 picorv32.mem_rdata_q[14]
.sym 17120 picorv32.instr_slt
.sym 17121 picorv32.mem_rdata_q[13]
.sym 17123 picorv32.instr_slti
.sym 17124 picorv32.mem_rdata_q[12]
.sym 17133 picorv32.instr_blt
.sym 17156 picorv32.mem_rdata_q[14]
.sym 17157 picorv32.mem_rdata_q[13]
.sym 17158 picorv32.mem_rdata_q[12]
.sym 17179 picorv32.instr_slti
.sym 17180 picorv32.instr_slt
.sym 17182 picorv32.instr_blt
.sym 17190 sys_clk_$glb_clk
.sym 17204 $abc$36366$n4421
.sym 17208 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 17212 picorv32.instr_waitirq
.sym 17216 sys_rst
.sym 17235 $abc$36366$n6280
.sym 17236 $abc$36366$n6282
.sym 17237 $abc$36366$n6284
.sym 17238 picorv32.mem_rdata_q[12]
.sym 17242 $abc$36366$n2816_1
.sym 17246 picorv32.mem_rdata_q[14]
.sym 17247 picorv32.mem_rdata_q[13]
.sym 17248 count[2]
.sym 17251 $PACKER_VCC_NET
.sym 17252 count[1]
.sym 17255 count[4]
.sym 17261 count[3]
.sym 17266 count[2]
.sym 17267 count[1]
.sym 17268 count[4]
.sym 17269 count[3]
.sym 17291 $abc$36366$n6282
.sym 17292 $abc$36366$n2816_1
.sym 17296 picorv32.mem_rdata_q[13]
.sym 17297 picorv32.mem_rdata_q[14]
.sym 17298 picorv32.mem_rdata_q[12]
.sym 17302 $abc$36366$n2816_1
.sym 17304 $abc$36366$n6284
.sym 17309 $abc$36366$n6280
.sym 17311 $abc$36366$n2816_1
.sym 17312 $PACKER_VCC_NET
.sym 17313 sys_clk_$glb_clk
.sym 17314 sys_rst_$glb_sr
.sym 17315 $abc$36366$n2821
.sym 17318 count[1]
.sym 17319 $PACKER_VCC_NET
.sym 17321 $abc$36366$n2973
.sym 17327 $abc$36366$n2820
.sym 17329 $abc$36366$n3478
.sym 17332 $abc$36366$n3458
.sym 17336 picorv32.is_slti_blt_slt
.sym 17340 $PACKER_VCC_NET
.sym 17343 picorv32.instr_sub
.sym 17346 $PACKER_VCC_NET
.sym 17362 count[4]
.sym 17363 count[2]
.sym 17364 count[7]
.sym 17368 count[3]
.sym 17370 count[5]
.sym 17371 count[6]
.sym 17376 $PACKER_VCC_NET
.sym 17379 count[0]
.sym 17383 count[1]
.sym 17384 $PACKER_VCC_NET
.sym 17388 $nextpnr_ICESTORM_LC_10$O
.sym 17390 count[0]
.sym 17394 $auto$alumacc.cc:474:replace_alu$6455.C[2]
.sym 17396 count[1]
.sym 17397 $PACKER_VCC_NET
.sym 17400 $auto$alumacc.cc:474:replace_alu$6455.C[3]
.sym 17402 count[2]
.sym 17403 $PACKER_VCC_NET
.sym 17404 $auto$alumacc.cc:474:replace_alu$6455.C[2]
.sym 17406 $auto$alumacc.cc:474:replace_alu$6455.C[4]
.sym 17408 $PACKER_VCC_NET
.sym 17409 count[3]
.sym 17410 $auto$alumacc.cc:474:replace_alu$6455.C[3]
.sym 17412 $auto$alumacc.cc:474:replace_alu$6455.C[5]
.sym 17414 $PACKER_VCC_NET
.sym 17415 count[4]
.sym 17416 $auto$alumacc.cc:474:replace_alu$6455.C[4]
.sym 17418 $auto$alumacc.cc:474:replace_alu$6455.C[6]
.sym 17420 $PACKER_VCC_NET
.sym 17421 count[5]
.sym 17422 $auto$alumacc.cc:474:replace_alu$6455.C[5]
.sym 17424 $auto$alumacc.cc:474:replace_alu$6455.C[7]
.sym 17426 $PACKER_VCC_NET
.sym 17427 count[6]
.sym 17428 $auto$alumacc.cc:474:replace_alu$6455.C[6]
.sym 17430 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 17432 $PACKER_VCC_NET
.sym 17433 count[7]
.sym 17434 $auto$alumacc.cc:474:replace_alu$6455.C[7]
.sym 17438 $abc$36366$n2822_1
.sym 17439 $abc$36366$n2823
.sym 17440 count[9]
.sym 17441 count[11]
.sym 17442 count[15]
.sym 17443 count[14]
.sym 17444 count[10]
.sym 17445 count[13]
.sym 17454 count[0]
.sym 17466 $PACKER_VCC_NET
.sym 17474 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 17479 count[8]
.sym 17482 count[12]
.sym 17483 $PACKER_VCC_NET
.sym 17491 $PACKER_VCC_NET
.sym 17499 count[15]
.sym 17502 count[13]
.sym 17505 count[9]
.sym 17506 count[11]
.sym 17508 count[14]
.sym 17509 count[10]
.sym 17511 $auto$alumacc.cc:474:replace_alu$6455.C[9]
.sym 17513 $PACKER_VCC_NET
.sym 17514 count[8]
.sym 17515 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 17517 $auto$alumacc.cc:474:replace_alu$6455.C[10]
.sym 17519 $PACKER_VCC_NET
.sym 17520 count[9]
.sym 17521 $auto$alumacc.cc:474:replace_alu$6455.C[9]
.sym 17523 $auto$alumacc.cc:474:replace_alu$6455.C[11]
.sym 17525 count[10]
.sym 17526 $PACKER_VCC_NET
.sym 17527 $auto$alumacc.cc:474:replace_alu$6455.C[10]
.sym 17529 $auto$alumacc.cc:474:replace_alu$6455.C[12]
.sym 17531 count[11]
.sym 17532 $PACKER_VCC_NET
.sym 17533 $auto$alumacc.cc:474:replace_alu$6455.C[11]
.sym 17535 $auto$alumacc.cc:474:replace_alu$6455.C[13]
.sym 17537 count[12]
.sym 17538 $PACKER_VCC_NET
.sym 17539 $auto$alumacc.cc:474:replace_alu$6455.C[12]
.sym 17541 $auto$alumacc.cc:474:replace_alu$6455.C[14]
.sym 17543 $PACKER_VCC_NET
.sym 17544 count[13]
.sym 17545 $auto$alumacc.cc:474:replace_alu$6455.C[13]
.sym 17547 $auto$alumacc.cc:474:replace_alu$6455.C[15]
.sym 17549 $PACKER_VCC_NET
.sym 17550 count[14]
.sym 17551 $auto$alumacc.cc:474:replace_alu$6455.C[14]
.sym 17553 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 17555 count[15]
.sym 17556 $PACKER_VCC_NET
.sym 17557 $auto$alumacc.cc:474:replace_alu$6455.C[15]
.sym 17587 waittimer1_wait
.sym 17591 sram_bus_dat_w[0]
.sym 17592 $abc$36366$n2816_1
.sym 17594 $PACKER_VCC_NET
.sym 17597 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 17610 $PACKER_VCC_NET
.sym 17613 waittimer1_wait
.sym 17617 count[16]
.sym 17620 $abc$36366$n2918
.sym 17621 sys_rst
.sym 17625 $abc$36366$n6391
.sym 17631 $abc$36366$n6405
.sym 17635 count[16]
.sym 17636 $PACKER_VCC_NET
.sym 17638 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 17665 sys_rst
.sym 17666 $abc$36366$n6405
.sym 17668 waittimer1_wait
.sym 17677 $abc$36366$n6391
.sym 17678 waittimer1_wait
.sym 17679 sys_rst
.sym 17681 $abc$36366$n2918
.sym 17682 sys_clk_$glb_clk
.sym 17686 $abc$36366$n6623
.sym 17687 $abc$36366$n6626
.sym 17688 $abc$36366$n6629
.sym 17689 basesoc_uart_tx_fifo_level0[1]
.sym 17690 $abc$36366$n2817
.sym 17696 $abc$36366$n6308
.sym 17710 eventsourceprocess1_trigger
.sym 17713 sys_rst
.sym 17716 $abc$36366$n2918
.sym 17725 $abc$36366$n3351_1
.sym 17726 $abc$36366$n148
.sym 17727 $abc$36366$n2918
.sym 17730 $abc$36366$n156
.sym 17733 waittimer1_count[0]
.sym 17738 $PACKER_VCC_NET
.sym 17739 $abc$36366$n3347
.sym 17740 $abc$36366$n150
.sym 17747 waittimer1_wait
.sym 17755 $abc$36366$n6377
.sym 17759 $abc$36366$n6377
.sym 17760 waittimer1_wait
.sym 17772 $abc$36366$n150
.sym 17778 $abc$36366$n148
.sym 17783 $abc$36366$n156
.sym 17788 $abc$36366$n148
.sym 17789 $abc$36366$n3351_1
.sym 17790 $abc$36366$n3347
.sym 17791 $abc$36366$n150
.sym 17795 waittimer1_count[0]
.sym 17796 $PACKER_VCC_NET
.sym 17804 $abc$36366$n2918
.sym 17805 sys_clk_$glb_clk
.sym 17806 sys_rst_$glb_sr
.sym 17807 $abc$36366$n6621
.sym 17808 basesoc_uart_tx_fifo_level0[4]
.sym 17809 basesoc_uart_tx_fifo_level0[0]
.sym 17810 basesoc_uart_tx_fifo_level0[2]
.sym 17812 basesoc_uart_tx_fifo_level0[3]
.sym 17813 $abc$36366$n2816
.sym 17814 $abc$36366$n6620
.sym 17821 eventsourceprocess1_trigger
.sym 17827 $abc$36366$n3347
.sym 17832 $PACKER_VCC_NET
.sym 17833 $PACKER_VCC_NET
.sym 17840 $abc$36366$n6273
.sym 17850 $abc$36366$n6397
.sym 17852 $abc$36366$n6401
.sym 17858 $abc$36366$n156
.sym 17859 $abc$36366$n2918
.sym 17860 waittimer1_wait
.sym 17863 $abc$36366$n6407
.sym 17866 $abc$36366$n154
.sym 17867 $abc$36366$n158
.sym 17870 $abc$36366$n152
.sym 17878 $abc$36366$n6389
.sym 17879 sys_rst
.sym 17881 $abc$36366$n154
.sym 17882 $abc$36366$n156
.sym 17883 $abc$36366$n152
.sym 17884 $abc$36366$n158
.sym 17887 $abc$36366$n6389
.sym 17889 waittimer1_wait
.sym 17890 sys_rst
.sym 17893 sys_rst
.sym 17895 $abc$36366$n6401
.sym 17896 waittimer1_wait
.sym 17900 $abc$36366$n6407
.sym 17901 waittimer1_wait
.sym 17902 sys_rst
.sym 17907 $abc$36366$n152
.sym 17913 $abc$36366$n158
.sym 17917 $abc$36366$n6397
.sym 17918 waittimer1_wait
.sym 17919 sys_rst
.sym 17926 $abc$36366$n154
.sym 17927 $abc$36366$n2918
.sym 17928 sys_clk_$glb_clk
.sym 17932 $abc$36366$n6624
.sym 17933 $abc$36366$n6627
.sym 17934 $abc$36366$n6630
.sym 17935 basesoc_uart_tx_fifo_source_ready
.sym 17937 $abc$36366$n3260
.sym 17945 basesoc_uart_phy_rx_busy
.sym 17948 basesoc_uart_tx_fifo_wrport_we
.sym 17951 waittimer2_wait
.sym 17954 $PACKER_VCC_NET
.sym 17958 $PACKER_VCC_NET
.sym 17960 memdat_1[2]
.sym 17961 $abc$36366$n2732
.sym 17963 memdat_1[7]
.sym 17965 memdat_1[6]
.sym 18053 basesoc_uart_phy_tx_reg[7]
.sym 18054 basesoc_uart_phy_tx_reg[1]
.sym 18055 basesoc_uart_phy_tx_reg[5]
.sym 18056 basesoc_uart_phy_tx_reg[0]
.sym 18057 basesoc_uart_phy_tx_reg[6]
.sym 18058 basesoc_uart_phy_tx_reg[2]
.sym 18059 basesoc_uart_phy_tx_reg[4]
.sym 18060 basesoc_uart_phy_tx_reg[3]
.sym 18072 $abc$36366$n3251
.sym 18073 basesoc_uart_tx_fifo_syncfifo_re
.sym 18085 $abc$36366$n2928
.sym 18086 $PACKER_VCC_NET
.sym 18087 $PACKER_VCC_NET
.sym 18098 basesoc_timer0_value[9]
.sym 18129 basesoc_timer0_value[9]
.sym 18173 $abc$36366$n2881_$glb_ce
.sym 18174 sys_clk_$glb_clk
.sym 18175 sys_rst_$glb_sr
.sym 18176 $abc$36366$n164
.sym 18178 $abc$36366$n2928
.sym 18179 $abc$36366$n168
.sym 18183 $abc$36366$n166
.sym 18188 csrbank3_value1_w[1]
.sym 18201 sys_rst
.sym 18204 $abc$36366$n6362
.sym 18208 $abc$36366$n6366
.sym 18218 $abc$36366$n6342
.sym 18219 waittimer2_count[5]
.sym 18221 $abc$36366$n6350
.sym 18222 $abc$36366$n6352
.sym 18226 $PACKER_VCC_NET
.sym 18228 $abc$36366$n6348
.sym 18229 waittimer2_wait
.sym 18231 waittimer2_count[3]
.sym 18235 $abc$36366$n2928
.sym 18236 waittimer2_count[0]
.sym 18238 waittimer2_count[4]
.sym 18248 waittimer2_count[8]
.sym 18258 waittimer2_count[0]
.sym 18259 $PACKER_VCC_NET
.sym 18263 waittimer2_wait
.sym 18265 $abc$36366$n6352
.sym 18268 waittimer2_wait
.sym 18270 $abc$36366$n6342
.sym 18281 $abc$36366$n6350
.sym 18282 waittimer2_wait
.sym 18287 waittimer2_wait
.sym 18288 $abc$36366$n6348
.sym 18292 waittimer2_count[3]
.sym 18293 waittimer2_count[5]
.sym 18294 waittimer2_count[4]
.sym 18295 waittimer2_count[8]
.sym 18296 $abc$36366$n2928
.sym 18297 sys_clk_$glb_clk
.sym 18298 sys_rst_$glb_sr
.sym 18299 waittimer2_count[12]
.sym 18300 waittimer2_count[7]
.sym 18301 waittimer2_count[6]
.sym 18302 $abc$36366$n3360_1
.sym 18303 eventsourceprocess2_trigger
.sym 18304 waittimer2_count[1]
.sym 18305 $abc$36366$n2933
.sym 18306 $abc$36366$n3357
.sym 18307 sys_rst
.sym 18312 basesoc_timer0_value[9]
.sym 18321 $abc$36366$n2830
.sym 18322 $abc$36366$n2928
.sym 18324 $abc$36366$n2729
.sym 18325 $PACKER_VCC_NET
.sym 18330 $PACKER_VCC_NET
.sym 18331 basesoc_uart_phy_tx_busy
.sym 18332 $abc$36366$n6273
.sym 18333 $PACKER_VCC_NET
.sym 18342 waittimer2_count[5]
.sym 18343 waittimer2_count[0]
.sym 18345 waittimer2_count[4]
.sym 18347 waittimer2_count[2]
.sym 18354 waittimer2_count[3]
.sym 18356 $PACKER_VCC_NET
.sym 18357 waittimer2_count[7]
.sym 18359 $PACKER_VCC_NET
.sym 18366 waittimer2_count[6]
.sym 18369 waittimer2_count[1]
.sym 18372 $nextpnr_ICESTORM_LC_9$O
.sym 18374 waittimer2_count[0]
.sym 18378 $auto$alumacc.cc:474:replace_alu$6452.C[2]
.sym 18380 waittimer2_count[1]
.sym 18381 $PACKER_VCC_NET
.sym 18384 $auto$alumacc.cc:474:replace_alu$6452.C[3]
.sym 18386 waittimer2_count[2]
.sym 18387 $PACKER_VCC_NET
.sym 18388 $auto$alumacc.cc:474:replace_alu$6452.C[2]
.sym 18390 $auto$alumacc.cc:474:replace_alu$6452.C[4]
.sym 18392 $PACKER_VCC_NET
.sym 18393 waittimer2_count[3]
.sym 18394 $auto$alumacc.cc:474:replace_alu$6452.C[3]
.sym 18396 $auto$alumacc.cc:474:replace_alu$6452.C[5]
.sym 18398 waittimer2_count[4]
.sym 18399 $PACKER_VCC_NET
.sym 18400 $auto$alumacc.cc:474:replace_alu$6452.C[4]
.sym 18402 $auto$alumacc.cc:474:replace_alu$6452.C[6]
.sym 18404 waittimer2_count[5]
.sym 18405 $PACKER_VCC_NET
.sym 18406 $auto$alumacc.cc:474:replace_alu$6452.C[5]
.sym 18408 $auto$alumacc.cc:474:replace_alu$6452.C[7]
.sym 18410 waittimer2_count[6]
.sym 18411 $PACKER_VCC_NET
.sym 18412 $auto$alumacc.cc:474:replace_alu$6452.C[6]
.sym 18414 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 18416 $PACKER_VCC_NET
.sym 18417 waittimer2_count[7]
.sym 18418 $auto$alumacc.cc:474:replace_alu$6452.C[7]
.sym 18422 $abc$36366$n172
.sym 18423 $abc$36366$n162
.sym 18424 waittimer2_count[10]
.sym 18425 $abc$36366$n174
.sym 18426 waittimer2_count[15]
.sym 18427 waittimer2_count[14]
.sym 18428 $abc$36366$n3361
.sym 18429 $abc$36366$n170
.sym 18446 $PACKER_VCC_NET
.sym 18448 $abc$36366$n2732
.sym 18457 $abc$36366$n2928
.sym 18458 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 18469 waittimer2_count[13]
.sym 18471 waittimer2_count[12]
.sym 18475 waittimer2_count[9]
.sym 18476 waittimer2_count[11]
.sym 18478 waittimer2_count[8]
.sym 18483 waittimer2_count[15]
.sym 18485 $PACKER_VCC_NET
.sym 18489 waittimer2_count[10]
.sym 18490 $PACKER_VCC_NET
.sym 18492 waittimer2_count[14]
.sym 18493 $PACKER_VCC_NET
.sym 18495 $auto$alumacc.cc:474:replace_alu$6452.C[9]
.sym 18497 $PACKER_VCC_NET
.sym 18498 waittimer2_count[8]
.sym 18499 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 18501 $auto$alumacc.cc:474:replace_alu$6452.C[10]
.sym 18503 $PACKER_VCC_NET
.sym 18504 waittimer2_count[9]
.sym 18505 $auto$alumacc.cc:474:replace_alu$6452.C[9]
.sym 18507 $auto$alumacc.cc:474:replace_alu$6452.C[11]
.sym 18509 waittimer2_count[10]
.sym 18510 $PACKER_VCC_NET
.sym 18511 $auto$alumacc.cc:474:replace_alu$6452.C[10]
.sym 18513 $auto$alumacc.cc:474:replace_alu$6452.C[12]
.sym 18515 waittimer2_count[11]
.sym 18516 $PACKER_VCC_NET
.sym 18517 $auto$alumacc.cc:474:replace_alu$6452.C[11]
.sym 18519 $auto$alumacc.cc:474:replace_alu$6452.C[13]
.sym 18521 waittimer2_count[12]
.sym 18522 $PACKER_VCC_NET
.sym 18523 $auto$alumacc.cc:474:replace_alu$6452.C[12]
.sym 18525 $auto$alumacc.cc:474:replace_alu$6452.C[14]
.sym 18527 waittimer2_count[13]
.sym 18528 $PACKER_VCC_NET
.sym 18529 $auto$alumacc.cc:474:replace_alu$6452.C[13]
.sym 18531 $auto$alumacc.cc:474:replace_alu$6452.C[15]
.sym 18533 $PACKER_VCC_NET
.sym 18534 waittimer2_count[14]
.sym 18535 $auto$alumacc.cc:474:replace_alu$6452.C[14]
.sym 18537 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 18539 waittimer2_count[15]
.sym 18540 $PACKER_VCC_NET
.sym 18541 $auto$alumacc.cc:474:replace_alu$6452.C[15]
.sym 18545 $abc$36366$n2729
.sym 18546 $abc$36366$n2738
.sym 18547 $abc$36366$n3948
.sym 18548 basesoc_uart_phy_tx_bitcount[0]
.sym 18549 $abc$36366$n6273
.sym 18550 $abc$36366$n3242
.sym 18551 $abc$36366$n2747
.sym 18552 $abc$36366$n2732
.sym 18581 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 18589 $abc$36366$n174
.sym 18593 waittimer2_count[16]
.sym 18597 $abc$36366$n2747
.sym 18599 $abc$36366$n2735
.sym 18606 $PACKER_VCC_NET
.sym 18620 waittimer2_count[16]
.sym 18621 $PACKER_VCC_NET
.sym 18622 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 18643 $abc$36366$n2735
.sym 18661 $abc$36366$n174
.sym 18665 $abc$36366$n2747
.sym 18666 sys_clk_$glb_clk
.sym 18667 sys_rst_$glb_sr
.sym 18673 basesoc_uart_phy_tx_bitcount[1]
.sym 18690 basesoc_uart_phy_tx_busy
.sym 18892 por_rst
.sym 18896 rst1
.sym 18909 spram_bus_adr[2]
.sym 18912 $PACKER_VCC_NET
.sym 18925 sys_clk
.sym 19020 spiflash_i
.sym 19025 spram_datain10[14]
.sym 19031 $abc$36366$n6799
.sym 19034 $PACKER_VCC_NET
.sym 19036 spram_bus_adr[14]
.sym 19040 por_rst
.sym 19042 $PACKER_GND_NET
.sym 19063 spram_datain0[14]
.sym 19071 por_rst
.sym 19178 picorv32.mem_rdata_latched_noshuffle[6]
.sym 19179 $abc$36366$n2879_1
.sym 19180 picorv32.mem_rdata_q[6]
.sym 19182 picorv32.mem_rdata_q[7]
.sym 19188 picorv32.decoded_rs2[4]
.sym 19190 spram_datain0[6]
.sym 19191 spram_datain00[14]
.sym 19192 spram_datain0[2]
.sym 19193 spram_bus_adr[14]
.sym 19195 $abc$36366$n2892
.sym 19196 spram_bus_adr[10]
.sym 19198 sys_rst
.sym 19199 spiflash_i
.sym 19201 spram_bus_adr[13]
.sym 19206 $abc$36366$n2880
.sym 19210 spram_datain10[14]
.sym 19211 picorv32.mem_rdata_latched_noshuffle[6]
.sym 19212 picorv32.is_sb_sh_sw
.sym 19301 $abc$36366$n3444_1
.sym 19302 picorv32.decoded_rd[0]
.sym 19303 $abc$36366$n3432
.sym 19304 picorv32.is_sb_sh_sw
.sym 19305 picorv32.mem_rdata_latched_noshuffle[5]
.sym 19306 picorv32.decoded_imm_uj[22]
.sym 19307 $abc$36366$n3433
.sym 19308 picorv32.instr_jal
.sym 19311 $abc$36366$n2994
.sym 19313 picorv32.mem_do_rinst
.sym 19314 spram_datain0[11]
.sym 19317 spram_datain0[7]
.sym 19318 $abc$36366$n2859
.sym 19319 sys_rst
.sym 19320 spram_bus_adr[7]
.sym 19321 $abc$36366$n2818
.sym 19322 picorv32.mem_do_rinst
.sym 19327 picorv32.mem_wordsize[0]
.sym 19329 picorv32.mem_rdata_q[26]
.sym 19334 sys_rst
.sym 19335 spram_bus_adr[14]
.sym 19336 picorv32.instr_lui
.sym 19347 picorv32.mem_rdata_latched_noshuffle[8]
.sym 19354 $PACKER_GND_NET
.sym 19357 $abc$36366$n2872
.sym 19366 $abc$36366$n2871_1
.sym 19378 picorv32.mem_rdata_latched_noshuffle[8]
.sym 19402 $PACKER_GND_NET
.sym 19419 $abc$36366$n2871_1
.sym 19420 $abc$36366$n2872
.sym 19421 $abc$36366$n3006_$glb_ce
.sym 19422 sys_clk_$glb_clk
.sym 19425 picorv32.mem_rdata_q[5]
.sym 19426 $abc$36366$n3437
.sym 19428 $abc$36366$n3435
.sym 19429 $abc$36366$n3441
.sym 19430 $abc$36366$n2864
.sym 19431 picorv32.mem_rdata_q[13]
.sym 19437 picorv32.mem_rdata_latched_noshuffle[2]
.sym 19439 picorv32.is_sb_sh_sw
.sym 19440 $abc$36366$n2930
.sym 19441 $abc$36366$n2859
.sym 19442 $PACKER_GND_NET
.sym 19443 picorv32.mem_rdata_latched_noshuffle[8]
.sym 19446 picorv32.mem_rdata_q[25]
.sym 19448 picorv32.instr_auipc
.sym 19449 picorv32.mem_rdata_latched_noshuffle[31]
.sym 19450 picorv32.is_sb_sh_sw
.sym 19451 $abc$36366$n2841
.sym 19453 picorv32.decoded_rd[5]
.sym 19454 picorv32.mem_rdata_latched_noshuffle[10]
.sym 19455 picorv32.mem_rdata_q[13]
.sym 19456 $abc$36366$n3012
.sym 19457 $abc$36366$n2858_1
.sym 19458 picorv32.instr_jal
.sym 19465 $abc$36366$n3463
.sym 19469 $abc$36366$n3457_1
.sym 19470 picorv32.mem_rdata_q[27]
.sym 19478 picorv32.mem_rdata_q[28]
.sym 19479 $abc$36366$n3464_1
.sym 19488 picorv32.mem_rdata_q[25]
.sym 19489 picorv32.mem_rdata_q[26]
.sym 19499 $abc$36366$n3464_1
.sym 19501 picorv32.mem_rdata_q[25]
.sym 19504 picorv32.mem_rdata_q[26]
.sym 19505 $abc$36366$n3463
.sym 19506 picorv32.mem_rdata_q[27]
.sym 19507 picorv32.mem_rdata_q[28]
.sym 19524 $abc$36366$n3457_1
.sym 19525 $abc$36366$n3464_1
.sym 19540 picorv32.mem_rdata_q[27]
.sym 19541 $abc$36366$n3463
.sym 19542 picorv32.mem_rdata_q[26]
.sym 19543 picorv32.mem_rdata_q[28]
.sym 19544 $abc$36366$n3008_$glb_ce
.sym 19545 sys_clk_$glb_clk
.sym 19547 picorv32.mem_rdata_latched_noshuffle[14]
.sym 19548 picorv32.decoded_imm_uj[14]
.sym 19549 picorv32.is_alu_reg_reg
.sym 19550 picorv32.decoded_imm_uj[4]
.sym 19551 picorv32.instr_jalr
.sym 19552 picorv32.instr_lui
.sym 19553 picorv32.instr_auipc
.sym 19554 picorv32.is_lb_lh_lw_lbu_lhu
.sym 19560 picorv32.is_alu_reg_imm
.sym 19563 picorv32.instr_maskirq
.sym 19564 picorv32.mem_rdata_q[13]
.sym 19566 picorv32.mem_rdata_q[27]
.sym 19567 $abc$36366$n2840_1
.sym 19568 picorv32.mem_rdata_q[5]
.sym 19571 picorv32.latched_rd[0]
.sym 19572 picorv32.mem_rdata_latched_noshuffle[4]
.sym 19573 picorv32.instr_retirq
.sym 19575 $abc$36366$n208
.sym 19576 picorv32.instr_auipc
.sym 19577 $abc$36366$n2934
.sym 19578 picorv32.latched_store
.sym 19581 picorv32.mem_rdata_q[13]
.sym 19582 picorv32.instr_setq
.sym 19590 $abc$36366$n3864
.sym 19591 picorv32.mem_rdata_q[28]
.sym 19592 picorv32.is_alu_reg_imm
.sym 19597 picorv32.instr_maskirq
.sym 19600 picorv32.instr_getq
.sym 19601 picorv32.mem_rdata_q[26]
.sym 19603 picorv32.instr_setq
.sym 19606 picorv32.mem_rdata_q[25]
.sym 19609 picorv32.instr_retirq
.sym 19614 picorv32.mem_rdata_latched_noshuffle[10]
.sym 19616 picorv32.instr_jalr
.sym 19618 picorv32.mem_rdata_q[27]
.sym 19619 picorv32.is_lb_lh_lw_lbu_lhu
.sym 19627 picorv32.instr_getq
.sym 19628 picorv32.instr_maskirq
.sym 19629 picorv32.instr_retirq
.sym 19630 picorv32.instr_setq
.sym 19645 picorv32.mem_rdata_q[25]
.sym 19646 picorv32.mem_rdata_q[27]
.sym 19647 picorv32.mem_rdata_q[26]
.sym 19648 picorv32.mem_rdata_q[28]
.sym 19652 $abc$36366$n3864
.sym 19660 picorv32.mem_rdata_latched_noshuffle[10]
.sym 19664 picorv32.is_alu_reg_imm
.sym 19665 picorv32.instr_jalr
.sym 19666 picorv32.is_lb_lh_lw_lbu_lhu
.sym 19667 $abc$36366$n3006_$glb_ce
.sym 19668 sys_clk_$glb_clk
.sym 19670 $abc$36366$n4611
.sym 19671 $abc$36366$n3148
.sym 19672 $abc$36366$n3065
.sym 19673 $abc$36366$n3155
.sym 19674 picorv32.latched_rd[5]
.sym 19675 $abc$36366$n3007
.sym 19676 picorv32.latched_rd[0]
.sym 19677 $abc$36366$n3085
.sym 19682 spram_bus_adr[10]
.sym 19683 picorv32.instr_auipc
.sym 19685 picorv32.mem_do_prefetch
.sym 19686 $abc$36366$n2994
.sym 19687 picorv32.mem_rdata_q[28]
.sym 19689 $abc$36366$n3507_1
.sym 19690 spram_bus_adr[13]
.sym 19691 picorv32.mem_rdata_latched_noshuffle[24]
.sym 19692 $abc$36366$n3457_1
.sym 19693 picorv32.mem_rdata_q[14]
.sym 19694 picorv32.is_alu_reg_reg
.sym 19696 picorv32.decoder_trigger
.sym 19697 picorv32.is_sb_sh_sw
.sym 19698 picorv32.instr_jalr
.sym 19699 $abc$36366$n3864
.sym 19701 picorv32.decoder_trigger
.sym 19705 $abc$36366$n2988
.sym 19712 $abc$36366$n3798_1
.sym 19714 picorv32.decoder_trigger
.sym 19717 picorv32.irq_state[0]
.sym 19718 picorv32.do_waitirq
.sym 19719 $abc$36366$n3810
.sym 19720 $abc$36366$n3849_1
.sym 19722 $abc$36366$n3147
.sym 19725 $abc$36366$n3797
.sym 19727 $abc$36366$n4288_1
.sym 19728 $abc$36366$n3010
.sym 19729 $abc$36366$n3065
.sym 19730 picorv32.instr_jal
.sym 19734 $abc$36366$n3072_1
.sym 19735 $abc$36366$n208
.sym 19736 $abc$36366$n3158
.sym 19737 $abc$36366$n4286_1
.sym 19738 picorv32.cpu_state[0]
.sym 19739 $abc$36366$n4287_1
.sym 19740 $abc$36366$n3811_1
.sym 19744 $abc$36366$n3065
.sym 19745 picorv32.instr_jal
.sym 19747 picorv32.decoder_trigger
.sym 19750 $abc$36366$n4286_1
.sym 19751 $abc$36366$n4288_1
.sym 19753 $abc$36366$n3158
.sym 19756 $abc$36366$n3849_1
.sym 19757 $abc$36366$n4287_1
.sym 19758 $abc$36366$n3147
.sym 19759 $abc$36366$n3072_1
.sym 19762 $abc$36366$n3797
.sym 19763 $abc$36366$n3811_1
.sym 19764 $abc$36366$n3810
.sym 19765 picorv32.cpu_state[0]
.sym 19769 $abc$36366$n208
.sym 19771 $abc$36366$n3010
.sym 19774 picorv32.decoder_trigger
.sym 19775 picorv32.irq_state[0]
.sym 19776 picorv32.do_waitirq
.sym 19780 $abc$36366$n3065
.sym 19781 picorv32.decoder_trigger
.sym 19782 $abc$36366$n3147
.sym 19783 picorv32.instr_jal
.sym 19786 $abc$36366$n3798_1
.sym 19789 $abc$36366$n3147
.sym 19791 sys_clk_$glb_clk
.sym 19792 $abc$36366$n208_$glb_sr
.sym 19793 $abc$36366$n4618
.sym 19794 $abc$36366$n3010
.sym 19795 $abc$36366$n2949
.sym 19796 $abc$36366$n2948_1
.sym 19797 $abc$36366$n4427
.sym 19798 $abc$36366$n2854
.sym 19799 $abc$36366$n245
.sym 19800 $abc$36366$n2941
.sym 19801 picorv32.irq_state[1]
.sym 19802 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 19803 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 19805 $abc$36366$n3006
.sym 19806 $abc$36366$n3849_1
.sym 19809 picorv32.mem_rdata_latched_noshuffle[21]
.sym 19810 $abc$36366$n3147
.sym 19812 picorv32.cpu_state[2]
.sym 19813 $abc$36366$n2816_1
.sym 19814 $abc$36366$n3149
.sym 19815 picorv32.cpu_state[3]
.sym 19816 $abc$36366$n3798_1
.sym 19817 picorv32.instr_lui
.sym 19818 $abc$36366$n4427
.sym 19819 picorv32.mem_wordsize[0]
.sym 19820 $abc$36366$n3072_1
.sym 19821 picorv32.latched_rd[5]
.sym 19822 $abc$36366$n3158
.sym 19824 picorv32.cpu_state[0]
.sym 19825 $abc$36366$n3158
.sym 19826 sys_rst
.sym 19827 $abc$36366$n3085
.sym 19828 $abc$36366$n3010
.sym 19835 $abc$36366$n207
.sym 19836 $abc$36366$n3451_1
.sym 19838 picorv32.latched_rd[5]
.sym 19840 picorv32.latched_rd[0]
.sym 19841 $abc$36366$n208
.sym 19843 $abc$36366$n3157
.sym 19845 picorv32.instr_retirq
.sym 19846 picorv32.latched_branch
.sym 19847 $abc$36366$n3450
.sym 19848 picorv32.cpu_state[0]
.sym 19849 $abc$36366$n2934
.sym 19850 picorv32.latched_rd[1]
.sym 19851 $abc$36366$n3158
.sym 19852 $abc$36366$n3010
.sym 19853 $abc$36366$n3192
.sym 19854 picorv32.latched_branch
.sym 19855 picorv32.cpu_state[2]
.sym 19856 picorv32.latched_rd[3]
.sym 19857 $abc$36366$n3191
.sym 19858 picorv32.instr_jalr
.sym 19859 $abc$36366$n3864
.sym 19860 picorv32.latched_rd[2]
.sym 19861 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 19862 picorv32.latched_rd[4]
.sym 19863 picorv32.cpu_state[3]
.sym 19864 $abc$36366$n3452
.sym 19867 $abc$36366$n2934
.sym 19869 $abc$36366$n3864
.sym 19873 $abc$36366$n208
.sym 19874 $abc$36366$n3450
.sym 19875 picorv32.cpu_state[0]
.sym 19879 picorv32.latched_rd[1]
.sym 19880 $abc$36366$n3452
.sym 19881 picorv32.latched_rd[0]
.sym 19885 picorv32.instr_jalr
.sym 19886 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 19888 picorv32.cpu_state[3]
.sym 19892 $abc$36366$n3191
.sym 19893 $abc$36366$n3157
.sym 19894 $abc$36366$n3158
.sym 19897 picorv32.latched_branch
.sym 19899 $abc$36366$n207
.sym 19900 $abc$36366$n3451_1
.sym 19903 picorv32.latched_rd[3]
.sym 19904 picorv32.latched_rd[4]
.sym 19905 picorv32.latched_rd[5]
.sym 19906 picorv32.latched_rd[2]
.sym 19909 $abc$36366$n3192
.sym 19910 picorv32.latched_branch
.sym 19911 picorv32.cpu_state[2]
.sym 19912 picorv32.instr_retirq
.sym 19913 $abc$36366$n3010
.sym 19914 sys_clk_$glb_clk
.sym 19915 $abc$36366$n208_$glb_sr
.sym 19916 picorv32.decoded_rs1[5]
.sym 19917 picorv32.decoded_rs1[1]
.sym 19918 $abc$36366$n2931
.sym 19919 picorv32.decoded_rs1[3]
.sym 19920 picorv32.mem_rdata_q[17]
.sym 19921 $abc$36366$n3697_1
.sym 19922 $abc$36366$n4609
.sym 19923 picorv32.decoded_rs1[0]
.sym 19924 picorv32.latched_branch
.sym 19929 picorv32.latched_stalu
.sym 19930 picorv32.cpu_state[2]
.sym 19933 picorv32.mem_rdata_latched_noshuffle[24]
.sym 19934 picorv32.mem_rdata_latched_noshuffle[17]
.sym 19935 picorv32.cpu_state[2]
.sym 19937 $abc$36366$n3023
.sym 19939 $abc$36366$n207
.sym 19940 picorv32.reg_op2[0]
.sym 19941 picorv32.latched_rd[4]
.sym 19942 $abc$36366$n4414
.sym 19943 picorv32.mem_rdata_q[13]
.sym 19944 $abc$36366$n4427
.sym 19945 picorv32.latched_rd[3]
.sym 19946 $abc$36366$n3072_1
.sym 19947 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 19948 $abc$36366$n2821
.sym 19949 $abc$36366$n2858_1
.sym 19950 picorv32.cpu_state[0]
.sym 19958 picorv32.reg_op2[0]
.sym 19959 picorv32.latched_store
.sym 19960 $abc$36366$n2841
.sym 19963 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 19965 $abc$36366$n4038_1
.sym 19967 picorv32.is_sb_sh_sw
.sym 19969 $abc$36366$n3864
.sym 19970 $abc$36366$n2994
.sym 19971 picorv32.cpu_state[1]
.sym 19972 picorv32.cpu_state[5]
.sym 19974 picorv32.mem_rdata_latched_noshuffle[17]
.sym 19975 $abc$36366$n2988
.sym 19976 picorv32.decoded_rs1[3]
.sym 19981 picorv32.cpu_state[3]
.sym 19982 $abc$36366$n2934
.sym 19984 picorv32.decoded_rs1[2]
.sym 19986 $abc$36366$n3006
.sym 19987 picorv32.cpu_state[2]
.sym 19990 picorv32.cpu_state[5]
.sym 19991 picorv32.cpu_state[2]
.sym 19993 $abc$36366$n4038_1
.sym 19998 picorv32.decoded_rs1[3]
.sym 19999 $abc$36366$n2934
.sym 20002 picorv32.latched_store
.sym 20003 picorv32.cpu_state[2]
.sym 20004 picorv32.cpu_state[5]
.sym 20005 picorv32.cpu_state[1]
.sym 20008 $abc$36366$n2841
.sym 20009 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 20010 picorv32.is_sb_sh_sw
.sym 20015 picorv32.reg_op2[0]
.sym 20020 picorv32.mem_rdata_latched_noshuffle[17]
.sym 20021 picorv32.decoded_rs1[2]
.sym 20022 $abc$36366$n3864
.sym 20023 $abc$36366$n3006
.sym 20027 $abc$36366$n3864
.sym 20028 $abc$36366$n3006
.sym 20032 picorv32.cpu_state[2]
.sym 20033 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 20034 picorv32.cpu_state[3]
.sym 20035 $abc$36366$n2994
.sym 20036 $abc$36366$n2988
.sym 20037 sys_clk_$glb_clk
.sym 20039 picorv32.decoded_rs1[4]
.sym 20040 $abc$36366$n4507
.sym 20041 $abc$36366$n3409
.sym 20042 picorv32.cpu_state[0]
.sym 20043 $abc$36366$n2990
.sym 20044 $abc$36366$n4518
.sym 20045 $abc$36366$n728
.sym 20046 $abc$36366$n4414
.sym 20049 $abc$36366$n205
.sym 20051 $abc$36366$n2840_1
.sym 20053 $abc$36366$n4607
.sym 20054 $abc$36366$n2841
.sym 20055 picorv32.decoded_rs1[2]
.sym 20056 picorv32.decoded_rs1[0]
.sym 20058 picorv32.is_lui_auipc_jal
.sym 20059 picorv32.cpu_state[1]
.sym 20060 picorv32.cpu_state[5]
.sym 20062 picorv32.mem_rdata_latched_noshuffle[18]
.sym 20063 picorv32.latched_rd[0]
.sym 20064 $abc$36366$n2990
.sym 20065 picorv32.cpuregs_wrdata[4]
.sym 20066 $abc$36366$n208
.sym 20067 $abc$36366$n6659
.sym 20068 $abc$36366$n2934
.sym 20069 picorv32.mem_rdata_q[13]
.sym 20071 $abc$36366$n4038_1
.sym 20072 $abc$36366$n207
.sym 20073 picorv32.mem_do_rinst
.sym 20082 $abc$36366$n208
.sym 20083 $abc$36366$n3796
.sym 20085 picorv32.cpu_state[4]
.sym 20086 picorv32.cpu_state[2]
.sym 20089 $abc$36366$n3816_1
.sym 20090 $abc$36366$n3806
.sym 20091 $abc$36366$n2840_1
.sym 20092 $abc$36366$n3158
.sym 20093 picorv32.cpu_state[1]
.sym 20095 $abc$36366$n3407
.sym 20096 $abc$36366$n3812_1
.sym 20098 $abc$36366$n3038
.sym 20099 picorv32.cpu_state[0]
.sym 20100 $abc$36366$n3033
.sym 20101 $abc$36366$n3027
.sym 20106 $abc$36366$n3158
.sym 20107 picorv32.cpu_state[0]
.sym 20108 picorv32.cpu_state[3]
.sym 20110 $abc$36366$n728
.sym 20114 picorv32.cpu_state[0]
.sym 20115 picorv32.cpu_state[1]
.sym 20116 picorv32.cpu_state[3]
.sym 20119 $abc$36366$n3796
.sym 20120 $abc$36366$n3816_1
.sym 20121 $abc$36366$n3027
.sym 20122 $abc$36366$n3812_1
.sym 20126 $abc$36366$n3158
.sym 20127 $abc$36366$n3407
.sym 20131 $abc$36366$n728
.sym 20132 $abc$36366$n2840_1
.sym 20138 $abc$36366$n3158
.sym 20139 $abc$36366$n208
.sym 20150 $abc$36366$n3806
.sym 20155 $abc$36366$n3027
.sym 20156 picorv32.cpu_state[2]
.sym 20157 picorv32.cpu_state[4]
.sym 20158 picorv32.cpu_state[0]
.sym 20159 $abc$36366$n3038
.sym 20160 sys_clk_$glb_clk
.sym 20161 $abc$36366$n3033
.sym 20162 $abc$36366$n3744
.sym 20163 $abc$36366$n3734
.sym 20164 $abc$36366$n3756
.sym 20165 $abc$36366$n4595
.sym 20166 $abc$36366$n4597
.sym 20167 $abc$36366$n3730
.sym 20168 $abc$36366$n4591
.sym 20169 $abc$36366$n4534
.sym 20171 spram_bus_adr[2]
.sym 20174 picorv32.cpuregs_wrdata[15]
.sym 20175 $abc$36366$n3028
.sym 20177 picorv32.cpu_state[0]
.sym 20178 picorv32.mem_do_rinst
.sym 20179 $abc$36366$n4414
.sym 20180 $abc$36366$n2840_1
.sym 20181 picorv32.cpu_state[1]
.sym 20183 picorv32.cpuregs_wrdata[3]
.sym 20184 picorv32.cpuregs_wrdata[8]
.sym 20185 $abc$36366$n3409
.sym 20186 picorv32.instr_jalr
.sym 20187 $abc$36366$n3456_1
.sym 20188 picorv32.decoder_trigger
.sym 20189 $abc$36366$n3027
.sym 20190 $abc$36366$n2990
.sym 20191 picorv32.is_alu_reg_reg
.sym 20194 picorv32.cpu_state[3]
.sym 20195 $abc$36366$n6659
.sym 20197 $abc$36366$n3734
.sym 20205 picorv32.mem_rdata_latched_noshuffle[21]
.sym 20206 picorv32.mem_do_prefetch
.sym 20211 picorv32.decoded_rs2[5]
.sym 20212 picorv32.mem_do_rinst
.sym 20216 $abc$36366$n3006
.sym 20217 picorv32.mem_rdata_latched_noshuffle[24]
.sym 20218 $abc$36366$n3072_1
.sym 20221 $abc$36366$n2934
.sym 20222 picorv32.decoded_rs2[0]
.sym 20223 picorv32.cpu_state[4]
.sym 20224 $abc$36366$n3008_1
.sym 20225 picorv32.decoded_rs2[4]
.sym 20229 picorv32.decoded_rs2[1]
.sym 20230 $abc$36366$n3732
.sym 20231 picorv32.decoded_rs2[3]
.sym 20232 picorv32.decoded_rs2[2]
.sym 20239 picorv32.decoded_rs2[5]
.sym 20242 picorv32.mem_do_prefetch
.sym 20243 picorv32.cpu_state[4]
.sym 20244 $abc$36366$n3008_1
.sym 20245 picorv32.mem_do_rinst
.sym 20248 $abc$36366$n2934
.sym 20249 picorv32.mem_rdata_latched_noshuffle[24]
.sym 20250 picorv32.decoded_rs2[4]
.sym 20254 picorv32.decoded_rs2[3]
.sym 20255 picorv32.decoded_rs2[2]
.sym 20256 picorv32.decoded_rs2[5]
.sym 20257 picorv32.decoded_rs2[4]
.sym 20260 $abc$36366$n3732
.sym 20261 picorv32.decoded_rs2[0]
.sym 20263 picorv32.decoded_rs2[1]
.sym 20267 $abc$36366$n2934
.sym 20268 picorv32.decoded_rs2[5]
.sym 20272 $abc$36366$n2934
.sym 20274 picorv32.mem_rdata_latched_noshuffle[21]
.sym 20275 picorv32.decoded_rs2[1]
.sym 20278 $abc$36366$n3008_1
.sym 20279 picorv32.cpu_state[4]
.sym 20281 $abc$36366$n3072_1
.sym 20283 sys_clk_$glb_clk
.sym 20284 $abc$36366$n3006
.sym 20285 $abc$36366$n3066_1
.sym 20286 $abc$36366$n3068
.sym 20287 $abc$36366$n2934
.sym 20288 picorv32.decoded_rs2[0]
.sym 20289 picorv32.decoded_rs2[3]
.sym 20290 $abc$36366$n3818_1
.sym 20291 $abc$36366$n4423
.sym 20292 picorv32.decoder_trigger
.sym 20294 $abc$36366$n6178
.sym 20296 $PACKER_VCC_NET
.sym 20297 picorv32.cpu_state[3]
.sym 20298 $abc$36366$n4411
.sym 20299 $abc$36366$n4600
.sym 20300 $abc$36366$n3736_1
.sym 20302 $abc$36366$n4534
.sym 20303 $abc$36366$n4599
.sym 20304 $PACKER_VCC_NET
.sym 20305 picorv32.cpu_state[2]
.sym 20306 picorv32.instr_maskirq
.sym 20307 $abc$36366$n3731
.sym 20308 $abc$36366$n3756
.sym 20309 picorv32.latched_rd[5]
.sym 20310 picorv32.cpu_state[0]
.sym 20311 picorv32.mem_wordsize[0]
.sym 20312 $abc$36366$n2988
.sym 20313 picorv32.reg_sh[0]
.sym 20314 $abc$36366$n3731
.sym 20316 $abc$36366$n3007_1
.sym 20318 picorv32.cpu_state[4]
.sym 20319 sys_rst
.sym 20326 picorv32.latched_rd[3]
.sym 20327 picorv32.latched_rd[5]
.sym 20328 $abc$36366$n3738
.sym 20329 $abc$36366$n4595
.sym 20330 $abc$36366$n256
.sym 20331 picorv32.cpu_state[2]
.sym 20332 $abc$36366$n4591
.sym 20333 picorv32.latched_rd[1]
.sym 20334 $abc$36366$n2975
.sym 20335 picorv32.latched_rd[0]
.sym 20336 $abc$36366$n4599
.sym 20337 picorv32.latched_rd[2]
.sym 20338 $abc$36366$n4597
.sym 20339 $abc$36366$n4600
.sym 20340 $abc$36366$n4593
.sym 20341 $abc$36366$n3815_1
.sym 20342 picorv32.latched_rd[4]
.sym 20343 $abc$36366$n3813
.sym 20344 $abc$36366$n3806
.sym 20346 picorv32.decoded_rs2[3]
.sym 20349 $abc$36366$n2970
.sym 20351 $abc$36366$n2959
.sym 20353 $abc$36366$n2964_1
.sym 20354 picorv32.is_slli_srli_srai
.sym 20357 $abc$36366$n2986_1
.sym 20359 picorv32.latched_rd[2]
.sym 20360 $abc$36366$n4597
.sym 20361 picorv32.latched_rd[3]
.sym 20362 $abc$36366$n4595
.sym 20366 picorv32.latched_rd[0]
.sym 20368 $abc$36366$n4591
.sym 20371 $abc$36366$n3806
.sym 20377 $abc$36366$n4599
.sym 20378 picorv32.latched_rd[4]
.sym 20379 picorv32.latched_rd[5]
.sym 20380 $abc$36366$n4600
.sym 20383 $abc$36366$n3815_1
.sym 20384 $abc$36366$n3813
.sym 20385 $abc$36366$n2986_1
.sym 20386 picorv32.cpu_state[2]
.sym 20389 picorv32.is_slli_srli_srai
.sym 20390 $abc$36366$n3738
.sym 20392 picorv32.decoded_rs2[3]
.sym 20395 $abc$36366$n2959
.sym 20396 $abc$36366$n2975
.sym 20397 $abc$36366$n2964_1
.sym 20398 $abc$36366$n2970
.sym 20401 $abc$36366$n4593
.sym 20403 picorv32.latched_rd[1]
.sym 20406 sys_clk_$glb_clk
.sym 20407 $abc$36366$n256
.sym 20408 picorv32.reg_sh[0]
.sym 20409 picorv32.mem_wordsize[2]
.sym 20410 $abc$36366$n4472
.sym 20411 $abc$36366$n3020_1
.sym 20412 $abc$36366$n3069
.sym 20413 picorv32.decoded_rs2[2]
.sym 20414 $abc$36366$n3830
.sym 20415 picorv32.mem_wordsize[0]
.sym 20416 picorv32.reg_op2[9]
.sym 20420 $abc$36366$n4416
.sym 20421 $abc$36366$n4423
.sym 20422 $abc$36366$n3738
.sym 20423 picorv32.cpu_state[2]
.sym 20424 $abc$36366$n2935
.sym 20425 $abc$36366$n3018
.sym 20426 $abc$36366$n4411
.sym 20427 picorv32.cpu_state[2]
.sym 20429 $abc$36366$n3006
.sym 20431 sys_rst
.sym 20432 $abc$36366$n2821
.sym 20433 $abc$36366$n4411
.sym 20435 picorv32.decoded_rs2[2]
.sym 20437 picorv32.instr_lb
.sym 20439 picorv32.is_slli_srli_srai
.sym 20440 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 20441 $abc$36366$n2988_1
.sym 20442 $abc$36366$n2858_1
.sym 20443 $abc$36366$n3025
.sym 20449 $abc$36366$n3006_1
.sym 20451 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 20452 $abc$36366$n3826
.sym 20453 $abc$36366$n4593
.sym 20454 picorv32.decoded_rs2[1]
.sym 20456 $abc$36366$n208
.sym 20457 $abc$36366$n3011
.sym 20459 $abc$36366$n3027
.sym 20460 $abc$36366$n3740
.sym 20461 $abc$36366$n4599
.sym 20463 picorv32.cpu_state[2]
.sym 20465 $abc$36366$n5061
.sym 20466 picorv32.decoded_rs2[4]
.sym 20467 $abc$36366$n3734
.sym 20469 picorv32.cpu_state[3]
.sym 20473 $abc$36366$n2985
.sym 20474 picorv32.is_slli_srli_srai
.sym 20475 picorv32.cpu_state[4]
.sym 20476 $abc$36366$n3007_1
.sym 20478 picorv32.is_sll_srl_sra
.sym 20482 picorv32.is_slli_srli_srai
.sym 20483 picorv32.cpu_state[2]
.sym 20484 $abc$36366$n3007_1
.sym 20485 $abc$36366$n208
.sym 20490 $abc$36366$n4599
.sym 20494 picorv32.is_sll_srl_sra
.sym 20495 $abc$36366$n2985
.sym 20496 $abc$36366$n3006_1
.sym 20501 picorv32.is_slli_srli_srai
.sym 20502 picorv32.decoded_rs2[4]
.sym 20503 $abc$36366$n3740
.sym 20506 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 20507 $abc$36366$n3011
.sym 20508 picorv32.cpu_state[3]
.sym 20509 $abc$36366$n3027
.sym 20515 $abc$36366$n4593
.sym 20518 $abc$36366$n5061
.sym 20519 $abc$36366$n3826
.sym 20521 picorv32.cpu_state[4]
.sym 20524 picorv32.decoded_rs2[1]
.sym 20525 $abc$36366$n3734
.sym 20527 picorv32.is_slli_srli_srai
.sym 20529 sys_clk_$glb_clk
.sym 20531 $abc$36366$n3031
.sym 20532 $abc$36366$n3022_1
.sym 20534 $abc$36366$n3075
.sym 20535 spram_datain0[12]
.sym 20536 $abc$36366$n3764_1
.sym 20537 $abc$36366$n3076
.sym 20538 $abc$36366$n3074
.sym 20539 picorv32.cpu_state[3]
.sym 20543 picorv32.is_lui_auipc_jal
.sym 20544 $abc$36366$n208
.sym 20545 $abc$36366$n4429
.sym 20546 $abc$36366$n3020_1
.sym 20547 picorv32.cpu_state[2]
.sym 20548 $abc$36366$n3740
.sym 20549 picorv32.mem_rdata_q[12]
.sym 20550 $abc$36366$n3070_1
.sym 20552 $abc$36366$n208
.sym 20553 picorv32.cpu_state[3]
.sym 20554 $abc$36366$n4472
.sym 20555 $abc$36366$n6659
.sym 20556 picorv32.cpu_state[4]
.sym 20557 $abc$36366$n2990
.sym 20558 $abc$36366$n208
.sym 20559 sram_bus_dat_w[0]
.sym 20560 $abc$36366$n5134
.sym 20561 picorv32.mem_rdata_q[13]
.sym 20564 picorv32.instr_lhu
.sym 20565 picorv32.reg_op2[4]
.sym 20566 $abc$36366$n2935
.sym 20572 $abc$36366$n3736_1
.sym 20577 picorv32.decoded_rs2[2]
.sym 20579 $abc$36366$n3820_1
.sym 20580 picorv32.reg_sh[0]
.sym 20582 picorv32.cpu_state[4]
.sym 20583 $abc$36366$n3082
.sym 20585 $abc$36366$n3009_1
.sym 20590 $abc$36366$n2994
.sym 20591 picorv32.instr_lbu
.sym 20593 $abc$36366$n2995
.sym 20597 picorv32.instr_lw
.sym 20600 picorv32.is_slli_srli_srai
.sym 20601 picorv32.reg_sh[1]
.sym 20605 $abc$36366$n3736_1
.sym 20606 picorv32.is_slli_srli_srai
.sym 20608 picorv32.decoded_rs2[2]
.sym 20623 $abc$36366$n2995
.sym 20624 picorv32.instr_lw
.sym 20625 picorv32.instr_lbu
.sym 20626 $abc$36366$n2994
.sym 20629 $abc$36366$n3009_1
.sym 20631 picorv32.reg_sh[1]
.sym 20632 picorv32.reg_sh[0]
.sym 20635 picorv32.cpu_state[4]
.sym 20636 picorv32.reg_sh[1]
.sym 20637 $abc$36366$n3820_1
.sym 20651 $abc$36366$n3082
.sym 20652 sys_clk_$glb_clk
.sym 20654 $abc$36366$n3003
.sym 20655 picorv32.instr_lh
.sym 20656 $abc$36366$n4036_1
.sym 20657 $abc$36366$n2999
.sym 20658 $abc$36366$n2988_1
.sym 20659 $abc$36366$n3025
.sym 20660 picorv32.instr_slli
.sym 20661 picorv32.instr_sw
.sym 20663 $abc$36366$n3764_1
.sym 20666 $abc$36366$n4462
.sym 20668 $abc$36366$n3806
.sym 20669 $abc$36366$n3082
.sym 20670 picorv32.instr_lbu
.sym 20673 $abc$36366$n3778_1
.sym 20674 $abc$36366$n2935
.sym 20675 $abc$36366$n3083
.sym 20677 picorv32.reg_op2[12]
.sym 20678 $abc$36366$n3009
.sym 20679 picorv32.reg_sh[0]
.sym 20680 $abc$36366$n3456_1
.sym 20681 $abc$36366$n2993_1
.sym 20682 $abc$36366$n2990
.sym 20683 picorv32.is_alu_reg_reg
.sym 20685 $abc$36366$n3009
.sym 20686 $PACKER_VCC_NET
.sym 20687 picorv32.instr_sub
.sym 20689 $abc$36366$n3027
.sym 20695 $abc$36366$n3822_1
.sym 20698 $PACKER_VCC_NET
.sym 20700 picorv32.reg_sh[1]
.sym 20702 $abc$36366$n3824_1
.sym 20703 picorv32.reg_sh[0]
.sym 20706 $PACKER_VCC_NET
.sym 20707 picorv32.reg_sh[4]
.sym 20710 picorv32.reg_sh[2]
.sym 20716 picorv32.cpu_state[4]
.sym 20717 picorv32.reg_sh[3]
.sym 20721 $abc$36366$n5057
.sym 20722 $abc$36366$n5059
.sym 20727 $nextpnr_ICESTORM_LC_22$O
.sym 20729 picorv32.reg_sh[0]
.sym 20733 $auto$alumacc.cc:474:replace_alu$6536.C[2]
.sym 20735 $PACKER_VCC_NET
.sym 20736 picorv32.reg_sh[1]
.sym 20739 $auto$alumacc.cc:474:replace_alu$6536.C[3]
.sym 20741 $PACKER_VCC_NET
.sym 20742 picorv32.reg_sh[2]
.sym 20743 $auto$alumacc.cc:474:replace_alu$6536.C[2]
.sym 20745 $auto$alumacc.cc:474:replace_alu$6536.C[4]
.sym 20747 picorv32.reg_sh[3]
.sym 20748 $PACKER_VCC_NET
.sym 20749 $auto$alumacc.cc:474:replace_alu$6536.C[3]
.sym 20752 $PACKER_VCC_NET
.sym 20753 picorv32.reg_sh[4]
.sym 20755 $auto$alumacc.cc:474:replace_alu$6536.C[4]
.sym 20758 picorv32.reg_sh[4]
.sym 20759 picorv32.reg_sh[3]
.sym 20761 picorv32.reg_sh[2]
.sym 20764 $abc$36366$n5059
.sym 20765 picorv32.cpu_state[4]
.sym 20767 $abc$36366$n3824_1
.sym 20770 $abc$36366$n5057
.sym 20771 $abc$36366$n3822_1
.sym 20772 picorv32.cpu_state[4]
.sym 20775 sys_clk_$glb_clk
.sym 20777 $abc$36366$n3002_1
.sym 20778 $abc$36366$n2989
.sym 20779 $abc$36366$n2998
.sym 20780 picorv32.decoder_pseudo_trigger
.sym 20781 picorv32.is_compare
.sym 20782 $abc$36366$n2997
.sym 20783 $abc$36366$n3009
.sym 20784 $abc$36366$n3008
.sym 20790 $abc$36366$n4411
.sym 20791 $abc$36366$n3083
.sym 20794 picorv32.mem_rdata_q[12]
.sym 20796 $PACKER_VCC_NET
.sym 20797 $abc$36366$n4488
.sym 20798 picorv32.instr_srli
.sym 20799 picorv32.instr_bltu
.sym 20800 $abc$36366$n4036_1
.sym 20801 $abc$36366$n4419_1
.sym 20804 sys_rst
.sym 20806 $abc$36366$n3009
.sym 20809 $abc$36366$n3000
.sym 20810 $abc$36366$n3478
.sym 20819 picorv32.mem_rdata_q[12]
.sym 20821 picorv32.instr_srl
.sym 20824 $abc$36366$n3470
.sym 20829 picorv32.instr_srli
.sym 20832 $abc$36366$n3459_1
.sym 20833 picorv32.mem_rdata_q[13]
.sym 20836 picorv32.instr_xori
.sym 20839 $abc$36366$n3455
.sym 20840 $abc$36366$n3456_1
.sym 20841 $abc$36366$n3480
.sym 20842 picorv32.mem_rdata_q[14]
.sym 20843 picorv32.is_alu_reg_reg
.sym 20844 $abc$36366$n3458
.sym 20845 $abc$36366$n3009
.sym 20846 picorv32.instr_xor
.sym 20851 picorv32.instr_xori
.sym 20852 picorv32.instr_xor
.sym 20853 picorv32.instr_srli
.sym 20854 picorv32.instr_srl
.sym 20857 $abc$36366$n3455
.sym 20860 picorv32.is_alu_reg_reg
.sym 20865 $abc$36366$n3456_1
.sym 20866 $abc$36366$n3480
.sym 20869 $abc$36366$n3458
.sym 20870 $abc$36366$n3470
.sym 20877 picorv32.instr_xori
.sym 20878 picorv32.instr_xor
.sym 20881 $abc$36366$n3458
.sym 20882 $abc$36366$n3456_1
.sym 20888 $abc$36366$n3480
.sym 20890 $abc$36366$n3459_1
.sym 20893 picorv32.mem_rdata_q[14]
.sym 20894 picorv32.is_alu_reg_reg
.sym 20895 picorv32.mem_rdata_q[12]
.sym 20896 picorv32.mem_rdata_q[13]
.sym 20897 $abc$36366$n3009
.sym 20898 sys_clk_$glb_clk
.sym 20899 $abc$36366$n208_$glb_sr
.sym 20904 $abc$36366$n4421
.sym 20905 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 20906 $abc$36366$n4419_1
.sym 20907 $abc$36366$n3001
.sym 20908 $abc$36366$n4420_1
.sym 20912 $abc$36366$n4498
.sym 20915 picorv32.latched_rd[2]
.sym 20917 $abc$36366$n3008
.sym 20918 picorv32.instr_sub
.sym 20921 picorv32.latched_rd[1]
.sym 20922 $abc$36366$n4490
.sym 20924 $abc$36366$n2821
.sym 20925 picorv32.instr_sub
.sym 20926 $abc$36366$n2973
.sym 20927 picorv32.instr_srl
.sym 20928 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 20929 $abc$36366$n4420_1
.sym 20932 $abc$36366$n3009
.sym 20941 picorv32.is_alu_reg_imm
.sym 20943 $abc$36366$n3009
.sym 20945 picorv32.mem_rdata_q[12]
.sym 20947 picorv32.instr_add
.sym 20949 picorv32.mem_rdata_q[14]
.sym 20951 picorv32.instr_sub
.sym 20952 picorv32.mem_rdata_q[13]
.sym 20955 picorv32.mem_rdata_q[13]
.sym 20962 picorv32.instr_addi
.sym 20970 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 20971 $abc$36366$n3470
.sym 20974 picorv32.mem_rdata_q[12]
.sym 20975 picorv32.mem_rdata_q[13]
.sym 20976 picorv32.is_alu_reg_imm
.sym 20977 picorv32.mem_rdata_q[14]
.sym 20980 $abc$36366$n3470
.sym 20981 picorv32.mem_rdata_q[13]
.sym 20982 picorv32.mem_rdata_q[14]
.sym 20983 picorv32.mem_rdata_q[12]
.sym 20992 picorv32.instr_addi
.sym 20993 picorv32.instr_add
.sym 20994 picorv32.instr_sub
.sym 20998 picorv32.mem_rdata_q[13]
.sym 20999 picorv32.mem_rdata_q[14]
.sym 21000 picorv32.mem_rdata_q[12]
.sym 21001 $abc$36366$n3470
.sym 21004 picorv32.mem_rdata_q[14]
.sym 21005 picorv32.is_alu_reg_imm
.sym 21006 picorv32.mem_rdata_q[13]
.sym 21007 picorv32.mem_rdata_q[12]
.sym 21010 picorv32.mem_rdata_q[12]
.sym 21011 picorv32.mem_rdata_q[13]
.sym 21012 picorv32.is_alu_reg_imm
.sym 21013 picorv32.mem_rdata_q[14]
.sym 21016 picorv32.mem_rdata_q[14]
.sym 21017 picorv32.mem_rdata_q[12]
.sym 21018 picorv32.mem_rdata_q[13]
.sym 21019 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 21020 $abc$36366$n3009
.sym 21021 sys_clk_$glb_clk
.sym 21022 $abc$36366$n208_$glb_sr
.sym 21024 picorv32.instr_bgeu
.sym 21025 picorv32.instr_bge
.sym 21027 $abc$36366$n2991
.sym 21028 picorv32.instr_bne
.sym 21036 $abc$36366$n4419_1
.sym 21040 picorv32.instr_sub
.sym 21050 picorv32.instr_bne
.sym 21051 sram_bus_dat_w[0]
.sym 21158 $abc$36366$n4420_1
.sym 21159 picorv32.mem_rdata_q[12]
.sym 21164 sys_rst
.sym 21166 $abc$36366$n4420_1
.sym 21169 picorv32.instr_beq
.sym 21170 $PACKER_VCC_NET
.sym 21187 $abc$36366$n2822_1
.sym 21196 $abc$36366$n2823
.sym 21197 $abc$36366$n2816_1
.sym 21198 $abc$36366$n2973
.sym 21199 sys_rst
.sym 21202 count[0]
.sym 21206 count[1]
.sym 21217 $abc$36366$n2824
.sym 21220 $abc$36366$n2822_1
.sym 21221 $abc$36366$n2824
.sym 21222 $abc$36366$n2823
.sym 21238 $abc$36366$n2816_1
.sym 21240 count[1]
.sym 21257 $abc$36366$n2816_1
.sym 21258 count[0]
.sym 21259 sys_rst
.sym 21266 $abc$36366$n2973
.sym 21267 sys_clk_$glb_clk
.sym 21268 sys_rst_$glb_sr
.sym 21277 $PACKER_VCC_NET
.sym 21281 $abc$36366$n2821
.sym 21287 sram_bus_dat_w[0]
.sym 21291 $PACKER_VCC_NET
.sym 21292 waittimer1_wait
.sym 21295 $abc$36366$n2817
.sym 21296 sys_rst
.sym 21298 $PACKER_VCC_NET
.sym 21313 $abc$36366$n6298
.sym 21315 count[14]
.sym 21316 $abc$36366$n6304
.sym 21317 $abc$36366$n6306
.sym 21319 $abc$36366$n6294
.sym 21320 $abc$36366$n6296
.sym 21321 $PACKER_VCC_NET
.sym 21322 count[15]
.sym 21323 $abc$36366$n6302
.sym 21324 count[10]
.sym 21328 count[9]
.sym 21329 $abc$36366$n2816_1
.sym 21337 count[11]
.sym 21340 count[12]
.sym 21341 count[13]
.sym 21343 count[13]
.sym 21344 count[15]
.sym 21346 count[14]
.sym 21349 count[10]
.sym 21350 count[9]
.sym 21351 count[12]
.sym 21352 count[11]
.sym 21356 $abc$36366$n2816_1
.sym 21357 $abc$36366$n6294
.sym 21361 $abc$36366$n6298
.sym 21363 $abc$36366$n2816_1
.sym 21368 $abc$36366$n6306
.sym 21370 $abc$36366$n2816_1
.sym 21373 $abc$36366$n2816_1
.sym 21374 $abc$36366$n6304
.sym 21380 $abc$36366$n6296
.sym 21382 $abc$36366$n2816_1
.sym 21387 $abc$36366$n2816_1
.sym 21388 $abc$36366$n6302
.sym 21389 $PACKER_VCC_NET
.sym 21390 sys_clk_$glb_clk
.sym 21391 sys_rst_$glb_sr
.sym 21395 $abc$36366$n178
.sym 21427 $abc$36366$n2816
.sym 21516 $abc$36366$n5082
.sym 21517 csrbank1_scratch1_w[7]
.sym 21524 $abc$36366$n205
.sym 21530 picorv32.instr_sub
.sym 21535 $PACKER_VCC_NET
.sym 21541 basesoc_uart_tx_fifo_level0[1]
.sym 21557 basesoc_uart_tx_fifo_level0[4]
.sym 21558 basesoc_uart_tx_fifo_level0[0]
.sym 21559 basesoc_uart_tx_fifo_level0[2]
.sym 21561 basesoc_uart_tx_fifo_level0[3]
.sym 21563 basesoc_uart_tx_fifo_wrport_we
.sym 21566 sys_rst
.sym 21567 $abc$36366$n2817
.sym 21569 $PACKER_VCC_NET
.sym 21577 basesoc_uart_tx_fifo_level0[1]
.sym 21578 basesoc_uart_tx_fifo_syncfifo_re
.sym 21588 $nextpnr_ICESTORM_LC_4$O
.sym 21591 basesoc_uart_tx_fifo_level0[0]
.sym 21594 $auto$alumacc.cc:474:replace_alu$6437.C[2]
.sym 21596 $PACKER_VCC_NET
.sym 21597 basesoc_uart_tx_fifo_level0[1]
.sym 21600 $auto$alumacc.cc:474:replace_alu$6437.C[3]
.sym 21602 basesoc_uart_tx_fifo_level0[2]
.sym 21603 $PACKER_VCC_NET
.sym 21604 $auto$alumacc.cc:474:replace_alu$6437.C[2]
.sym 21606 $auto$alumacc.cc:474:replace_alu$6437.C[4]
.sym 21608 $PACKER_VCC_NET
.sym 21609 basesoc_uart_tx_fifo_level0[3]
.sym 21610 $auto$alumacc.cc:474:replace_alu$6437.C[3]
.sym 21614 basesoc_uart_tx_fifo_level0[4]
.sym 21615 $PACKER_VCC_NET
.sym 21616 $auto$alumacc.cc:474:replace_alu$6437.C[4]
.sym 21619 basesoc_uart_tx_fifo_level0[1]
.sym 21625 basesoc_uart_tx_fifo_level0[0]
.sym 21626 sys_rst
.sym 21627 basesoc_uart_tx_fifo_syncfifo_re
.sym 21628 basesoc_uart_tx_fifo_wrport_we
.sym 21635 $abc$36366$n2817
.sym 21636 sys_clk_$glb_clk
.sym 21637 sys_rst_$glb_sr
.sym 21641 csrbank1_scratch3_w[0]
.sym 21644 csrbank4_txfull_w
.sym 21657 $PACKER_VCC_NET
.sym 21659 basesoc_uart_tx_fifo_wrport_we
.sym 21660 sram_bus_dat_w[7]
.sym 21662 $PACKER_VCC_NET
.sym 21664 basesoc_uart_tx_fifo_syncfifo_re
.sym 21669 basesoc_uart_phy_tx_busy
.sym 21680 sys_rst
.sym 21681 $abc$36366$n6624
.sym 21682 $abc$36366$n6626
.sym 21683 $abc$36366$n6629
.sym 21687 $abc$36366$n6621
.sym 21688 basesoc_uart_tx_fifo_wrport_we
.sym 21689 $abc$36366$n6623
.sym 21690 $abc$36366$n6627
.sym 21691 $abc$36366$n6630
.sym 21695 $PACKER_VCC_NET
.sym 21697 $abc$36366$n2816
.sym 21702 $abc$36366$n6620
.sym 21705 basesoc_uart_tx_fifo_level0[0]
.sym 21710 basesoc_uart_tx_fifo_syncfifo_re
.sym 21714 $PACKER_VCC_NET
.sym 21715 basesoc_uart_tx_fifo_level0[0]
.sym 21718 $abc$36366$n6630
.sym 21719 basesoc_uart_tx_fifo_wrport_we
.sym 21721 $abc$36366$n6629
.sym 21724 basesoc_uart_tx_fifo_wrport_we
.sym 21725 $abc$36366$n6621
.sym 21727 $abc$36366$n6620
.sym 21731 basesoc_uart_tx_fifo_wrport_we
.sym 21732 $abc$36366$n6623
.sym 21733 $abc$36366$n6624
.sym 21742 $abc$36366$n6626
.sym 21743 basesoc_uart_tx_fifo_wrport_we
.sym 21745 $abc$36366$n6627
.sym 21748 basesoc_uart_tx_fifo_syncfifo_re
.sym 21749 sys_rst
.sym 21750 basesoc_uart_tx_fifo_wrport_we
.sym 21755 $PACKER_VCC_NET
.sym 21756 basesoc_uart_tx_fifo_level0[0]
.sym 21758 $abc$36366$n2816
.sym 21759 sys_clk_$glb_clk
.sym 21760 sys_rst_$glb_sr
.sym 21763 $abc$36366$n2807
.sym 21765 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 21766 $abc$36366$n2802
.sym 21767 $abc$36366$n2735
.sym 21768 basesoc_uart_tx_fifo_syncfifo_re
.sym 21774 csrbank4_txfull_w
.sym 21776 csrbank1_scratch3_w[0]
.sym 21781 $abc$36366$n2691
.sym 21782 sram_bus_dat_w[0]
.sym 21785 memdat_1[1]
.sym 21787 memdat_1[0]
.sym 21788 sys_rst
.sym 21790 $abc$36366$n2735
.sym 21793 memdat_1[5]
.sym 21795 memdat_1[4]
.sym 21796 basesoc_uart_phy_tx_reg[0]
.sym 21805 basesoc_uart_tx_fifo_level0[2]
.sym 21807 $abc$36366$n6273
.sym 21811 basesoc_uart_tx_fifo_level0[4]
.sym 21812 basesoc_uart_tx_fifo_level0[0]
.sym 21813 basesoc_uart_tx_fifo_level0[1]
.sym 21815 basesoc_uart_tx_fifo_level0[3]
.sym 21834 $nextpnr_ICESTORM_LC_18$O
.sym 21836 basesoc_uart_tx_fifo_level0[0]
.sym 21840 $auto$alumacc.cc:474:replace_alu$6515.C[2]
.sym 21842 basesoc_uart_tx_fifo_level0[1]
.sym 21846 $auto$alumacc.cc:474:replace_alu$6515.C[3]
.sym 21848 basesoc_uart_tx_fifo_level0[2]
.sym 21850 $auto$alumacc.cc:474:replace_alu$6515.C[2]
.sym 21852 $auto$alumacc.cc:474:replace_alu$6515.C[4]
.sym 21854 basesoc_uart_tx_fifo_level0[3]
.sym 21856 $auto$alumacc.cc:474:replace_alu$6515.C[3]
.sym 21859 basesoc_uart_tx_fifo_level0[4]
.sym 21862 $auto$alumacc.cc:474:replace_alu$6515.C[4]
.sym 21867 $abc$36366$n6273
.sym 21877 basesoc_uart_tx_fifo_level0[2]
.sym 21878 basesoc_uart_tx_fifo_level0[3]
.sym 21879 basesoc_uart_tx_fifo_level0[0]
.sym 21880 basesoc_uart_tx_fifo_level0[1]
.sym 21882 sys_clk_$glb_clk
.sym 21883 sys_rst_$glb_sr
.sym 21886 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 21887 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 21888 $abc$36366$n2826
.sym 21891 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 21901 eventsourceprocess1_trigger
.sym 21910 waittimer2_wait
.sym 21916 waittimer2_wait
.sym 21918 basesoc_uart_tx_fifo_syncfifo_re
.sym 21919 $abc$36366$n2933
.sym 21929 basesoc_uart_phy_tx_reg[6]
.sym 21930 basesoc_uart_phy_tx_reg[2]
.sym 21931 $abc$36366$n2735
.sym 21933 basesoc_uart_phy_tx_reg[7]
.sym 21935 memdat_1[2]
.sym 21936 $abc$36366$n2732
.sym 21938 memdat_1[7]
.sym 21939 basesoc_uart_phy_tx_reg[4]
.sym 21940 memdat_1[6]
.sym 21942 basesoc_uart_phy_tx_reg[1]
.sym 21945 memdat_1[1]
.sym 21947 memdat_1[0]
.sym 21951 basesoc_uart_phy_tx_reg[5]
.sym 21953 memdat_1[5]
.sym 21954 memdat_1[3]
.sym 21955 memdat_1[4]
.sym 21956 basesoc_uart_phy_tx_reg[3]
.sym 21958 memdat_1[7]
.sym 21960 $abc$36366$n2735
.sym 21964 basesoc_uart_phy_tx_reg[2]
.sym 21965 $abc$36366$n2735
.sym 21967 memdat_1[1]
.sym 21970 $abc$36366$n2735
.sym 21972 basesoc_uart_phy_tx_reg[6]
.sym 21973 memdat_1[5]
.sym 21976 basesoc_uart_phy_tx_reg[1]
.sym 21977 $abc$36366$n2735
.sym 21979 memdat_1[0]
.sym 21982 memdat_1[6]
.sym 21984 $abc$36366$n2735
.sym 21985 basesoc_uart_phy_tx_reg[7]
.sym 21988 memdat_1[2]
.sym 21989 $abc$36366$n2735
.sym 21991 basesoc_uart_phy_tx_reg[3]
.sym 21995 memdat_1[4]
.sym 21996 $abc$36366$n2735
.sym 21997 basesoc_uart_phy_tx_reg[5]
.sym 22001 memdat_1[3]
.sym 22002 basesoc_uart_phy_tx_reg[4]
.sym 22003 $abc$36366$n2735
.sym 22004 $abc$36366$n2732
.sym 22005 sys_clk_$glb_clk
.sym 22006 sys_rst_$glb_sr
.sym 22007 $abc$36366$n2830
.sym 22020 $abc$36366$n2825
.sym 22023 basesoc_uart_tx_fifo_wrport_we
.sym 22028 $abc$36366$n2825
.sym 22030 basesoc_uart_phy_tx_busy
.sym 22031 $abc$36366$n3358
.sym 22050 $abc$36366$n2928
.sym 22051 sys_rst
.sym 22052 eventsourceprocess2_trigger
.sym 22069 $abc$36366$n6362
.sym 22070 waittimer2_wait
.sym 22073 $abc$36366$n6366
.sym 22079 $abc$36366$n6356
.sym 22081 waittimer2_wait
.sym 22082 sys_rst
.sym 22083 $abc$36366$n6356
.sym 22093 waittimer2_wait
.sym 22094 sys_rst
.sym 22095 eventsourceprocess2_trigger
.sym 22100 waittimer2_wait
.sym 22101 sys_rst
.sym 22102 $abc$36366$n6366
.sym 22123 sys_rst
.sym 22124 waittimer2_wait
.sym 22125 $abc$36366$n6362
.sym 22127 $abc$36366$n2928
.sym 22128 sys_clk_$glb_clk
.sym 22132 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 22133 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 22137 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 22144 memdat_1[6]
.sym 22146 memdat_1[2]
.sym 22148 $abc$36366$n2928
.sym 22149 $PACKER_VCC_NET
.sym 22151 sram_bus_dat_w[6]
.sym 22152 memdat_1[7]
.sym 22154 eventsourceprocess2_trigger
.sym 22156 $abc$36366$n2738
.sym 22157 $abc$36366$n168
.sym 22161 basesoc_uart_phy_tx_busy
.sym 22165 $abc$36366$n166
.sym 22172 $abc$36366$n162
.sym 22174 $abc$36366$n168
.sym 22175 eventsourceprocess2_trigger
.sym 22176 waittimer2_count[1]
.sym 22177 $abc$36366$n3361
.sym 22178 $abc$36366$n3357
.sym 22179 $abc$36366$n164
.sym 22180 $abc$36366$n162
.sym 22182 $abc$36366$n174
.sym 22184 sys_rst
.sym 22188 waittimer2_wait
.sym 22189 $abc$36366$n2933
.sym 22190 waittimer2_count[0]
.sym 22191 $abc$36366$n3358
.sym 22193 waittimer2_count[2]
.sym 22194 $abc$36366$n3359
.sym 22198 $abc$36366$n3360_1
.sym 22207 $abc$36366$n168
.sym 22212 $abc$36366$n164
.sym 22217 $abc$36366$n162
.sym 22222 waittimer2_count[1]
.sym 22223 waittimer2_count[2]
.sym 22224 waittimer2_count[0]
.sym 22225 $abc$36366$n174
.sym 22228 $abc$36366$n162
.sym 22229 $abc$36366$n3357
.sym 22230 $abc$36366$n3361
.sym 22231 $abc$36366$n164
.sym 22234 waittimer2_count[1]
.sym 22236 waittimer2_wait
.sym 22240 eventsourceprocess2_trigger
.sym 22241 waittimer2_wait
.sym 22242 sys_rst
.sym 22243 waittimer2_count[0]
.sym 22246 $abc$36366$n3359
.sym 22247 $abc$36366$n3360_1
.sym 22249 $abc$36366$n3358
.sym 22250 $abc$36366$n2933
.sym 22251 sys_clk_$glb_clk
.sym 22252 sys_rst_$glb_sr
.sym 22255 csrbank3_load2_w[7]
.sym 22273 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 22275 eventsourceprocess2_trigger
.sym 22280 sys_rst
.sym 22282 $abc$36366$n2735
.sym 22288 basesoc_uart_phy_tx_reg[0]
.sym 22294 $abc$36366$n172
.sym 22301 $abc$36366$n170
.sym 22302 sys_rst
.sym 22308 $abc$36366$n6370
.sym 22309 $abc$36366$n6372
.sym 22312 $abc$36366$n2928
.sym 22317 $abc$36366$n168
.sym 22318 $abc$36366$n6374
.sym 22321 waittimer2_wait
.sym 22324 $abc$36366$n6354
.sym 22325 $abc$36366$n166
.sym 22327 $abc$36366$n6372
.sym 22328 sys_rst
.sym 22329 waittimer2_wait
.sym 22333 sys_rst
.sym 22335 $abc$36366$n6354
.sym 22336 waittimer2_wait
.sym 22339 $abc$36366$n166
.sym 22345 sys_rst
.sym 22346 waittimer2_wait
.sym 22347 $abc$36366$n6374
.sym 22351 $abc$36366$n172
.sym 22357 $abc$36366$n170
.sym 22363 $abc$36366$n166
.sym 22364 $abc$36366$n168
.sym 22365 $abc$36366$n172
.sym 22366 $abc$36366$n170
.sym 22369 $abc$36366$n6370
.sym 22371 sys_rst
.sym 22372 waittimer2_wait
.sym 22373 $abc$36366$n2928
.sym 22374 sys_clk_$glb_clk
.sym 22378 $abc$36366$n3953
.sym 22379 $abc$36366$n3955
.sym 22380 $abc$36366$n3245
.sym 22381 serial_tx
.sym 22382 basesoc_uart_phy_tx_bitcount[2]
.sym 22383 basesoc_uart_phy_tx_bitcount[3]
.sym 22399 csrbank3_reload1_w[3]
.sym 22407 waittimer2_wait
.sym 22408 $abc$36366$n2729
.sym 22419 $abc$36366$n2729
.sym 22420 basesoc_uart_phy_uart_clk_txen
.sym 22421 $PACKER_VCC_NET
.sym 22427 $abc$36366$n3948
.sym 22429 basesoc_uart_phy_tx_busy
.sym 22437 $abc$36366$n3245
.sym 22440 sys_rst
.sym 22442 $abc$36366$n2735
.sym 22444 basesoc_uart_phy_tx_bitcount[0]
.sym 22445 $abc$36366$n6273
.sym 22446 $abc$36366$n3242
.sym 22450 $abc$36366$n3242
.sym 22451 basesoc_uart_phy_tx_busy
.sym 22453 basesoc_uart_phy_uart_clk_txen
.sym 22456 basesoc_uart_phy_uart_clk_txen
.sym 22457 $abc$36366$n3242
.sym 22458 basesoc_uart_phy_tx_busy
.sym 22459 basesoc_uart_phy_tx_bitcount[0]
.sym 22462 basesoc_uart_phy_tx_bitcount[0]
.sym 22464 $PACKER_VCC_NET
.sym 22468 $abc$36366$n3948
.sym 22471 $abc$36366$n2735
.sym 22474 basesoc_uart_phy_tx_bitcount[0]
.sym 22475 basesoc_uart_phy_tx_busy
.sym 22476 $abc$36366$n3245
.sym 22477 basesoc_uart_phy_uart_clk_txen
.sym 22482 sys_rst
.sym 22483 $abc$36366$n2735
.sym 22486 $abc$36366$n3242
.sym 22489 $abc$36366$n6273
.sym 22492 basesoc_uart_phy_uart_clk_txen
.sym 22493 $abc$36366$n3245
.sym 22494 basesoc_uart_phy_tx_busy
.sym 22495 $abc$36366$n3242
.sym 22496 $abc$36366$n2729
.sym 22497 sys_clk_$glb_clk
.sym 22498 sys_rst_$glb_sr
.sym 22505 csrbank3_value2_w[1]
.sym 22516 basesoc_uart_phy_uart_clk_txen
.sym 22519 $abc$36366$n2729
.sym 22552 $abc$36366$n2735
.sym 22553 basesoc_uart_phy_tx_bitcount[1]
.sym 22567 $abc$36366$n2738
.sym 22603 $abc$36366$n2735
.sym 22606 basesoc_uart_phy_tx_bitcount[1]
.sym 22619 $abc$36366$n2738
.sym 22620 sys_clk_$glb_clk
.sym 22621 sys_rst_$glb_sr
.sym 22649 $abc$36366$n2738
.sym 22741 picorv32.decoded_rs1[4]
.sym 22744 picorv32.instr_jal
.sym 22746 picorv32.instr_auipc
.sym 22768 $PACKER_GND_NET
.sym 22777 $abc$36366$n6799
.sym 22793 rst1
.sym 22804 rst1
.sym 22828 $PACKER_GND_NET
.sym 22844 sys_clk_$glb_clk
.sym 22845 $abc$36366$n6799
.sym 22860 picorv32.decoded_rd[0]
.sym 22865 $abc$36366$n3427_1
.sym 22885 por_rst
.sym 22901 picorv32.mem_rdata_q[7]
.sym 22906 $abc$36366$n2881_1
.sym 22909 $abc$36366$n2818
.sym 22912 spram_bus_adr[9]
.sym 22914 picorv32.mem_rdata_q[6]
.sym 22928 spiflash_i
.sym 22930 spram_bus_adr[14]
.sym 22941 spram_datain0[14]
.sym 22968 spiflash_i
.sym 22997 spram_bus_adr[14]
.sym 22999 spram_datain0[14]
.sym 23007 sys_clk_$glb_clk
.sym 23008 sys_rst_$glb_sr
.sym 23017 sram_bus_dat_w[2]
.sym 23018 picorv32.mem_wordsize[2]
.sym 23019 picorv32.mem_wordsize[2]
.sym 23022 sys_rst
.sym 23023 spram_bus_adr[12]
.sym 23024 spram_bus_adr[14]
.sym 23026 picorv32.mem_wordsize[0]
.sym 23028 spram_bus_adr[14]
.sym 23029 $abc$36366$n2965
.sym 23032 $abc$36366$n3976_1
.sym 23036 picorv32.instr_jal
.sym 23037 serial_tx
.sym 23042 $abc$36366$n3432
.sym 23044 picorv32.is_sb_sh_sw
.sym 23056 $abc$36366$n2859
.sym 23060 picorv32.mem_rdata_q[6]
.sym 23061 $abc$36366$n2818
.sym 23062 $abc$36366$n2866
.sym 23065 picorv32.mem_rdata_latched_noshuffle[7]
.sym 23066 picorv32.mem_rdata_latched_noshuffle[6]
.sym 23072 $abc$36366$n2881_1
.sym 23079 $abc$36366$n2880
.sym 23083 $abc$36366$n2859
.sym 23084 picorv32.mem_rdata_q[6]
.sym 23085 $abc$36366$n2818
.sym 23086 $abc$36366$n2866
.sym 23090 $abc$36366$n2880
.sym 23092 $abc$36366$n2881_1
.sym 23097 picorv32.mem_rdata_latched_noshuffle[6]
.sym 23109 picorv32.mem_rdata_latched_noshuffle[7]
.sym 23130 sys_clk_$glb_clk
.sym 23140 picorv32.mem_rdata_q[7]
.sym 23142 picorv32.is_sb_sh_sw
.sym 23143 $abc$36366$n4611
.sym 23145 picorv32.mem_rdata_latched_noshuffle[10]
.sym 23146 spram_datain0[14]
.sym 23148 $abc$36366$n2879_1
.sym 23149 spram_bus_adr[3]
.sym 23150 $abc$36366$n2866
.sym 23152 picorv32.mem_rdata_latched_noshuffle[31]
.sym 23154 $abc$36366$n2858_1
.sym 23157 $abc$36366$n3429
.sym 23158 picorv32.decoded_imm_uj[22]
.sym 23159 picorv32.mem_rdata_q[13]
.sym 23161 spram_bus_adr[9]
.sym 23162 picorv32.instr_jal
.sym 23163 por_rst
.sym 23164 $abc$36366$n3444_1
.sym 23166 picorv32.mem_rdata_latched_noshuffle[7]
.sym 23173 picorv32.mem_rdata_latched_noshuffle[4]
.sym 23174 picorv32.mem_rdata_q[5]
.sym 23176 picorv32.mem_rdata_latched_noshuffle[3]
.sym 23177 picorv32.mem_rdata_latched_noshuffle[2]
.sym 23178 $abc$36366$n3441
.sym 23179 $abc$36366$n2859
.sym 23180 $abc$36366$n2870
.sym 23181 picorv32.mem_rdata_latched_noshuffle[6]
.sym 23183 $abc$36366$n3434
.sym 23184 picorv32.mem_rdata_latched_noshuffle[3]
.sym 23186 $abc$36366$n2818
.sym 23187 $abc$36366$n3433
.sym 23191 $abc$36366$n3432
.sym 23192 picorv32.mem_rdata_latched_noshuffle[7]
.sym 23194 picorv32.mem_rdata_latched_noshuffle[31]
.sym 23201 picorv32.mem_rdata_latched_noshuffle[5]
.sym 23206 picorv32.mem_rdata_latched_noshuffle[2]
.sym 23207 $abc$36366$n3433
.sym 23214 picorv32.mem_rdata_latched_noshuffle[7]
.sym 23218 picorv32.mem_rdata_latched_noshuffle[2]
.sym 23219 $abc$36366$n3433
.sym 23224 picorv32.mem_rdata_latched_noshuffle[5]
.sym 23225 picorv32.mem_rdata_latched_noshuffle[4]
.sym 23226 picorv32.mem_rdata_latched_noshuffle[6]
.sym 23227 $abc$36366$n3432
.sym 23230 $abc$36366$n2818
.sym 23231 picorv32.mem_rdata_q[5]
.sym 23232 $abc$36366$n2859
.sym 23233 $abc$36366$n2870
.sym 23236 picorv32.mem_rdata_latched_noshuffle[31]
.sym 23243 picorv32.mem_rdata_latched_noshuffle[3]
.sym 23245 $abc$36366$n3434
.sym 23248 $abc$36366$n3441
.sym 23249 picorv32.mem_rdata_latched_noshuffle[2]
.sym 23250 $abc$36366$n3434
.sym 23251 picorv32.mem_rdata_latched_noshuffle[3]
.sym 23252 $abc$36366$n3006_$glb_ce
.sym 23253 sys_clk_$glb_clk
.sym 23266 picorv32.is_alu_reg_reg
.sym 23267 picorv32.mem_rdata_latched_noshuffle[4]
.sym 23269 $abc$36366$n3434
.sym 23271 spram_bus_adr[8]
.sym 23272 picorv32.mem_rdata_latched_noshuffle[3]
.sym 23274 spram_bus_adr[5]
.sym 23275 spram_datain0[1]
.sym 23279 $abc$36366$n2859
.sym 23280 $abc$36366$n3432
.sym 23287 picorv32.mem_rdata_q[31]
.sym 23288 picorv32.is_alu_reg_reg
.sym 23290 picorv32.decoded_imm_uj[4]
.sym 23296 picorv32.mem_rdata_latched_noshuffle[6]
.sym 23308 picorv32.mem_rdata_latched_noshuffle[5]
.sym 23313 picorv32.mem_rdata_latched_noshuffle[13]
.sym 23317 picorv32.mem_rdata_latched_noshuffle[4]
.sym 23337 picorv32.mem_rdata_latched_noshuffle[5]
.sym 23341 picorv32.mem_rdata_latched_noshuffle[6]
.sym 23342 picorv32.mem_rdata_latched_noshuffle[4]
.sym 23344 picorv32.mem_rdata_latched_noshuffle[5]
.sym 23353 picorv32.mem_rdata_latched_noshuffle[6]
.sym 23354 picorv32.mem_rdata_latched_noshuffle[4]
.sym 23356 picorv32.mem_rdata_latched_noshuffle[5]
.sym 23359 picorv32.mem_rdata_latched_noshuffle[5]
.sym 23360 picorv32.mem_rdata_latched_noshuffle[6]
.sym 23361 picorv32.mem_rdata_latched_noshuffle[4]
.sym 23366 picorv32.mem_rdata_latched_noshuffle[4]
.sym 23367 picorv32.mem_rdata_latched_noshuffle[6]
.sym 23368 picorv32.mem_rdata_latched_noshuffle[5]
.sym 23373 picorv32.mem_rdata_latched_noshuffle[13]
.sym 23376 sys_clk_$glb_clk
.sym 23386 sram_bus_we
.sym 23391 spram_bus_adr[1]
.sym 23392 $abc$36366$n3864
.sym 23393 spram_bus_adr[6]
.sym 23396 $abc$36366$n3437
.sym 23399 spram_bus_adr[4]
.sym 23405 $abc$36366$n3085
.sym 23406 $abc$36366$n3030
.sym 23407 $abc$36366$n4611
.sym 23408 picorv32.is_lb_lh_lw_lbu_lhu
.sym 23410 picorv32.mem_rdata_latched_noshuffle[19]
.sym 23412 picorv32.decoded_imm_uj[14]
.sym 23419 $abc$36366$n3507_1
.sym 23421 picorv32.mem_rdata_latched_noshuffle[24]
.sym 23423 picorv32.mem_rdata_q[14]
.sym 23425 $abc$36366$n2864
.sym 23427 $abc$36366$n3429
.sym 23429 $abc$36366$n3437
.sym 23431 $abc$36366$n3435
.sym 23435 picorv32.mem_rdata_latched_noshuffle[14]
.sym 23436 $abc$36366$n3444_1
.sym 23439 $abc$36366$n2859
.sym 23440 $abc$36366$n3432
.sym 23452 picorv32.mem_rdata_q[14]
.sym 23454 $abc$36366$n2859
.sym 23455 $abc$36366$n3429
.sym 23459 picorv32.mem_rdata_latched_noshuffle[14]
.sym 23465 $abc$36366$n3435
.sym 23467 $abc$36366$n3432
.sym 23471 picorv32.mem_rdata_latched_noshuffle[24]
.sym 23476 $abc$36366$n3507_1
.sym 23479 $abc$36366$n3444_1
.sym 23482 $abc$36366$n3444_1
.sym 23484 $abc$36366$n3435
.sym 23489 $abc$36366$n3444_1
.sym 23491 $abc$36366$n3437
.sym 23495 $abc$36366$n2864
.sym 23496 $abc$36366$n3432
.sym 23498 $abc$36366$n3006_$glb_ce
.sym 23499 sys_clk_$glb_clk
.sym 23509 picorv32.mem_rdata_q[14]
.sym 23512 picorv32.mem_rdata_q[14]
.sym 23513 picorv32.mem_rdata_q[26]
.sym 23515 picorv32.instr_lui
.sym 23516 spram_bus_adr[14]
.sym 23519 picorv32.mem_rdata_q[14]
.sym 23521 picorv32.decoded_imm_uj[4]
.sym 23523 picorv32.mem_wordsize[0]
.sym 23524 $abc$36366$n3870
.sym 23525 picorv32.latched_rd[5]
.sym 23528 serial_tx
.sym 23529 picorv32.latched_rd[0]
.sym 23530 picorv32.instr_jalr
.sym 23531 picorv32.mem_wordsize[0]
.sym 23532 picorv32.instr_lui
.sym 23533 $abc$36366$n4611
.sym 23534 picorv32.instr_auipc
.sym 23535 picorv32.instr_waitirq
.sym 23536 picorv32.instr_jal
.sym 23542 picorv32.instr_waitirq
.sym 23543 $abc$36366$n3148
.sym 23544 $abc$36366$n3149
.sym 23545 picorv32.is_sb_sh_sw
.sym 23546 picorv32.decoded_rd[5]
.sym 23547 $abc$36366$n3006
.sym 23548 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 23549 picorv32.instr_setq
.sym 23550 $abc$36366$n208
.sym 23551 picorv32.irq_state[0]
.sym 23552 $abc$36366$n3149
.sym 23553 $abc$36366$n3012
.sym 23554 picorv32.latched_rd[5]
.sym 23556 $abc$36366$n3147
.sym 23557 picorv32.do_waitirq
.sym 23559 picorv32.mem_rdata_q[31]
.sym 23561 picorv32.cpu_state[0]
.sym 23562 $abc$36366$n3864
.sym 23564 picorv32.latched_rd[0]
.sym 23566 $abc$36366$n3030
.sym 23567 picorv32.cpu_state[2]
.sym 23569 $abc$36366$n3155
.sym 23570 picorv32.mem_rdata_latched_noshuffle[19]
.sym 23571 picorv32.decoded_rd[0]
.sym 23572 picorv32.decoder_trigger
.sym 23573 picorv32.decoded_rs1[4]
.sym 23575 $abc$36366$n3864
.sym 23576 picorv32.mem_rdata_latched_noshuffle[19]
.sym 23577 picorv32.decoded_rs1[4]
.sym 23578 $abc$36366$n3006
.sym 23581 picorv32.cpu_state[0]
.sym 23582 picorv32.irq_state[0]
.sym 23583 $abc$36366$n3149
.sym 23584 picorv32.latched_rd[0]
.sym 23587 picorv32.instr_waitirq
.sym 23589 picorv32.do_waitirq
.sym 23590 picorv32.decoder_trigger
.sym 23593 picorv32.instr_setq
.sym 23594 $abc$36366$n3149
.sym 23595 picorv32.latched_rd[5]
.sym 23596 picorv32.cpu_state[2]
.sym 23599 picorv32.decoded_rd[5]
.sym 23600 $abc$36366$n3030
.sym 23601 $abc$36366$n3155
.sym 23602 picorv32.cpu_state[0]
.sym 23605 $abc$36366$n3006
.sym 23607 $abc$36366$n208
.sym 23611 picorv32.decoded_rd[0]
.sym 23612 $abc$36366$n3148
.sym 23614 $abc$36366$n3147
.sym 23617 picorv32.mem_rdata_q[31]
.sym 23619 picorv32.is_sb_sh_sw
.sym 23620 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 23621 $abc$36366$n3012
.sym 23622 sys_clk_$glb_clk
.sym 23633 $abc$36366$n5523
.sym 23634 picorv32.decoder_trigger
.sym 23638 $abc$36366$n3007
.sym 23639 picorv32.cpu_state[0]
.sym 23640 $abc$36366$n2821
.sym 23641 $abc$36366$n3012
.sym 23642 $abc$36366$n3065
.sym 23643 $abc$36366$n4427
.sym 23644 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 23645 picorv32.instr_auipc
.sym 23646 $abc$36366$n2841
.sym 23647 picorv32.cpuregs_wrdata[5]
.sym 23648 $abc$36366$n4427
.sym 23649 $abc$36366$n3065
.sym 23650 $abc$36366$n2946
.sym 23651 picorv32.mem_rdata_q[13]
.sym 23652 picorv32.mem_rdata_q[13]
.sym 23653 picorv32.latched_rd[5]
.sym 23654 picorv32.decoder_trigger
.sym 23656 $abc$36366$n4618
.sym 23657 picorv32.latched_rd[0]
.sym 23658 $abc$36366$n6222
.sym 23659 $abc$36366$n6659
.sym 23665 $abc$36366$n4603
.sym 23666 $abc$36366$n2934
.sym 23667 $abc$36366$n3023
.sym 23668 $abc$36366$n2948_1
.sym 23669 picorv32.latched_rd[5]
.sym 23670 $abc$36366$n2854
.sym 23671 $abc$36366$n4605
.sym 23672 picorv32.cpu_state[2]
.sym 23673 $abc$36366$n2942_1
.sym 23674 $abc$36366$n3806
.sym 23675 $abc$36366$n2931
.sym 23676 $abc$36366$n2946
.sym 23677 $abc$36366$n4611
.sym 23679 picorv32.latched_rd[0]
.sym 23680 $abc$36366$n2941
.sym 23682 picorv32.latched_rd[2]
.sym 23683 $abc$36366$n2949
.sym 23685 $abc$36366$n245
.sym 23686 picorv32.latched_rd[4]
.sym 23692 picorv32.latched_rd[1]
.sym 23693 picorv32.decoded_rs1[5]
.sym 23694 $abc$36366$n4607
.sym 23698 $abc$36366$n2946
.sym 23699 $abc$36366$n2948_1
.sym 23701 $abc$36366$n2942_1
.sym 23704 picorv32.cpu_state[2]
.sym 23707 $abc$36366$n3023
.sym 23710 $abc$36366$n4605
.sym 23711 picorv32.latched_rd[4]
.sym 23712 picorv32.latched_rd[1]
.sym 23713 $abc$36366$n4611
.sym 23716 $abc$36366$n2934
.sym 23718 picorv32.decoded_rs1[5]
.sym 23724 $abc$36366$n3806
.sym 23728 picorv32.latched_rd[2]
.sym 23729 $abc$36366$n4603
.sym 23730 picorv32.latched_rd[0]
.sym 23731 $abc$36366$n4607
.sym 23734 $abc$36366$n2949
.sym 23735 $abc$36366$n2854
.sym 23736 $abc$36366$n2941
.sym 23737 $abc$36366$n2931
.sym 23740 $abc$36366$n2942_1
.sym 23741 picorv32.latched_rd[5]
.sym 23742 $abc$36366$n2948_1
.sym 23743 $abc$36366$n2946
.sym 23745 sys_clk_$glb_clk
.sym 23746 $abc$36366$n245
.sym 23747 $abc$36366$n4506
.sym 23748 $abc$36366$n4509
.sym 23749 $abc$36366$n4514
.sym 23750 $abc$36366$n6222
.sym 23751 $abc$36366$n6182
.sym 23752 $abc$36366$n6181
.sym 23753 $abc$36366$n4588
.sym 23754 $abc$36366$n4531
.sym 23755 $abc$36366$n4312_1
.sym 23756 picorv32.mem_wordsize[0]
.sym 23757 picorv32.mem_wordsize[0]
.sym 23760 $abc$36366$n3838_1
.sym 23764 $abc$36366$n207
.sym 23765 picorv32.instr_auipc
.sym 23767 picorv32.latched_store
.sym 23769 $abc$36366$n4603
.sym 23770 $abc$36366$n2934
.sym 23771 picorv32.mem_rdata_latched_noshuffle[22]
.sym 23772 $PACKER_VCC_NET
.sym 23773 picorv32.cpuregs_wrdata[21]
.sym 23774 $PACKER_VCC_NET
.sym 23775 $PACKER_VCC_NET
.sym 23777 $abc$36366$n3029_1
.sym 23778 spram_datain0[9]
.sym 23779 picorv32.decoded_rs1[5]
.sym 23780 picorv32.mem_rdata_latched_noshuffle[23]
.sym 23781 picorv32.mem_wordsize[2]
.sym 23782 picorv32.latched_rd[1]
.sym 23788 picorv32.decoded_rs1[4]
.sym 23794 $abc$36366$n2932
.sym 23795 picorv32.decoded_rs1[2]
.sym 23796 $abc$36366$n4618
.sym 23797 $abc$36366$n2933_1
.sym 23800 picorv32.mem_rdata_latched_noshuffle[18]
.sym 23802 picorv32.mem_rdata_latched_noshuffle[17]
.sym 23804 picorv32.decoded_rs1[5]
.sym 23807 picorv32.decoded_rs1[3]
.sym 23810 $abc$36366$n4609
.sym 23812 $abc$36366$n4605
.sym 23816 picorv32.latched_rd[3]
.sym 23817 $abc$36366$n4603
.sym 23824 $abc$36366$n4618
.sym 23827 $abc$36366$n4605
.sym 23833 $abc$36366$n2932
.sym 23834 picorv32.latched_rd[3]
.sym 23835 $abc$36366$n2933_1
.sym 23836 picorv32.mem_rdata_latched_noshuffle[18]
.sym 23840 $abc$36366$n4609
.sym 23848 picorv32.mem_rdata_latched_noshuffle[17]
.sym 23851 picorv32.decoded_rs1[2]
.sym 23852 picorv32.decoded_rs1[4]
.sym 23853 picorv32.decoded_rs1[3]
.sym 23854 picorv32.decoded_rs1[5]
.sym 23857 $abc$36366$n2933_1
.sym 23858 picorv32.mem_rdata_latched_noshuffle[18]
.sym 23859 $abc$36366$n2932
.sym 23866 $abc$36366$n4603
.sym 23868 sys_clk_$glb_clk
.sym 23870 $abc$36366$n6252
.sym 23871 $abc$36366$n4523
.sym 23872 $abc$36366$n5008
.sym 23873 $abc$36366$n4526
.sym 23874 $abc$36366$n6184
.sym 23875 $abc$36366$n4512
.sym 23876 $abc$36366$n6176
.sym 23877 $abc$36366$n6179
.sym 23879 picorv32.cpuregs_wrdata[12]
.sym 23882 $abc$36366$n3456_1
.sym 23883 $abc$36366$n6659
.sym 23884 $abc$36366$n3697_1
.sym 23885 $abc$36366$n3135
.sym 23886 $abc$36366$n3027
.sym 23887 picorv32.cpuregs_wrdata[11]
.sym 23888 picorv32.mem_rdata_q[20]
.sym 23889 $abc$36366$n2988
.sym 23890 picorv32.mem_rdata_latched_noshuffle[17]
.sym 23892 picorv32.mem_rdata_q[17]
.sym 23894 $abc$36366$n3066_1
.sym 23895 $abc$36366$n4528
.sym 23896 $abc$36366$n3806
.sym 23898 picorv32.decoder_trigger
.sym 23899 $abc$36366$n3744
.sym 23900 picorv32.is_lb_lh_lw_lbu_lhu
.sym 23901 $abc$36366$n3734
.sym 23903 $abc$36366$n4609
.sym 23905 picorv32.mem_rdata_latched_noshuffle[20]
.sym 23912 $abc$36366$n3066_1
.sym 23914 picorv32.cpu_state[0]
.sym 23915 $abc$36366$n3028
.sym 23916 picorv32.cpuregs_wrdata[8]
.sym 23920 picorv32.instr_lui
.sym 23922 picorv32.cpu_state[0]
.sym 23924 picorv32.cpuregs_wrdata[15]
.sym 23925 $abc$36366$n728
.sym 23929 picorv32.instr_jal
.sym 23930 picorv32.cpuregs_wrdata[4]
.sym 23931 picorv32.instr_jalr
.sym 23937 $abc$36366$n3029_1
.sym 23938 $abc$36366$n4611
.sym 23939 picorv32.instr_auipc
.sym 23941 picorv32.decoder_trigger
.sym 23944 $abc$36366$n4611
.sym 23951 picorv32.cpuregs_wrdata[15]
.sym 23956 picorv32.cpu_state[0]
.sym 23957 $abc$36366$n3029_1
.sym 23959 picorv32.decoder_trigger
.sym 23962 picorv32.cpu_state[0]
.sym 23963 $abc$36366$n3028
.sym 23964 $abc$36366$n3066_1
.sym 23965 picorv32.instr_jal
.sym 23968 picorv32.instr_jalr
.sym 23969 $abc$36366$n728
.sym 23974 picorv32.cpuregs_wrdata[8]
.sym 23980 picorv32.instr_jal
.sym 23982 picorv32.instr_lui
.sym 23983 picorv32.instr_auipc
.sym 23988 picorv32.cpuregs_wrdata[4]
.sym 23991 sys_clk_$glb_clk
.sym 23993 $abc$36366$n6180
.sym 23994 $abc$36366$n6253
.sym 23995 $abc$36366$n6223
.sym 23996 $abc$36366$n6177
.sym 23997 $abc$36366$n4619
.sym 23998 $abc$36366$n5695
.sym 23999 $abc$36366$n4520
.sym 24000 $abc$36366$n4517
.sym 24002 picorv32.cpuregs_rs1[14]
.sym 24005 $abc$36366$n4427
.sym 24006 picorv32.cpuregs_wrdata[1]
.sym 24007 $abc$36366$n4518
.sym 24008 $abc$36366$n3085
.sym 24009 $abc$36366$n4507
.sym 24011 $abc$36366$n3158
.sym 24012 picorv32.cpuregs_wrdata[6]
.sym 24013 picorv32.cpu_state[0]
.sym 24015 $abc$36366$n2988
.sym 24016 spram_bus_adr[12]
.sym 24017 picorv32.latched_rd[5]
.sym 24018 $abc$36366$n4611
.sym 24019 $abc$36366$n4524
.sym 24020 picorv32.cpu_state[0]
.sym 24021 picorv32.cpuregs_wrdata[7]
.sym 24022 picorv32.latched_rd[5]
.sym 24023 $abc$36366$n4607
.sym 24024 serial_tx
.sym 24025 picorv32.cpuregs_wrdata[25]
.sym 24026 picorv32.latched_rd[0]
.sym 24027 picorv32.mem_wordsize[0]
.sym 24036 $abc$36366$n2934
.sym 24037 picorv32.decoded_rs2[0]
.sym 24039 $abc$36366$n3731
.sym 24040 $abc$36366$n4423
.sym 24041 picorv32.decoded_rs2[2]
.sym 24043 picorv32.mem_rdata_latched_noshuffle[22]
.sym 24044 $abc$36366$n6178
.sym 24045 $abc$36366$n4524
.sym 24046 picorv32.decoded_rs2[3]
.sym 24047 $abc$36366$n207
.sym 24049 $abc$36366$n4534
.sym 24050 picorv32.mem_rdata_latched_noshuffle[23]
.sym 24052 $abc$36366$n4411
.sym 24056 picorv32.cpuregs_wrdata[0]
.sym 24057 $abc$36366$n4533
.sym 24059 $abc$36366$n6183
.sym 24060 $abc$36366$n4411
.sym 24061 $abc$36366$n6177
.sym 24064 $abc$36366$n4422
.sym 24065 picorv32.mem_rdata_latched_noshuffle[20]
.sym 24067 $abc$36366$n4524
.sym 24068 $abc$36366$n3731
.sym 24069 $abc$36366$n6183
.sym 24070 $abc$36366$n4411
.sym 24073 $abc$36366$n3731
.sym 24074 $abc$36366$n4423
.sym 24075 $abc$36366$n4422
.sym 24076 $abc$36366$n4411
.sym 24079 $abc$36366$n6177
.sym 24080 $abc$36366$n6178
.sym 24081 $abc$36366$n4411
.sym 24082 $abc$36366$n3731
.sym 24086 picorv32.mem_rdata_latched_noshuffle[22]
.sym 24087 picorv32.decoded_rs2[2]
.sym 24088 $abc$36366$n2934
.sym 24091 picorv32.mem_rdata_latched_noshuffle[23]
.sym 24092 picorv32.decoded_rs2[3]
.sym 24093 $abc$36366$n2934
.sym 24097 $abc$36366$n4533
.sym 24098 $abc$36366$n4534
.sym 24099 $abc$36366$n3731
.sym 24100 $abc$36366$n4411
.sym 24103 picorv32.mem_rdata_latched_noshuffle[20]
.sym 24104 picorv32.decoded_rs2[0]
.sym 24105 $abc$36366$n2934
.sym 24112 picorv32.cpuregs_wrdata[0]
.sym 24114 sys_clk_$glb_clk
.sym 24115 $abc$36366$n207
.sym 24116 $abc$36366$n4528
.sym 24117 $abc$36366$n6183
.sym 24118 $abc$36366$n4409
.sym 24119 $abc$36366$n4413
.sym 24120 $abc$36366$n4416
.sym 24121 $abc$36366$n4419
.sym 24122 $abc$36366$n4422
.sym 24123 $abc$36366$n4533
.sym 24126 $abc$36366$n3008
.sym 24128 $abc$36366$n4411
.sym 24129 $abc$36366$n3731
.sym 24130 $abc$36366$n3730
.sym 24131 spram_bus_adr[0]
.sym 24132 picorv32.mem_rdata_q[13]
.sym 24133 $abc$36366$n4414
.sym 24135 $abc$36366$n4593
.sym 24136 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 24137 picorv32.decoded_rs2[2]
.sym 24138 picorv32.reg_op2[0]
.sym 24139 $abc$36366$n6223
.sym 24140 $abc$36366$n3031
.sym 24142 picorv32.cpuregs_wrdata[0]
.sym 24143 $abc$36366$n4595
.sym 24144 $abc$36366$n4618
.sym 24145 $abc$36366$n6659
.sym 24146 picorv32.decoder_trigger
.sym 24147 picorv32.cpuregs_wrdata[30]
.sym 24148 $abc$36366$n6659
.sym 24149 picorv32.latched_rd[0]
.sym 24151 picorv32.mem_rdata_q[13]
.sym 24157 $abc$36366$n5134
.sym 24158 picorv32.cpuregs_wrdata[1]
.sym 24159 $abc$36366$n208
.sym 24160 picorv32.mem_do_rinst
.sym 24161 $abc$36366$n4597
.sym 24163 $abc$36366$n3830
.sym 24164 $abc$36366$n3067
.sym 24165 picorv32.cpu_state[2]
.sym 24167 $abc$36366$n3006
.sym 24168 picorv32.decoded_rs2[0]
.sym 24169 $abc$36366$n3069
.sym 24170 $abc$36366$n3730
.sym 24171 $abc$36366$n4591
.sym 24172 $abc$36366$n2935
.sym 24176 picorv32.is_slli_srli_srai
.sym 24179 $abc$36366$n2858_1
.sym 24181 $abc$36366$n3158
.sym 24186 $abc$36366$n2988_1
.sym 24188 $abc$36366$n3071
.sym 24190 $abc$36366$n208
.sym 24191 $abc$36366$n3069
.sym 24192 $abc$36366$n3071
.sym 24193 $abc$36366$n3067
.sym 24197 $abc$36366$n2988_1
.sym 24198 picorv32.cpu_state[2]
.sym 24202 $abc$36366$n2858_1
.sym 24203 picorv32.mem_do_rinst
.sym 24204 $abc$36366$n2935
.sym 24208 $abc$36366$n4591
.sym 24216 $abc$36366$n4597
.sym 24220 picorv32.is_slli_srli_srai
.sym 24221 picorv32.decoded_rs2[0]
.sym 24223 $abc$36366$n3730
.sym 24227 picorv32.cpuregs_wrdata[1]
.sym 24232 $abc$36366$n3006
.sym 24233 $abc$36366$n5134
.sym 24234 $abc$36366$n3158
.sym 24235 $abc$36366$n3830
.sym 24237 sys_clk_$glb_clk
.sym 24239 $abc$36366$n4425
.sym 24240 $abc$36366$n4429
.sym 24241 $abc$36366$n4432
.sym 24242 $abc$36366$n4435
.sym 24243 $abc$36366$n4438
.sym 24244 $abc$36366$n4441
.sym 24245 $abc$36366$n4444
.sym 24246 $abc$36366$n4447
.sym 24247 $abc$36366$n3024
.sym 24248 picorv32.reg_op2[1]
.sym 24251 $abc$36366$n3021
.sym 24252 picorv32.cpuregs_wrdata[6]
.sym 24253 picorv32.cpuregs_wrdata[4]
.sym 24254 picorv32.reg_op2[4]
.sym 24255 $abc$36366$n3068
.sym 24256 $abc$36366$n4038_1
.sym 24257 $abc$36366$n5134
.sym 24258 picorv32.cpu_state[4]
.sym 24259 picorv32.cpuregs_wrdata[3]
.sym 24260 $abc$36366$n3067
.sym 24262 picorv32.cpuregs_wrdata[1]
.sym 24263 picorv32.cpuregs_wrdata[26]
.sym 24264 $PACKER_VCC_NET
.sym 24265 picorv32.cpuregs_wrdata[19]
.sym 24266 $PACKER_VCC_NET
.sym 24268 $abc$36366$n4593
.sym 24269 $abc$36366$n4600
.sym 24270 picorv32.cpuregs_wrdata[21]
.sym 24271 $abc$36366$n4591
.sym 24272 picorv32.cpuregs_wrdata[28]
.sym 24273 picorv32.mem_wordsize[2]
.sym 24280 $abc$36366$n3070_1
.sym 24281 picorv32.mem_wordsize[2]
.sym 24282 picorv32.cpu_state[4]
.sym 24283 picorv32.cpu_state[1]
.sym 24285 $abc$36366$n3818_1
.sym 24286 $abc$36366$n3076
.sym 24287 $abc$36366$n3074
.sym 24288 $abc$36366$n5053
.sym 24289 $abc$36366$n3022_1
.sym 24290 picorv32.cpu_state[0]
.sym 24292 picorv32.cpu_state[3]
.sym 24294 $abc$36366$n3015
.sym 24295 picorv32.cpu_state[2]
.sym 24298 $abc$36366$n3025
.sym 24299 $abc$36366$n2858_1
.sym 24303 $abc$36366$n4595
.sym 24307 picorv32.cpu_state[2]
.sym 24310 picorv32.cpuregs_wrdata[16]
.sym 24311 picorv32.mem_wordsize[0]
.sym 24314 $abc$36366$n3818_1
.sym 24315 picorv32.cpu_state[4]
.sym 24316 $abc$36366$n5053
.sym 24319 picorv32.mem_wordsize[2]
.sym 24320 $abc$36366$n3022_1
.sym 24321 $abc$36366$n3015
.sym 24322 $abc$36366$n3025
.sym 24326 picorv32.cpuregs_wrdata[16]
.sym 24331 picorv32.cpu_state[1]
.sym 24332 picorv32.cpu_state[2]
.sym 24333 picorv32.cpu_state[3]
.sym 24334 picorv32.cpu_state[4]
.sym 24337 $abc$36366$n3070_1
.sym 24338 $abc$36366$n2858_1
.sym 24340 picorv32.cpu_state[3]
.sym 24345 $abc$36366$n4595
.sym 24349 picorv32.cpu_state[4]
.sym 24350 picorv32.cpu_state[0]
.sym 24351 picorv32.cpu_state[2]
.sym 24352 picorv32.cpu_state[1]
.sym 24355 $abc$36366$n3074
.sym 24356 picorv32.mem_wordsize[0]
.sym 24357 $abc$36366$n3015
.sym 24358 $abc$36366$n3076
.sym 24360 sys_clk_$glb_clk
.sym 24362 $abc$36366$n4450
.sym 24363 $abc$36366$n4453
.sym 24364 $abc$36366$n4456
.sym 24365 $abc$36366$n4459
.sym 24366 $abc$36366$n4462
.sym 24367 $abc$36366$n4465
.sym 24368 $abc$36366$n4468
.sym 24369 $abc$36366$n4471
.sym 24370 picorv32.cpuregs_rs1[18]
.sym 24371 $abc$36366$n4173
.sym 24374 picorv32.reg_sh[0]
.sym 24375 picorv32.cpu_state[3]
.sym 24376 $abc$36366$n2988
.sym 24378 picorv32.mem_wordsize[2]
.sym 24379 picorv32.cpu_state[1]
.sym 24380 picorv32.cpuregs_rs1[27]
.sym 24382 $abc$36366$n3015
.sym 24383 picorv32.cpuregs_wrdata[29]
.sym 24384 $abc$36366$n5053
.sym 24385 $PACKER_VCC_NET
.sym 24388 $abc$36366$n3806
.sym 24389 picorv32.cpuregs_wrdata[27]
.sym 24390 $abc$36366$n4251_1
.sym 24392 picorv32.is_lb_lh_lw_lbu_lhu
.sym 24394 $abc$36366$n5141
.sym 24395 $abc$36366$n4609
.sym 24396 picorv32.cpuregs_wrdata[16]
.sym 24397 picorv32.mem_wordsize[0]
.sym 24403 picorv32.cpu_state[0]
.sym 24404 picorv32.instr_lh
.sym 24405 $abc$36366$n2988
.sym 24406 $abc$36366$n2935
.sym 24407 $abc$36366$n3731
.sym 24408 $abc$36366$n4411
.sym 24411 $abc$36366$n5140
.sym 24412 picorv32.instr_lb
.sym 24413 $abc$36366$n4472
.sym 24414 $abc$36366$n2999
.sym 24415 picorv32.reg_op2[12]
.sym 24416 $abc$36366$n4251_1
.sym 24418 picorv32.instr_lbu
.sym 24419 picorv32.instr_lhu
.sym 24420 $abc$36366$n5141
.sym 24421 $abc$36366$n2935
.sym 24422 picorv32.reg_op2[4]
.sym 24426 $abc$36366$n3027
.sym 24427 picorv32.instr_lhu
.sym 24428 $abc$36366$n4504
.sym 24430 $abc$36366$n3075
.sym 24437 $abc$36366$n3027
.sym 24439 $abc$36366$n5140
.sym 24442 $abc$36366$n5140
.sym 24443 picorv32.instr_lhu
.sym 24444 picorv32.instr_lh
.sym 24445 $abc$36366$n2935
.sym 24454 picorv32.instr_lhu
.sym 24456 picorv32.instr_lh
.sym 24457 picorv32.instr_lb
.sym 24460 $abc$36366$n4251_1
.sym 24461 picorv32.reg_op2[4]
.sym 24463 picorv32.reg_op2[12]
.sym 24466 $abc$36366$n4411
.sym 24467 $abc$36366$n4504
.sym 24468 $abc$36366$n4472
.sym 24469 $abc$36366$n3731
.sym 24472 $abc$36366$n2999
.sym 24473 $abc$36366$n2935
.sym 24474 picorv32.cpu_state[0]
.sym 24475 $abc$36366$n5141
.sym 24478 $abc$36366$n2935
.sym 24479 $abc$36366$n3075
.sym 24480 $abc$36366$n5140
.sym 24481 picorv32.instr_lbu
.sym 24482 $abc$36366$n2988
.sym 24483 sys_clk_$glb_clk
.sym 24485 $abc$36366$n4474
.sym 24486 $abc$36366$n4476
.sym 24487 $abc$36366$n4478
.sym 24488 $abc$36366$n4480
.sym 24489 $abc$36366$n4482
.sym 24490 $abc$36366$n4484
.sym 24491 $abc$36366$n4486
.sym 24492 $abc$36366$n4488
.sym 24493 $abc$36366$n5140
.sym 24496 $abc$36366$n3211
.sym 24498 $abc$36366$n4468
.sym 24499 picorv32.is_lbu_lhu_lw
.sym 24500 picorv32.reg_sh[0]
.sym 24502 picorv32.mem_wordsize[0]
.sym 24503 $abc$36366$n3731
.sym 24504 $abc$36366$n4450
.sym 24505 $abc$36366$n3007_1
.sym 24506 $abc$36366$n4453
.sym 24507 picorv32.cpu_state[4]
.sym 24508 picorv32.mem_wordsize[0]
.sym 24511 $abc$36366$n4459
.sym 24513 picorv32.cpuregs_wrdata[25]
.sym 24514 picorv32.latched_rd[0]
.sym 24515 $abc$36366$n4465
.sym 24517 picorv32.latched_rd[5]
.sym 24518 $abc$36366$n2996
.sym 24519 spram_datain0[4]
.sym 24520 serial_tx
.sym 24528 picorv32.mem_rdata_q[13]
.sym 24530 picorv32.is_alu_reg_imm
.sym 24531 $abc$36366$n2997
.sym 24533 $abc$36366$n2935
.sym 24535 $abc$36366$n2989
.sym 24536 picorv32.instr_srli
.sym 24538 picorv32.instr_lb
.sym 24539 picorv32.instr_bltu
.sym 24540 picorv32.mem_rdata_q[12]
.sym 24541 picorv32.instr_sw
.sym 24542 picorv32.instr_sb
.sym 24543 picorv32.instr_lh
.sym 24544 $abc$36366$n2995
.sym 24545 picorv32.instr_srl
.sym 24548 picorv32.instr_sh
.sym 24549 picorv32.mem_rdata_q[14]
.sym 24551 picorv32.is_sb_sh_sw
.sym 24552 picorv32.is_lb_lh_lw_lbu_lhu
.sym 24554 $abc$36366$n5141
.sym 24555 $abc$36366$n3478
.sym 24556 $abc$36366$n3459_1
.sym 24559 picorv32.instr_sw
.sym 24560 picorv32.instr_lh
.sym 24561 picorv32.instr_bltu
.sym 24562 picorv32.instr_lb
.sym 24566 $abc$36366$n3478
.sym 24567 picorv32.is_lb_lh_lw_lbu_lhu
.sym 24572 picorv32.instr_srli
.sym 24573 $abc$36366$n2995
.sym 24574 picorv32.instr_srl
.sym 24578 picorv32.instr_sb
.sym 24580 picorv32.instr_sh
.sym 24583 $abc$36366$n2989
.sym 24586 $abc$36366$n2997
.sym 24589 $abc$36366$n5141
.sym 24590 picorv32.instr_sh
.sym 24591 $abc$36366$n2935
.sym 24595 $abc$36366$n3478
.sym 24597 picorv32.is_alu_reg_imm
.sym 24598 $abc$36366$n3459_1
.sym 24601 picorv32.mem_rdata_q[12]
.sym 24602 picorv32.mem_rdata_q[13]
.sym 24603 picorv32.mem_rdata_q[14]
.sym 24604 picorv32.is_sb_sh_sw
.sym 24605 $abc$36366$n3008_$glb_ce
.sym 24606 sys_clk_$glb_clk
.sym 24608 $abc$36366$n4490
.sym 24609 $abc$36366$n4492
.sym 24610 $abc$36366$n4494
.sym 24611 $abc$36366$n4496
.sym 24612 $abc$36366$n4498
.sym 24613 $abc$36366$n4500
.sym 24614 $abc$36366$n4502
.sym 24615 $abc$36366$n4504
.sym 24620 $abc$36366$n4411
.sym 24622 $abc$36366$n3782_1
.sym 24624 picorv32.instr_lh
.sym 24626 $abc$36366$n4036_1
.sym 24627 $abc$36366$n2995
.sym 24629 picorv32.instr_srl
.sym 24631 picorv32.cpuregs_wrdata[29]
.sym 24632 picorv32.cpuregs_wrdata[17]
.sym 24633 $abc$36366$n4036_1
.sym 24635 picorv32.cpuregs_wrdata[30]
.sym 24636 $abc$36366$n4595
.sym 24638 $abc$36366$n6659
.sym 24639 picorv32.mem_rdata_q[13]
.sym 24640 $abc$36366$n2991
.sym 24643 picorv32.mem_rdata_q[13]
.sym 24649 $abc$36366$n3002_1
.sym 24650 $abc$36366$n208
.sym 24652 $abc$36366$n2990
.sym 24653 $abc$36366$n5134
.sym 24656 $abc$36366$n3001
.sym 24657 $abc$36366$n3003
.sym 24658 picorv32.instr_sra
.sym 24659 picorv32.instr_srai
.sym 24660 $abc$36366$n2999
.sym 24661 picorv32.instr_lhu
.sym 24664 $abc$36366$n2993_1
.sym 24665 picorv32.instr_andi
.sym 24666 $abc$36366$n2991
.sym 24667 $abc$36366$n2998
.sym 24668 picorv32.decoder_pseudo_trigger
.sym 24671 picorv32.decoder_trigger
.sym 24672 picorv32.instr_blt
.sym 24673 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 24674 $abc$36366$n3000
.sym 24678 $abc$36366$n2996
.sym 24679 picorv32.instr_ori
.sym 24680 $abc$36366$n3008
.sym 24682 picorv32.instr_sra
.sym 24683 picorv32.instr_ori
.sym 24684 picorv32.instr_andi
.sym 24685 picorv32.instr_srai
.sym 24688 $abc$36366$n2991
.sym 24689 $abc$36366$n2996
.sym 24690 $abc$36366$n2990
.sym 24691 $abc$36366$n2993_1
.sym 24694 $abc$36366$n2999
.sym 24695 picorv32.instr_blt
.sym 24696 $abc$36366$n3000
.sym 24697 picorv32.instr_lhu
.sym 24701 $abc$36366$n5134
.sym 24706 $abc$36366$n2996
.sym 24707 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 24708 $abc$36366$n3008
.sym 24712 $abc$36366$n3001
.sym 24713 $abc$36366$n3002_1
.sym 24714 $abc$36366$n3003
.sym 24715 $abc$36366$n2998
.sym 24718 $abc$36366$n3008
.sym 24719 $abc$36366$n208
.sym 24724 picorv32.decoder_pseudo_trigger
.sym 24725 picorv32.decoder_trigger
.sym 24729 sys_clk_$glb_clk
.sym 24730 $abc$36366$n208_$glb_sr
.sym 24744 picorv32.mem_rdata_q[13]
.sym 24746 $abc$36366$n4496
.sym 24747 picorv32.instr_srai
.sym 24749 picorv32.instr_lhu
.sym 24750 $abc$36366$n2935
.sym 24752 $abc$36366$n6659
.sym 24753 picorv32.is_compare
.sym 24754 $abc$36366$n208
.sym 24755 $abc$36366$n4421
.sym 24756 $PACKER_VCC_NET
.sym 24757 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 24759 $abc$36366$n4419_1
.sym 24761 picorv32.cpuregs_wrdata[19]
.sym 24762 $PACKER_VCC_NET
.sym 24763 picorv32.cpuregs_wrdata[21]
.sym 24764 picorv32.instr_bge
.sym 24772 picorv32.instr_andi
.sym 24773 picorv32.instr_bgeu
.sym 24775 $abc$36366$n2992
.sym 24776 picorv32.instr_or
.sym 24778 picorv32.instr_ori
.sym 24781 picorv32.instr_and
.sym 24785 $abc$36366$n2990
.sym 24801 $abc$36366$n3008
.sym 24802 picorv32.instr_waitirq
.sym 24829 picorv32.instr_andi
.sym 24831 picorv32.instr_and
.sym 24835 $abc$36366$n2992
.sym 24838 $abc$36366$n2990
.sym 24841 picorv32.instr_ori
.sym 24843 picorv32.instr_or
.sym 24847 picorv32.instr_waitirq
.sym 24848 picorv32.instr_or
.sym 24849 picorv32.instr_bgeu
.sym 24850 picorv32.instr_and
.sym 24852 sys_clk_$glb_clk
.sym 24853 $abc$36366$n3008
.sym 24865 $abc$36366$n2826
.sym 24867 $abc$36366$n3009
.sym 24868 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 24870 picorv32.instr_sub
.sym 24876 $abc$36366$n4421
.sym 24883 $abc$36366$n4421
.sym 24885 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 24887 $abc$36366$n4419_1
.sym 24897 $abc$36366$n3009
.sym 24899 picorv32.instr_beq
.sym 24903 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 24905 picorv32.instr_bge
.sym 24907 picorv32.mem_rdata_q[12]
.sym 24908 picorv32.instr_bne
.sym 24911 picorv32.mem_rdata_q[14]
.sym 24913 picorv32.mem_rdata_q[13]
.sym 24914 $abc$36366$n2992
.sym 24921 $abc$36366$n3478
.sym 24922 $abc$36366$n3458
.sym 24934 picorv32.mem_rdata_q[12]
.sym 24935 picorv32.mem_rdata_q[14]
.sym 24936 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 24937 picorv32.mem_rdata_q[13]
.sym 24941 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 24942 $abc$36366$n3458
.sym 24952 picorv32.instr_beq
.sym 24953 picorv32.instr_bge
.sym 24954 picorv32.instr_bne
.sym 24955 $abc$36366$n2992
.sym 24958 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 24960 $abc$36366$n3478
.sym 24974 $abc$36366$n3009
.sym 24975 sys_clk_$glb_clk
.sym 24976 $abc$36366$n208_$glb_sr
.sym 24990 $abc$36366$n4419_1
.sym 24991 $abc$36366$n3009
.sym 24993 picorv32.instr_bgeu
.sym 24994 count[0]
.sym 24995 picorv32.instr_bge
.sym 24999 sys_rst
.sym 25004 serial_tx
.sym 25010 $abc$36366$n2816_1
.sym 25108 sram_bus_dat_w[7]
.sym 25111 sram_bus_dat_w[7]
.sym 25112 picorv32.instr_sub
.sym 25114 $abc$36366$n4420_1
.sym 25135 $abc$36366$n178
.sym 25239 picorv32.instr_bne
.sym 25242 sram_bus_dat_w[0]
.sym 25251 $PACKER_VCC_NET
.sym 25271 sys_rst
.sym 25275 $PACKER_VCC_NET
.sym 25280 $abc$36366$n2816_1
.sym 25288 $abc$36366$n6308
.sym 25315 $abc$36366$n6308
.sym 25317 sys_rst
.sym 25318 $abc$36366$n2816_1
.sym 25343 $PACKER_VCC_NET
.sym 25344 sys_clk_$glb_clk
.sym 25359 waittimer1_wait
.sym 25363 spram_datain0[5]
.sym 25366 $abc$36366$n178
.sym 25368 sram_bus_dat_w[5]
.sym 25389 csrbank1_scratch1_w[7]
.sym 25392 sram_bus_dat_w[7]
.sym 25405 $abc$36366$n2687
.sym 25411 $abc$36366$n3211
.sym 25427 csrbank1_scratch1_w[7]
.sym 25428 $abc$36366$n3211
.sym 25433 sram_bus_dat_w[7]
.sym 25466 $abc$36366$n2687
.sym 25467 sys_clk_$glb_clk
.sym 25468 sys_rst_$glb_sr
.sym 25485 $abc$36366$n5082
.sym 25490 $abc$36366$n2687
.sym 25491 sys_rst
.sym 25494 $abc$36366$n2735
.sym 25496 serial_tx
.sym 25497 csrbank4_txfull_w
.sym 25511 basesoc_uart_tx_fifo_level0[4]
.sym 25512 sram_bus_dat_w[0]
.sym 25521 $abc$36366$n2691
.sym 25541 $abc$36366$n3260
.sym 25564 sram_bus_dat_w[0]
.sym 25580 basesoc_uart_tx_fifo_level0[4]
.sym 25581 $abc$36366$n3260
.sym 25589 $abc$36366$n2691
.sym 25590 sys_clk_$glb_clk
.sym 25591 sys_rst_$glb_sr
.sym 25601 $abc$36366$n2850_1
.sym 25604 waittimer1_wait
.sym 25611 $abc$36366$n2816
.sym 25615 waittimer2_wait
.sym 25618 sram_bus_dat_w[3]
.sym 25622 basesoc_uart_tx_fifo_syncfifo_re
.sym 25626 basesoc_uart_tx_fifo_wrport_we
.sym 25637 basesoc_uart_tx_fifo_source_valid
.sym 25638 basesoc_uart_tx_fifo_source_ready
.sym 25640 basesoc_uart_tx_fifo_syncfifo_re
.sym 25644 basesoc_uart_phy_tx_busy
.sym 25648 $abc$36366$n3260
.sym 25650 basesoc_uart_tx_fifo_level0[4]
.sym 25651 $abc$36366$n2807
.sym 25653 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 25659 sys_rst
.sym 25660 $abc$36366$n2826
.sym 25679 basesoc_uart_tx_fifo_syncfifo_re
.sym 25681 sys_rst
.sym 25692 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 25696 basesoc_uart_tx_fifo_source_ready
.sym 25697 $abc$36366$n2807
.sym 25702 basesoc_uart_phy_tx_busy
.sym 25704 basesoc_uart_tx_fifo_source_valid
.sym 25705 basesoc_uart_tx_fifo_source_ready
.sym 25708 basesoc_uart_tx_fifo_level0[4]
.sym 25709 basesoc_uart_tx_fifo_source_valid
.sym 25710 basesoc_uart_tx_fifo_source_ready
.sym 25711 $abc$36366$n3260
.sym 25712 $abc$36366$n2826
.sym 25713 sys_clk_$glb_clk
.sym 25714 sys_rst_$glb_sr
.sym 25729 $abc$36366$n2802
.sym 25733 basesoc_uart_tx_fifo_source_valid
.sym 25739 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 25744 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 25745 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 25748 $PACKER_VCC_NET
.sym 25757 $PACKER_VCC_NET
.sym 25758 $abc$36366$n2825
.sym 25763 sys_rst
.sym 25768 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 25771 basesoc_uart_tx_fifo_wrport_we
.sym 25779 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 25782 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 25783 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 25788 $nextpnr_ICESTORM_LC_20$O
.sym 25790 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 25794 $auto$alumacc.cc:474:replace_alu$6521.C[2]
.sym 25797 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 25800 $auto$alumacc.cc:474:replace_alu$6521.C[3]
.sym 25802 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 25804 $auto$alumacc.cc:474:replace_alu$6521.C[2]
.sym 25808 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 25810 $auto$alumacc.cc:474:replace_alu$6521.C[3]
.sym 25813 basesoc_uart_tx_fifo_wrport_we
.sym 25814 sys_rst
.sym 25816 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 25831 $PACKER_VCC_NET
.sym 25833 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 25835 $abc$36366$n2825
.sym 25836 sys_clk_$glb_clk
.sym 25837 sys_rst_$glb_sr
.sym 25838 memdat_1[7]
.sym 25839 memdat_1[6]
.sym 25840 memdat_1[5]
.sym 25841 memdat_1[4]
.sym 25842 memdat_1[3]
.sym 25843 memdat_1[2]
.sym 25844 memdat_1[1]
.sym 25845 memdat_1[0]
.sym 25851 $PACKER_VCC_NET
.sym 25853 basesoc_uart_phy_tx_busy
.sym 25865 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 25869 $abc$36366$n2807
.sym 25883 sys_rst
.sym 25893 basesoc_uart_tx_fifo_syncfifo_re
.sym 25894 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 25912 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 25913 basesoc_uart_tx_fifo_syncfifo_re
.sym 25914 sys_rst
.sym 25969 $abc$36366$n3211
.sym 25974 memdat_1[1]
.sym 25976 memdat_1[4]
.sym 25978 memdat_1[0]
.sym 25984 memdat_1[5]
.sym 25987 $abc$36366$n2735
.sym 25989 memdat_1[3]
.sym 25994 csrbank3_load2_w[7]
.sym 25995 serial_tx
.sym 26005 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 26013 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 26017 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 26018 $PACKER_VCC_NET
.sym 26028 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 26029 $abc$36366$n2807
.sym 26034 $nextpnr_ICESTORM_LC_19$O
.sym 26037 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 26040 $auto$alumacc.cc:474:replace_alu$6518.C[2]
.sym 26043 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 26046 $auto$alumacc.cc:474:replace_alu$6518.C[3]
.sym 26048 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 26050 $auto$alumacc.cc:474:replace_alu$6518.C[2]
.sym 26054 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 26056 $auto$alumacc.cc:474:replace_alu$6518.C[3]
.sym 26078 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 26080 $PACKER_VCC_NET
.sym 26081 $abc$36366$n2807
.sym 26082 sys_clk_$glb_clk
.sym 26083 sys_rst_$glb_sr
.sym 26097 csrbank3_load2_w[4]
.sym 26103 $abc$36366$n2933
.sym 26127 $abc$36366$n2867
.sym 26156 sram_bus_dat_w[7]
.sym 26172 sram_bus_dat_w[7]
.sym 26204 $abc$36366$n2867
.sym 26205 sys_clk_$glb_clk
.sym 26206 sys_rst_$glb_sr
.sym 26223 $abc$36366$n2867
.sym 26225 csrbank3_load2_w[7]
.sym 26226 csrbank3_load0_w[5]
.sym 26230 csrbank3_load0_w[4]
.sym 26251 basesoc_uart_phy_tx_bitcount[0]
.sym 26252 $abc$36366$n3245
.sym 26255 basesoc_uart_phy_tx_reg[0]
.sym 26257 $abc$36366$n2735
.sym 26259 $abc$36366$n2729
.sym 26262 basesoc_uart_phy_tx_bitcount[2]
.sym 26263 basesoc_uart_phy_tx_bitcount[3]
.sym 26269 basesoc_uart_phy_tx_bitcount[1]
.sym 26274 $abc$36366$n3953
.sym 26275 $abc$36366$n3955
.sym 26280 $nextpnr_ICESTORM_LC_2$O
.sym 26282 basesoc_uart_phy_tx_bitcount[0]
.sym 26286 $auto$alumacc.cc:474:replace_alu$6428.C[2]
.sym 26289 basesoc_uart_phy_tx_bitcount[1]
.sym 26292 $auto$alumacc.cc:474:replace_alu$6428.C[3]
.sym 26294 basesoc_uart_phy_tx_bitcount[2]
.sym 26296 $auto$alumacc.cc:474:replace_alu$6428.C[2]
.sym 26300 basesoc_uart_phy_tx_bitcount[3]
.sym 26302 $auto$alumacc.cc:474:replace_alu$6428.C[3]
.sym 26305 basesoc_uart_phy_tx_bitcount[3]
.sym 26306 basesoc_uart_phy_tx_bitcount[2]
.sym 26308 basesoc_uart_phy_tx_bitcount[1]
.sym 26311 basesoc_uart_phy_tx_reg[0]
.sym 26312 $abc$36366$n3245
.sym 26314 $abc$36366$n2735
.sym 26317 $abc$36366$n2735
.sym 26320 $abc$36366$n3953
.sym 26324 $abc$36366$n2735
.sym 26326 $abc$36366$n3955
.sym 26327 $abc$36366$n2729
.sym 26328 sys_clk_$glb_clk
.sym 26329 sys_rst_$glb_sr
.sym 26344 eventsourceprocess2_pending
.sym 26351 eventsourceprocess2_trigger
.sym 26384 basesoc_timer0_value[17]
.sym 26442 basesoc_timer0_value[17]
.sym 26450 $abc$36366$n2881_$glb_ce
.sym 26451 sys_clk_$glb_clk
.sym 26452 sys_rst_$glb_sr
.sym 26468 basesoc_timer0_value[17]
.sym 26527 sys_clk
.sym 26547 sys_clk
.sym 26555 $abc$36366$n6317
.sym 26556 $abc$36366$n6319
.sym 26557 $abc$36366$n6321
.sym 26558 $abc$36366$n6323
.sym 26559 $abc$36366$n6325
.sym 26560 $abc$36366$n6327
.sym 26572 spram_bus_adr[9]
.sym 26631 spram_datain00[14]
.sym 26634 $abc$36366$n3430
.sym 26635 sram_bus_dat_w[2]
.sym 26674 spiflash_counter[0]
.sym 26677 $abc$36366$n2884_1
.sym 26678 serial_tx
.sym 26701 sram_bus_dat_w[2]
.sym 26713 $abc$36366$n2866
.sym 26715 spram_dataout00[14]
.sym 26718 $abc$36366$n2858_1
.sym 26722 picorv32.mem_rdata_q[31]
.sym 26767 $abc$36366$n2858_1
.sym 26768 picorv32.mem_rdata_latched_noshuffle[0]
.sym 26769 picorv32.mem_rdata_q[31]
.sym 26770 $abc$36366$n2862
.sym 26771 picorv32.mem_rdata_q[0]
.sym 26772 $abc$36366$n2861_1
.sym 26773 $abc$36366$n2866
.sym 26774 $abc$36366$n2860
.sym 26809 $abc$36366$n3973_1
.sym 26810 spram_maskwren0[1]
.sym 26812 picorv32.mem_rdata_latched_noshuffle[7]
.sym 26815 slave_sel_r[2]
.sym 26816 $abc$36366$n3979_1
.sym 26817 $abc$36366$n3429
.sym 26819 picorv32.decoded_imm_uj[22]
.sym 26821 waittimer0_wait
.sym 26823 spram_datain0[14]
.sym 26830 $abc$36366$n2858_1
.sym 26869 picorv32.mem_rdata_q[4]
.sym 26870 $abc$36366$n3434
.sym 26871 picorv32.mem_rdata_latched_noshuffle[2]
.sym 26872 $abc$36366$n3465
.sym 26873 picorv32.mem_rdata_latched_noshuffle[4]
.sym 26874 picorv32.mem_rdata_q[2]
.sym 26875 $abc$36366$n2877_1
.sym 26876 $abc$36366$n3466_1
.sym 26911 $abc$36366$n2982
.sym 26912 picorv32.mem_valid
.sym 26913 picorv32.decoded_imm_uj[4]
.sym 26914 $abc$36366$n2868
.sym 26915 $abc$36366$n3970_1
.sym 26916 picorv32.mem_rdata_q[7]
.sym 26918 $abc$36366$n2818
.sym 26919 $abc$36366$n3966_1
.sym 26920 $abc$36366$n2859
.sym 26921 $abc$36366$n2867_1
.sym 26922 picorv32.mem_rdata_q[31]
.sym 26923 picorv32.mem_rdata_q[31]
.sym 26927 waittimer0_wait
.sym 26929 $abc$36366$n3864
.sym 26930 spram_bus_adr[3]
.sym 26931 picorv32.is_alu_reg_imm
.sym 26971 $abc$36366$n3464_1
.sym 26972 $abc$36366$n3864
.sym 26973 picorv32.is_alu_reg_imm
.sym 26974 picorv32.instr_waitirq
.sym 26975 $abc$36366$n2947_1
.sym 26976 picorv32.decoded_imm_uj[0]
.sym 26977 $abc$36366$n2911_1
.sym 26978 $abc$36366$n2943
.sym 27013 $abc$36366$n2818
.sym 27014 $abc$36366$n2888
.sym 27015 $abc$36366$n2881_1
.sym 27016 picorv32.is_sb_sh_sw
.sym 27017 picorv32.instr_jal
.sym 27018 picorv32.mem_rdata_latched_noshuffle[19]
.sym 27019 picorv32.decoded_imm_uj[14]
.sym 27022 picorv32.instr_jal
.sym 27023 picorv32.mem_rdata_q[6]
.sym 27024 $abc$36366$n2875_1
.sym 27025 sram_bus_dat_w[2]
.sym 27026 picorv32.mem_rdata_q[7]
.sym 27035 $abc$36366$n2816_1
.sym 27036 picorv32.mem_rdata_q[31]
.sym 27073 $abc$36366$n3099
.sym 27075 $abc$36366$n2946
.sym 27076 picorv32.mem_rdata_q[28]
.sym 27077 $abc$36366$n3507_1
.sym 27079 picorv32.mem_rdata_q[14]
.sym 27080 $abc$36366$n2945
.sym 27111 picorv32.decoded_imm_uj[24]
.sym 27112 picorv32.decoded_imm_uj[19]
.sym 27115 picorv32.mem_wordsize[0]
.sym 27116 picorv32.instr_maskirq
.sym 27117 $abc$36366$n2818
.sym 27118 picorv32.instr_waitirq
.sym 27119 picorv32.instr_jal
.sym 27121 picorv32.is_sb_sh_sw
.sym 27122 picorv32.mem_rdata_q[29]
.sym 27124 $abc$36366$n2952
.sym 27125 $abc$36366$n3432
.sym 27127 picorv32.is_alu_reg_imm
.sym 27128 picorv32.mem_rdata_q[31]
.sym 27129 picorv32.mem_rdata_q[30]
.sym 27131 $abc$36366$n2858_1
.sym 27133 $abc$36366$n2894
.sym 27134 $abc$36366$n3006
.sym 27137 picorv32.instr_jal
.sym 27175 $abc$36366$n3797
.sym 27176 $abc$36366$n3029_1
.sym 27177 $abc$36366$n3849_1
.sym 27178 $abc$36366$n3147
.sym 27180 $abc$36366$n3149
.sym 27181 $abc$36366$n3798_1
.sym 27182 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 27213 $abc$36366$n3870
.sym 27217 picorv32.instr_auipc
.sym 27218 picorv32.instr_jal
.sym 27219 picorv32.instr_lui
.sym 27220 picorv32.mem_rdata_latched_noshuffle[9]
.sym 27224 $abc$36366$n3065
.sym 27225 picorv32.mem_rdata_q[27]
.sym 27226 picorv32.decoder_trigger
.sym 27228 $abc$36366$n2946
.sym 27230 spram_datain0[14]
.sym 27231 picorv32.mem_rdata_q[28]
.sym 27232 $abc$36366$n3441
.sym 27233 $abc$36366$n4603
.sym 27234 picorv32.decoded_imm_uj[7]
.sym 27235 $abc$36366$n4605
.sym 27236 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 27237 picorv32.mem_rdata_q[14]
.sym 27238 picorv32.mem_rdata_latched_noshuffle[28]
.sym 27239 picorv32.cpu_state[4]
.sym 27240 picorv32.decoded_rs1[1]
.sym 27277 $abc$36366$n4603
.sym 27278 $abc$36366$n4605
.sym 27279 picorv32.latched_stalu
.sym 27280 $abc$36366$n3829_1
.sym 27282 $abc$36366$n3023
.sym 27315 picorv32.cpuregs_wrdata[5]
.sym 27318 picorv32.cpuregs_wrdata[5]
.sym 27319 picorv32.decoded_imm_uj[11]
.sym 27320 picorv32.mem_rdata_latched_noshuffle[22]
.sym 27322 $abc$36366$n3085
.sym 27323 picorv32.mem_rdata_latched_noshuffle[23]
.sym 27324 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 27325 picorv32.mem_wordsize[2]
.sym 27326 picorv32.decoded_imm_uj[17]
.sym 27327 $abc$36366$n3432
.sym 27328 $abc$36366$n3029_1
.sym 27330 picorv32.cpuregs_wrdata[21]
.sym 27332 picorv32.instr_jalr
.sym 27335 picorv32.cpuregs_wrdata[13]
.sym 27336 $abc$36366$n4506
.sym 27337 $abc$36366$n3696_1
.sym 27338 $abc$36366$n4509
.sym 27339 picorv32.instr_auipc
.sym 27340 $abc$36366$n4603
.sym 27341 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 27342 $abc$36366$n4605
.sym 27379 $abc$36366$n4521
.sym 27380 $abc$36366$n3696_1
.sym 27381 $abc$36366$n4524
.sym 27382 picorv32.cpuregs_rs1[9]
.sym 27383 $abc$36366$n3456_1
.sym 27384 picorv32.cpuregs_rs1[6]
.sym 27385 picorv32.mem_rdata_q[20]
.sym 27386 $abc$36366$n3459_1
.sym 27421 $abc$36366$n3030
.sym 27422 $abc$36366$n4427
.sym 27423 picorv32.mem_rdata_latched_noshuffle[20]
.sym 27424 $abc$36366$n3829_1
.sym 27425 $abc$36366$n3085
.sym 27427 picorv32.decoded_imm_uj[14]
.sym 27428 picorv32.decoder_trigger
.sym 27430 picorv32.mem_rdata_latched_noshuffle[15]
.sym 27431 $abc$36366$n3836_1
.sym 27432 picorv32.latched_stalu
.sym 27433 picorv32.latched_stalu
.sym 27435 $abc$36366$n3829_1
.sym 27436 $abc$36366$n3029_1
.sym 27437 picorv32.latched_rd[1]
.sym 27438 picorv32.cpuregs_wrdata[9]
.sym 27439 picorv32.cpuregs_wrdata[8]
.sym 27440 $abc$36366$n3459_1
.sym 27441 sram_bus_dat_w[2]
.sym 27442 picorv32.latched_rd[4]
.sym 27443 picorv32.cpuregs_wrdata[5]
.sym 27444 $abc$36366$n3696_1
.sym 27450 $abc$36366$n4611
.sym 27451 picorv32.cpuregs_wrdata[12]
.sym 27453 $abc$36366$n6659
.sym 27455 $abc$36366$n4609
.sym 27456 $abc$36366$n6659
.sym 27457 $abc$36366$n4603
.sym 27458 $abc$36366$n4605
.sym 27461 picorv32.cpuregs_wrdata[9]
.sym 27463 picorv32.cpuregs_wrdata[11]
.sym 27464 picorv32.cpuregs_wrdata[8]
.sym 27465 $abc$36366$n4618
.sym 27467 $PACKER_VCC_NET
.sym 27469 picorv32.cpuregs_wrdata[10]
.sym 27470 picorv32.cpuregs_wrdata[15]
.sym 27473 picorv32.cpuregs_wrdata[13]
.sym 27474 picorv32.cpuregs_wrdata[14]
.sym 27475 $abc$36366$n4607
.sym 27478 $PACKER_VCC_NET
.sym 27481 picorv32.cpuregs_rs1[8]
.sym 27483 $abc$36366$n3028
.sym 27484 $abc$36366$n3079
.sym 27485 picorv32.cpuregs_rs1[4]
.sym 27488 picorv32.irq_delay
.sym 27489 $abc$36366$n6659
.sym 27490 $abc$36366$n6659
.sym 27491 $abc$36366$n6659
.sym 27492 $abc$36366$n6659
.sym 27493 $abc$36366$n6659
.sym 27494 $abc$36366$n6659
.sym 27495 $abc$36366$n6659
.sym 27496 $abc$36366$n6659
.sym 27497 $abc$36366$n4603
.sym 27498 $abc$36366$n4605
.sym 27500 $abc$36366$n4607
.sym 27501 $abc$36366$n4609
.sym 27502 $abc$36366$n4611
.sym 27503 $abc$36366$n4618
.sym 27508 sys_clk_$glb_clk
.sym 27509 $PACKER_VCC_NET
.sym 27510 $PACKER_VCC_NET
.sym 27511 picorv32.cpuregs_wrdata[10]
.sym 27512 picorv32.cpuregs_wrdata[11]
.sym 27513 picorv32.cpuregs_wrdata[12]
.sym 27514 picorv32.cpuregs_wrdata[13]
.sym 27515 picorv32.cpuregs_wrdata[14]
.sym 27516 picorv32.cpuregs_wrdata[15]
.sym 27517 picorv32.cpuregs_wrdata[8]
.sym 27518 picorv32.cpuregs_wrdata[9]
.sym 27520 picorv32.cpuregs_rs1[6]
.sym 27523 picorv32.instr_lui
.sym 27524 picorv32.reg_out[1]
.sym 27525 picorv32.mem_rdata_q[29]
.sym 27526 picorv32.cpuregs_rs1[9]
.sym 27527 picorv32.instr_auipc
.sym 27528 picorv32.cpuregs_wrdata[25]
.sym 27529 picorv32.instr_jal
.sym 27530 picorv32.cpuregs_wrdata[7]
.sym 27532 picorv32.cpu_state[0]
.sym 27533 $abc$36366$n6182
.sym 27534 $abc$36366$n4524
.sym 27535 picorv32.cpuregs_wrdata[10]
.sym 27536 $abc$36366$n4514
.sym 27537 picorv32.cpuregs_wrdata[2]
.sym 27538 picorv32.cpuregs_wrdata[20]
.sym 27539 $abc$36366$n4427
.sym 27540 picorv32.cpuregs_wrdata[23]
.sym 27541 picorv32.decoded_imm[0]
.sym 27542 picorv32.mem_rdata_q[30]
.sym 27543 picorv32.mem_rdata_q[20]
.sym 27544 $abc$36366$n2858_1
.sym 27545 $abc$36366$n3459_1
.sym 27546 $abc$36366$n3006
.sym 27551 picorv32.cpuregs_wrdata[6]
.sym 27554 picorv32.cpuregs_wrdata[7]
.sym 27555 picorv32.latched_rd[5]
.sym 27559 picorv32.latched_rd[0]
.sym 27560 picorv32.cpuregs_wrdata[0]
.sym 27562 picorv32.cpuregs_wrdata[2]
.sym 27563 picorv32.cpuregs_wrdata[1]
.sym 27564 $PACKER_VCC_NET
.sym 27566 picorv32.latched_rd[1]
.sym 27571 $abc$36366$n6659
.sym 27573 picorv32.latched_rd[3]
.sym 27574 picorv32.cpuregs_wrdata[3]
.sym 27575 picorv32.latched_rd[4]
.sym 27577 picorv32.latched_rd[2]
.sym 27578 $abc$36366$n3806
.sym 27579 $abc$36366$n6659
.sym 27581 picorv32.cpuregs_wrdata[5]
.sym 27582 picorv32.cpuregs_wrdata[4]
.sym 27583 picorv32.cpuregs_rs1[1]
.sym 27584 picorv32.decoded_imm[0]
.sym 27585 $abc$36366$n3750
.sym 27586 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 27587 picorv32.cpuregs_rs1[0]
.sym 27588 $abc$36366$n3740
.sym 27589 $abc$36366$n3748
.sym 27590 $abc$36366$n3736_1
.sym 27591 $abc$36366$n6659
.sym 27592 $abc$36366$n6659
.sym 27593 $abc$36366$n6659
.sym 27594 $abc$36366$n6659
.sym 27595 $abc$36366$n6659
.sym 27596 $abc$36366$n6659
.sym 27597 $abc$36366$n6659
.sym 27598 $abc$36366$n6659
.sym 27599 picorv32.latched_rd[0]
.sym 27600 picorv32.latched_rd[1]
.sym 27602 picorv32.latched_rd[2]
.sym 27603 picorv32.latched_rd[3]
.sym 27604 picorv32.latched_rd[4]
.sym 27605 picorv32.latched_rd[5]
.sym 27610 sys_clk_$glb_clk
.sym 27611 $abc$36366$n3806
.sym 27612 picorv32.cpuregs_wrdata[0]
.sym 27613 picorv32.cpuregs_wrdata[1]
.sym 27614 picorv32.cpuregs_wrdata[2]
.sym 27615 picorv32.cpuregs_wrdata[3]
.sym 27616 picorv32.cpuregs_wrdata[4]
.sym 27617 picorv32.cpuregs_wrdata[5]
.sym 27618 picorv32.cpuregs_wrdata[6]
.sym 27619 picorv32.cpuregs_wrdata[7]
.sym 27620 $PACKER_VCC_NET
.sym 27621 spram_bus_adr[9]
.sym 27622 $abc$36366$n4620
.sym 27625 $abc$36366$n6252
.sym 27626 $abc$36366$n4427
.sym 27627 $abc$36366$n4512
.sym 27628 picorv32.mem_rdata_q[13]
.sym 27629 $abc$36366$n2988
.sym 27630 picorv32.cpuregs_wrdata[7]
.sym 27631 $abc$36366$n5008
.sym 27632 $abc$36366$n6222
.sym 27633 picorv32.cpuregs_wrdata[30]
.sym 27634 picorv32.decoder_trigger
.sym 27635 $abc$36366$n4038_1
.sym 27636 picorv32.cpuregs_wrdata[0]
.sym 27637 picorv32.cpuregs_wrdata[14]
.sym 27638 spram_datain0[14]
.sym 27639 picorv32.cpu_state[4]
.sym 27640 picorv32.cpuregs_wrdata[11]
.sym 27641 picorv32.cpuregs_wrdata[12]
.sym 27642 $abc$36366$n6184
.sym 27643 picorv32.mem_do_prefetch
.sym 27644 picorv32.cpu_state[5]
.sym 27645 picorv32.mem_rdata_q[14]
.sym 27646 $abc$36366$n3696_1
.sym 27647 picorv32.cpuregs_wrdata[15]
.sym 27648 picorv32.cpuregs_wrdata[4]
.sym 27653 $abc$36366$n4593
.sym 27655 $PACKER_VCC_NET
.sym 27656 $abc$36366$n4595
.sym 27657 $abc$36366$n4597
.sym 27662 picorv32.cpuregs_wrdata[14]
.sym 27663 picorv32.cpuregs_wrdata[11]
.sym 27665 picorv32.cpuregs_wrdata[9]
.sym 27666 picorv32.cpuregs_wrdata[12]
.sym 27667 $abc$36366$n4591
.sym 27668 picorv32.cpuregs_wrdata[8]
.sym 27670 $abc$36366$n6659
.sym 27671 $abc$36366$n4600
.sym 27672 picorv32.cpuregs_wrdata[15]
.sym 27673 picorv32.cpuregs_wrdata[10]
.sym 27677 picorv32.cpuregs_wrdata[13]
.sym 27678 $abc$36366$n6659
.sym 27681 $abc$36366$n4599
.sym 27682 $PACKER_VCC_NET
.sym 27685 $abc$36366$n2857_1
.sym 27686 $abc$36366$n3815_1
.sym 27687 $abc$36366$n5141
.sym 27688 $abc$36366$n3018
.sym 27689 $abc$36366$n3021
.sym 27690 $abc$36366$n3006
.sym 27691 $abc$36366$n5134
.sym 27692 $abc$36366$n3017
.sym 27693 $abc$36366$n6659
.sym 27694 $abc$36366$n6659
.sym 27695 $abc$36366$n6659
.sym 27696 $abc$36366$n6659
.sym 27697 $abc$36366$n6659
.sym 27698 $abc$36366$n6659
.sym 27699 $abc$36366$n6659
.sym 27700 $abc$36366$n6659
.sym 27701 $abc$36366$n4591
.sym 27702 $abc$36366$n4593
.sym 27704 $abc$36366$n4595
.sym 27705 $abc$36366$n4597
.sym 27706 $abc$36366$n4599
.sym 27707 $abc$36366$n4600
.sym 27712 sys_clk_$glb_clk
.sym 27713 $PACKER_VCC_NET
.sym 27714 $PACKER_VCC_NET
.sym 27715 picorv32.cpuregs_wrdata[10]
.sym 27716 picorv32.cpuregs_wrdata[11]
.sym 27717 picorv32.cpuregs_wrdata[12]
.sym 27718 picorv32.cpuregs_wrdata[13]
.sym 27719 picorv32.cpuregs_wrdata[14]
.sym 27720 picorv32.cpuregs_wrdata[15]
.sym 27721 picorv32.cpuregs_wrdata[8]
.sym 27722 picorv32.cpuregs_wrdata[9]
.sym 27723 $abc$36366$n4619
.sym 27727 $abc$36366$n6180
.sym 27729 spram_datain0[15]
.sym 27730 picorv32.mem_wordsize[2]
.sym 27731 $abc$36366$n6253
.sym 27732 $abc$36366$n3731
.sym 27734 picorv32.cpuregs_rs1[1]
.sym 27735 spram_datain0[9]
.sym 27736 picorv32.cpuregs_wrdata[26]
.sym 27737 $abc$36366$n3738
.sym 27738 picorv32.cpuregs_wrdata[19]
.sym 27739 $abc$36366$n4605
.sym 27740 picorv32.instr_jalr
.sym 27741 picorv32.latched_rd[3]
.sym 27742 $abc$36366$n4447
.sym 27743 picorv32.cpuregs_wrdata[13]
.sym 27744 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 27745 $abc$36366$n4518
.sym 27746 $abc$36366$n3017
.sym 27747 picorv32.is_lui_auipc_jal
.sym 27748 picorv32.latched_rd[3]
.sym 27749 $abc$36366$n4603
.sym 27750 picorv32.cpuregs_wrdata[24]
.sym 27758 picorv32.cpuregs_wrdata[3]
.sym 27759 picorv32.cpuregs_wrdata[6]
.sym 27760 picorv32.latched_rd[0]
.sym 27763 picorv32.cpuregs_wrdata[7]
.sym 27764 picorv32.latched_rd[5]
.sym 27766 picorv32.cpuregs_wrdata[2]
.sym 27767 picorv32.cpuregs_wrdata[1]
.sym 27770 picorv32.cpuregs_wrdata[4]
.sym 27771 picorv32.latched_rd[3]
.sym 27772 $abc$36366$n6659
.sym 27773 $abc$36366$n3806
.sym 27775 $abc$36366$n6659
.sym 27778 picorv32.cpuregs_wrdata[5]
.sym 27779 picorv32.latched_rd[2]
.sym 27780 $abc$36366$n6659
.sym 27782 picorv32.cpuregs_wrdata[0]
.sym 27783 $abc$36366$n6659
.sym 27784 $PACKER_VCC_NET
.sym 27785 picorv32.latched_rd[4]
.sym 27786 picorv32.latched_rd[1]
.sym 27787 $abc$36366$n5053
.sym 27788 picorv32.cpuregs_rs1[25]
.sym 27789 picorv32.cpuregs_rs1[16]
.sym 27790 spram_datain0[4]
.sym 27791 $abc$36366$n3070_1
.sym 27792 $abc$36366$n3019
.sym 27793 picorv32.cpuregs_rs1[27]
.sym 27794 $abc$36366$n3015
.sym 27795 $abc$36366$n6659
.sym 27796 $abc$36366$n6659
.sym 27797 $abc$36366$n6659
.sym 27798 $abc$36366$n6659
.sym 27799 $abc$36366$n6659
.sym 27800 $abc$36366$n6659
.sym 27801 $abc$36366$n6659
.sym 27802 $abc$36366$n6659
.sym 27803 picorv32.latched_rd[0]
.sym 27804 picorv32.latched_rd[1]
.sym 27806 picorv32.latched_rd[2]
.sym 27807 picorv32.latched_rd[3]
.sym 27808 picorv32.latched_rd[4]
.sym 27809 picorv32.latched_rd[5]
.sym 27814 sys_clk_$glb_clk
.sym 27815 $abc$36366$n3806
.sym 27816 picorv32.cpuregs_wrdata[0]
.sym 27817 picorv32.cpuregs_wrdata[1]
.sym 27818 picorv32.cpuregs_wrdata[2]
.sym 27819 picorv32.cpuregs_wrdata[3]
.sym 27820 picorv32.cpuregs_wrdata[4]
.sym 27821 picorv32.cpuregs_wrdata[5]
.sym 27822 picorv32.cpuregs_wrdata[6]
.sym 27823 picorv32.cpuregs_wrdata[7]
.sym 27824 $PACKER_VCC_NET
.sym 27826 $abc$36366$n3006
.sym 27827 $abc$36366$n3006
.sym 27829 $abc$36366$n3734
.sym 27830 picorv32.decoded_imm[9]
.sym 27831 $abc$36366$n3744
.sym 27832 picorv32.cpuregs_wrdata[16]
.sym 27833 picorv32.cpuregs_wrdata[27]
.sym 27834 $abc$36366$n3083
.sym 27835 $abc$36366$n4409
.sym 27836 $abc$36366$n4251_1
.sym 27837 $abc$36366$n4528
.sym 27838 picorv32.mem_wordsize[0]
.sym 27839 picorv32.reg_op2[9]
.sym 27840 $abc$36366$n5141
.sym 27841 $abc$36366$n3696_1
.sym 27842 sram_bus_dat_w[2]
.sym 27843 $abc$36366$n3829_1
.sym 27844 $abc$36366$n4599
.sym 27845 $abc$36366$n4597
.sym 27846 picorv32.cpuregs_wrdata[18]
.sym 27847 picorv32.mem_do_wdata
.sym 27848 $abc$36366$n3459_1
.sym 27849 picorv32.cpuregs_wrdata[31]
.sym 27850 picorv32.latched_rd[1]
.sym 27851 picorv32.latched_rd[4]
.sym 27852 picorv32.is_sll_srl_sra
.sym 27857 $abc$36366$n4618
.sym 27858 picorv32.cpuregs_wrdata[25]
.sym 27861 $PACKER_VCC_NET
.sym 27864 $abc$36366$n4607
.sym 27865 $abc$36366$n4611
.sym 27866 $abc$36366$n6659
.sym 27867 picorv32.cpuregs_wrdata[29]
.sym 27868 picorv32.cpuregs_wrdata[30]
.sym 27869 $abc$36366$n6659
.sym 27873 picorv32.cpuregs_wrdata[28]
.sym 27874 picorv32.cpuregs_wrdata[31]
.sym 27875 $PACKER_VCC_NET
.sym 27877 $abc$36366$n4605
.sym 27880 picorv32.cpuregs_wrdata[27]
.sym 27882 picorv32.cpuregs_wrdata[26]
.sym 27886 $abc$36366$n4609
.sym 27887 $abc$36366$n4603
.sym 27888 picorv32.cpuregs_wrdata[24]
.sym 27893 picorv32.mem_do_rdata
.sym 27895 $abc$36366$n5140
.sym 27896 $abc$36366$n3082
.sym 27897 $abc$36366$n6659
.sym 27898 $abc$36366$n6659
.sym 27899 $abc$36366$n6659
.sym 27900 $abc$36366$n6659
.sym 27901 $abc$36366$n6659
.sym 27902 $abc$36366$n6659
.sym 27903 $abc$36366$n6659
.sym 27904 $abc$36366$n6659
.sym 27905 $abc$36366$n4603
.sym 27906 $abc$36366$n4605
.sym 27908 $abc$36366$n4607
.sym 27909 $abc$36366$n4609
.sym 27910 $abc$36366$n4611
.sym 27911 $abc$36366$n4618
.sym 27916 sys_clk_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27919 picorv32.cpuregs_wrdata[26]
.sym 27920 picorv32.cpuregs_wrdata[27]
.sym 27921 picorv32.cpuregs_wrdata[28]
.sym 27922 picorv32.cpuregs_wrdata[29]
.sym 27923 picorv32.cpuregs_wrdata[30]
.sym 27924 picorv32.cpuregs_wrdata[31]
.sym 27925 picorv32.cpuregs_wrdata[24]
.sym 27926 picorv32.cpuregs_wrdata[25]
.sym 27928 picorv32.cpuregs_rs1[21]
.sym 27931 $abc$36366$n4465
.sym 27932 picorv32.cpuregs_rs1[27]
.sym 27934 spram_datain0[4]
.sym 27935 picorv32.cpuregs_rs1[22]
.sym 27936 $abc$36366$n4459
.sym 27937 $abc$36366$n4432
.sym 27938 picorv32.cpu_state[6]
.sym 27939 $abc$36366$n4435
.sym 27940 spram_datain0[8]
.sym 27941 picorv32.cpu_state[3]
.sym 27942 picorv32.cpuregs_rs1[16]
.sym 27943 sram_bus_dat_w[0]
.sym 27944 picorv32.cpuregs_wrdata[23]
.sym 27945 $abc$36366$n4439
.sym 27946 picorv32.cpuregs_wrdata[20]
.sym 27947 picorv32.cpuregs_wrdata[20]
.sym 27948 $abc$36366$n3009
.sym 27949 picorv32.cpuregs_wrdata[23]
.sym 27952 $abc$36366$n4427
.sym 27953 $abc$36366$n3459_1
.sym 27961 picorv32.cpuregs_wrdata[20]
.sym 27962 picorv32.cpuregs_wrdata[21]
.sym 27963 $abc$36366$n6659
.sym 27966 picorv32.cpuregs_wrdata[23]
.sym 27967 picorv32.latched_rd[0]
.sym 27969 picorv32.cpuregs_wrdata[17]
.sym 27970 picorv32.latched_rd[3]
.sym 27971 $abc$36366$n6659
.sym 27972 $PACKER_VCC_NET
.sym 27973 picorv32.cpuregs_wrdata[19]
.sym 27976 picorv32.latched_rd[2]
.sym 27977 $abc$36366$n3806
.sym 27979 picorv32.latched_rd[5]
.sym 27981 picorv32.cpuregs_wrdata[22]
.sym 27984 picorv32.cpuregs_wrdata[18]
.sym 27986 picorv32.cpuregs_wrdata[16]
.sym 27988 picorv32.latched_rd[1]
.sym 27989 picorv32.latched_rd[4]
.sym 27992 $abc$36366$n3782_1
.sym 27993 $abc$36366$n4445
.sym 27995 $abc$36366$n3786
.sym 27998 $abc$36366$n4439
.sym 27999 $abc$36366$n6659
.sym 28000 $abc$36366$n6659
.sym 28001 $abc$36366$n6659
.sym 28002 $abc$36366$n6659
.sym 28003 $abc$36366$n6659
.sym 28004 $abc$36366$n6659
.sym 28005 $abc$36366$n6659
.sym 28006 $abc$36366$n6659
.sym 28007 picorv32.latched_rd[0]
.sym 28008 picorv32.latched_rd[1]
.sym 28010 picorv32.latched_rd[2]
.sym 28011 picorv32.latched_rd[3]
.sym 28012 picorv32.latched_rd[4]
.sym 28013 picorv32.latched_rd[5]
.sym 28018 sys_clk_$glb_clk
.sym 28019 $abc$36366$n3806
.sym 28020 picorv32.cpuregs_wrdata[16]
.sym 28021 picorv32.cpuregs_wrdata[17]
.sym 28022 picorv32.cpuregs_wrdata[18]
.sym 28023 picorv32.cpuregs_wrdata[19]
.sym 28024 picorv32.cpuregs_wrdata[20]
.sym 28025 picorv32.cpuregs_wrdata[21]
.sym 28026 picorv32.cpuregs_wrdata[22]
.sym 28027 picorv32.cpuregs_wrdata[23]
.sym 28028 $PACKER_VCC_NET
.sym 28033 $abc$36366$n4036_1
.sym 28034 picorv32.cpuregs_wrdata[17]
.sym 28035 picorv32.cpuregs_wrdata[17]
.sym 28037 picorv32.cpuregs_rs1[23]
.sym 28038 $abc$36366$n3007_1
.sym 28040 $abc$36366$n4036_1
.sym 28041 picorv32.cpuregs_wrdata[17]
.sym 28042 $abc$36366$n3031
.sym 28043 $abc$36366$n3008_1
.sym 28045 picorv32.instr_waitirq
.sym 28046 $abc$36366$n4456
.sym 28047 picorv32.latched_rd[3]
.sym 28049 picorv32.mem_rdata_q[14]
.sym 28062 $abc$36366$n4591
.sym 28063 picorv32.cpuregs_wrdata[28]
.sym 28065 $abc$36366$n4593
.sym 28068 picorv32.cpuregs_wrdata[27]
.sym 28070 picorv32.cpuregs_wrdata[26]
.sym 28071 $abc$36366$n4599
.sym 28072 $PACKER_VCC_NET
.sym 28073 picorv32.cpuregs_wrdata[29]
.sym 28074 $abc$36366$n4597
.sym 28076 $abc$36366$n4600
.sym 28078 picorv32.cpuregs_wrdata[31]
.sym 28079 $abc$36366$n6659
.sym 28082 picorv32.cpuregs_wrdata[25]
.sym 28085 $abc$36366$n4595
.sym 28087 $abc$36366$n6659
.sym 28088 picorv32.cpuregs_wrdata[24]
.sym 28090 $PACKER_VCC_NET
.sym 28092 picorv32.cpuregs_wrdata[30]
.sym 28099 picorv32.instr_bltu
.sym 28101 $abc$36366$n6659
.sym 28102 $abc$36366$n6659
.sym 28103 $abc$36366$n6659
.sym 28104 $abc$36366$n6659
.sym 28105 $abc$36366$n6659
.sym 28106 $abc$36366$n6659
.sym 28107 $abc$36366$n6659
.sym 28108 $abc$36366$n6659
.sym 28109 $abc$36366$n4591
.sym 28110 $abc$36366$n4593
.sym 28112 $abc$36366$n4595
.sym 28113 $abc$36366$n4597
.sym 28114 $abc$36366$n4599
.sym 28115 $abc$36366$n4600
.sym 28120 sys_clk_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28123 picorv32.cpuregs_wrdata[26]
.sym 28124 picorv32.cpuregs_wrdata[27]
.sym 28125 picorv32.cpuregs_wrdata[28]
.sym 28126 picorv32.cpuregs_wrdata[29]
.sym 28127 picorv32.cpuregs_wrdata[30]
.sym 28128 picorv32.cpuregs_wrdata[31]
.sym 28129 picorv32.cpuregs_wrdata[24]
.sym 28130 picorv32.cpuregs_wrdata[25]
.sym 28135 $abc$36366$n4474
.sym 28136 $abc$36366$n4036_1
.sym 28137 picorv32.cpuregs_wrdata[28]
.sym 28138 $PACKER_VCC_NET
.sym 28139 $abc$36366$n4476
.sym 28140 picorv32.cpuregs_wrdata[28]
.sym 28141 $abc$36366$n4478
.sym 28143 $abc$36366$n4480
.sym 28144 picorv32.cpuregs_wrdata[19]
.sym 28147 picorv32.cpuregs_wrdata[22]
.sym 28148 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 28149 $abc$36366$n4500
.sym 28151 $abc$36366$n4502
.sym 28153 $abc$36366$n4504
.sym 28154 picorv32.cpuregs_wrdata[24]
.sym 28157 $abc$36366$n4492
.sym 28163 picorv32.cpuregs_wrdata[16]
.sym 28164 picorv32.latched_rd[0]
.sym 28165 $abc$36366$n6659
.sym 28167 picorv32.latched_rd[5]
.sym 28171 picorv32.cpuregs_wrdata[23]
.sym 28172 picorv32.cpuregs_wrdata[22]
.sym 28173 $abc$36366$n6659
.sym 28174 $abc$36366$n3806
.sym 28176 picorv32.cpuregs_wrdata[20]
.sym 28180 picorv32.cpuregs_wrdata[17]
.sym 28182 picorv32.latched_rd[2]
.sym 28185 picorv32.latched_rd[3]
.sym 28186 picorv32.latched_rd[4]
.sym 28188 picorv32.cpuregs_wrdata[18]
.sym 28189 picorv32.cpuregs_wrdata[19]
.sym 28191 picorv32.cpuregs_wrdata[21]
.sym 28192 $PACKER_VCC_NET
.sym 28194 picorv32.latched_rd[1]
.sym 28201 sram_bus_dat_w[4]
.sym 28203 $abc$36366$n6659
.sym 28204 $abc$36366$n6659
.sym 28205 $abc$36366$n6659
.sym 28206 $abc$36366$n6659
.sym 28207 $abc$36366$n6659
.sym 28208 $abc$36366$n6659
.sym 28209 $abc$36366$n6659
.sym 28210 $abc$36366$n6659
.sym 28211 picorv32.latched_rd[0]
.sym 28212 picorv32.latched_rd[1]
.sym 28214 picorv32.latched_rd[2]
.sym 28215 picorv32.latched_rd[3]
.sym 28216 picorv32.latched_rd[4]
.sym 28217 picorv32.latched_rd[5]
.sym 28222 sys_clk_$glb_clk
.sym 28223 $abc$36366$n3806
.sym 28224 picorv32.cpuregs_wrdata[16]
.sym 28225 picorv32.cpuregs_wrdata[17]
.sym 28226 picorv32.cpuregs_wrdata[18]
.sym 28227 picorv32.cpuregs_wrdata[19]
.sym 28228 picorv32.cpuregs_wrdata[20]
.sym 28229 picorv32.cpuregs_wrdata[21]
.sym 28230 picorv32.cpuregs_wrdata[22]
.sym 28231 picorv32.cpuregs_wrdata[23]
.sym 28232 $PACKER_VCC_NET
.sym 28233 $abc$36366$n208
.sym 28237 $abc$36366$n4420_1
.sym 28238 $abc$36366$n4419_1
.sym 28239 picorv32.mem_wordsize[0]
.sym 28240 picorv32.instr_srai
.sym 28241 $abc$36366$n4417_1
.sym 28242 $abc$36366$n4420_1
.sym 28243 $abc$36366$n4494
.sym 28245 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 28246 picorv32.instr_srli
.sym 28247 picorv32.cpuregs_wrdata[16]
.sym 28248 $abc$36366$n4421
.sym 28249 picorv32.instr_beq
.sym 28252 picorv32.latched_rd[4]
.sym 28254 picorv32.cpuregs_wrdata[18]
.sym 28258 sram_bus_dat_w[2]
.sym 28298 $abc$36366$n2819
.sym 28303 picorv32.instr_beq
.sym 28339 $abc$36366$n4419_1
.sym 28340 sram_bus_dat_w[4]
.sym 28342 spram_datain0[4]
.sym 28343 $abc$36366$n2816_1
.sym 28346 $abc$36366$n4421
.sym 28350 picorv32.is_slti_blt_slt
.sym 28351 sram_bus_dat_w[0]
.sym 28359 sram_bus_dat_w[4]
.sym 28405 sram_bus_dat_w[7]
.sym 28442 picorv32.instr_beq
.sym 28446 $abc$36366$n178
.sym 28449 picorv32.mem_rdata_q[13]
.sym 28450 $abc$36366$n4624
.sym 28457 picorv32.mem_rdata_q[14]
.sym 28543 $PACKER_VCC_NET
.sym 28544 sram_bus_dat_w[7]
.sym 28546 $abc$36366$n4419_1
.sym 28548 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 28552 $abc$36366$n4421
.sym 28553 picorv32.instr_bge
.sym 28554 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 28563 sram_bus_dat_w[7]
.sym 28603 sram_bus_dat_w[5]
.sym 28606 count[16]
.sym 28651 $abc$36366$n4421
.sym 28653 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 28655 $abc$36366$n4419_1
.sym 28662 sram_bus_dat_w[2]
.sym 28666 sram_bus_dat_w[5]
.sym 28750 count[16]
.sym 28754 csrbank4_txfull_w
.sym 28764 sram_bus_dat_w[0]
.sym 28767 sram_bus_dat_w[4]
.sym 28814 basesoc_uart_rx_fifo_level0[1]
.sym 28852 basesoc_uart_tx_fifo_wrport_we
.sym 28855 $abc$36366$n2687
.sym 28860 sram_bus_dat_w[3]
.sym 28915 basesoc_uart_tx_fifo_source_valid
.sym 28951 waittimer2_wait
.sym 28955 csrbank3_en0_w
.sym 28959 $abc$36366$n3279
.sym 28971 sram_bus_dat_w[7]
.sym 29013 $abc$36366$n2825
.sym 29014 $abc$36366$n2788
.sym 29016 $abc$36366$n6661
.sym 29051 $abc$36366$n3006
.sym 29055 basesoc_uart_rx_fifo_level0[4]
.sym 29070 sram_bus_dat_w[2]
.sym 29075 sram_bus_dat_w[5]
.sym 29083 basesoc_uart_tx_fifo_syncfifo_re
.sym 29085 $PACKER_VCC_NET
.sym 29093 $PACKER_VCC_NET
.sym 29098 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 29102 $abc$36366$n6661
.sym 29104 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 29106 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 29110 $abc$36366$n6661
.sym 29112 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 29114 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 29121 $PACKER_VCC_NET
.sym 29122 $PACKER_VCC_NET
.sym 29123 $PACKER_VCC_NET
.sym 29124 $PACKER_VCC_NET
.sym 29125 $PACKER_VCC_NET
.sym 29126 $PACKER_VCC_NET
.sym 29127 $abc$36366$n6661
.sym 29128 $abc$36366$n6661
.sym 29129 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 29130 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 29132 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 29133 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 29140 sys_clk_$glb_clk
.sym 29141 basesoc_uart_tx_fifo_syncfifo_re
.sym 29142 $PACKER_VCC_NET
.sym 29156 $abc$36366$n3254
.sym 29158 $abc$36366$n2788
.sym 29161 $abc$36366$n3251
.sym 29163 basesoc_uart_phy_rx_busy
.sym 29172 sram_bus_dat_w[0]
.sym 29175 sram_bus_dat_w[4]
.sym 29185 sram_bus_dat_w[4]
.sym 29186 sram_bus_dat_w[3]
.sym 29187 sram_bus_dat_w[0]
.sym 29188 $abc$36366$n6661
.sym 29192 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 29194 basesoc_uart_tx_fifo_wrport_we
.sym 29195 sram_bus_dat_w[1]
.sym 29196 $abc$36366$n6661
.sym 29200 sram_bus_dat_w[7]
.sym 29206 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 29208 sram_bus_dat_w[2]
.sym 29209 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 29210 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 29212 $PACKER_VCC_NET
.sym 29213 sram_bus_dat_w[5]
.sym 29214 sram_bus_dat_w[6]
.sym 29223 $abc$36366$n6661
.sym 29224 $abc$36366$n6661
.sym 29225 $abc$36366$n6661
.sym 29226 $abc$36366$n6661
.sym 29227 $abc$36366$n6661
.sym 29228 $abc$36366$n6661
.sym 29229 $abc$36366$n6661
.sym 29230 $abc$36366$n6661
.sym 29231 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 29232 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 29234 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 29235 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 29242 sys_clk_$glb_clk
.sym 29243 basesoc_uart_tx_fifo_wrport_we
.sym 29244 sram_bus_dat_w[0]
.sym 29245 sram_bus_dat_w[1]
.sym 29246 sram_bus_dat_w[2]
.sym 29247 sram_bus_dat_w[3]
.sym 29248 sram_bus_dat_w[4]
.sym 29249 sram_bus_dat_w[5]
.sym 29250 sram_bus_dat_w[6]
.sym 29251 sram_bus_dat_w[7]
.sym 29252 $PACKER_VCC_NET
.sym 29261 $abc$36366$n2877
.sym 29267 csrbank3_reload3_w[0]
.sym 29268 $abc$36366$n3256
.sym 29318 csrbank3_reload1_w[0]
.sym 29323 csrbank3_reload1_w[3]
.sym 29369 eventsourceprocess2_trigger
.sym 29420 eventsourceprocess2_pending
.sym 29462 csrbank3_reload1_w[3]
.sym 29470 csrbank3_reload1_w[0]
.sym 29471 csrbank3_load0_w[7]
.sym 29563 csrbank3_load3_w[3]
.sym 29565 csrbank3_load3_w[2]
.sym 29567 csrbank3_load2_w[7]
.sym 29668 csrbank3_value2_w[1]
.sym 29671 csrbank3_reload3_w[3]
.sym 29697 $abc$36366$n3006
.sym 29717 $abc$36366$n3006
.sym 29753 spiflash_counter[6]
.sym 29754 $abc$36366$n2965
.sym 29755 spiflash_counter[2]
.sym 29756 spiflash_counter[3]
.sym 29758 spiflash_counter[4]
.sym 29759 spiflash_counter[7]
.sym 29760 spiflash_counter[5]
.sym 29768 sram_bus_dat_w[2]
.sym 29772 picorv32.latched_stalu
.sym 29801 spiflash_counter[0]
.sym 29811 spiflash_counter[6]
.sym 29813 spiflash_counter[2]
.sym 29814 spiflash_counter[3]
.sym 29816 spiflash_counter[4]
.sym 29817 spiflash_counter[7]
.sym 29821 spiflash_counter[1]
.sym 29826 spiflash_counter[5]
.sym 29827 $nextpnr_ICESTORM_LC_14$O
.sym 29830 spiflash_counter[0]
.sym 29833 $auto$alumacc.cc:474:replace_alu$6500.C[2]
.sym 29836 spiflash_counter[1]
.sym 29839 $auto$alumacc.cc:474:replace_alu$6500.C[3]
.sym 29842 spiflash_counter[2]
.sym 29843 $auto$alumacc.cc:474:replace_alu$6500.C[2]
.sym 29845 $auto$alumacc.cc:474:replace_alu$6500.C[4]
.sym 29848 spiflash_counter[3]
.sym 29849 $auto$alumacc.cc:474:replace_alu$6500.C[3]
.sym 29851 $auto$alumacc.cc:474:replace_alu$6500.C[5]
.sym 29853 spiflash_counter[4]
.sym 29855 $auto$alumacc.cc:474:replace_alu$6500.C[4]
.sym 29857 $auto$alumacc.cc:474:replace_alu$6500.C[6]
.sym 29859 spiflash_counter[5]
.sym 29861 $auto$alumacc.cc:474:replace_alu$6500.C[5]
.sym 29863 $auto$alumacc.cc:474:replace_alu$6500.C[7]
.sym 29866 spiflash_counter[6]
.sym 29867 $auto$alumacc.cc:474:replace_alu$6500.C[6]
.sym 29871 spiflash_counter[7]
.sym 29873 $auto$alumacc.cc:474:replace_alu$6500.C[7]
.sym 29883 spiflash_counter[1]
.sym 29892 picorv32.mem_rdata_q[31]
.sym 29894 spiflash_counter[7]
.sym 29896 $abc$36366$n2964
.sym 29898 spiflash_counter[5]
.sym 29900 spiflash_counter[6]
.sym 29902 waittimer0_wait
.sym 29904 slave_sel_r[2]
.sym 29910 sys_rst
.sym 29914 spram_datain0[2]
.sym 29920 $abc$36366$n2964
.sym 29923 picorv32.mem_do_rinst
.sym 29930 $abc$36366$n2862
.sym 29934 picorv32.mem_rdata_latched_noshuffle[31]
.sym 29967 slave_sel_r[2]
.sym 29970 spram_datain0[2]
.sym 29973 spram_dataout10[14]
.sym 29977 spram_dataout00[14]
.sym 29979 spram_bus_adr[14]
.sym 29980 spram_datain0[14]
.sym 29987 spram_bus_adr[14]
.sym 30003 spram_bus_adr[14]
.sym 30005 spram_datain0[14]
.sym 30021 spram_dataout00[14]
.sym 30022 slave_sel_r[2]
.sym 30023 spram_bus_adr[14]
.sym 30024 spram_dataout10[14]
.sym 30030 spram_datain0[2]
.sym 30038 sys_clk_$glb_clk
.sym 30039 sys_rst_$glb_sr
.sym 30040 $abc$36366$n5420
.sym 30041 $abc$36366$n3199
.sym 30042 $abc$36366$n4683
.sym 30043 $abc$36366$n2986
.sym 30044 $abc$36366$n3202
.sym 30045 $abc$36366$n3200
.sym 30046 picorv32.mem_state[1]
.sym 30047 picorv32.mem_state[0]
.sym 30050 $abc$36366$n3864
.sym 30051 $abc$36366$n3099
.sym 30052 $abc$36366$n3374
.sym 30053 spram_bus_adr[7]
.sym 30054 $abc$36366$n3430
.sym 30055 slave_sel_r[1]
.sym 30056 spram_maskwren0[3]
.sym 30057 sys_rst
.sym 30059 waittimer0_wait
.sym 30060 spiflash_i
.sym 30061 spram_dataout10[14]
.sym 30062 spram_maskwren1[1]
.sym 30064 $PACKER_GND_NET
.sym 30068 $abc$36366$n3020
.sym 30070 picorv32.mem_rdata_q[5]
.sym 30072 picorv32.mem_rdata_latched_noshuffle[26]
.sym 30073 sram_bus_dat_w[2]
.sym 30085 picorv32.mem_rdata_q[0]
.sym 30086 picorv32.mem_do_wdata
.sym 30089 $abc$36366$n2818
.sym 30091 $abc$36366$n2859
.sym 30094 $abc$36366$n2867_1
.sym 30095 $abc$36366$n2868
.sym 30096 $abc$36366$n2860
.sym 30098 picorv32.mem_rdata_latched_noshuffle[0]
.sym 30099 $abc$36366$n2879_1
.sym 30100 picorv32.mem_rdata_latched_noshuffle[31]
.sym 30101 picorv32.mem_do_rdata
.sym 30102 $abc$36366$n2861_1
.sym 30103 picorv32.mem_state[1]
.sym 30107 picorv32.mem_do_rinst
.sym 30108 $abc$36366$n2862
.sym 30110 picorv32.mem_do_rinst
.sym 30111 $abc$36366$n2859
.sym 30112 picorv32.mem_state[0]
.sym 30114 $abc$36366$n2860
.sym 30115 picorv32.mem_do_rinst
.sym 30116 $abc$36366$n2862
.sym 30117 $abc$36366$n2859
.sym 30120 $abc$36366$n2859
.sym 30121 $abc$36366$n2879_1
.sym 30122 $abc$36366$n2818
.sym 30123 picorv32.mem_rdata_q[0]
.sym 30129 picorv32.mem_rdata_latched_noshuffle[31]
.sym 30133 picorv32.mem_state[1]
.sym 30135 picorv32.mem_state[0]
.sym 30141 picorv32.mem_rdata_latched_noshuffle[0]
.sym 30145 picorv32.mem_state[1]
.sym 30147 picorv32.mem_state[0]
.sym 30152 $abc$36366$n2867_1
.sym 30153 $abc$36366$n2868
.sym 30156 $abc$36366$n2861_1
.sym 30157 picorv32.mem_do_rinst
.sym 30158 picorv32.mem_do_wdata
.sym 30159 picorv32.mem_do_rdata
.sym 30161 sys_clk_$glb_clk
.sym 30163 picorv32.mem_rdata_q[1]
.sym 30164 picorv32.mem_rdata_q[3]
.sym 30165 $abc$36366$n2891
.sym 30166 picorv32.mem_rdata_latched_noshuffle[3]
.sym 30167 $abc$36366$n4723
.sym 30168 $abc$36366$n2874
.sym 30169 picorv32.mem_rdata_latched_noshuffle[1]
.sym 30170 $abc$36366$n2887_1
.sym 30174 picorv32.is_alu_reg_imm
.sym 30177 $abc$36366$n2861_1
.sym 30178 $abc$36366$n2816_1
.sym 30179 $abc$36366$n3002
.sym 30181 picorv32.mem_rdata_q[31]
.sym 30182 picorv32.mem_do_wdata
.sym 30183 spram_wren1
.sym 30186 $abc$36366$n3424
.sym 30187 picorv32.mem_do_rdata
.sym 30188 $abc$36366$n3978_1
.sym 30190 picorv32.mem_rdata_latched_noshuffle[24]
.sym 30191 picorv32.mem_do_rinst
.sym 30192 spram_datain0[2]
.sym 30194 spram_datain0[6]
.sym 30195 $abc$36366$n3022
.sym 30196 $abc$36366$n2892
.sym 30197 picorv32.mem_do_prefetch
.sym 30198 picorv32.instr_waitirq
.sym 30204 picorv32.mem_rdata_q[4]
.sym 30208 picorv32.mem_rdata_latched_noshuffle[4]
.sym 30209 picorv32.mem_rdata_q[6]
.sym 30213 picorv32.mem_rdata_latched_noshuffle[0]
.sym 30216 picorv32.mem_rdata_q[0]
.sym 30217 $abc$36366$n2818
.sym 30219 $abc$36366$n3466_1
.sym 30220 picorv32.mem_rdata_q[1]
.sym 30221 picorv32.mem_rdata_q[3]
.sym 30222 picorv32.mem_rdata_latched_noshuffle[2]
.sym 30223 picorv32.mem_rdata_latched_noshuffle[3]
.sym 30225 $abc$36366$n2874
.sym 30227 $abc$36366$n2887_1
.sym 30230 picorv32.mem_rdata_q[5]
.sym 30232 $abc$36366$n2859
.sym 30233 picorv32.mem_rdata_q[2]
.sym 30234 picorv32.mem_rdata_latched_noshuffle[1]
.sym 30237 picorv32.mem_rdata_latched_noshuffle[4]
.sym 30245 picorv32.mem_rdata_latched_noshuffle[1]
.sym 30246 picorv32.mem_rdata_latched_noshuffle[0]
.sym 30249 picorv32.mem_rdata_q[2]
.sym 30250 $abc$36366$n2859
.sym 30251 $abc$36366$n2818
.sym 30252 $abc$36366$n2887_1
.sym 30255 picorv32.mem_rdata_q[0]
.sym 30256 picorv32.mem_rdata_q[1]
.sym 30257 picorv32.mem_rdata_q[3]
.sym 30258 $abc$36366$n3466_1
.sym 30261 $abc$36366$n2818
.sym 30262 $abc$36366$n2859
.sym 30263 picorv32.mem_rdata_q[4]
.sym 30264 $abc$36366$n2874
.sym 30270 picorv32.mem_rdata_latched_noshuffle[2]
.sym 30273 picorv32.mem_rdata_latched_noshuffle[2]
.sym 30274 picorv32.mem_rdata_latched_noshuffle[3]
.sym 30275 picorv32.mem_rdata_latched_noshuffle[0]
.sym 30276 picorv32.mem_rdata_latched_noshuffle[1]
.sym 30279 picorv32.mem_rdata_q[5]
.sym 30280 picorv32.mem_rdata_q[4]
.sym 30281 picorv32.mem_rdata_q[6]
.sym 30282 picorv32.mem_rdata_q[2]
.sym 30284 sys_clk_$glb_clk
.sym 30286 $abc$36366$n4708_1
.sym 30288 picorv32.mem_rdata_latched_noshuffle[27]
.sym 30289 picorv32.decoded_imm_uj[7]
.sym 30292 picorv32.decoded_imm_uj[12]
.sym 30293 picorv32.mem_rdata_latched_noshuffle[12]
.sym 30294 $abc$36366$n2876
.sym 30295 $PACKER_GND_NET
.sym 30296 picorv32.instr_waitirq
.sym 30299 $abc$36366$n2894
.sym 30300 picorv32.decoded_imm_uj[22]
.sym 30302 picorv32.instr_jal
.sym 30303 $abc$36366$n2870
.sym 30304 picorv32.reg_op1[0]
.sym 30305 waittimer0_wait
.sym 30307 $abc$36366$n2866
.sym 30309 picorv32.mem_rdata_q[30]
.sym 30310 $abc$36366$n3870
.sym 30312 $abc$36366$n2859
.sym 30313 $abc$36366$n3799
.sym 30314 $abc$36366$n2819
.sym 30316 spram_datain0[11]
.sym 30317 $abc$36366$n2816_1
.sym 30318 $abc$36366$n2859
.sym 30319 spram_datain0[7]
.sym 30320 picorv32.mem_rdata_q[12]
.sym 30321 picorv32.mem_rdata_q[28]
.sym 30327 picorv32.mem_rdata_q[29]
.sym 30329 picorv32.mem_rdata_latched_noshuffle[28]
.sym 30330 $abc$36366$n3465
.sym 30331 $abc$36366$n2947_1
.sym 30333 $abc$36366$n2877_1
.sym 30334 $abc$36366$n2864
.sym 30336 $PACKER_GND_NET
.sym 30337 picorv32.mem_rdata_latched_noshuffle[28]
.sym 30339 picorv32.mem_rdata_q[31]
.sym 30340 $abc$36366$n3432
.sym 30341 $abc$36366$n2911_1
.sym 30342 $abc$36366$n2943
.sym 30344 picorv32.mem_rdata_latched_noshuffle[26]
.sym 30345 $abc$36366$n2894
.sym 30347 $abc$36366$n3437
.sym 30349 picorv32.mem_rdata_q[30]
.sym 30353 picorv32.mem_rdata_latched_noshuffle[27]
.sym 30360 picorv32.mem_rdata_q[30]
.sym 30361 picorv32.mem_rdata_q[31]
.sym 30362 picorv32.mem_rdata_q[29]
.sym 30363 $abc$36366$n3465
.sym 30366 $abc$36366$n2911_1
.sym 30367 $abc$36366$n2877_1
.sym 30368 $abc$36366$n2864
.sym 30369 $abc$36366$n2894
.sym 30372 $abc$36366$n3432
.sym 30374 $abc$36366$n3437
.sym 30378 picorv32.mem_rdata_latched_noshuffle[28]
.sym 30379 $abc$36366$n2947_1
.sym 30380 picorv32.mem_rdata_latched_noshuffle[27]
.sym 30381 $abc$36366$n2943
.sym 30386 $abc$36366$n2894
.sym 30387 picorv32.mem_rdata_latched_noshuffle[26]
.sym 30393 $PACKER_GND_NET
.sym 30397 picorv32.mem_rdata_latched_noshuffle[26]
.sym 30398 picorv32.mem_rdata_latched_noshuffle[28]
.sym 30399 picorv32.mem_rdata_latched_noshuffle[27]
.sym 30404 $abc$36366$n2864
.sym 30405 $abc$36366$n2877_1
.sym 30406 $abc$36366$n3006_$glb_ce
.sym 30407 sys_clk_$glb_clk
.sym 30409 picorv32.mem_rdata_latched_noshuffle[11]
.sym 30410 picorv32.mem_rdata_latched_noshuffle[24]
.sym 30411 $abc$36366$n3848_1
.sym 30412 picorv32.mem_rdata_q[12]
.sym 30413 picorv32.mem_rdata_q[24]
.sym 30414 picorv32.mem_rdata_q[11]
.sym 30415 $abc$36366$n3870
.sym 30416 picorv32.mem_rdata_q[27]
.sym 30421 $abc$36366$n3464_1
.sym 30422 picorv32.mem_rdata_latched_noshuffle[13]
.sym 30423 picorv32.instr_maskirq
.sym 30424 picorv32.decoded_imm_uj[7]
.sym 30425 picorv32.mem_rdata_latched_noshuffle[28]
.sym 30426 picorv32.mem_rdata_q[28]
.sym 30429 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30430 $abc$36366$n2864
.sym 30432 picorv32.reg_op1[0]
.sym 30435 picorv32.mem_rdata_latched_noshuffle[13]
.sym 30436 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30437 picorv32.mem_rdata_q[14]
.sym 30438 picorv32.is_sb_sh_sw
.sym 30440 $abc$36366$n207
.sym 30441 $abc$36366$n2859
.sym 30442 $abc$36366$n2962
.sym 30443 $abc$36366$n3008
.sym 30444 picorv32.mem_rdata_latched_noshuffle[24]
.sym 30450 picorv32.mem_rdata_latched_noshuffle[14]
.sym 30452 picorv32.mem_rdata_latched_noshuffle[27]
.sym 30453 picorv32.mem_rdata_latched_noshuffle[13]
.sym 30454 picorv32.is_sb_sh_sw
.sym 30455 picorv32.mem_rdata_q[7]
.sym 30457 $abc$36366$n2943
.sym 30462 $abc$36366$n2947_1
.sym 30463 picorv32.decoded_imm_uj[0]
.sym 30465 picorv32.mem_rdata_latched_noshuffle[12]
.sym 30469 picorv32.instr_jal
.sym 30471 picorv32.mem_rdata_latched_noshuffle[28]
.sym 30473 $abc$36366$n3441
.sym 30481 $abc$36366$n2945
.sym 30483 picorv32.is_sb_sh_sw
.sym 30484 picorv32.mem_rdata_q[7]
.sym 30485 picorv32.decoded_imm_uj[0]
.sym 30486 picorv32.instr_jal
.sym 30496 $abc$36366$n2947_1
.sym 30497 $abc$36366$n2945
.sym 30498 $abc$36366$n2943
.sym 30501 picorv32.mem_rdata_latched_noshuffle[28]
.sym 30507 picorv32.mem_rdata_latched_noshuffle[12]
.sym 30508 $abc$36366$n3441
.sym 30509 picorv32.mem_rdata_latched_noshuffle[14]
.sym 30510 picorv32.mem_rdata_latched_noshuffle[13]
.sym 30519 picorv32.mem_rdata_latched_noshuffle[14]
.sym 30527 picorv32.mem_rdata_latched_noshuffle[28]
.sym 30528 picorv32.mem_rdata_latched_noshuffle[27]
.sym 30530 sys_clk_$glb_clk
.sym 30532 $abc$36366$n3109
.sym 30533 $abc$36366$n3139_1
.sym 30534 $abc$36366$n3108
.sym 30536 picorv32.decoded_imm_uj[11]
.sym 30537 $abc$36366$n3026
.sym 30538 $abc$36366$n3022
.sym 30539 $abc$36366$n5523
.sym 30544 picorv32.mem_rdata_latched_noshuffle[21]
.sym 30545 spram_bus_adr[3]
.sym 30546 picorv32.instr_lui
.sym 30547 picorv32.mem_rdata_q[12]
.sym 30549 $abc$36366$n2841
.sym 30550 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30551 picorv32.mem_rdata_latched_noshuffle[11]
.sym 30554 picorv32.mem_rdata_latched_noshuffle[14]
.sym 30555 $abc$36366$n3848_1
.sym 30556 $abc$36366$n3848_1
.sym 30558 picorv32.mem_rdata_q[12]
.sym 30559 $abc$36366$n3020
.sym 30561 sram_bus_dat_w[2]
.sym 30562 picorv32.instr_maskirq
.sym 30564 picorv32.decoded_rs1[0]
.sym 30565 picorv32.latched_stalu
.sym 30566 picorv32.mem_rdata_q[27]
.sym 30567 $abc$36366$n3829_1
.sym 30583 $abc$36366$n3799
.sym 30584 $abc$36366$n3432
.sym 30589 picorv32.cpu_state[2]
.sym 30591 $abc$36366$n3007
.sym 30593 $abc$36366$n3030
.sym 30595 $abc$36366$n3798_1
.sym 30596 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30599 $abc$36366$n3441
.sym 30600 picorv32.cpu_state[0]
.sym 30601 $abc$36366$n3065
.sym 30602 picorv32.cpu_state[3]
.sym 30606 $abc$36366$n3798_1
.sym 30608 $abc$36366$n3030
.sym 30612 $abc$36366$n3065
.sym 30615 $abc$36366$n3030
.sym 30619 $abc$36366$n3799
.sym 30621 $abc$36366$n3065
.sym 30625 picorv32.cpu_state[0]
.sym 30627 $abc$36366$n3030
.sym 30637 picorv32.cpu_state[2]
.sym 30638 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30639 picorv32.cpu_state[3]
.sym 30643 $abc$36366$n3065
.sym 30645 $abc$36366$n3799
.sym 30650 $abc$36366$n3441
.sym 30651 $abc$36366$n3432
.sym 30652 $abc$36366$n3007
.sym 30653 sys_clk_$glb_clk
.sym 30654 $abc$36366$n208_$glb_sr
.sym 30655 $abc$36366$n3836_1
.sym 30656 picorv32.mem_rdata_latched_noshuffle[20]
.sym 30657 $abc$36366$n3838_1
.sym 30658 $abc$36366$n207
.sym 30659 $abc$36366$n3030
.sym 30660 $abc$36366$n2845
.sym 30661 picorv32.mem_rdata_q[16]
.sym 30662 $abc$36366$n3119
.sym 30663 waittimer0_wait
.sym 30664 $abc$36366$n3026
.sym 30667 $abc$36366$n3797
.sym 30668 picorv32.latched_stalu
.sym 30669 picorv32.cpuregs_wrdata[9]
.sym 30670 picorv32.irq_state[0]
.sym 30671 $abc$36366$n3029_1
.sym 30672 picorv32.decoded_imm_uj[27]
.sym 30673 picorv32.mem_rdata_q[31]
.sym 30674 picorv32.cpuregs_wrdata[5]
.sym 30675 $abc$36366$n3085
.sym 30676 picorv32.cpuregs_wrdata[8]
.sym 30677 $abc$36366$n3829_1
.sym 30678 $abc$36366$n3085
.sym 30679 picorv32.instr_auipc
.sym 30680 $abc$36366$n3030
.sym 30682 picorv32.mem_do_rinst
.sym 30683 picorv32.mem_do_rdata
.sym 30684 spram_datain0[2]
.sym 30685 picorv32.cpu_state[1]
.sym 30686 spram_datain0[6]
.sym 30687 $abc$36366$n3022
.sym 30688 $abc$36366$n3457_1
.sym 30689 picorv32.cpu_state[0]
.sym 30698 picorv32.mem_rdata_latched_noshuffle[16]
.sym 30702 picorv32.cpu_state[4]
.sym 30703 picorv32.decoded_rs1[1]
.sym 30706 picorv32.mem_rdata_latched_noshuffle[15]
.sym 30710 $abc$36366$n3006
.sym 30711 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30712 picorv32.cpu_state[2]
.sym 30714 $abc$36366$n3023
.sym 30715 picorv32.cpu_state[0]
.sym 30717 picorv32.cpu_state[3]
.sym 30721 $abc$36366$n3020
.sym 30722 picorv32.latched_stalu
.sym 30723 $abc$36366$n3006
.sym 30724 picorv32.decoded_rs1[0]
.sym 30725 $abc$36366$n3864
.sym 30729 $abc$36366$n3864
.sym 30730 picorv32.mem_rdata_latched_noshuffle[15]
.sym 30731 $abc$36366$n3006
.sym 30732 picorv32.decoded_rs1[0]
.sym 30735 $abc$36366$n3006
.sym 30736 $abc$36366$n3864
.sym 30737 picorv32.decoded_rs1[1]
.sym 30738 picorv32.mem_rdata_latched_noshuffle[16]
.sym 30741 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30742 picorv32.latched_stalu
.sym 30744 picorv32.cpu_state[3]
.sym 30747 picorv32.cpu_state[3]
.sym 30748 picorv32.cpu_state[2]
.sym 30749 picorv32.cpu_state[0]
.sym 30750 picorv32.cpu_state[4]
.sym 30759 picorv32.cpu_state[3]
.sym 30762 $abc$36366$n3020
.sym 30775 $abc$36366$n3023
.sym 30776 sys_clk_$glb_clk
.sym 30777 $abc$36366$n208_$glb_sr
.sym 30778 picorv32.trap
.sym 30779 $abc$36366$n3020
.sym 30780 $abc$36366$n4899_1
.sym 30782 picorv32.irq_pending[1]
.sym 30783 picorv32.cpuregs_rs1[3]
.sym 30785 $abc$36366$n3135
.sym 30787 $abc$36366$n2845
.sym 30789 sram_bus_dat_w[2]
.sym 30790 picorv32.mem_rdata_q[31]
.sym 30791 picorv32.mem_rdata_q[16]
.sym 30792 picorv32.cpuregs_wrdata[23]
.sym 30794 picorv32.mem_rdata_latched_noshuffle[16]
.sym 30795 picorv32.cpuregs_wrdata[2]
.sym 30796 picorv32.latched_stalu
.sym 30797 $abc$36366$n3836_1
.sym 30798 $abc$36366$n3829_1
.sym 30799 picorv32.cpuregs_wrdata[10]
.sym 30800 picorv32.cpuregs_wrdata[20]
.sym 30801 $abc$36366$n3838_1
.sym 30803 picorv32.cpu_state[3]
.sym 30804 picorv32.cpuregs_rs1[6]
.sym 30805 picorv32.mem_rdata_q[12]
.sym 30806 $abc$36366$n2819
.sym 30807 spram_datain0[11]
.sym 30809 $abc$36366$n3006
.sym 30810 $abc$36366$n4521
.sym 30811 spram_datain0[7]
.sym 30812 $abc$36366$n3696_1
.sym 30819 $abc$36366$n4521
.sym 30820 picorv32.mem_rdata_latched_noshuffle[20]
.sym 30821 picorv32.decoded_rs1[1]
.sym 30826 picorv32.mem_rdata_q[29]
.sym 30828 $abc$36366$n3696_1
.sym 30829 $abc$36366$n4524
.sym 30830 picorv32.cpuregs_wrdata[6]
.sym 30833 $abc$36366$n4588
.sym 30835 picorv32.mem_rdata_q[31]
.sym 30838 picorv32.mem_rdata_q[30]
.sym 30839 picorv32.cpuregs_wrdata[9]
.sym 30843 $abc$36366$n4427
.sym 30844 $abc$36366$n4523
.sym 30845 $abc$36366$n3697_1
.sym 30848 $abc$36366$n3457_1
.sym 30849 picorv32.decoded_rs1[0]
.sym 30852 picorv32.cpuregs_wrdata[9]
.sym 30858 picorv32.decoded_rs1[0]
.sym 30859 picorv32.decoded_rs1[1]
.sym 30860 $abc$36366$n3697_1
.sym 30866 picorv32.cpuregs_wrdata[6]
.sym 30870 $abc$36366$n4588
.sym 30871 $abc$36366$n4521
.sym 30872 $abc$36366$n4427
.sym 30873 $abc$36366$n3696_1
.sym 30876 picorv32.mem_rdata_q[31]
.sym 30877 picorv32.mem_rdata_q[29]
.sym 30878 $abc$36366$n3457_1
.sym 30879 picorv32.mem_rdata_q[30]
.sym 30882 $abc$36366$n4427
.sym 30883 $abc$36366$n3696_1
.sym 30884 $abc$36366$n4524
.sym 30885 $abc$36366$n4523
.sym 30889 picorv32.mem_rdata_latched_noshuffle[20]
.sym 30894 picorv32.mem_rdata_q[29]
.sym 30895 $abc$36366$n3457_1
.sym 30896 picorv32.mem_rdata_q[30]
.sym 30897 picorv32.mem_rdata_q[31]
.sym 30899 sys_clk_$glb_clk
.sym 30902 picorv32.cpuregs_rs1[12]
.sym 30903 spram_datain0[2]
.sym 30904 spram_datain0[6]
.sym 30906 picorv32.cpuregs_rs1[15]
.sym 30907 $abc$36366$n3031_1
.sym 30910 picorv32.cpuregs_rs1[3]
.sym 30913 picorv32.cpu_state[2]
.sym 30914 picorv32.cpuregs_wrdata[14]
.sym 30915 picorv32.cpuregs_wrdata[4]
.sym 30916 picorv32.cpuregs_wrdata[12]
.sym 30917 $abc$36366$n3696_1
.sym 30919 picorv32.decoded_imm_uj[7]
.sym 30920 picorv32.cpuregs_wrdata[15]
.sym 30921 picorv32.cpuregs_rs1[9]
.sym 30922 $abc$36366$n6181
.sym 30923 picorv32.cpuregs_wrdata[11]
.sym 30924 $abc$36366$n6184
.sym 30925 $abc$36366$n4423
.sym 30926 picorv32.is_sb_sh_sw
.sym 30927 picorv32.reg_op2[3]
.sym 30928 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 30929 $abc$36366$n3738
.sym 30930 picorv32.reg_op2[11]
.sym 30931 picorv32.cpuregs_wrdata[23]
.sym 30932 $abc$36366$n4416
.sym 30933 picorv32.cpuregs_rs1[8]
.sym 30934 picorv32.reg_op2[7]
.sym 30935 $abc$36366$n3008
.sym 30936 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 30943 $abc$36366$n3696_1
.sym 30949 $abc$36366$n3029_1
.sym 30951 picorv32.irq_active
.sym 30952 picorv32.decoder_trigger
.sym 30953 $abc$36366$n4526
.sym 30954 $abc$36366$n4427
.sym 30960 $abc$36366$n4518
.sym 30962 $abc$36366$n208
.sym 30964 $abc$36366$n4414
.sym 30969 $abc$36366$n3079
.sym 30970 $abc$36366$n3409
.sym 30973 $abc$36366$n4531
.sym 30975 $abc$36366$n4531
.sym 30976 $abc$36366$n3696_1
.sym 30977 $abc$36366$n4518
.sym 30978 $abc$36366$n4427
.sym 30988 picorv32.decoder_trigger
.sym 30990 $abc$36366$n3029_1
.sym 30995 $abc$36366$n3409
.sym 30996 $abc$36366$n208
.sym 30999 $abc$36366$n4414
.sym 31000 $abc$36366$n3696_1
.sym 31001 $abc$36366$n4526
.sym 31002 $abc$36366$n4427
.sym 31020 picorv32.irq_active
.sym 31021 $abc$36366$n3079
.sym 31022 sys_clk_$glb_clk
.sym 31023 $abc$36366$n208_$glb_sr
.sym 31024 $abc$36366$n3738
.sym 31025 spram_datain0[15]
.sym 31026 spram_datain0[11]
.sym 31027 $abc$36366$n3762_1
.sym 31028 spram_datain0[7]
.sym 31029 $abc$36366$n3029
.sym 31030 spram_datain0[1]
.sym 31031 spram_datain0[9]
.sym 31032 picorv32.latched_stalu
.sym 31033 picorv32.reg_out[30]
.sym 31038 $abc$36366$n4506
.sym 31041 picorv32.instr_auipc
.sym 31042 picorv32.is_lui_auipc_jal
.sym 31043 picorv32.cpuregs_wrdata[13]
.sym 31044 $abc$36366$n4509
.sym 31045 $abc$36366$n3696_1
.sym 31046 picorv32.cpuregs_rs1[4]
.sym 31047 picorv32.irq_active
.sym 31048 $abc$36366$n208
.sym 31049 sram_bus_dat_w[2]
.sym 31050 $abc$36366$n3740
.sym 31051 $abc$36366$n3020
.sym 31052 $abc$36366$n3748
.sym 31053 $abc$36366$n2841
.sym 31054 picorv32.cpuregs_wrdata[25]
.sym 31055 picorv32.cpu_state[1]
.sym 31056 picorv32.cpuregs_rs1[1]
.sym 31057 picorv32.cpu_state[3]
.sym 31058 picorv32.mem_rdata_q[12]
.sym 31059 picorv32.is_lui_auipc_jal
.sym 31065 $abc$36366$n4420
.sym 31067 $abc$36366$n3696_1
.sym 31069 $abc$36366$n2841
.sym 31071 $abc$36366$n3731
.sym 31072 $abc$36366$n4517
.sym 31073 $abc$36366$n4427
.sym 31075 picorv32.mem_rdata_q[12]
.sym 31077 picorv32.mem_rdata_q[20]
.sym 31079 $abc$36366$n4520
.sym 31081 $abc$36366$n4411
.sym 31082 $abc$36366$n4521
.sym 31083 picorv32.mem_rdata_q[13]
.sym 31084 $abc$36366$n4414
.sym 31085 $abc$36366$n4423
.sym 31086 $abc$36366$n4419
.sym 31087 $abc$36366$n4534
.sym 31088 $abc$36366$n6179
.sym 31089 picorv32.is_alu_reg_imm
.sym 31091 $abc$36366$n4518
.sym 31092 $abc$36366$n4413
.sym 31093 $abc$36366$n4411
.sym 31094 picorv32.instr_jalr
.sym 31095 $abc$36366$n6176
.sym 31096 $abc$36366$n3099
.sym 31098 $abc$36366$n4423
.sym 31099 $abc$36366$n4427
.sym 31100 $abc$36366$n3696_1
.sym 31101 $abc$36366$n6176
.sym 31105 $abc$36366$n3099
.sym 31106 picorv32.mem_rdata_q[20]
.sym 31107 $abc$36366$n2841
.sym 31110 $abc$36366$n3731
.sym 31111 $abc$36366$n4521
.sym 31112 $abc$36366$n4411
.sym 31113 $abc$36366$n4520
.sym 31116 picorv32.mem_rdata_q[12]
.sym 31117 picorv32.instr_jalr
.sym 31118 picorv32.is_alu_reg_imm
.sym 31119 picorv32.mem_rdata_q[13]
.sym 31122 $abc$36366$n4534
.sym 31123 $abc$36366$n4427
.sym 31124 $abc$36366$n3696_1
.sym 31125 $abc$36366$n6179
.sym 31128 $abc$36366$n4414
.sym 31129 $abc$36366$n4413
.sym 31130 $abc$36366$n4411
.sym 31131 $abc$36366$n3731
.sym 31134 $abc$36366$n4411
.sym 31135 $abc$36366$n4518
.sym 31136 $abc$36366$n3731
.sym 31137 $abc$36366$n4517
.sym 31140 $abc$36366$n4419
.sym 31141 $abc$36366$n4420
.sym 31142 $abc$36366$n4411
.sym 31143 $abc$36366$n3731
.sym 31144 $abc$36366$n3008_$glb_ce
.sym 31145 sys_clk_$glb_clk
.sym 31147 picorv32.reg_op2[9]
.sym 31148 $abc$36366$n4898_1
.sym 31149 picorv32.cpuregs_rs1[13]
.sym 31150 picorv32.reg_op2[0]
.sym 31151 $abc$36366$n3078
.sym 31152 $abc$36366$n3067
.sym 31153 picorv32.reg_op2[12]
.sym 31154 picorv32.reg_op2[1]
.sym 31155 picorv32.cpuregs_rs1[0]
.sym 31159 picorv32.reg_op2[15]
.sym 31160 picorv32.mem_do_wdata
.sym 31161 $abc$36366$n3740
.sym 31162 $abc$36366$n2995
.sym 31163 picorv32.cpuregs_rs1[2]
.sym 31164 $abc$36366$n5695
.sym 31165 picorv32.cpuregs_wrdata[18]
.sym 31167 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 31168 picorv32.latched_stalu
.sym 31169 $abc$36366$n4420
.sym 31170 picorv32.cpuregs_wrdata[31]
.sym 31171 $abc$36366$n3021
.sym 31172 $abc$36366$n4462
.sym 31173 picorv32.cpuregs_wrdata[13]
.sym 31174 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 31175 spram_datain0[7]
.sym 31176 picorv32.reg_op2[12]
.sym 31177 picorv32.mem_do_rinst
.sym 31178 picorv32.cpuregs_rs1[25]
.sym 31179 picorv32.mem_do_rdata
.sym 31180 picorv32.cpuregs_rs1[16]
.sym 31181 picorv32.cpu_state[1]
.sym 31182 $abc$36366$n3736_1
.sym 31188 $abc$36366$n2858_1
.sym 31190 picorv32.mem_do_prefetch
.sym 31191 picorv32.cpu_state[5]
.sym 31195 picorv32.mem_do_rinst
.sym 31196 picorv32.is_sb_sh_sw
.sym 31201 $abc$36366$n3019
.sym 31203 $abc$36366$n3017
.sym 31205 picorv32.mem_do_rdata
.sym 31206 picorv32.mem_do_wdata
.sym 31207 picorv32.cpu_state[1]
.sym 31208 $abc$36366$n208
.sym 31210 $abc$36366$n3829_1
.sym 31211 $abc$36366$n3020
.sym 31212 $abc$36366$n2857_1
.sym 31219 picorv32.is_sll_srl_sra
.sym 31221 $abc$36366$n2858_1
.sym 31223 $abc$36366$n208
.sym 31227 picorv32.mem_do_rinst
.sym 31228 picorv32.is_sll_srl_sra
.sym 31229 picorv32.is_sb_sh_sw
.sym 31230 picorv32.mem_do_prefetch
.sym 31233 picorv32.mem_do_prefetch
.sym 31234 $abc$36366$n2857_1
.sym 31235 picorv32.mem_do_wdata
.sym 31236 picorv32.cpu_state[5]
.sym 31239 $abc$36366$n3020
.sym 31240 $abc$36366$n3019
.sym 31242 $abc$36366$n3017
.sym 31245 picorv32.mem_do_prefetch
.sym 31246 $abc$36366$n2857_1
.sym 31247 picorv32.mem_do_wdata
.sym 31248 picorv32.cpu_state[5]
.sym 31251 picorv32.mem_do_rinst
.sym 31253 $abc$36366$n2857_1
.sym 31257 picorv32.mem_do_prefetch
.sym 31258 $abc$36366$n2857_1
.sym 31259 $abc$36366$n3829_1
.sym 31260 picorv32.cpu_state[1]
.sym 31263 picorv32.mem_do_rdata
.sym 31265 $abc$36366$n2857_1
.sym 31266 picorv32.mem_do_prefetch
.sym 31270 $abc$36366$n3758
.sym 31271 picorv32.cpuregs_rs1[29]
.sym 31272 picorv32.cpuregs_rs1[19]
.sym 31273 picorv32.cpu_state[1]
.sym 31274 $abc$36366$n4466
.sym 31275 picorv32.cpuregs_rs1[22]
.sym 31276 $abc$36366$n4515
.sym 31277 picorv32.cpuregs_rs1[20]
.sym 31278 $abc$36366$n3021
.sym 31279 $abc$36366$n4045
.sym 31282 $abc$36366$n4514
.sym 31283 picorv32.reg_op2[12]
.sym 31285 picorv32.reg_op2[0]
.sym 31286 $abc$36366$n3815_1
.sym 31287 picorv32.reg_op2[1]
.sym 31288 $abc$36366$n3158
.sym 31289 picorv32.reg_op2[9]
.sym 31290 $abc$36366$n3018
.sym 31291 picorv32.decoded_imm[0]
.sym 31292 $abc$36366$n3021
.sym 31293 picorv32.irq_active
.sym 31294 $abc$36366$n3731
.sym 31295 $abc$36366$n5141
.sym 31296 $abc$36366$n4036_1
.sym 31297 $abc$36366$n3756
.sym 31298 $abc$36366$n4445
.sym 31299 $abc$36366$n3021
.sym 31300 picorv32.cpuregs_wrdata[18]
.sym 31301 $abc$36366$n3006
.sym 31302 $abc$36366$n2819
.sym 31303 $abc$36366$n3731
.sym 31304 $abc$36366$n3696_1
.sym 31305 picorv32.mem_rdata_q[12]
.sym 31311 picorv32.cpu_state[6]
.sym 31314 $abc$36366$n3018
.sym 31315 $abc$36366$n4438
.sym 31317 $abc$36366$n4444
.sym 31318 picorv32.reg_op2[4]
.sym 31320 $abc$36366$n208
.sym 31323 $abc$36366$n3021
.sym 31324 $abc$36366$n4445
.sym 31325 picorv32.cpu_state[5]
.sym 31326 picorv32.mem_do_prefetch
.sym 31327 picorv32.reg_sh[0]
.sym 31328 $abc$36366$n3696_1
.sym 31329 $abc$36366$n2988
.sym 31331 $abc$36366$n4472
.sym 31332 $abc$36366$n4427
.sym 31333 $abc$36366$n3020_1
.sym 31336 $PACKER_VCC_NET
.sym 31340 $abc$36366$n4427
.sym 31341 $abc$36366$n4439
.sym 31342 $abc$36366$n4471
.sym 31344 picorv32.reg_sh[0]
.sym 31346 $PACKER_VCC_NET
.sym 31350 $abc$36366$n3696_1
.sym 31351 $abc$36366$n4445
.sym 31352 $abc$36366$n4427
.sym 31353 $abc$36366$n4444
.sym 31356 $abc$36366$n4471
.sym 31357 $abc$36366$n3696_1
.sym 31358 $abc$36366$n4472
.sym 31359 $abc$36366$n4427
.sym 31364 picorv32.reg_op2[4]
.sym 31368 picorv32.mem_do_prefetch
.sym 31369 picorv32.cpu_state[5]
.sym 31370 picorv32.cpu_state[6]
.sym 31375 $abc$36366$n3020_1
.sym 31376 picorv32.cpu_state[5]
.sym 31380 $abc$36366$n4427
.sym 31381 $abc$36366$n3696_1
.sym 31382 $abc$36366$n4438
.sym 31383 $abc$36366$n4439
.sym 31386 $abc$36366$n3018
.sym 31387 $abc$36366$n208
.sym 31388 $abc$36366$n3021
.sym 31389 $abc$36366$n3020_1
.sym 31390 $abc$36366$n2988
.sym 31391 sys_clk_$glb_clk
.sym 31393 $abc$36366$n4469
.sym 31394 $abc$36366$n3766
.sym 31395 $abc$36366$n3772_1
.sym 31396 $abc$36366$n3776_1
.sym 31397 $abc$36366$n4454
.sym 31398 picorv32.cpuregs_rs1[23]
.sym 31399 $abc$36366$n4460
.sym 31400 picorv32.cpuregs_rs1[17]
.sym 31401 $abc$36366$n3089
.sym 31402 picorv32.cpuregs_rs1[22]
.sym 31405 spram_datain0[14]
.sym 31406 $abc$36366$n4037_1
.sym 31407 $abc$36366$n4441
.sym 31408 spram_datain0[13]
.sym 31409 picorv32.cpuregs_rs1[25]
.sym 31410 picorv32.cpuregs_rs1[20]
.sym 31411 picorv32.cpuregs_rs1[31]
.sym 31412 $abc$36366$n4456
.sym 31413 picorv32.cpu_state[5]
.sym 31414 picorv32.reg_op2[4]
.sym 31415 $abc$36366$n3696_1
.sym 31416 picorv32.cpu_state[4]
.sym 31417 $abc$36366$n4433
.sym 31418 $abc$36366$n4498
.sym 31419 $abc$36366$n3008
.sym 31420 $abc$36366$n4490
.sym 31421 $abc$36366$n4463
.sym 31422 $abc$36366$n4411
.sym 31423 picorv32.cpuregs_wrdata[23]
.sym 31424 $abc$36366$n3019
.sym 31425 sys_rst
.sym 31426 $abc$36366$n2935
.sym 31427 $abc$36366$n3024
.sym 31428 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 31434 $abc$36366$n3024
.sym 31436 $abc$36366$n3031
.sym 31448 $abc$36366$n3017
.sym 31450 picorv32.cpu_state[4]
.sym 31453 picorv32.reg_sh[0]
.sym 31464 $abc$36366$n5140
.sym 31492 $abc$36366$n5140
.sym 31504 $abc$36366$n3017
.sym 31505 $abc$36366$n3024
.sym 31509 picorv32.reg_sh[0]
.sym 31510 picorv32.cpu_state[4]
.sym 31513 $abc$36366$n3031
.sym 31514 sys_clk_$glb_clk
.sym 31515 $abc$36366$n208_$glb_sr
.sym 31516 $abc$36366$n4463
.sym 31518 $abc$36366$n3770_1
.sym 31519 $abc$36366$n4451
.sym 31520 $abc$36366$n3790
.sym 31522 $abc$36366$n4433
.sym 31523 $abc$36366$n3778_1
.sym 31525 spram_datain1[12]
.sym 31528 picorv32.cpuregs_wrdata[24]
.sym 31530 $abc$36366$n4502
.sym 31532 $abc$36366$n4447
.sym 31533 picorv32.cpuregs_rs1[17]
.sym 31534 $abc$36366$n4492
.sym 31535 picorv32.cpuregs_wrdata[24]
.sym 31536 $abc$36366$n3083
.sym 31537 picorv32.cpuregs_wrdata[22]
.sym 31538 $abc$36366$n4500
.sym 31539 picorv32.is_lui_auipc_jal
.sym 31540 $abc$36366$n208
.sym 31541 sram_bus_dat_w[2]
.sym 31542 picorv32.cpuregs_wrdata[25]
.sym 31543 picorv32.mem_rdata_q[12]
.sym 31546 $abc$36366$n4419_1
.sym 31548 sram_bus_dat_w[1]
.sym 31558 picorv32.cpuregs_wrdata[27]
.sym 31564 $abc$36366$n4439
.sym 31567 $abc$36366$n4445
.sym 31568 picorv32.cpuregs_wrdata[25]
.sym 31569 $abc$36366$n4482
.sym 31571 $abc$36366$n4486
.sym 31573 $abc$36366$n3731
.sym 31582 $abc$36366$n4411
.sym 31596 $abc$36366$n4445
.sym 31597 $abc$36366$n3731
.sym 31598 $abc$36366$n4486
.sym 31599 $abc$36366$n4411
.sym 31602 picorv32.cpuregs_wrdata[25]
.sym 31614 $abc$36366$n3731
.sym 31615 $abc$36366$n4482
.sym 31616 $abc$36366$n4411
.sym 31617 $abc$36366$n4439
.sym 31632 picorv32.cpuregs_wrdata[27]
.sym 31637 sys_clk_$glb_clk
.sym 31641 sram_bus_dat_w[1]
.sym 31642 $abc$36366$n4456_1
.sym 31643 $abc$36366$n2935
.sym 31644 $abc$36366$n4417_1
.sym 31645 $abc$36366$n208
.sym 31646 $abc$36366$n4418
.sym 31647 $abc$36366$n3786
.sym 31648 picorv32.reg_op1[18]
.sym 31651 picorv32.cpuregs_wrdata[31]
.sym 31652 $abc$36366$n2995
.sym 31653 $abc$36366$n4484
.sym 31654 picorv32.is_lui_auipc_jal
.sym 31657 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 31660 $abc$36366$n3083
.sym 31663 picorv32.mem_rdata_q[12]
.sym 31664 $abc$36366$n2935
.sym 31666 $abc$36366$n4417_1
.sym 31668 picorv32.reg_op2[12]
.sym 31669 picorv32.reg_op2[12]
.sym 31671 picorv32.reg_op2[2]
.sym 31672 spram_datain0[7]
.sym 31673 $abc$36366$n3778_1
.sym 31674 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 31680 picorv32.mem_rdata_q[14]
.sym 31682 $abc$36366$n3009
.sym 31697 picorv32.mem_rdata_q[13]
.sym 31698 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 31703 picorv32.mem_rdata_q[12]
.sym 31749 picorv32.mem_rdata_q[14]
.sym 31750 picorv32.mem_rdata_q[12]
.sym 31751 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 31752 picorv32.mem_rdata_q[13]
.sym 31759 $abc$36366$n3009
.sym 31760 sys_clk_$glb_clk
.sym 31761 $abc$36366$n208_$glb_sr
.sym 31762 $abc$36366$n4547
.sym 31763 $abc$36366$n4548
.sym 31764 $abc$36366$n5506_1
.sym 31765 $abc$36366$n5505_1
.sym 31766 $abc$36366$n4546
.sym 31767 $abc$36366$n4387_1
.sym 31768 $abc$36366$n4403
.sym 31769 $abc$36366$n5504_1
.sym 31771 $abc$36366$n4417_1
.sym 31774 picorv32.instr_sub
.sym 31775 sram_bus_dat_w[0]
.sym 31776 $abc$36366$n3009
.sym 31777 $abc$36366$n4456_1
.sym 31779 picorv32.instr_sra
.sym 31780 sys_rst
.sym 31784 picorv32.reg_op1[31]
.sym 31785 sram_bus_dat_w[1]
.sym 31786 sram_bus_dat_w[1]
.sym 31790 sram_bus_dat_w[4]
.sym 31791 $abc$36366$n4389_1
.sym 31793 $abc$36366$n2819
.sym 31794 $abc$36366$n208
.sym 31795 picorv32.instr_bltu
.sym 31817 spram_datain0[4]
.sym 31873 spram_datain0[4]
.sym 31883 sys_clk_$glb_clk
.sym 31884 sys_rst_$glb_sr
.sym 31885 $abc$36366$n4395_1
.sym 31887 $abc$36366$n4388
.sym 31888 $abc$36366$n4507_1
.sym 31889 $abc$36366$n4504_1
.sym 31890 $abc$36366$n4505
.sym 31891 $abc$36366$n4506_1
.sym 31892 $abc$36366$n4576
.sym 31897 $abc$36366$n4421
.sym 31898 picorv32.reg_op2[4]
.sym 31899 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 31900 $abc$36366$n4411_1
.sym 31901 picorv32.reg_op2[3]
.sym 31902 $abc$36366$n4421
.sym 31905 $abc$36366$n4462_1
.sym 31906 picorv32.reg_op2[3]
.sym 31909 picorv32.reg_op2[1]
.sym 31910 sram_bus_dat_w[7]
.sym 31914 picorv32.instr_sub
.sym 31918 sram_bus_dat_w[4]
.sym 31919 $abc$36366$n4391
.sym 31929 picorv32.mem_rdata_q[13]
.sym 31934 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 31935 picorv32.mem_rdata_q[12]
.sym 31937 $abc$36366$n2820
.sym 31940 $abc$36366$n178
.sym 31942 picorv32.mem_rdata_q[14]
.sym 31944 $abc$36366$n3009
.sym 31953 count[0]
.sym 31966 count[0]
.sym 31967 $abc$36366$n178
.sym 31968 $abc$36366$n2820
.sym 31995 picorv32.mem_rdata_q[12]
.sym 31996 picorv32.mem_rdata_q[13]
.sym 31997 picorv32.mem_rdata_q[14]
.sym 31998 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 32005 $abc$36366$n3009
.sym 32006 sys_clk_$glb_clk
.sym 32007 $abc$36366$n208_$glb_sr
.sym 32009 $abc$36366$n4469_1
.sym 32010 $abc$36366$n4389_1
.sym 32011 $abc$36366$n4527
.sym 32014 $abc$36366$n4407
.sym 32020 picorv32.reg_op2[3]
.sym 32022 picorv32.is_slti_blt_slt
.sym 32025 $abc$36366$n2820
.sym 32028 $abc$36366$n4643
.sym 32029 picorv32.reg_op2[29]
.sym 32032 $abc$36366$n4392_1
.sym 32034 $abc$36366$n4396_1
.sym 32036 sram_bus_dat_w[1]
.sym 32037 $abc$36366$n4407
.sym 32039 $abc$36366$n4419_1
.sym 32041 sram_bus_dat_w[2]
.sym 32079 spram_datain0[7]
.sym 32119 spram_datain0[7]
.sym 32129 sys_clk_$glb_clk
.sym 32130 sys_rst_$glb_sr
.sym 32131 $abc$36366$n4471_1
.sym 32133 $abc$36366$n4473
.sym 32134 $abc$36366$n4472_1
.sym 32137 $abc$36366$n4392_1
.sym 32138 $abc$36366$n4396_1
.sym 32145 $abc$36366$n4589
.sym 32146 $abc$36366$n4409_1
.sym 32152 picorv32.instr_beq
.sym 32155 spram_datain0[6]
.sym 32160 sram_bus_dat_w[5]
.sym 32163 sys_rst
.sym 32164 sram_bus_dat_w[7]
.sym 32165 spram_datain0[7]
.sym 32262 sram_bus_dat_w[2]
.sym 32271 $abc$36366$n4393_1
.sym 32274 $abc$36366$n4394_1
.sym 32275 sram_bus_dat_w[0]
.sym 32277 $abc$36366$n4397_1
.sym 32278 sram_bus_dat_w[4]
.sym 32282 $abc$36366$n208
.sym 32283 sram_bus_dat_w[0]
.sym 32284 $abc$36366$n2850
.sym 32286 sram_bus_dat_w[5]
.sym 32287 $PACKER_VCC_NET
.sym 32289 $abc$36366$n2879
.sym 32314 spram_datain0[5]
.sym 32325 $abc$36366$n178
.sym 32329 spram_datain0[5]
.sym 32348 $abc$36366$n178
.sym 32375 sys_clk_$glb_clk
.sym 32376 sys_rst_$glb_sr
.sym 32377 $abc$36366$n6608
.sym 32378 $abc$36366$n2850
.sym 32379 $abc$36366$n6609
.sym 32380 $abc$36366$n2851
.sym 32382 basesoc_uart_rx_fifo_level0[0]
.sym 32389 sram_bus_dat_w[5]
.sym 32410 sram_bus_dat_w[7]
.sym 32411 sram_bus_dat_w[4]
.sym 32502 $abc$36366$n6612
.sym 32503 $abc$36366$n6615
.sym 32504 $abc$36366$n6618
.sym 32505 csrbank3_en0_w
.sym 32507 $abc$36366$n3279
.sym 32520 eventsourceprocess1_trigger
.sym 32523 sram_bus_dat_w[7]
.sym 32527 csrbank3_en0_w
.sym 32529 sram_bus_dat_w[2]
.sym 32530 basesoc_uart_rx_fifo_level0[0]
.sym 32534 sram_bus_dat_w[2]
.sym 32548 basesoc_uart_rx_fifo_level0[1]
.sym 32552 $abc$36366$n2851
.sym 32616 basesoc_uart_rx_fifo_level0[1]
.sym 32620 $abc$36366$n2851
.sym 32621 sys_clk_$glb_clk
.sym 32622 sys_rst_$glb_sr
.sym 32624 basesoc_uart_rx_fifo_level0[4]
.sym 32627 basesoc_uart_rx_fifo_level0[3]
.sym 32628 basesoc_uart_rx_fifo_level0[2]
.sym 32638 basesoc_uart_phy_rx_busy
.sym 32641 basesoc_uart_tx_fifo_wrport_we
.sym 32643 $abc$36366$n98
.sym 32646 $abc$36366$n3211
.sym 32647 basesoc_uart_rx_fifo_wrport_we
.sym 32648 sys_rst
.sym 32652 sram_bus_dat_w[5]
.sym 32656 sram_bus_dat_w[7]
.sym 32657 basesoc_uart_tx_fifo_wrport_we
.sym 32658 basesoc_uart_rx_fifo_level0[1]
.sym 32666 basesoc_uart_tx_fifo_syncfifo_re
.sym 32682 $abc$36366$n2802
.sym 32733 basesoc_uart_tx_fifo_syncfifo_re
.sym 32743 $abc$36366$n2802
.sym 32744 sys_clk_$glb_clk
.sym 32745 sys_rst_$glb_sr
.sym 32748 $abc$36366$n6611
.sym 32749 $abc$36366$n6614
.sym 32750 $abc$36366$n6617
.sym 32752 csrbank3_load3_w[1]
.sym 32759 $abc$36366$n3251
.sym 32762 basesoc_uart_tx_fifo_syncfifo_re
.sym 32764 basesoc_timer0_value[30]
.sym 32766 basesoc_timer0_value[25]
.sym 32774 $abc$36366$n208
.sym 32775 sram_bus_dat_w[0]
.sym 32776 $abc$36366$n2850
.sym 32777 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 32778 sram_bus_dat_w[5]
.sym 32779 $PACKER_VCC_NET
.sym 32781 $abc$36366$n3256
.sym 32805 $abc$36366$n3256
.sym 32808 sys_rst
.sym 32817 basesoc_uart_tx_fifo_wrport_we
.sym 32833 basesoc_uart_tx_fifo_wrport_we
.sym 32835 sys_rst
.sym 32838 sys_rst
.sym 32839 $abc$36366$n3256
.sym 32852 basesoc_uart_tx_fifo_wrport_we
.sym 32869 csrbank3_reload3_w[0]
.sym 32873 csrbank3_reload3_w[7]
.sym 32886 $abc$36366$n2689
.sym 32891 csrbank3_value1_w[1]
.sym 32894 sram_bus_dat_w[3]
.sym 32895 csrbank3_reload1_w[0]
.sym 32898 sram_bus_dat_w[7]
.sym 32903 sram_bus_dat_w[4]
.sym 32911 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 32921 $abc$36366$n2830
.sym 32951 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 32989 $abc$36366$n2830
.sym 32990 sys_clk_$glb_clk
.sym 32991 sys_rst_$glb_sr
.sym 32993 csrbank3_load2_w[6]
.sym 32994 csrbank3_load2_w[4]
.sym 32999 csrbank3_load2_w[5]
.sym 33005 basesoc_timer0_value[9]
.sym 33007 $abc$36366$n2830
.sym 33008 $abc$36366$n4961
.sym 33012 $abc$36366$n3292
.sym 33017 sram_bus_dat_w[2]
.sym 33020 csrbank3_reload3_w[7]
.sym 33022 $abc$36366$n2863
.sym 33023 $abc$36366$n2873
.sym 33026 sram_bus_dat_w[2]
.sym 33115 csrbank3_load0_w[7]
.sym 33116 csrbank3_load0_w[2]
.sym 33119 csrbank3_load0_w[5]
.sym 33121 csrbank3_load0_w[4]
.sym 33127 $abc$36366$n2869
.sym 33133 $abc$36366$n2877
.sym 33139 $abc$36366$n3342_1
.sym 33140 sram_bus_dat_w[5]
.sym 33145 sram_bus_dat_w[6]
.sym 33148 sram_bus_dat_w[7]
.sym 33160 sram_bus_dat_w[0]
.sym 33164 sram_bus_dat_w[3]
.sym 33183 $abc$36366$n2873
.sym 33196 sram_bus_dat_w[0]
.sym 33228 sram_bus_dat_w[3]
.sym 33235 $abc$36366$n2873
.sym 33236 sys_clk_$glb_clk
.sym 33237 sys_rst_$glb_sr
.sym 33238 csrbank3_load3_w[5]
.sym 33239 csrbank3_load3_w[2]
.sym 33241 $abc$36366$n2925
.sym 33242 csrbank3_load3_w[3]
.sym 33243 $abc$36366$n2924
.sym 33244 csrbank3_load3_w[7]
.sym 33251 csrbank3_load0_w[4]
.sym 33254 $abc$36366$n4977_1
.sym 33257 csrbank3_load0_w[7]
.sym 33268 $abc$36366$n2877
.sym 33270 sram_bus_dat_w[5]
.sym 33271 eventsourceprocess2_trigger
.sym 33300 $abc$36366$n2924
.sym 33306 $abc$36366$n2925
.sym 33320 $abc$36366$n2924
.sym 33358 $abc$36366$n2925
.sym 33359 sys_clk_$glb_clk
.sym 33360 sys_rst_$glb_sr
.sym 33361 csrbank3_reload3_w[3]
.sym 33366 csrbank3_reload3_w[2]
.sym 33367 csrbank3_reload3_w[5]
.sym 33374 csrbank3_load3_w[7]
.sym 33375 $abc$36366$n4972_1
.sym 33376 basesoc_uart_phy_tx_busy
.sym 33380 csrbank3_load3_w[5]
.sym 33493 csrbank3_reload3_w[5]
.sym 33499 csrbank3_reload3_w[3]
.sym 33514 sram_bus_dat_w[2]
.sym 33584 $abc$36366$n6313
.sym 33585 $abc$36366$n3384_1
.sym 33586 $abc$36366$n3385_1
.sym 33588 $abc$36366$n2813
.sym 33591 spiflash_counter[0]
.sym 33600 picorv32.trap
.sym 33608 $abc$36366$n3870
.sym 33628 $abc$36366$n2964
.sym 33629 $abc$36366$n6319
.sym 33630 $abc$36366$n6321
.sym 33631 $abc$36366$n6323
.sym 33632 $abc$36366$n6325
.sym 33636 $abc$36366$n6317
.sym 33639 sys_rst
.sym 33640 $abc$36366$n2964
.sym 33641 $abc$36366$n6327
.sym 33649 spiflash_counter[0]
.sym 33651 $abc$36366$n3384_1
.sym 33659 $abc$36366$n3384_1
.sym 33661 $abc$36366$n6325
.sym 33665 spiflash_counter[0]
.sym 33666 $abc$36366$n3384_1
.sym 33667 $abc$36366$n2964
.sym 33668 sys_rst
.sym 33671 $abc$36366$n3384_1
.sym 33672 $abc$36366$n6317
.sym 33678 $abc$36366$n3384_1
.sym 33679 $abc$36366$n6319
.sym 33690 $abc$36366$n6321
.sym 33692 $abc$36366$n3384_1
.sym 33695 $abc$36366$n3384_1
.sym 33697 $abc$36366$n6327
.sym 33702 $abc$36366$n3384_1
.sym 33703 $abc$36366$n6323
.sym 33705 $abc$36366$n2964
.sym 33706 sys_clk_$glb_clk
.sym 33707 sys_rst_$glb_sr
.sym 33712 spram_maskwren1[1]
.sym 33713 $abc$36366$n3691_1
.sym 33714 spram_maskwren0[1]
.sym 33715 spram_maskwren1[3]
.sym 33716 $abc$36366$n3687_1
.sym 33717 spram_maskwren0[3]
.sym 33718 $abc$36366$n3681_1
.sym 33719 $abc$36366$n3684_1
.sym 33722 $abc$36366$n4898_1
.sym 33724 $abc$36366$n3380
.sym 33725 $PACKER_GND_NET
.sym 33726 $abc$36366$n2964
.sym 33728 $PACKER_VCC_NET
.sym 33729 picorv32.mem_rdata_latched_noshuffle[26]
.sym 33731 $abc$36366$n3020
.sym 33733 spram_bus_adr[14]
.sym 33735 $abc$36366$n6799
.sym 33739 spiflash_counter[4]
.sym 33747 $abc$36366$n2965
.sym 33772 $abc$36366$n4251_1
.sym 33773 $abc$36366$n4251_1
.sym 33774 picorv32.reg_op1[1]
.sym 33775 $abc$36366$n4723
.sym 33799 spiflash_counter[1]
.sym 33802 $abc$36366$n3374
.sym 33816 $abc$36366$n2965
.sym 33834 $abc$36366$n3374
.sym 33835 spiflash_counter[1]
.sym 33868 $abc$36366$n2965
.sym 33869 sys_clk_$glb_clk
.sym 33870 sys_rst_$glb_sr
.sym 33871 $abc$36366$n2993
.sym 33872 $abc$36366$n3203
.sym 33873 picorv32.mem_valid
.sym 33874 $abc$36366$n2982
.sym 33875 $abc$36366$n3392
.sym 33876 $abc$36366$n3002
.sym 33877 $abc$36366$n2984
.sym 33878 $abc$36366$n3206
.sym 33884 spram_bus_adr[13]
.sym 33885 spiflash_i
.sym 33886 $abc$36366$n2964
.sym 33888 spram_bus_adr[14]
.sym 33889 spram_bus_adr[10]
.sym 33891 $abc$36366$n3978_1
.sym 33894 sys_rst
.sym 33895 $abc$36366$n4699_1
.sym 33896 $abc$36366$n3392
.sym 33897 $abc$36366$n2913
.sym 33902 $abc$36366$n208
.sym 33903 $abc$36366$n3681_1
.sym 33905 $abc$36366$n208
.sym 33912 picorv32.mem_do_wdata
.sym 33913 picorv32.mem_do_rinst
.sym 33915 $abc$36366$n2859
.sym 33917 $abc$36366$n2861_1
.sym 33918 $abc$36366$n208
.sym 33919 picorv32.mem_state[0]
.sym 33920 $abc$36366$n5420
.sym 33922 $abc$36366$n2818
.sym 33923 $abc$36366$n2859
.sym 33924 $abc$36366$n3202
.sym 33925 $abc$36366$n2982
.sym 33926 $abc$36366$n3681_1
.sym 33927 picorv32.mem_state[0]
.sym 33928 picorv32.mem_do_rinst
.sym 33929 $abc$36366$n3199
.sym 33932 picorv32.mem_do_rdata
.sym 33934 picorv32.mem_do_prefetch
.sym 33936 picorv32.mem_do_rinst
.sym 33937 $abc$36366$n3203
.sym 33939 $abc$36366$n2986
.sym 33940 picorv32.trap
.sym 33941 $abc$36366$n3200
.sym 33942 picorv32.mem_state[1]
.sym 33943 $abc$36366$n2879_1
.sym 33945 $abc$36366$n2859
.sym 33946 picorv32.mem_state[1]
.sym 33947 picorv32.mem_state[0]
.sym 33948 picorv32.mem_do_rinst
.sym 33951 $abc$36366$n2861_1
.sym 33952 picorv32.mem_do_rdata
.sym 33953 picorv32.mem_do_rinst
.sym 33954 picorv32.mem_do_prefetch
.sym 33958 $abc$36366$n3681_1
.sym 33959 $abc$36366$n2879_1
.sym 33960 $abc$36366$n2818
.sym 33963 picorv32.trap
.sym 33966 $abc$36366$n208
.sym 33969 picorv32.mem_do_rinst
.sym 33970 picorv32.mem_state[1]
.sym 33971 picorv32.mem_state[0]
.sym 33972 $abc$36366$n2859
.sym 33975 picorv32.mem_state[0]
.sym 33976 picorv32.mem_do_rinst
.sym 33977 picorv32.mem_state[1]
.sym 33978 picorv32.mem_do_rdata
.sym 33981 $abc$36366$n3200
.sym 33982 $abc$36366$n2859
.sym 33983 $abc$36366$n3203
.sym 33984 $abc$36366$n3202
.sym 33987 $abc$36366$n5420
.sym 33988 picorv32.mem_do_wdata
.sym 33989 $abc$36366$n3199
.sym 33990 $abc$36366$n3200
.sym 33991 $abc$36366$n2986
.sym 33992 sys_clk_$glb_clk
.sym 33993 $abc$36366$n2982
.sym 33994 $abc$36366$n4731
.sym 33995 $abc$36366$n4714_1
.sym 33996 $abc$36366$n4715
.sym 33997 $abc$36366$n4681_1
.sym 33998 picorv32.mem_rdata_q[26]
.sym 33999 $abc$36366$n2883
.sym 34000 $abc$36366$n4699_1
.sym 34001 $abc$36366$n4691
.sym 34007 $abc$36366$n2862
.sym 34008 $abc$36366$n2818
.sym 34009 picorv32.mem_rdata_latched_noshuffle[31]
.sym 34010 spram_bus_adr[7]
.sym 34011 $abc$36366$n2859
.sym 34012 sys_rst
.sym 34013 $abc$36366$n2819
.sym 34014 $abc$36366$n2816_1
.sym 34015 $abc$36366$n3205
.sym 34017 picorv32.mem_valid
.sym 34019 picorv32.mem_rdata_q[26]
.sym 34020 $abc$36366$n3688_1
.sym 34022 $abc$36366$n3848_1
.sym 34023 picorv32.trap
.sym 34024 $abc$36366$n3002
.sym 34026 $abc$36366$n2984
.sym 34029 spram_bus_adr[12]
.sym 34036 picorv32.mem_rdata_q[3]
.sym 34037 $abc$36366$n2889
.sym 34038 $abc$36366$n2876
.sym 34043 picorv32.mem_rdata_q[1]
.sym 34044 $abc$36366$n2893_1
.sym 34045 $abc$36366$n2891
.sym 34046 $abc$36366$n2859
.sym 34049 $abc$36366$n2870
.sym 34051 $abc$36366$n2818
.sym 34052 $abc$36366$n2875_1
.sym 34056 $abc$36366$n2883
.sym 34059 $abc$36366$n2892
.sym 34060 $abc$36366$n2888
.sym 34062 picorv32.mem_rdata_latched_noshuffle[3]
.sym 34063 $abc$36366$n3681_1
.sym 34065 picorv32.mem_rdata_latched_noshuffle[1]
.sym 34071 picorv32.mem_rdata_latched_noshuffle[1]
.sym 34077 picorv32.mem_rdata_latched_noshuffle[3]
.sym 34082 $abc$36366$n2893_1
.sym 34083 $abc$36366$n2892
.sym 34086 picorv32.mem_rdata_q[3]
.sym 34087 $abc$36366$n2859
.sym 34088 $abc$36366$n2891
.sym 34089 $abc$36366$n2818
.sym 34093 $abc$36366$n3681_1
.sym 34094 $abc$36366$n2818
.sym 34095 $abc$36366$n2870
.sym 34098 $abc$36366$n2876
.sym 34100 $abc$36366$n2875_1
.sym 34104 $abc$36366$n2859
.sym 34105 $abc$36366$n2883
.sym 34106 $abc$36366$n2818
.sym 34107 picorv32.mem_rdata_q[1]
.sym 34111 $abc$36366$n2889
.sym 34113 $abc$36366$n2888
.sym 34115 sys_clk_$glb_clk
.sym 34117 picorv32.decoded_imm_uj[23]
.sym 34118 $abc$36366$n4706
.sym 34119 $abc$36366$n4713
.sym 34120 picorv32.decoded_imm_uj[15]
.sym 34121 $abc$36366$n4707
.sym 34122 picorv32.mem_rdata_latched_noshuffle[28]
.sym 34123 $abc$36366$n4689
.sym 34124 picorv32.decoded_imm_uj[19]
.sym 34125 picorv32.mem_rdata_q[30]
.sym 34126 $abc$36366$n2893_1
.sym 34129 picorv32.mem_rdata_q[25]
.sym 34130 $PACKER_GND_NET
.sym 34131 $abc$36366$n2889
.sym 34132 picorv32.decoded_imm_uj[13]
.sym 34133 picorv32.mem_rdata_latched_noshuffle[8]
.sym 34134 $abc$36366$n2859
.sym 34135 $abc$36366$n3008
.sym 34136 $abc$36366$n2930
.sym 34137 $abc$36366$n207
.sym 34138 picorv32.reg_op1[1]
.sym 34139 $abc$36366$n2962
.sym 34140 picorv32.mem_rdata_latched_noshuffle[13]
.sym 34142 picorv32.mem_rdata_latched_noshuffle[31]
.sym 34144 $abc$36366$n2821
.sym 34145 $abc$36366$n3423
.sym 34146 picorv32.decoded_imm_uj[8]
.sym 34147 picorv32.instr_auipc
.sym 34150 picorv32.decoded_imm_uj[23]
.sym 34151 $abc$36366$n2929
.sym 34152 spram_datain0[14]
.sym 34160 $abc$36366$n2891
.sym 34161 picorv32.mem_rdata_q[12]
.sym 34168 picorv32.mem_rdata_latched_noshuffle[27]
.sym 34169 $abc$36366$n2913
.sym 34171 $abc$36366$n3423
.sym 34173 picorv32.mem_rdata_q[27]
.sym 34175 $abc$36366$n3681_1
.sym 34176 $abc$36366$n2818
.sym 34177 $abc$36366$n2859
.sym 34181 picorv32.mem_rdata_latched_noshuffle[12]
.sym 34191 $abc$36366$n2818
.sym 34193 $abc$36366$n2891
.sym 34194 $abc$36366$n3681_1
.sym 34203 picorv32.mem_rdata_q[27]
.sym 34205 $abc$36366$n2913
.sym 34206 $abc$36366$n2859
.sym 34209 picorv32.mem_rdata_latched_noshuffle[27]
.sym 34230 picorv32.mem_rdata_latched_noshuffle[12]
.sym 34233 $abc$36366$n2859
.sym 34234 $abc$36366$n3423
.sym 34235 picorv32.mem_rdata_q[12]
.sym 34237 $abc$36366$n3006_$glb_ce
.sym 34238 sys_clk_$glb_clk
.sym 34240 picorv32.mem_rdata_q[9]
.sym 34241 picorv32.mem_rdata_q[23]
.sym 34242 picorv32.mem_rdata_q[19]
.sym 34243 $abc$36366$n4705_1
.sym 34244 picorv32.mem_rdata_q[15]
.sym 34245 picorv32.mem_rdata_latched_noshuffle[19]
.sym 34246 picorv32.mem_rdata_q[21]
.sym 34247 picorv32.mem_rdata_latched_noshuffle[9]
.sym 34250 picorv32.mem_rdata_q[12]
.sym 34251 spram_datain0[1]
.sym 34253 $abc$36366$n3848_1
.sym 34254 $abc$36366$n4739_1
.sym 34256 $abc$36366$n2840_1
.sym 34257 $abc$36366$n3829_1
.sym 34259 $abc$36366$n4690_1
.sym 34260 picorv32.mem_rdata_q[13]
.sym 34261 basesoc_counter[1]
.sym 34262 sram_bus_dat_w[2]
.sym 34263 $abc$36366$n2978
.sym 34264 picorv32.decoded_imm_uj[16]
.sym 34265 spram_datain0[1]
.sym 34266 $abc$36366$n2917
.sym 34267 $abc$36366$n5523
.sym 34268 $abc$36366$n3870
.sym 34269 $abc$36366$n4251_1
.sym 34270 $abc$36366$n207
.sym 34271 $abc$36366$n3139_1
.sym 34272 $abc$36366$n4689
.sym 34273 picorv32.decoded_imm_uj[12]
.sym 34274 picorv32.decoded_imm_uj[19]
.sym 34275 picorv32.reg_op1[1]
.sym 34281 $abc$36366$n2967
.sym 34283 picorv32.mem_rdata_latched_noshuffle[27]
.sym 34284 picorv32.mem_do_prefetch
.sym 34285 picorv32.mem_rdata_q[24]
.sym 34288 picorv32.mem_rdata_latched_noshuffle[12]
.sym 34289 $abc$36366$n3978_1
.sym 34290 picorv32.mem_rdata_latched_noshuffle[24]
.sym 34295 $abc$36366$n2859
.sym 34296 picorv32.mem_do_rinst
.sym 34298 picorv32.instr_jal
.sym 34299 $abc$36366$n3849_1
.sym 34300 picorv32.instr_waitirq
.sym 34305 picorv32.mem_rdata_latched_noshuffle[11]
.sym 34310 picorv32.mem_rdata_q[11]
.sym 34312 picorv32.decoder_trigger
.sym 34314 picorv32.mem_rdata_q[11]
.sym 34315 $abc$36366$n2859
.sym 34317 $abc$36366$n3978_1
.sym 34321 $abc$36366$n2967
.sym 34322 $abc$36366$n2859
.sym 34323 picorv32.mem_rdata_q[24]
.sym 34326 $abc$36366$n3849_1
.sym 34327 picorv32.instr_waitirq
.sym 34328 picorv32.decoder_trigger
.sym 34329 picorv32.instr_jal
.sym 34334 picorv32.mem_rdata_latched_noshuffle[12]
.sym 34340 picorv32.mem_rdata_latched_noshuffle[24]
.sym 34346 picorv32.mem_rdata_latched_noshuffle[11]
.sym 34350 picorv32.mem_do_rinst
.sym 34351 picorv32.mem_do_prefetch
.sym 34359 picorv32.mem_rdata_latched_noshuffle[27]
.sym 34361 sys_clk_$glb_clk
.sym 34363 $abc$36366$n3125_1
.sym 34364 $abc$36366$n3133
.sym 34365 picorv32.decoded_imm_uj[8]
.sym 34366 $abc$36366$n4680
.sym 34367 picorv32.decoded_imm_uj[17]
.sym 34368 $abc$36366$n4688
.sym 34369 picorv32.decoded_imm_uj[16]
.sym 34370 picorv32.mem_rdata_latched_noshuffle[15]
.sym 34371 $abc$36366$n3854_1
.sym 34375 $abc$36366$n3030
.sym 34376 picorv32.mem_rdata_q[21]
.sym 34377 picorv32.instr_waitirq
.sym 34379 $abc$36366$n3106
.sym 34380 $abc$36366$n3022
.sym 34381 $abc$36366$n3848_1
.sym 34382 picorv32.irq_state[0]
.sym 34383 spram_bus_adr[13]
.sym 34384 picorv32.mem_do_rinst
.sym 34385 $abc$36366$n2967
.sym 34386 spram_bus_adr[10]
.sym 34387 picorv32.mem_rdata_latched_noshuffle[17]
.sym 34388 $abc$36366$n3392
.sym 34389 $abc$36366$n208
.sym 34390 picorv32.mem_wordsize[2]
.sym 34391 $abc$36366$n2988
.sym 34392 picorv32.mem_rdata_q[17]
.sym 34395 picorv32.mem_rdata_q[21]
.sym 34396 $abc$36366$n3870
.sym 34398 $abc$36366$n207
.sym 34404 $abc$36366$n3109
.sym 34405 picorv32.is_sb_sh_sw
.sym 34407 $abc$36366$n208
.sym 34408 $abc$36366$n3085
.sym 34409 picorv32.mem_rdata_q[11]
.sym 34412 picorv32.irq_state[1]
.sym 34413 picorv32.mem_rdata_latched_noshuffle[20]
.sym 34415 $abc$36366$n3147
.sym 34416 picorv32.mem_rdata_q[24]
.sym 34418 picorv32.irq_state[0]
.sym 34419 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 34422 $abc$36366$n3020
.sym 34426 $abc$36366$n3022
.sym 34430 picorv32.instr_auipc
.sym 34433 $abc$36366$n2841
.sym 34435 picorv32.instr_lui
.sym 34438 picorv32.is_sb_sh_sw
.sym 34439 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 34440 picorv32.mem_rdata_q[11]
.sym 34443 picorv32.instr_auipc
.sym 34444 picorv32.instr_lui
.sym 34445 picorv32.mem_rdata_q[24]
.sym 34446 $abc$36366$n3085
.sym 34449 $abc$36366$n2841
.sym 34451 $abc$36366$n3109
.sym 34452 picorv32.mem_rdata_q[24]
.sym 34461 picorv32.mem_rdata_latched_noshuffle[20]
.sym 34468 $abc$36366$n3020
.sym 34470 $abc$36366$n3022
.sym 34474 $abc$36366$n208
.sym 34475 $abc$36366$n3147
.sym 34479 picorv32.irq_state[0]
.sym 34481 picorv32.irq_state[1]
.sym 34483 $abc$36366$n3006_$glb_ce
.sym 34484 sys_clk_$glb_clk
.sym 34486 $abc$36366$n2988
.sym 34487 picorv32.decoded_imm[14]
.sym 34488 picorv32.decoded_imm[12]
.sym 34489 $abc$36366$n3123
.sym 34490 picorv32.decoded_imm[19]
.sym 34491 picorv32.mem_rdata_latched_noshuffle[16]
.sym 34492 picorv32.mem_rdata_latched_noshuffle[17]
.sym 34493 picorv32.decoded_imm[4]
.sym 34496 picorv32.reg_op2[1]
.sym 34499 $abc$36366$n3870
.sym 34500 picorv32.mem_rdata_q[28]
.sym 34501 picorv32.mem_rdata_latched_noshuffle[21]
.sym 34502 $abc$36366$n3799
.sym 34504 picorv32.decoded_imm_uj[2]
.sym 34505 $abc$36366$n2819
.sym 34508 picorv32.decoded_imm_uj[11]
.sym 34509 picorv32.decoded_imm_uj[8]
.sym 34510 picorv32.cpuregs_wrdata[1]
.sym 34511 picorv32.decoded_imm[19]
.sym 34512 picorv32.instr_lui
.sym 34513 spram_bus_adr[12]
.sym 34514 $abc$36366$n3085
.sym 34515 picorv32.trap
.sym 34516 $abc$36366$n4688
.sym 34517 picorv32.decoded_imm_uj[4]
.sym 34518 $abc$36366$n3836_1
.sym 34519 $abc$36366$n2988
.sym 34520 picorv32.cpuregs_rs1[15]
.sym 34521 picorv32.instr_lui
.sym 34527 picorv32.latched_branch
.sym 34528 $abc$36366$n2859
.sym 34532 $abc$36366$n2845
.sym 34534 $abc$36366$n5523
.sym 34535 $abc$36366$n2962
.sym 34538 picorv32.instr_lui
.sym 34541 picorv32.mem_rdata_q[12]
.sym 34544 picorv32.instr_auipc
.sym 34545 $abc$36366$n3085
.sym 34546 picorv32.latched_store
.sym 34548 $abc$36366$n3031_1
.sym 34549 picorv32.mem_rdata_q[20]
.sym 34556 picorv32.mem_rdata_latched_noshuffle[16]
.sym 34557 picorv32.irq_state[0]
.sym 34561 picorv32.latched_store
.sym 34562 picorv32.latched_branch
.sym 34566 $abc$36366$n2962
.sym 34568 $abc$36366$n2859
.sym 34569 picorv32.mem_rdata_q[20]
.sym 34573 picorv32.irq_state[0]
.sym 34574 picorv32.latched_branch
.sym 34575 picorv32.latched_store
.sym 34578 $abc$36366$n5523
.sym 34580 $abc$36366$n2845
.sym 34585 $abc$36366$n5523
.sym 34587 $abc$36366$n3031_1
.sym 34591 picorv32.latched_branch
.sym 34592 picorv32.latched_store
.sym 34596 picorv32.mem_rdata_latched_noshuffle[16]
.sym 34602 picorv32.mem_rdata_q[12]
.sym 34603 picorv32.instr_lui
.sym 34604 picorv32.instr_auipc
.sym 34605 $abc$36366$n3085
.sym 34607 sys_clk_$glb_clk
.sym 34609 picorv32.reg_out[3]
.sym 34610 $abc$36366$n4290_1
.sym 34611 picorv32.reg_out[1]
.sym 34612 $abc$36366$n4694
.sym 34613 $abc$36366$n4692
.sym 34614 $abc$36366$n3129
.sym 34615 picorv32.cpuregs_wrdata[1]
.sym 34616 $abc$36366$n4291_1
.sym 34621 $abc$36366$n3836_1
.sym 34622 picorv32.mem_rdata_latched_noshuffle[17]
.sym 34623 $abc$36366$n2845
.sym 34624 picorv32.mem_rdata_q[14]
.sym 34625 picorv32.cpuregs_rs1[8]
.sym 34627 $abc$36366$n3838_1
.sym 34629 $abc$36366$n207
.sym 34630 picorv32.cpuregs_wrdata[23]
.sym 34631 picorv32.cpu_state[2]
.sym 34632 picorv32.latched_stalu
.sym 34633 picorv32.decoded_imm[12]
.sym 34634 $abc$36366$n3031_1
.sym 34635 picorv32.irq_mask[0]
.sym 34636 $abc$36366$n207
.sym 34637 picorv32.irq_state[1]
.sym 34638 $abc$36366$n4693_1
.sym 34639 $abc$36366$n2925_1
.sym 34640 $abc$36366$n2845
.sym 34641 picorv32.cpuregs_wrdata[5]
.sym 34642 $abc$36366$n3032
.sym 34643 picorv32.irq_state[0]
.sym 34644 $abc$36366$n4427
.sym 34652 picorv32.cpu_state[1]
.sym 34654 picorv32.instr_auipc
.sym 34655 picorv32.cpu_state[2]
.sym 34656 picorv32.cpu_state[0]
.sym 34659 $abc$36366$n3696_1
.sym 34661 $abc$36366$n208
.sym 34662 $abc$36366$n6184
.sym 34663 picorv32.irq_state[1]
.sym 34664 picorv32.irq_mask[1]
.sym 34667 picorv32.mem_rdata_q[20]
.sym 34668 $abc$36366$n4427
.sym 34674 $abc$36366$n3085
.sym 34675 $abc$36366$n4898_1
.sym 34676 $abc$36366$n4899_1
.sym 34678 $abc$36366$n4417
.sym 34681 picorv32.instr_lui
.sym 34683 picorv32.cpu_state[1]
.sym 34690 $abc$36366$n208
.sym 34692 picorv32.cpu_state[0]
.sym 34695 picorv32.irq_state[1]
.sym 34696 picorv32.cpu_state[2]
.sym 34697 picorv32.cpu_state[0]
.sym 34698 picorv32.irq_mask[1]
.sym 34707 $abc$36366$n4898_1
.sym 34708 $abc$36366$n4899_1
.sym 34713 $abc$36366$n6184
.sym 34714 $abc$36366$n4427
.sym 34715 $abc$36366$n4417
.sym 34716 $abc$36366$n3696_1
.sym 34725 picorv32.mem_rdata_q[20]
.sym 34726 picorv32.instr_auipc
.sym 34727 $abc$36366$n3085
.sym 34728 picorv32.instr_lui
.sym 34730 sys_clk_$glb_clk
.sym 34731 $abc$36366$n208_$glb_sr
.sym 34732 $abc$36366$n4510
.sym 34733 $abc$36366$n4410
.sym 34734 $abc$36366$n3194
.sym 34735 $abc$36366$n3195
.sym 34736 $abc$36366$n4417
.sym 34737 picorv32.reg_out[0]
.sym 34738 picorv32.cpuregs_wrdata[0]
.sym 34739 picorv32.cpuregs_rs1[5]
.sym 34740 picorv32.irq_pending[1]
.sym 34742 spram_datain0[6]
.sym 34744 $abc$36366$n2840_1
.sym 34745 picorv32.instr_maskirq
.sym 34746 picorv32.cpuregs_rs1[3]
.sym 34748 picorv32.latched_stalu
.sym 34750 $abc$36366$n3829_1
.sym 34751 picorv32.reg_out[3]
.sym 34752 picorv32.irq_mask[1]
.sym 34753 picorv32.cpuregs_wrdata[25]
.sym 34754 picorv32.cpu_state[3]
.sym 34755 picorv32.mem_rdata_latched_noshuffle[18]
.sym 34756 picorv32.cpuregs_wrdata[3]
.sym 34757 spram_datain0[1]
.sym 34758 picorv32.alu_out_q[1]
.sym 34759 picorv32.reg_op2[6]
.sym 34760 picorv32.cpu_state[4]
.sym 34761 picorv32.irq_pending[1]
.sym 34762 picorv32.reg_op1[1]
.sym 34763 $abc$36366$n2988
.sym 34764 picorv32.cpuregs_wrdata[1]
.sym 34765 $abc$36366$n4251_1
.sym 34766 picorv32.decoded_imm[1]
.sym 34767 $abc$36366$n3762_1
.sym 34775 picorv32.reg_op2[6]
.sym 34779 $abc$36366$n3696_1
.sym 34780 $abc$36366$n4506
.sym 34785 picorv32.irq_active
.sym 34788 picorv32.irq_delay
.sym 34790 $abc$36366$n4427
.sym 34791 $abc$36366$n2988
.sym 34794 $abc$36366$n6222
.sym 34796 picorv32.decoder_trigger
.sym 34798 $abc$36366$n6178
.sym 34801 picorv32.reg_op2[2]
.sym 34802 $abc$36366$n3032
.sym 34804 $abc$36366$n4507
.sym 34812 $abc$36366$n4427
.sym 34813 $abc$36366$n6178
.sym 34814 $abc$36366$n6222
.sym 34815 $abc$36366$n3696_1
.sym 34821 picorv32.reg_op2[2]
.sym 34827 picorv32.reg_op2[6]
.sym 34836 $abc$36366$n4506
.sym 34837 $abc$36366$n3696_1
.sym 34838 $abc$36366$n4427
.sym 34839 $abc$36366$n4507
.sym 34842 picorv32.irq_delay
.sym 34843 picorv32.irq_active
.sym 34844 $abc$36366$n3032
.sym 34845 picorv32.decoder_trigger
.sym 34852 $abc$36366$n2988
.sym 34853 sys_clk_$glb_clk
.sym 34855 $abc$36366$n4420
.sym 34856 $abc$36366$n6178
.sym 34857 $abc$36366$n4693_1
.sym 34858 $abc$36366$n4684_1
.sym 34859 $abc$36366$n3760_1
.sym 34860 picorv32.cpuregs_rs1[2]
.sym 34861 $abc$36366$n4685
.sym 34862 $abc$36366$n4457
.sym 34867 $abc$36366$n2840_1
.sym 34868 $abc$36366$n3021
.sym 34869 picorv32.cpuregs_rs1[15]
.sym 34870 picorv32.cpu_state[0]
.sym 34871 picorv32.cpuregs_rs1[12]
.sym 34872 picorv32.cpuregs_wrdata[13]
.sym 34873 picorv32.irq_state[0]
.sym 34874 picorv32.cpuregs_wrdata[14]
.sym 34875 picorv32.cpuregs_rs1[25]
.sym 34876 picorv32.cpuregs_wrdata[3]
.sym 34877 picorv32.cpuregs_wrdata[8]
.sym 34878 picorv32.cpuregs_wrdata[15]
.sym 34879 picorv32.cpu_state[3]
.sym 34880 $abc$36366$n208
.sym 34881 picorv32.cpuregs_wrdata[12]
.sym 34882 picorv32.mem_wordsize[2]
.sym 34883 $abc$36366$n2988
.sym 34885 $abc$36366$n3027
.sym 34886 $abc$36366$n4457
.sym 34887 picorv32.reg_op2[2]
.sym 34888 picorv32.cpuregs_rs1[13]
.sym 34889 picorv32.cpuregs_rs1[5]
.sym 34890 picorv32.reg_op2[0]
.sym 34896 $abc$36366$n3731
.sym 34897 picorv32.reg_op2[11]
.sym 34899 $abc$36366$n4416
.sym 34900 $abc$36366$n4417
.sym 34901 picorv32.reg_op2[15]
.sym 34903 picorv32.reg_op2[1]
.sym 34904 picorv32.reg_op2[9]
.sym 34909 picorv32.reg_op2[7]
.sym 34910 picorv32.reg_op2[3]
.sym 34911 $abc$36366$n3027
.sym 34912 $abc$36366$n6180
.sym 34914 $abc$36366$n5141
.sym 34916 $abc$36366$n4251_1
.sym 34917 $abc$36366$n4411
.sym 34919 $abc$36366$n4507
.sym 34923 $abc$36366$n2988
.sym 34929 $abc$36366$n4417
.sym 34930 $abc$36366$n4416
.sym 34931 $abc$36366$n3731
.sym 34932 $abc$36366$n4411
.sym 34935 picorv32.reg_op2[15]
.sym 34936 picorv32.reg_op2[7]
.sym 34938 $abc$36366$n4251_1
.sym 34942 picorv32.reg_op2[11]
.sym 34943 $abc$36366$n4251_1
.sym 34944 picorv32.reg_op2[3]
.sym 34947 $abc$36366$n4411
.sym 34948 $abc$36366$n3731
.sym 34949 $abc$36366$n4507
.sym 34950 $abc$36366$n6180
.sym 34955 picorv32.reg_op2[7]
.sym 34960 $abc$36366$n3027
.sym 34962 $abc$36366$n5141
.sym 34968 picorv32.reg_op2[1]
.sym 34971 picorv32.reg_op2[9]
.sym 34972 $abc$36366$n4251_1
.sym 34973 picorv32.reg_op2[1]
.sym 34975 $abc$36366$n2988
.sym 34976 sys_clk_$glb_clk
.sym 34978 $abc$36366$n3024
.sym 34979 $abc$36366$n4686
.sym 34980 picorv32.latched_is_lu
.sym 34981 picorv32.latched_is_lh
.sym 34982 $abc$36366$n4251_1
.sym 34983 $abc$36366$n3742
.sym 34984 $abc$36366$n3158
.sym 34985 $abc$36366$n7105
.sym 34986 $abc$36366$n7123
.sym 34990 picorv32.reg_op1[1]
.sym 34991 picorv32.cpuregs_wrdata[18]
.sym 34992 $abc$36366$n3029
.sym 34993 $abc$36366$n3696_1
.sym 34994 picorv32.cpu_state[2]
.sym 34995 $abc$36366$n4036_1
.sym 34996 $abc$36366$n4411
.sym 34997 $abc$36366$n5141
.sym 34998 picorv32.cpu_state[2]
.sym 34999 picorv32.instr_maskirq
.sym 35000 $abc$36366$n3731
.sym 35001 picorv32.cpuregs_rs1[6]
.sym 35002 basesoc_timer0_zero_pending
.sym 35003 $abc$36366$n4427
.sym 35004 csrbank3_ev_enable0_w
.sym 35005 $abc$36366$n4507
.sym 35006 $abc$36366$n3760_1
.sym 35007 $abc$36366$n3158
.sym 35008 $abc$36366$n4453
.sym 35009 picorv32.cpu_state[0]
.sym 35010 picorv32.cpuregs_rs1[28]
.sym 35011 picorv32.cpu_state[4]
.sym 35012 picorv32.cpuregs_rs1[30]
.sym 35013 picorv32.is_lbu_lhu_lw
.sym 35019 $abc$36366$n4427
.sym 35021 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35022 picorv32.cpu_state[1]
.sym 35023 picorv32.irq_active
.sym 35025 picorv32.irq_mask[1]
.sym 35026 picorv32.is_lui_auipc_jal
.sym 35028 basesoc_timer0_zero_pending
.sym 35029 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35030 csrbank3_ev_enable0_w
.sym 35031 picorv32.irq_pending[1]
.sym 35032 $abc$36366$n4514
.sym 35033 $abc$36366$n4515
.sym 35034 picorv32.is_lui_auipc_jal
.sym 35035 $abc$36366$n3734
.sym 35036 picorv32.decoded_imm[0]
.sym 35038 picorv32.decoded_imm[1]
.sym 35039 picorv32.decoded_imm[12]
.sym 35040 $abc$36366$n3067
.sym 35041 $abc$36366$n3730
.sym 35042 $abc$36366$n3068
.sym 35044 picorv32.decoded_imm[9]
.sym 35045 $abc$36366$n3750
.sym 35046 $abc$36366$n3083
.sym 35049 $abc$36366$n3696_1
.sym 35050 $abc$36366$n3756
.sym 35052 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35053 $abc$36366$n3750
.sym 35054 picorv32.decoded_imm[9]
.sym 35055 picorv32.is_lui_auipc_jal
.sym 35058 picorv32.irq_pending[1]
.sym 35059 basesoc_timer0_zero_pending
.sym 35060 $abc$36366$n3067
.sym 35061 csrbank3_ev_enable0_w
.sym 35064 $abc$36366$n4427
.sym 35065 $abc$36366$n3696_1
.sym 35066 $abc$36366$n4514
.sym 35067 $abc$36366$n4515
.sym 35070 picorv32.decoded_imm[0]
.sym 35071 picorv32.is_lui_auipc_jal
.sym 35072 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35073 $abc$36366$n3730
.sym 35076 picorv32.irq_active
.sym 35077 $abc$36366$n3068
.sym 35078 picorv32.irq_mask[1]
.sym 35079 picorv32.cpu_state[1]
.sym 35082 $abc$36366$n3068
.sym 35083 picorv32.irq_mask[1]
.sym 35085 picorv32.irq_active
.sym 35088 $abc$36366$n3756
.sym 35089 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35090 picorv32.decoded_imm[12]
.sym 35091 picorv32.is_lui_auipc_jal
.sym 35094 picorv32.is_lui_auipc_jal
.sym 35095 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35096 picorv32.decoded_imm[1]
.sym 35097 $abc$36366$n3734
.sym 35098 $abc$36366$n3083
.sym 35099 sys_clk_$glb_clk
.sym 35101 picorv32.cpuregs_rs1[18]
.sym 35103 picorv32.cpuregs_rs1[28]
.sym 35104 picorv32.cpuregs_rs1[30]
.sym 35105 spram_datain0[14]
.sym 35106 spram_datain0[8]
.sym 35107 picorv32.cpuregs_rs1[31]
.sym 35108 picorv32.cpuregs_rs1[21]
.sym 35109 $abc$36366$n3870
.sym 35113 $abc$36366$n4411
.sym 35114 picorv32.reg_op1[0]
.sym 35115 picorv32.reg_op2[3]
.sym 35116 $abc$36366$n3019
.sym 35117 picorv32.cpu_state[2]
.sym 35119 picorv32.reg_op2[11]
.sym 35120 $abc$36366$n3024
.sym 35121 $abc$36366$n3018
.sym 35123 picorv32.reg_op2[7]
.sym 35124 picorv32.latched_is_lu
.sym 35125 picorv32.decoded_imm[12]
.sym 35126 $abc$36366$n4411
.sym 35127 $abc$36366$n3730
.sym 35128 picorv32.reg_op2[0]
.sym 35129 picorv32.cpuregs_wrdata[20]
.sym 35131 picorv32.cpuregs_rs1[20]
.sym 35132 $abc$36366$n3731
.sym 35133 $abc$36366$n6223
.sym 35134 picorv32.instr_lh
.sym 35135 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 35136 picorv32.reg_op2[1]
.sym 35143 $abc$36366$n208
.sym 35144 $abc$36366$n6223
.sym 35146 $abc$36366$n4454
.sym 35147 $abc$36366$n4462
.sym 35148 $abc$36366$n4460
.sym 35154 $abc$36366$n3078
.sym 35156 picorv32.cpuregs_wrdata[13]
.sym 35158 $abc$36366$n4463
.sym 35159 $abc$36366$n4411
.sym 35161 $abc$36366$n4459
.sym 35162 $abc$36366$n4432
.sym 35163 $abc$36366$n4427
.sym 35164 $abc$36366$n4515
.sym 35165 picorv32.cpuregs_wrdata[18]
.sym 35166 $abc$36366$n3731
.sym 35168 $abc$36366$n4453
.sym 35169 $abc$36366$n3696_1
.sym 35170 $abc$36366$n4433
.sym 35175 $abc$36366$n6223
.sym 35176 $abc$36366$n3731
.sym 35177 $abc$36366$n4515
.sym 35178 $abc$36366$n4411
.sym 35181 $abc$36366$n4427
.sym 35182 $abc$36366$n3696_1
.sym 35183 $abc$36366$n4433
.sym 35184 $abc$36366$n4432
.sym 35187 $abc$36366$n3696_1
.sym 35188 $abc$36366$n4427
.sym 35189 $abc$36366$n4463
.sym 35190 $abc$36366$n4462
.sym 35193 $abc$36366$n3078
.sym 35195 $abc$36366$n208
.sym 35200 picorv32.cpuregs_wrdata[18]
.sym 35205 $abc$36366$n4453
.sym 35206 $abc$36366$n3696_1
.sym 35207 $abc$36366$n4427
.sym 35208 $abc$36366$n4454
.sym 35212 picorv32.cpuregs_wrdata[13]
.sym 35217 $abc$36366$n4459
.sym 35218 $abc$36366$n4460
.sym 35219 $abc$36366$n4427
.sym 35220 $abc$36366$n3696_1
.sym 35222 sys_clk_$glb_clk
.sym 35225 $abc$36366$n3774
.sym 35226 picorv32.reg_op2[2]
.sym 35227 $abc$36366$n3007_1
.sym 35229 $abc$36366$n3768
.sym 35230 picorv32.reg_op2[14]
.sym 35236 $abc$36366$n3758
.sym 35237 $abc$36366$n208
.sym 35238 picorv32.cpu_state[2]
.sym 35239 picorv32.cpu_state[3]
.sym 35240 picorv32.cpuregs_rs1[29]
.sym 35241 picorv32.cpuregs_rs1[21]
.sym 35242 picorv32.cpuregs_rs1[19]
.sym 35243 $abc$36366$n3748
.sym 35244 $abc$36366$n4429
.sym 35245 picorv32.reg_op1[28]
.sym 35246 picorv32.is_lui_auipc_jal
.sym 35247 picorv32.cpuregs_rs1[1]
.sym 35248 $abc$36366$n4430
.sym 35249 picorv32.alu_out_q[1]
.sym 35250 picorv32.cpuregs_rs1[23]
.sym 35251 picorv32.is_compare
.sym 35252 $abc$36366$n4496
.sym 35253 picorv32.reg_op2[14]
.sym 35255 $abc$36366$n2988
.sym 35256 $abc$36366$n4436
.sym 35257 picorv32.reg_op1[1]
.sym 35258 $abc$36366$n4426
.sym 35265 $abc$36366$n4469
.sym 35267 picorv32.cpuregs_wrdata[22]
.sym 35268 $abc$36366$n4451
.sym 35269 $abc$36366$n4454
.sym 35270 $abc$36366$n3731
.sym 35271 $abc$36366$n3696_1
.sym 35273 $abc$36366$n4427
.sym 35274 $abc$36366$n4492
.sym 35278 $abc$36366$n4496
.sym 35279 $abc$36366$n3696_1
.sym 35280 $abc$36366$n4502
.sym 35281 $abc$36366$n4450
.sym 35285 $abc$36366$n4468
.sym 35287 $abc$36366$n4460
.sym 35289 picorv32.cpuregs_wrdata[20]
.sym 35293 $abc$36366$n4411
.sym 35295 picorv32.cpuregs_wrdata[17]
.sym 35299 picorv32.cpuregs_wrdata[17]
.sym 35304 $abc$36366$n3731
.sym 35305 $abc$36366$n4469
.sym 35306 $abc$36366$n4411
.sym 35307 $abc$36366$n4502
.sym 35310 $abc$36366$n4496
.sym 35311 $abc$36366$n3731
.sym 35312 $abc$36366$n4460
.sym 35313 $abc$36366$n4411
.sym 35316 $abc$36366$n3731
.sym 35317 $abc$36366$n4454
.sym 35318 $abc$36366$n4411
.sym 35319 $abc$36366$n4492
.sym 35322 picorv32.cpuregs_wrdata[22]
.sym 35328 $abc$36366$n4451
.sym 35329 $abc$36366$n4450
.sym 35330 $abc$36366$n4427
.sym 35331 $abc$36366$n3696_1
.sym 35335 picorv32.cpuregs_wrdata[20]
.sym 35340 $abc$36366$n4427
.sym 35341 $abc$36366$n4469
.sym 35342 $abc$36366$n3696_1
.sym 35343 $abc$36366$n4468
.sym 35345 sys_clk_$glb_clk
.sym 35347 $abc$36366$n3788
.sym 35348 $abc$36366$n4448
.sym 35349 $abc$36366$n4436
.sym 35350 $abc$36366$n4426
.sym 35351 $abc$36366$n3780
.sym 35352 $abc$36366$n3794
.sym 35353 $abc$36366$n4430
.sym 35354 $abc$36366$n3792
.sym 35355 picorv32.reg_op1[9]
.sym 35356 picorv32.reg_op2[22]
.sym 35358 sram_bus_dat_w[1]
.sym 35359 picorv32.decoded_imm[21]
.sym 35360 picorv32.reg_op2[14]
.sym 35361 $abc$36366$n3736_1
.sym 35362 $abc$36366$n3007_1
.sym 35363 $abc$36366$n3766
.sym 35364 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 35365 picorv32.reg_op2[12]
.sym 35366 $abc$36366$n3778_1
.sym 35367 $abc$36366$n3776_1
.sym 35368 $abc$36366$n3083
.sym 35369 picorv32.cpuregs_rs1[16]
.sym 35370 picorv32.reg_op2[2]
.sym 35371 picorv32.reg_op2[2]
.sym 35372 $abc$36366$n208
.sym 35373 $abc$36366$n3007_1
.sym 35374 $abc$36366$n4421
.sym 35376 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35378 picorv32.reg_op2[0]
.sym 35382 picorv32.reg_op2[0]
.sym 35388 $abc$36366$n4463
.sym 35389 $abc$36366$n4411
.sym 35396 $abc$36366$n3731
.sym 35398 picorv32.cpuregs_wrdata[23]
.sym 35399 $abc$36366$n4451
.sym 35401 $abc$36366$n4498
.sym 35403 $abc$36366$n4490
.sym 35408 $abc$36366$n4478
.sym 35409 $abc$36366$n4411
.sym 35410 $abc$36366$n4433
.sym 35416 picorv32.cpuregs_wrdata[29]
.sym 35419 picorv32.cpuregs_wrdata[19]
.sym 35421 picorv32.cpuregs_wrdata[19]
.sym 35433 $abc$36366$n4498
.sym 35434 $abc$36366$n4411
.sym 35435 $abc$36366$n4463
.sym 35436 $abc$36366$n3731
.sym 35439 picorv32.cpuregs_wrdata[23]
.sym 35445 $abc$36366$n4478
.sym 35446 $abc$36366$n3731
.sym 35447 $abc$36366$n4433
.sym 35448 $abc$36366$n4411
.sym 35458 picorv32.cpuregs_wrdata[29]
.sym 35463 $abc$36366$n4411
.sym 35464 $abc$36366$n4490
.sym 35465 $abc$36366$n3731
.sym 35466 $abc$36366$n4451
.sym 35468 sys_clk_$glb_clk
.sym 35470 $abc$36366$n4423_1
.sym 35471 $abc$36366$n4386_1
.sym 35472 $abc$36366$n5397
.sym 35473 picorv32.alu_out_q[0]
.sym 35475 $abc$36366$n4422_1
.sym 35477 $abc$36366$n4424
.sym 35479 $abc$36366$n4903
.sym 35482 $abc$36366$n5141
.sym 35483 $abc$36366$n4411
.sym 35484 $abc$36366$n3021
.sym 35485 picorv32.reg_op1[30]
.sym 35486 $abc$36366$n4488
.sym 35487 picorv32.instr_srli
.sym 35488 $abc$36366$n3770_1
.sym 35489 $abc$36366$n4036_1
.sym 35490 $abc$36366$n3083
.sym 35491 $abc$36366$n3731
.sym 35492 $abc$36366$n3790
.sym 35493 picorv32.cpuregs_wrdata[24]
.sym 35497 $abc$36366$n2847
.sym 35498 basesoc_timer0_zero_pending
.sym 35499 $abc$36366$n4407
.sym 35500 csrbank3_ev_enable0_w
.sym 35502 $abc$36366$n4470
.sym 35503 $abc$36366$n5506_1
.sym 35513 $abc$36366$n4419_1
.sym 35516 $abc$36366$n2850_1
.sym 35520 sys_rst
.sym 35521 $abc$36366$n2847
.sym 35524 picorv32.reg_op1[31]
.sym 35525 picorv32.instr_sra
.sym 35530 picorv32.instr_srai
.sym 35532 picorv32.is_compare
.sym 35534 $abc$36366$n4421
.sym 35535 $abc$36366$n4420_1
.sym 35536 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35538 spram_datain0[1]
.sym 35542 $abc$36366$n4418
.sym 35556 spram_datain0[1]
.sym 35562 picorv32.instr_srai
.sym 35563 picorv32.reg_op1[31]
.sym 35564 picorv32.instr_sra
.sym 35568 sys_rst
.sym 35569 $abc$36366$n2850_1
.sym 35571 $abc$36366$n2847
.sym 35574 $abc$36366$n4421
.sym 35576 $abc$36366$n4420_1
.sym 35577 $abc$36366$n4418
.sym 35581 $abc$36366$n2847
.sym 35582 sys_rst
.sym 35583 $abc$36366$n2850_1
.sym 35586 picorv32.is_compare
.sym 35587 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35589 $abc$36366$n4419_1
.sym 35591 sys_clk_$glb_clk
.sym 35592 sys_rst_$glb_sr
.sym 35593 $abc$36366$n4414_1
.sym 35594 $abc$36366$n4463_1
.sym 35595 $abc$36366$n4416_1
.sym 35596 $abc$36366$n4402
.sym 35597 $abc$36366$n4404_1
.sym 35598 $abc$36366$n4410_1
.sym 35599 $abc$36366$n4464
.sym 35600 $abc$36366$n4462_1
.sym 35605 picorv32.instr_sub
.sym 35607 $abc$36366$n4417_1
.sym 35609 picorv32.alu_out_q[6]
.sym 35611 picorv32.instr_sub
.sym 35612 $abc$36366$n3186
.sym 35613 $abc$36366$n4456_1
.sym 35616 sys_rst
.sym 35617 picorv32.reg_op2[1]
.sym 35618 sram_bus_dat_w[1]
.sym 35620 $abc$36366$n4456_1
.sym 35621 picorv32.reg_op2[0]
.sym 35624 $abc$36366$n4417_1
.sym 35628 $abc$36366$n4467
.sym 35635 $abc$36366$n4407
.sym 35636 $abc$36366$n4388
.sym 35637 $abc$36366$n4456_1
.sym 35638 picorv32.reg_op2[4]
.sym 35639 $abc$36366$n4417_1
.sym 35640 $abc$36366$n4403
.sym 35641 $abc$36366$n5504_1
.sym 35642 $abc$36366$n4395_1
.sym 35643 picorv32.reg_op2[2]
.sym 35644 picorv32.reg_op2[3]
.sym 35645 $abc$36366$n5505_1
.sym 35646 picorv32.reg_op2[4]
.sym 35647 $abc$36366$n4505
.sym 35648 $abc$36366$n4411_1
.sym 35649 picorv32.reg_op2[3]
.sym 35650 $abc$36366$n4547
.sym 35651 $abc$36366$n4548
.sym 35654 $abc$36366$n4404_1
.sym 35659 $abc$36366$n4407
.sym 35662 $abc$36366$n4389_1
.sym 35667 $abc$36366$n4388
.sym 35669 $abc$36366$n4403
.sym 35670 picorv32.reg_op2[3]
.sym 35673 $abc$36366$n4395_1
.sym 35674 picorv32.reg_op2[3]
.sym 35675 $abc$36366$n4456_1
.sym 35679 $abc$36366$n5505_1
.sym 35680 $abc$36366$n4417_1
.sym 35681 $abc$36366$n4505
.sym 35682 picorv32.reg_op2[4]
.sym 35685 $abc$36366$n4411_1
.sym 35686 picorv32.reg_op2[2]
.sym 35687 $abc$36366$n5504_1
.sym 35688 $abc$36366$n4407
.sym 35691 $abc$36366$n4547
.sym 35692 $abc$36366$n4417_1
.sym 35693 picorv32.reg_op2[4]
.sym 35694 $abc$36366$n4548
.sym 35697 picorv32.reg_op2[3]
.sym 35698 $abc$36366$n4388
.sym 35699 $abc$36366$n4395_1
.sym 35703 $abc$36366$n4404_1
.sym 35704 $abc$36366$n4407
.sym 35705 picorv32.reg_op2[2]
.sym 35709 $abc$36366$n4389_1
.sym 35710 picorv32.reg_op2[2]
.sym 35711 picorv32.reg_op2[3]
.sym 35712 $abc$36366$n4404_1
.sym 35716 $abc$36366$n5398
.sym 35717 $abc$36366$n4575
.sym 35718 $abc$36366$n6693
.sym 35719 $abc$36366$n4560
.sym 35720 $abc$36366$n4561
.sym 35721 $abc$36366$n4624
.sym 35722 $abc$36366$n4577
.sym 35723 $abc$36366$n4643
.sym 35729 $abc$36366$n4419_1
.sym 35734 $abc$36366$n4419_1
.sym 35736 picorv32.instr_sub
.sym 35738 $abc$36366$n4546
.sym 35739 $abc$36366$n4407
.sym 35740 $abc$36366$n4471_1
.sym 35741 $abc$36366$n4399_1
.sym 35746 $abc$36366$n4604
.sym 35747 $abc$36366$n4387_1
.sym 35749 $abc$36366$n4562
.sym 35750 picorv32.reg_op1[1]
.sym 35759 $abc$36366$n4389_1
.sym 35762 picorv32.reg_op2[3]
.sym 35765 $abc$36366$n4399_1
.sym 35766 picorv32.reg_op2[2]
.sym 35768 $abc$36366$n4507_1
.sym 35771 $abc$36366$n4407
.sym 35777 $abc$36366$n4504_1
.sym 35779 $abc$36366$n4396_1
.sym 35780 $abc$36366$n4456_1
.sym 35785 $abc$36366$n4392_1
.sym 35787 $abc$36366$n4506_1
.sym 35790 picorv32.reg_op2[2]
.sym 35792 $abc$36366$n4396_1
.sym 35793 $abc$36366$n4399_1
.sym 35802 $abc$36366$n4389_1
.sym 35803 $abc$36366$n4392_1
.sym 35804 picorv32.reg_op2[2]
.sym 35808 $abc$36366$n4456_1
.sym 35809 picorv32.reg_op2[2]
.sym 35810 $abc$36366$n4399_1
.sym 35814 $abc$36366$n4389_1
.sym 35815 $abc$36366$n4407
.sym 35816 picorv32.reg_op2[2]
.sym 35820 picorv32.reg_op2[3]
.sym 35821 $abc$36366$n4507_1
.sym 35822 $abc$36366$n4506_1
.sym 35826 $abc$36366$n4396_1
.sym 35828 picorv32.reg_op2[2]
.sym 35829 $abc$36366$n4392_1
.sym 35832 picorv32.reg_op2[3]
.sym 35834 $abc$36366$n4506_1
.sym 35835 $abc$36366$n4504_1
.sym 35839 $abc$36366$n4528_1
.sym 35840 $abc$36366$n4589
.sym 35841 $abc$36366$n4590_1
.sym 35842 $abc$36366$n4525
.sym 35843 $abc$36366$n4468_1
.sym 35844 $abc$36366$n4467
.sym 35845 $abc$36366$n4591_1
.sym 35846 $abc$36366$n4526_1
.sym 35852 $abc$36366$n4577
.sym 35853 picorv32.reg_op2[12]
.sym 35854 picorv32.reg_op1[12]
.sym 35855 $abc$36366$n4420_1
.sym 35856 $abc$36366$n4420_1
.sym 35859 $abc$36366$n4420_1
.sym 35860 picorv32.reg_op2[12]
.sym 35861 $abc$36366$n4417_1
.sym 35862 $abc$36366$n4420_1
.sym 35863 $abc$36366$n4421
.sym 35865 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 35868 picorv32.reg_op2[2]
.sym 35870 picorv32.reg_op2[0]
.sym 35871 picorv32.reg_op2[2]
.sym 35872 $abc$36366$n4398_1
.sym 35880 $abc$36366$n4408_1
.sym 35882 $abc$36366$n4390_1
.sym 35886 $abc$36366$n4391
.sym 35891 $abc$36366$n4472_1
.sym 35892 picorv32.reg_op2[2]
.sym 35894 $abc$36366$n4409_1
.sym 35897 picorv32.reg_op2[1]
.sym 35905 $abc$36366$n4469_1
.sym 35919 $abc$36366$n4409_1
.sym 35921 picorv32.reg_op2[1]
.sym 35922 $abc$36366$n4390_1
.sym 35925 $abc$36366$n4391
.sym 35927 $abc$36366$n4390_1
.sym 35928 picorv32.reg_op2[1]
.sym 35931 picorv32.reg_op2[2]
.sym 35932 $abc$36366$n4469_1
.sym 35934 $abc$36366$n4472_1
.sym 35950 picorv32.reg_op2[1]
.sym 35951 $abc$36366$n4408_1
.sym 35952 $abc$36366$n4409_1
.sym 35962 $abc$36366$n4399_1
.sym 35963 $abc$36366$n4476_1
.sym 35964 $abc$36366$n4475
.sym 35965 $abc$36366$n4529_1
.sym 35966 $abc$36366$n4562
.sym 35967 $abc$36366$n4530
.sym 35968 $abc$36366$n4474_1
.sym 35969 $abc$36366$n4470
.sym 35971 picorv32.reg_op2[1]
.sym 35974 sram_bus_dat_w[0]
.sym 35975 waittimer1_wait
.sym 35976 $abc$36366$n4390_1
.sym 35977 picorv32.reg_op1[10]
.sym 35978 $abc$36366$n4604
.sym 35979 $abc$36366$n2821
.sym 35980 $PACKER_VCC_NET
.sym 35981 $abc$36366$n4528_1
.sym 35983 sram_bus_dat_w[1]
.sym 35984 $abc$36366$n4408_1
.sym 35986 sys_rst
.sym 35989 basesoc_timer0_zero_pending
.sym 35992 csrbank3_ev_enable0_w
.sym 35993 $abc$36366$n4470
.sym 35995 $abc$36366$n4407
.sym 35996 $abc$36366$n2847
.sym 36004 picorv32.reg_op2[1]
.sym 36006 $abc$36366$n4394_1
.sym 36007 $abc$36366$n4397_1
.sym 36009 $abc$36366$n4393_1
.sym 36013 $abc$36366$n4473
.sym 36017 $abc$36366$n4391
.sym 36028 picorv32.reg_op2[1]
.sym 36030 $abc$36366$n4472_1
.sym 36031 picorv32.reg_op2[2]
.sym 36032 $abc$36366$n4398_1
.sym 36037 picorv32.reg_op2[2]
.sym 36038 $abc$36366$n4472_1
.sym 36039 $abc$36366$n4473
.sym 36048 $abc$36366$n4397_1
.sym 36050 picorv32.reg_op2[1]
.sym 36051 $abc$36366$n4394_1
.sym 36054 $abc$36366$n4391
.sym 36055 $abc$36366$n4393_1
.sym 36056 picorv32.reg_op2[1]
.sym 36072 picorv32.reg_op2[1]
.sym 36074 $abc$36366$n4393_1
.sym 36075 $abc$36366$n4394_1
.sym 36079 $abc$36366$n4397_1
.sym 36080 picorv32.reg_op2[1]
.sym 36081 $abc$36366$n4398_1
.sym 36086 csrbank3_ev_enable0_w
.sym 36101 sram_bus_dat_w[4]
.sym 36103 picorv32.instr_sub
.sym 36105 $abc$36366$n4391
.sym 36109 eventsourceprocess0_trigger
.sym 36110 waittimer1_wait
.sym 36111 sram_bus_dat_w[1]
.sym 36112 $abc$36366$n2887
.sym 36113 $abc$36366$n4456_1
.sym 36114 picorv32.reg_op2[1]
.sym 36215 $abc$36366$n108
.sym 36220 $abc$36366$n4419_1
.sym 36223 picorv32.instr_sub
.sym 36224 $PACKER_VCC_NET
.sym 36227 sram_bus_dat_w[1]
.sym 36230 sram_bus_dat_w[2]
.sym 36234 $abc$36366$n5
.sym 36235 $abc$36366$n5203_1
.sym 36239 $abc$36366$n108
.sym 36243 sram_bus_dat_w[0]
.sym 36250 basesoc_uart_rx_fifo_wrport_we
.sym 36251 $abc$36366$n2850
.sym 36254 $PACKER_VCC_NET
.sym 36255 basesoc_uart_rx_fifo_syncfifo_re
.sym 36258 sys_rst
.sym 36262 basesoc_uart_rx_fifo_level0[0]
.sym 36265 $abc$36366$n6608
.sym 36267 $abc$36366$n6609
.sym 36270 basesoc_uart_rx_fifo_level0[0]
.sym 36283 $PACKER_VCC_NET
.sym 36284 basesoc_uart_rx_fifo_level0[0]
.sym 36289 sys_rst
.sym 36290 basesoc_uart_rx_fifo_wrport_we
.sym 36291 basesoc_uart_rx_fifo_syncfifo_re
.sym 36294 basesoc_uart_rx_fifo_level0[0]
.sym 36297 $PACKER_VCC_NET
.sym 36300 basesoc_uart_rx_fifo_wrport_we
.sym 36301 basesoc_uart_rx_fifo_syncfifo_re
.sym 36302 basesoc_uart_rx_fifo_level0[0]
.sym 36303 sys_rst
.sym 36313 $abc$36366$n6608
.sym 36314 basesoc_uart_rx_fifo_wrport_we
.sym 36315 $abc$36366$n6609
.sym 36328 $abc$36366$n2850
.sym 36329 sys_clk_$glb_clk
.sym 36330 sys_rst_$glb_sr
.sym 36331 $abc$36366$n2879
.sym 36332 $abc$36366$n2887
.sym 36333 $abc$36366$n96
.sym 36334 $abc$36366$n94
.sym 36335 $abc$36366$n5051
.sym 36338 $abc$36366$n98
.sym 36344 basesoc_uart_rx_fifo_wrport_we
.sym 36345 sram_bus_dat_w[5]
.sym 36346 basesoc_uart_tx_fifo_wrport_we
.sym 36347 $abc$36366$n2850
.sym 36350 $PACKER_VCC_NET
.sym 36351 basesoc_uart_rx_fifo_syncfifo_re
.sym 36352 spram_datain0[6]
.sym 36353 sram_bus_dat_w[7]
.sym 36355 sram_bus_dat_w[5]
.sym 36357 $abc$36366$n2869
.sym 36361 $abc$36366$n3279
.sym 36362 basesoc_uart_rx_fifo_level0[4]
.sym 36364 $abc$36366$n7
.sym 36366 $abc$36366$n100
.sym 36373 basesoc_uart_rx_fifo_level0[4]
.sym 36374 $abc$36366$n2879
.sym 36376 basesoc_uart_rx_fifo_level0[3]
.sym 36377 basesoc_uart_rx_fifo_level0[2]
.sym 36379 basesoc_uart_rx_fifo_level0[1]
.sym 36384 sram_bus_dat_w[0]
.sym 36385 basesoc_uart_rx_fifo_level0[0]
.sym 36404 $nextpnr_ICESTORM_LC_15$O
.sym 36407 basesoc_uart_rx_fifo_level0[0]
.sym 36410 $auto$alumacc.cc:474:replace_alu$6506.C[2]
.sym 36413 basesoc_uart_rx_fifo_level0[1]
.sym 36416 $auto$alumacc.cc:474:replace_alu$6506.C[3]
.sym 36418 basesoc_uart_rx_fifo_level0[2]
.sym 36420 $auto$alumacc.cc:474:replace_alu$6506.C[2]
.sym 36422 $auto$alumacc.cc:474:replace_alu$6506.C[4]
.sym 36424 basesoc_uart_rx_fifo_level0[3]
.sym 36426 $auto$alumacc.cc:474:replace_alu$6506.C[3]
.sym 36430 basesoc_uart_rx_fifo_level0[4]
.sym 36432 $auto$alumacc.cc:474:replace_alu$6506.C[4]
.sym 36435 sram_bus_dat_w[0]
.sym 36447 basesoc_uart_rx_fifo_level0[1]
.sym 36448 basesoc_uart_rx_fifo_level0[0]
.sym 36449 basesoc_uart_rx_fifo_level0[2]
.sym 36450 basesoc_uart_rx_fifo_level0[3]
.sym 36451 $abc$36366$n2879
.sym 36452 sys_clk_$glb_clk
.sym 36453 sys_rst_$glb_sr
.sym 36454 basesoc_timer0_value[22]
.sym 36457 $abc$36366$n3298
.sym 36460 basesoc_timer0_value[30]
.sym 36461 basesoc_timer0_value[25]
.sym 36467 basesoc_uart_phy_uart_clk_rxen
.sym 36468 csrbank3_en0_w
.sym 36469 csrbank1_scratch3_w[0]
.sym 36470 $abc$36366$n3214
.sym 36471 sram_bus_dat_w[5]
.sym 36472 $abc$36366$n3256
.sym 36473 $abc$36366$n2879
.sym 36474 $abc$36366$n2691
.sym 36475 sram_bus_dat_w[4]
.sym 36476 sram_bus_adr[3]
.sym 36477 csrbank4_txfull_w
.sym 36478 sys_rst
.sym 36483 sys_rst
.sym 36484 $abc$36366$n2687
.sym 36485 csrbank3_en0_w
.sym 36487 basesoc_timer0_value[22]
.sym 36497 $abc$36366$n6611
.sym 36498 $abc$36366$n6615
.sym 36499 $abc$36366$n6618
.sym 36505 $abc$36366$n6612
.sym 36506 $abc$36366$n6614
.sym 36507 $abc$36366$n6617
.sym 36512 basesoc_uart_rx_fifo_wrport_we
.sym 36513 $abc$36366$n2850
.sym 36534 basesoc_uart_rx_fifo_wrport_we
.sym 36536 $abc$36366$n6617
.sym 36537 $abc$36366$n6618
.sym 36553 $abc$36366$n6615
.sym 36554 $abc$36366$n6614
.sym 36555 basesoc_uart_rx_fifo_wrport_we
.sym 36558 $abc$36366$n6612
.sym 36560 basesoc_uart_rx_fifo_wrport_we
.sym 36561 $abc$36366$n6611
.sym 36574 $abc$36366$n2850
.sym 36575 sys_clk_$glb_clk
.sym 36576 sys_rst_$glb_sr
.sym 36581 $abc$36366$n102
.sym 36582 $abc$36366$n100
.sym 36584 $abc$36366$n4974_1
.sym 36589 sram_bus_dat_w[3]
.sym 36592 eventsourceprocess1_trigger
.sym 36596 basesoc_timer0_value[22]
.sym 36599 csrbank3_reload1_w[0]
.sym 36603 $abc$36366$n3292
.sym 36606 csrbank3_reload3_w[0]
.sym 36609 basesoc_timer0_value[30]
.sym 36611 sram_bus_dat_w[1]
.sym 36625 basesoc_uart_rx_fifo_level0[1]
.sym 36627 basesoc_uart_rx_fifo_level0[4]
.sym 36629 $abc$36366$n2869
.sym 36630 basesoc_uart_rx_fifo_level0[3]
.sym 36631 basesoc_uart_rx_fifo_level0[2]
.sym 36633 basesoc_uart_rx_fifo_level0[0]
.sym 36634 $PACKER_VCC_NET
.sym 36637 sram_bus_dat_w[1]
.sym 36642 $PACKER_VCC_NET
.sym 36650 $nextpnr_ICESTORM_LC_5$O
.sym 36653 basesoc_uart_rx_fifo_level0[0]
.sym 36656 $auto$alumacc.cc:474:replace_alu$6440.C[2]
.sym 36658 $PACKER_VCC_NET
.sym 36659 basesoc_uart_rx_fifo_level0[1]
.sym 36662 $auto$alumacc.cc:474:replace_alu$6440.C[3]
.sym 36664 $PACKER_VCC_NET
.sym 36665 basesoc_uart_rx_fifo_level0[2]
.sym 36666 $auto$alumacc.cc:474:replace_alu$6440.C[2]
.sym 36668 $auto$alumacc.cc:474:replace_alu$6440.C[4]
.sym 36670 $PACKER_VCC_NET
.sym 36671 basesoc_uart_rx_fifo_level0[3]
.sym 36672 $auto$alumacc.cc:474:replace_alu$6440.C[3]
.sym 36675 basesoc_uart_rx_fifo_level0[4]
.sym 36676 $PACKER_VCC_NET
.sym 36678 $auto$alumacc.cc:474:replace_alu$6440.C[4]
.sym 36690 sram_bus_dat_w[1]
.sym 36697 $abc$36366$n2869
.sym 36698 sys_clk_$glb_clk
.sym 36699 sys_rst_$glb_sr
.sym 36700 $abc$36366$n5013
.sym 36701 csrbank3_value1_w[6]
.sym 36702 $abc$36366$n5543
.sym 36703 csrbank3_value2_w[6]
.sym 36705 csrbank3_value3_w[6]
.sym 36706 $abc$36366$n5014
.sym 36707 $abc$36366$n3292
.sym 36709 $abc$36366$n4961
.sym 36715 $abc$36366$n6513
.sym 36716 basesoc_uart_tx_fifo_wrport_we
.sym 36718 $abc$36366$n2825
.sym 36719 csrbank3_reload2_w[6]
.sym 36720 basesoc_timer0_value[0]
.sym 36722 csrbank3_en0_w
.sym 36723 basesoc_uart_phy_tx_busy
.sym 36724 $abc$36366$n3300
.sym 36727 $abc$36366$n5203_1
.sym 36730 $abc$36366$n3300
.sym 36731 csrbank3_load2_w[6]
.sym 36732 $abc$36366$n2867
.sym 36735 sram_bus_dat_w[0]
.sym 36749 sram_bus_dat_w[7]
.sym 36750 sram_bus_dat_w[0]
.sym 36759 $abc$36366$n2877
.sym 36774 sram_bus_dat_w[0]
.sym 36799 sram_bus_dat_w[7]
.sym 36820 $abc$36366$n2877
.sym 36821 sys_clk_$glb_clk
.sym 36822 sys_rst_$glb_sr
.sym 36823 csrbank3_reload0_w[1]
.sym 36824 csrbank3_reload0_w[6]
.sym 36825 $abc$36366$n2867
.sym 36826 $abc$36366$n2871
.sym 36827 $abc$36366$n2869
.sym 36829 $abc$36366$n2877
.sym 36830 csrbank3_reload0_w[0]
.sym 36831 sram_bus_dat_w[1]
.sym 36836 $abc$36366$n3342_1
.sym 36837 $abc$36366$n4962_1
.sym 36839 $abc$36366$n4956_1
.sym 36840 basesoc_timer0_value[14]
.sym 36842 $abc$36366$n5013
.sym 36844 sram_bus_dat_w[6]
.sym 36846 $abc$36366$n4954_1
.sym 36847 sram_bus_dat_w[3]
.sym 36848 $abc$36366$n2869
.sym 36851 basesoc_timer0_value[26]
.sym 36852 csrbank3_reload3_w[7]
.sym 36853 $abc$36366$n4954_1
.sym 36854 csrbank3_reload0_w[0]
.sym 36855 sram_bus_dat_w[5]
.sym 36857 $abc$36366$n3292
.sym 36870 sram_bus_dat_w[4]
.sym 36873 sram_bus_dat_w[5]
.sym 36882 $abc$36366$n2867
.sym 36890 sram_bus_dat_w[6]
.sym 36903 sram_bus_dat_w[6]
.sym 36911 sram_bus_dat_w[4]
.sym 36942 sram_bus_dat_w[5]
.sym 36943 $abc$36366$n2867
.sym 36944 sys_clk_$glb_clk
.sym 36945 sys_rst_$glb_sr
.sym 36946 $abc$36366$n4973
.sym 36947 csrbank3_value3_w[2]
.sym 36948 $abc$36366$n5007
.sym 36949 csrbank3_value3_w[1]
.sym 36950 csrbank3_value2_w[5]
.sym 36951 $abc$36366$n4977_1
.sym 36952 $abc$36366$n5008_1
.sym 36953 csrbank3_value3_w[0]
.sym 36959 $abc$36366$n2877
.sym 36960 sram_bus_dat_w[0]
.sym 36962 csrbank3_value2_w[7]
.sym 36963 $abc$36366$n3296
.sym 36964 $abc$36366$n3309
.sym 36965 $abc$36366$n208
.sym 36966 $abc$36366$n4999_1
.sym 36968 $PACKER_VCC_NET
.sym 36969 $abc$36366$n2867
.sym 36971 csrbank3_load2_w[4]
.sym 36973 csrbank3_en0_w
.sym 36975 sys_rst
.sym 36976 sys_rst
.sym 36977 $abc$36366$n3296
.sym 36980 csrbank3_reload0_w[5]
.sym 36981 csrbank3_load2_w[5]
.sym 36989 $abc$36366$n2863
.sym 36998 sram_bus_dat_w[4]
.sym 36999 sram_bus_dat_w[7]
.sym 37000 sram_bus_dat_w[2]
.sym 37015 sram_bus_dat_w[5]
.sym 37021 sram_bus_dat_w[7]
.sym 37027 sram_bus_dat_w[2]
.sym 37045 sram_bus_dat_w[5]
.sym 37058 sram_bus_dat_w[4]
.sym 37066 $abc$36366$n2863
.sym 37067 sys_clk_$glb_clk
.sym 37068 sys_rst_$glb_sr
.sym 37069 eventsourceprocess0_old_trigger
.sym 37070 $abc$36366$n4972_1
.sym 37071 eventsourceprocess2_old_trigger
.sym 37072 $abc$36366$n5009
.sym 37073 $abc$36366$n4979
.sym 37074 $abc$36366$n4978_1
.sym 37075 basesoc_timer0_value[21]
.sym 37076 basesoc_timer0_value[31]
.sym 37081 csrbank3_reload1_w[3]
.sym 37084 basesoc_timer0_value[26]
.sym 37085 csrbank3_load0_w[2]
.sym 37086 csrbank3_value3_w[0]
.sym 37094 csrbank3_reload3_w[5]
.sym 37096 $abc$36366$n2869
.sym 37112 $abc$36366$n2869
.sym 37115 sram_bus_dat_w[7]
.sym 37119 sram_bus_dat_w[3]
.sym 37121 sram_bus_dat_w[2]
.sym 37122 $abc$36366$n3342_1
.sym 37123 sram_bus_dat_w[5]
.sym 37128 eventsourceprocess2_old_trigger
.sym 37131 $abc$36366$n2924
.sym 37134 eventsourceprocess2_trigger
.sym 37135 sys_rst
.sym 37145 sram_bus_dat_w[5]
.sym 37150 sram_bus_dat_w[2]
.sym 37161 $abc$36366$n2924
.sym 37162 sram_bus_dat_w[2]
.sym 37163 $abc$36366$n3342_1
.sym 37164 sys_rst
.sym 37167 sram_bus_dat_w[3]
.sym 37174 eventsourceprocess2_old_trigger
.sym 37175 eventsourceprocess2_trigger
.sym 37180 sram_bus_dat_w[7]
.sym 37189 $abc$36366$n2869
.sym 37190 sys_clk_$glb_clk
.sym 37191 sys_rst_$glb_sr
.sym 37194 $abc$36366$n2899
.sym 37196 eventsourceprocess0_pending
.sym 37197 $abc$36366$n2898
.sym 37204 basesoc_uart_phy_uart_clk_txen
.sym 37205 $abc$36366$n2873
.sym 37206 $abc$36366$n3296
.sym 37207 sram_bus_dat_w[2]
.sym 37209 basesoc_timer0_value[31]
.sym 37211 csrbank3_reload3_w[7]
.sym 37212 sram_bus_dat_w[2]
.sym 37213 $abc$36366$n2863
.sym 37214 csrbank3_load3_w[3]
.sym 37227 sram_bus_dat_w[0]
.sym 37235 $abc$36366$n2877
.sym 37245 sram_bus_dat_w[5]
.sym 37253 sram_bus_dat_w[3]
.sym 37263 sram_bus_dat_w[2]
.sym 37266 sram_bus_dat_w[3]
.sym 37296 sram_bus_dat_w[2]
.sym 37303 sram_bus_dat_w[5]
.sym 37312 $abc$36366$n2877
.sym 37313 sys_clk_$glb_clk
.sym 37314 sys_rst_$glb_sr
.sym 37325 csrbank3_reload3_w[2]
.sym 37329 $abc$36366$n3342_1
.sym 37335 sram_bus_dat_w[3]
.sym 37415 $abc$36366$n57
.sym 37416 $abc$36366$n3375
.sym 37417 $abc$36366$n2814
.sym 37418 $abc$36366$n2812
.sym 37419 $abc$36366$n3380
.sym 37420 $abc$36366$n3368
.sym 37421 $abc$36366$n3374
.sym 37422 $abc$36366$n3373
.sym 37432 $abc$36366$n4705_1
.sym 37433 $abc$36366$n4680
.sym 37438 picorv32.irq_mask[1]
.sym 37459 $abc$36366$n3385_1
.sym 37464 $PACKER_VCC_NET
.sym 37467 spiflash_counter[2]
.sym 37468 spiflash_counter[3]
.sym 37475 spiflash_counter[1]
.sym 37479 $abc$36366$n3374
.sym 37481 $abc$36366$n6313
.sym 37483 spiflash_counter[1]
.sym 37484 $abc$36366$n2964
.sym 37486 $abc$36366$n3368
.sym 37488 spiflash_counter[0]
.sym 37490 spiflash_counter[0]
.sym 37491 $PACKER_VCC_NET
.sym 37497 $abc$36366$n3374
.sym 37499 $abc$36366$n3385_1
.sym 37502 spiflash_counter[3]
.sym 37503 spiflash_counter[1]
.sym 37504 $abc$36366$n3368
.sym 37505 spiflash_counter[2]
.sym 37514 spiflash_counter[3]
.sym 37516 spiflash_counter[1]
.sym 37517 spiflash_counter[2]
.sym 37532 $abc$36366$n6313
.sym 37533 $abc$36366$n3374
.sym 37535 $abc$36366$n3385_1
.sym 37536 $abc$36366$n2964
.sym 37537 sys_clk_$glb_clk
.sym 37538 sys_rst_$glb_sr
.sym 37545 $abc$36366$n3688_1
.sym 37546 $abc$36366$n5096
.sym 37550 $abc$36366$n3978_1
.sym 37558 spiflash_counter[4]
.sym 37564 $abc$36366$n3427_1
.sym 37566 $abc$36366$n2913
.sym 37584 $abc$36366$n3966_1
.sym 37592 $abc$36366$n2982
.sym 37594 $abc$36366$n3688_1
.sym 37604 $abc$36366$n2818
.sym 37621 picorv32.mem_wordsize[2]
.sym 37622 $abc$36366$n2984
.sym 37623 picorv32.mem_wordsize[0]
.sym 37624 picorv32.reg_op1[0]
.sym 37626 $abc$36366$n3681_1
.sym 37629 $abc$36366$n3691_1
.sym 37631 picorv32.mem_wordsize[0]
.sym 37632 $abc$36366$n3392
.sym 37633 spram_maskwren0[3]
.sym 37636 spram_maskwren1[1]
.sym 37638 $abc$36366$n3688_1
.sym 37639 spram_maskwren1[3]
.sym 37642 picorv32.reg_op1[1]
.sym 37643 $abc$36366$n3684_1
.sym 37645 $abc$36366$n3199
.sym 37646 spram_maskwren0[1]
.sym 37648 $abc$36366$n3687_1
.sym 37650 picorv32.reg_op1[1]
.sym 37653 $abc$36366$n3199
.sym 37654 $abc$36366$n3392
.sym 37655 spram_maskwren1[1]
.sym 37656 $abc$36366$n3687_1
.sym 37659 picorv32.reg_op1[1]
.sym 37660 picorv32.reg_op1[0]
.sym 37661 picorv32.mem_wordsize[2]
.sym 37662 picorv32.mem_wordsize[0]
.sym 37665 $abc$36366$n3199
.sym 37666 $abc$36366$n3392
.sym 37667 $abc$36366$n3681_1
.sym 37668 spram_maskwren0[1]
.sym 37671 $abc$36366$n3392
.sym 37672 $abc$36366$n3691_1
.sym 37673 spram_maskwren1[3]
.sym 37674 $abc$36366$n3199
.sym 37677 $abc$36366$n3688_1
.sym 37679 picorv32.mem_wordsize[0]
.sym 37683 $abc$36366$n3684_1
.sym 37684 spram_maskwren0[3]
.sym 37685 $abc$36366$n3392
.sym 37686 $abc$36366$n3199
.sym 37689 picorv32.mem_wordsize[0]
.sym 37690 picorv32.mem_wordsize[2]
.sym 37691 picorv32.reg_op1[0]
.sym 37692 picorv32.reg_op1[1]
.sym 37695 picorv32.mem_wordsize[2]
.sym 37696 picorv32.reg_op1[1]
.sym 37697 picorv32.mem_wordsize[0]
.sym 37698 picorv32.reg_op1[0]
.sym 37699 $abc$36366$n2984
.sym 37700 sys_clk_$glb_clk
.sym 37702 $abc$36366$n3423
.sym 37703 $abc$36366$n2818
.sym 37704 picorv32.mem_rdata_q[10]
.sym 37705 $abc$36366$n3965_1
.sym 37706 picorv32.mem_rdata_latched_noshuffle[7]
.sym 37707 $abc$36366$n3969_1
.sym 37708 $abc$36366$n4682
.sym 37709 $abc$36366$n2816_1
.sym 37714 $abc$36366$n3976_1
.sym 37716 $abc$36366$n3848_1
.sym 37717 picorv32.mem_wordsize[0]
.sym 37718 $abc$36366$n2984
.sym 37720 sys_rst
.sym 37721 spram_bus_adr[14]
.sym 37722 spram_maskwren1[3]
.sym 37725 $abc$36366$n3688_1
.sym 37726 $abc$36366$n3688_1
.sym 37727 picorv32.mem_wordsize[0]
.sym 37730 picorv32.mem_rdata_q[29]
.sym 37731 $abc$36366$n2884_1
.sym 37732 picorv32.decoded_imm_uj[15]
.sym 37733 $abc$36366$n2816_1
.sym 37734 $abc$36366$n2993
.sym 37735 $abc$36366$n3423
.sym 37736 $abc$36366$n3978_1
.sym 37737 $abc$36366$n2818
.sym 37744 $abc$36366$n3203
.sym 37745 $abc$36366$n2993
.sym 37747 $abc$36366$n2862
.sym 37752 $abc$36366$n3199
.sym 37753 $abc$36366$n3205
.sym 37760 $abc$36366$n3203
.sym 37761 picorv32.mem_valid
.sym 37762 $abc$36366$n208
.sym 37764 picorv32.mem_do_wdata
.sym 37765 $abc$36366$n208
.sym 37768 picorv32.trap
.sym 37769 $abc$36366$n2861_1
.sym 37772 $abc$36366$n2982
.sym 37773 $abc$36366$n2984
.sym 37774 $abc$36366$n3206
.sym 37776 $abc$36366$n2862
.sym 37777 $abc$36366$n208
.sym 37778 picorv32.trap
.sym 37779 $abc$36366$n3205
.sym 37782 $abc$36366$n2861_1
.sym 37784 picorv32.mem_do_wdata
.sym 37788 $abc$36366$n3199
.sym 37789 $abc$36366$n3205
.sym 37790 $abc$36366$n3206
.sym 37791 $abc$36366$n2861_1
.sym 37796 $abc$36366$n2984
.sym 37801 $abc$36366$n208
.sym 37803 $abc$36366$n3203
.sym 37806 $abc$36366$n3203
.sym 37808 $abc$36366$n2984
.sym 37809 $abc$36366$n3199
.sym 37812 $abc$36366$n208
.sym 37814 picorv32.trap
.sym 37818 $abc$36366$n3203
.sym 37819 picorv32.mem_valid
.sym 37821 $abc$36366$n2862
.sym 37822 $abc$36366$n2993
.sym 37823 sys_clk_$glb_clk
.sym 37824 $abc$36366$n2982
.sym 37825 picorv32.mem_rdata_q[29]
.sym 37826 $abc$36366$n4748_1
.sym 37827 $abc$36366$n2894
.sym 37828 picorv32.mem_rdata_latched_noshuffle[29]
.sym 37829 picorv32.mem_rdata_q[25]
.sym 37830 picorv32.mem_rdata_latched_noshuffle[8]
.sym 37831 picorv32.mem_rdata_q[30]
.sym 37832 picorv32.mem_rdata_q[8]
.sym 37837 spram_bus_adr[3]
.sym 37838 picorv32.mem_rdata_latched_noshuffle[10]
.sym 37839 $abc$36366$n3002
.sym 37840 $abc$36366$n2929
.sym 37841 $abc$36366$n2821
.sym 37842 $abc$36366$n3967_1
.sym 37843 picorv32.decoded_imm_uj[8]
.sym 37844 $abc$36366$n3423
.sym 37845 picorv32.mem_rdata_latched_noshuffle[31]
.sym 37846 spiflash_sr[20]
.sym 37848 picorv32.mem_rdata_q[10]
.sym 37849 $abc$36366$n3972_1
.sym 37851 $abc$36366$n3965_1
.sym 37853 picorv32.mem_rdata_latched_noshuffle[7]
.sym 37866 $abc$36366$n3423
.sym 37867 $abc$36366$n2818
.sym 37869 picorv32.mem_rdata_latched_noshuffle[26]
.sym 37870 $abc$36366$n3681_1
.sym 37871 $abc$36366$n2885_1
.sym 37873 $abc$36366$n2887_1
.sym 37875 $abc$36366$n2818
.sym 37876 picorv32.reg_op1[1]
.sym 37877 $abc$36366$n2917
.sym 37878 $abc$36366$n4251_1
.sym 37879 $abc$36366$n2962
.sym 37880 $abc$36366$n4682
.sym 37881 $abc$36366$n4251_1
.sym 37884 $abc$36366$n4683
.sym 37886 $abc$36366$n3688_1
.sym 37887 $abc$36366$n2883
.sym 37889 $abc$36366$n2866
.sym 37891 $abc$36366$n2884_1
.sym 37892 $abc$36366$n4715
.sym 37894 picorv32.reg_op1[0]
.sym 37899 $abc$36366$n3681_1
.sym 37901 $abc$36366$n2818
.sym 37902 $abc$36366$n2866
.sym 37905 $abc$36366$n4715
.sym 37906 $abc$36366$n3688_1
.sym 37907 $abc$36366$n4251_1
.sym 37908 $abc$36366$n2962
.sym 37911 $abc$36366$n2917
.sym 37912 picorv32.reg_op1[0]
.sym 37913 $abc$36366$n3423
.sym 37914 picorv32.reg_op1[1]
.sym 37917 $abc$36366$n4682
.sym 37918 $abc$36366$n4251_1
.sym 37919 picorv32.reg_op1[0]
.sym 37920 $abc$36366$n4683
.sym 37924 picorv32.mem_rdata_latched_noshuffle[26]
.sym 37929 $abc$36366$n2885_1
.sym 37930 $abc$36366$n2884_1
.sym 37935 $abc$36366$n3681_1
.sym 37936 $abc$36366$n2818
.sym 37938 $abc$36366$n2887_1
.sym 37942 $abc$36366$n2818
.sym 37943 $abc$36366$n2883
.sym 37944 $abc$36366$n3681_1
.sym 37946 sys_clk_$glb_clk
.sym 37948 picorv32.decoded_imm_uj[24]
.sym 37949 $abc$36366$n4739_1
.sym 37950 picorv32.decoded_imm_uj[29]
.sym 37951 $abc$36366$n4776
.sym 37952 picorv32.decoded_imm_uj[1]
.sym 37953 picorv32.decoded_imm_uj[28]
.sym 37954 picorv32.decoded_imm_uj[30]
.sym 37955 picorv32.decoded_imm_uj[3]
.sym 37956 picorv32.mem_rdata_q[26]
.sym 37960 $abc$36366$n4731
.sym 37961 picorv32.decoded_imm_uj[16]
.sym 37962 $abc$36366$n3870
.sym 37963 picorv32.mem_rdata_latched_noshuffle[26]
.sym 37964 spram_bus_adr[5]
.sym 37965 $abc$36366$n2917
.sym 37966 $abc$36366$n4251_1
.sym 37967 $abc$36366$n2885_1
.sym 37968 spram_bus_adr[8]
.sym 37970 picorv32.decoded_imm_uj[12]
.sym 37971 $abc$36366$n4723
.sym 37972 $abc$36366$n3854_1
.sym 37973 $abc$36366$n3688_1
.sym 37974 picorv32.mem_rdata_latched_noshuffle[28]
.sym 37975 $abc$36366$n4681_1
.sym 37976 $abc$36366$n2859
.sym 37977 picorv32.mem_rdata_q[26]
.sym 37978 $abc$36366$n4769_1
.sym 37980 picorv32.mem_rdata_latched_noshuffle[23]
.sym 37981 picorv32.mem_rdata_q[7]
.sym 37982 picorv32.latched_compr
.sym 37983 picorv32.mem_wordsize[2]
.sym 37989 $abc$36366$n4690_1
.sym 37990 $abc$36366$n3681_1
.sym 37992 $abc$36366$n2913
.sym 37994 picorv32.mem_rdata_latched_noshuffle[19]
.sym 37996 $abc$36366$n4691
.sym 37997 $abc$36366$n4708_1
.sym 37998 $abc$36366$n4714_1
.sym 38002 $abc$36366$n2859
.sym 38005 picorv32.mem_rdata_latched_noshuffle[31]
.sym 38006 picorv32.reg_op1[0]
.sym 38007 $abc$36366$n2818
.sym 38008 $abc$36366$n3978_1
.sym 38009 $abc$36366$n4707
.sym 38010 $abc$36366$n2874
.sym 38012 picorv32.mem_rdata_latched_noshuffle[15]
.sym 38014 $abc$36366$n4251_1
.sym 38016 picorv32.mem_rdata_q[28]
.sym 38019 $abc$36366$n2917
.sym 38020 picorv32.reg_op1[1]
.sym 38022 picorv32.mem_rdata_latched_noshuffle[31]
.sym 38028 $abc$36366$n4708_1
.sym 38029 $abc$36366$n4251_1
.sym 38030 picorv32.reg_op1[0]
.sym 38031 $abc$36366$n4707
.sym 38034 $abc$36366$n4714_1
.sym 38035 $abc$36366$n3681_1
.sym 38036 $abc$36366$n2818
.sym 38037 $abc$36366$n2874
.sym 38042 picorv32.mem_rdata_latched_noshuffle[15]
.sym 38046 picorv32.reg_op1[1]
.sym 38047 $abc$36366$n2913
.sym 38049 $abc$36366$n3978_1
.sym 38052 $abc$36366$n2917
.sym 38053 picorv32.mem_rdata_q[28]
.sym 38055 $abc$36366$n2859
.sym 38058 $abc$36366$n4690_1
.sym 38059 $abc$36366$n4691
.sym 38060 $abc$36366$n4251_1
.sym 38061 picorv32.reg_op1[0]
.sym 38066 picorv32.mem_rdata_latched_noshuffle[19]
.sym 38068 $abc$36366$n3006_$glb_ce
.sym 38069 sys_clk_$glb_clk
.sym 38071 $abc$36366$n3101
.sym 38072 $abc$36366$n4769_1
.sym 38073 picorv32.mem_rdata_latched_noshuffle[23]
.sym 38074 picorv32.latched_compr
.sym 38075 $abc$36366$n3104
.sym 38076 $abc$36366$n3106
.sym 38077 $abc$36366$n3854_1
.sym 38081 picorv32.decoded_imm[14]
.sym 38082 spram_datain0[14]
.sym 38083 picorv32.decoded_imm_uj[23]
.sym 38084 $abc$36366$n4699_1
.sym 38085 $abc$36366$n207
.sym 38086 $abc$36366$n4776
.sym 38088 picorv32.decoded_imm[5]
.sym 38089 spram_bus_adr[4]
.sym 38090 spram_bus_adr[1]
.sym 38092 picorv32.mem_wordsize[2]
.sym 38093 spram_bus_adr[6]
.sym 38094 $abc$36366$n3681_1
.sym 38095 $abc$36366$n2988
.sym 38096 picorv32.instr_jal
.sym 38097 picorv32.mem_rdata_latched_noshuffle[19]
.sym 38098 picorv32.mem_rdata_latched_noshuffle[15]
.sym 38099 $PACKER_GND_NET
.sym 38100 picorv32.is_sb_sh_sw
.sym 38101 picorv32.instr_jal
.sym 38102 $abc$36366$n2982_1
.sym 38103 picorv32.decoded_imm_uj[30]
.sym 38104 $abc$36366$n3101
.sym 38105 picorv32.decoder_trigger
.sym 38113 $abc$36366$n4706
.sym 38114 $abc$36366$n2956_1
.sym 38115 $abc$36366$n3688_1
.sym 38120 picorv32.mem_rdata_q[9]
.sym 38121 $abc$36366$n3972_1
.sym 38127 picorv32.mem_rdata_latched_noshuffle[15]
.sym 38128 picorv32.mem_rdata_latched_noshuffle[21]
.sym 38130 picorv32.mem_rdata_latched_noshuffle[23]
.sym 38133 picorv32.mem_rdata_latched_noshuffle[19]
.sym 38135 picorv32.mem_rdata_latched_noshuffle[9]
.sym 38136 $abc$36366$n2859
.sym 38138 picorv32.mem_rdata_q[19]
.sym 38146 picorv32.mem_rdata_latched_noshuffle[9]
.sym 38154 picorv32.mem_rdata_latched_noshuffle[23]
.sym 38160 picorv32.mem_rdata_latched_noshuffle[19]
.sym 38163 $abc$36366$n3688_1
.sym 38165 $abc$36366$n4706
.sym 38166 $abc$36366$n2956_1
.sym 38169 picorv32.mem_rdata_latched_noshuffle[15]
.sym 38175 picorv32.mem_rdata_q[19]
.sym 38176 $abc$36366$n2956_1
.sym 38177 $abc$36366$n2859
.sym 38181 picorv32.mem_rdata_latched_noshuffle[21]
.sym 38187 $abc$36366$n2859
.sym 38189 picorv32.mem_rdata_q[9]
.sym 38190 $abc$36366$n3972_1
.sym 38192 sys_clk_$glb_clk
.sym 38194 $abc$36366$n3103_1
.sym 38195 picorv32.decoded_imm_uj[31]
.sym 38196 $abc$36366$n3117
.sym 38197 picorv32.decoded_imm_uj[27]
.sym 38198 $abc$36366$n3084
.sym 38199 picorv32.mem_rdata_latched_noshuffle[22]
.sym 38200 picorv32.decoded_imm_uj[2]
.sym 38201 picorv32.decoded_imm_uj[18]
.sym 38204 $abc$36366$n4457
.sym 38207 $abc$36366$n3854_1
.sym 38208 $abc$36366$n2956_1
.sym 38209 picorv32.cpuregs_rs1[15]
.sym 38210 $abc$36366$n3836_1
.sym 38212 picorv32.mem_wordsize[0]
.sym 38213 $abc$36366$n3870
.sym 38214 picorv32.reg_pc[8]
.sym 38215 $abc$36366$n3002
.sym 38216 spram_bus_adr[14]
.sym 38217 $abc$36366$n3836_1
.sym 38218 picorv32.decoded_imm_uj[17]
.sym 38219 $abc$36366$n2952
.sym 38220 picorv32.latched_compr
.sym 38221 picorv32.instr_auipc
.sym 38222 picorv32.mem_rdata_q[29]
.sym 38223 picorv32.is_sb_sh_sw
.sym 38225 $abc$36366$n2816_1
.sym 38226 $abc$36366$n3125_1
.sym 38227 picorv32.decoded_imm[3]
.sym 38228 $abc$36366$n2952
.sym 38229 picorv32.decoded_imm_uj[15]
.sym 38235 $abc$36366$n2952
.sym 38237 picorv32.mem_rdata_q[19]
.sym 38238 $abc$36366$n2929
.sym 38239 picorv32.mem_rdata_q[15]
.sym 38240 picorv32.mem_rdata_latched_noshuffle[16]
.sym 38242 picorv32.instr_auipc
.sym 38243 $abc$36366$n3688_1
.sym 38245 $abc$36366$n4681_1
.sym 38246 picorv32.mem_rdata_latched_noshuffle[28]
.sym 38247 $abc$36366$n4689
.sym 38248 $abc$36366$n2859
.sym 38249 picorv32.mem_rdata_latched_noshuffle[17]
.sym 38250 $abc$36366$n2925_1
.sym 38251 $abc$36366$n3829_1
.sym 38258 picorv32.instr_lui
.sym 38260 $abc$36366$n3085
.sym 38268 picorv32.mem_rdata_q[15]
.sym 38269 picorv32.instr_auipc
.sym 38270 $abc$36366$n3085
.sym 38271 picorv32.instr_lui
.sym 38274 picorv32.instr_lui
.sym 38275 $abc$36366$n3085
.sym 38276 picorv32.instr_auipc
.sym 38277 picorv32.mem_rdata_q[19]
.sym 38282 picorv32.mem_rdata_latched_noshuffle[28]
.sym 38286 $abc$36366$n3688_1
.sym 38287 $abc$36366$n2952
.sym 38288 $abc$36366$n4681_1
.sym 38289 $abc$36366$n3829_1
.sym 38293 picorv32.mem_rdata_latched_noshuffle[17]
.sym 38298 $abc$36366$n4689
.sym 38299 $abc$36366$n3829_1
.sym 38300 $abc$36366$n3688_1
.sym 38301 $abc$36366$n2925_1
.sym 38305 picorv32.mem_rdata_latched_noshuffle[16]
.sym 38311 $abc$36366$n2859
.sym 38312 $abc$36366$n2929
.sym 38313 picorv32.mem_rdata_q[15]
.sym 38314 $abc$36366$n3006_$glb_ce
.sym 38315 sys_clk_$glb_clk
.sym 38317 picorv32.decoded_imm[2]
.sym 38318 picorv32.decoded_imm[24]
.sym 38319 $abc$36366$n3127
.sym 38320 picorv32.decoded_imm[1]
.sym 38321 picorv32.decoded_imm[30]
.sym 38322 $abc$36366$n3093_1
.sym 38323 $abc$36366$n3083_1
.sym 38324 picorv32.decoded_imm[16]
.sym 38330 picorv32.cpuregs_wrdata[5]
.sym 38331 picorv32.decoded_imm[26]
.sym 38332 picorv32.irq_state[0]
.sym 38333 picorv32.decoded_imm_uj[23]
.sym 38334 picorv32.instr_auipc
.sym 38335 $abc$36366$n4306_1
.sym 38336 picorv32.irq_state[1]
.sym 38337 $abc$36366$n2845
.sym 38338 $abc$36366$n2925_1
.sym 38339 $abc$36366$n3032
.sym 38340 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 38341 $abc$36366$n3117
.sym 38342 $abc$36366$n6252
.sym 38343 picorv32.instr_lui
.sym 38344 picorv32.instr_auipc
.sym 38345 picorv32.instr_auipc
.sym 38346 picorv32.instr_jal
.sym 38347 picorv32.decoded_imm[4]
.sym 38348 picorv32.mem_rdata_q[27]
.sym 38349 $abc$36366$n2988
.sym 38350 picorv32.decoded_imm[2]
.sym 38351 picorv32.decoded_imm[14]
.sym 38358 picorv32.decoded_imm_uj[12]
.sym 38359 picorv32.mem_rdata_q[17]
.sym 38361 picorv32.decoded_imm_uj[19]
.sym 38363 $abc$36366$n3392
.sym 38364 picorv32.mem_rdata_q[14]
.sym 38365 $abc$36366$n3119
.sym 38366 picorv32.instr_jal
.sym 38367 $abc$36366$n3133
.sym 38369 $abc$36366$n3123
.sym 38371 picorv32.instr_auipc
.sym 38372 picorv32.mem_rdata_q[16]
.sym 38375 picorv32.decoded_imm_uj[14]
.sym 38376 $abc$36366$n3108
.sym 38377 picorv32.instr_lui
.sym 38378 $abc$36366$n2859
.sym 38379 $abc$36366$n2952
.sym 38380 $abc$36366$n3083_1
.sym 38381 $abc$36366$n3085
.sym 38382 picorv32.trap
.sym 38384 $abc$36366$n2925_1
.sym 38388 picorv32.decoded_imm_uj[4]
.sym 38392 $abc$36366$n3392
.sym 38394 picorv32.trap
.sym 38397 picorv32.decoded_imm_uj[14]
.sym 38398 $abc$36366$n3083_1
.sym 38399 picorv32.instr_jal
.sym 38400 $abc$36366$n3123
.sym 38403 $abc$36366$n3083_1
.sym 38404 $abc$36366$n3119
.sym 38405 picorv32.decoded_imm_uj[12]
.sym 38406 picorv32.instr_jal
.sym 38409 picorv32.instr_lui
.sym 38410 picorv32.instr_auipc
.sym 38411 $abc$36366$n3085
.sym 38412 picorv32.mem_rdata_q[14]
.sym 38415 $abc$36366$n3133
.sym 38416 picorv32.instr_jal
.sym 38417 $abc$36366$n3083_1
.sym 38418 picorv32.decoded_imm_uj[19]
.sym 38421 picorv32.mem_rdata_q[16]
.sym 38422 $abc$36366$n2859
.sym 38423 $abc$36366$n2952
.sym 38427 $abc$36366$n2859
.sym 38428 picorv32.mem_rdata_q[17]
.sym 38430 $abc$36366$n2925_1
.sym 38433 picorv32.decoded_imm_uj[4]
.sym 38435 picorv32.instr_jal
.sym 38436 $abc$36366$n3108
.sym 38437 $abc$36366$n3008_$glb_ce
.sym 38438 sys_clk_$glb_clk
.sym 38439 $abc$36366$n205_$glb_sr
.sym 38440 picorv32.decoded_imm[7]
.sym 38441 picorv32.decoded_imm[11]
.sym 38442 picorv32.decoded_imm[9]
.sym 38443 picorv32.cpuregs_rs1[7]
.sym 38444 picorv32.cpuregs_rs1[10]
.sym 38445 picorv32.decoded_imm[29]
.sym 38446 picorv32.decoded_imm[15]
.sym 38447 $abc$36366$n3089_1
.sym 38449 picorv32.cpuregs_rs1[21]
.sym 38450 picorv32.cpuregs_rs1[21]
.sym 38452 $abc$36366$n2988
.sym 38453 $abc$36366$n207
.sym 38454 $abc$36366$n4746
.sym 38455 picorv32.decoded_imm[1]
.sym 38456 $abc$36366$n5523
.sym 38457 picorv32.decoded_imm[16]
.sym 38458 $abc$36366$n3838_1
.sym 38459 picorv32.decoded_imm[2]
.sym 38460 $abc$36366$n3139_1
.sym 38461 picorv32.cpuregs_wrdata[3]
.sym 38462 $abc$36366$n4251_1
.sym 38464 $abc$36366$n2859
.sym 38465 picorv32.decoded_imm[12]
.sym 38467 picorv32.decoded_imm[29]
.sym 38468 picorv32.decoded_imm[30]
.sym 38469 picorv32.decoded_imm[19]
.sym 38470 picorv32.latched_compr
.sym 38471 picorv32.irq_state[1]
.sym 38472 picorv32.cpuregs_wrdata[21]
.sym 38473 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 38474 picorv32.decoded_imm[28]
.sym 38475 picorv32.decoded_imm[4]
.sym 38483 $abc$36366$n4688
.sym 38484 picorv32.decoded_imm[1]
.sym 38485 picorv32.mem_rdata_q[17]
.sym 38487 picorv32.irq_state[1]
.sym 38488 picorv32.latched_stalu
.sym 38489 $abc$36366$n3085
.sym 38490 $abc$36366$n3829_1
.sym 38491 picorv32.reg_out[1]
.sym 38492 picorv32.latched_compr
.sym 38493 picorv32.irq_pending[1]
.sym 38494 picorv32.cpu_state[3]
.sym 38495 $abc$36366$n4709
.sym 38496 $abc$36366$n4291_1
.sym 38497 picorv32.cpu_state[4]
.sym 38498 $abc$36366$n4290_1
.sym 38499 picorv32.cpu_state[0]
.sym 38500 $abc$36366$n4694
.sym 38501 $abc$36366$n4693_1
.sym 38502 picorv32.instr_lui
.sym 38503 picorv32.alu_out_q[1]
.sym 38506 $abc$36366$n4705_1
.sym 38507 picorv32.reg_op1[1]
.sym 38508 $abc$36366$n207
.sym 38509 $abc$36366$n4692
.sym 38510 $abc$36366$n2845
.sym 38511 picorv32.irq_mask[1]
.sym 38512 picorv32.instr_auipc
.sym 38514 $abc$36366$n3829_1
.sym 38516 $abc$36366$n4705_1
.sym 38517 $abc$36366$n4709
.sym 38520 picorv32.irq_pending[1]
.sym 38521 picorv32.irq_state[1]
.sym 38522 picorv32.irq_mask[1]
.sym 38523 $abc$36366$n4291_1
.sym 38526 $abc$36366$n4688
.sym 38527 $abc$36366$n4692
.sym 38532 picorv32.decoded_imm[1]
.sym 38533 picorv32.cpu_state[3]
.sym 38534 picorv32.reg_op1[1]
.sym 38535 picorv32.cpu_state[4]
.sym 38538 $abc$36366$n4693_1
.sym 38539 picorv32.irq_pending[1]
.sym 38540 picorv32.cpu_state[0]
.sym 38541 $abc$36366$n4694
.sym 38544 picorv32.instr_lui
.sym 38545 picorv32.instr_auipc
.sym 38546 $abc$36366$n3085
.sym 38547 picorv32.mem_rdata_q[17]
.sym 38550 $abc$36366$n207
.sym 38552 picorv32.latched_compr
.sym 38553 $abc$36366$n4290_1
.sym 38556 picorv32.latched_stalu
.sym 38557 $abc$36366$n2845
.sym 38558 picorv32.reg_out[1]
.sym 38559 picorv32.alu_out_q[1]
.sym 38561 sys_clk_$glb_clk
.sym 38563 $abc$36366$n3145_1
.sym 38564 picorv32.cpuregs_rs1[14]
.sym 38565 $abc$36366$n3087
.sym 38566 $abc$36366$n4105_1
.sym 38567 picorv32.mem_rdata_q[22]
.sym 38568 $abc$36366$n5696
.sym 38569 $abc$36366$n4529
.sym 38570 picorv32.cpuregs_rs1[11]
.sym 38575 picorv32.cpuregs_wrdata[11]
.sym 38576 picorv32.decoded_imm[15]
.sym 38577 $abc$36366$n3129
.sym 38578 picorv32.cpuregs_rs1[5]
.sym 38579 picorv32.decoded_imm[18]
.sym 38580 picorv32.cpuregs_wrdata[12]
.sym 38581 picorv32.mem_rdata_q[17]
.sym 38582 picorv32.decoded_imm[7]
.sym 38583 $abc$36366$n4709
.sym 38584 $abc$36366$n3135
.sym 38585 $abc$36366$n3870
.sym 38586 picorv32.mem_rdata_q[21]
.sym 38587 picorv32.decoded_imm[9]
.sym 38588 $abc$36366$n4528
.sym 38589 $abc$36366$n3083
.sym 38590 picorv32.latched_stalu
.sym 38591 picorv32.latched_is_lu
.sym 38592 $abc$36366$n3744
.sym 38593 picorv32.latched_is_lh
.sym 38594 $abc$36366$n4427
.sym 38595 picorv32.decoded_imm[15]
.sym 38596 picorv32.instr_jal
.sym 38597 $abc$36366$n4410
.sym 38598 picorv32.cpuregs_rs1[14]
.sym 38604 picorv32.cpuregs_wrdata[14]
.sym 38605 $abc$36366$n4410
.sym 38606 picorv32.cpuregs_wrdata[3]
.sym 38607 $abc$36366$n4684_1
.sym 38608 picorv32.cpuregs_wrdata[5]
.sym 38610 picorv32.irq_mask[0]
.sym 38612 picorv32.irq_pending[0]
.sym 38613 picorv32.irq_state[0]
.sym 38614 picorv32.latched_stalu
.sym 38615 $abc$36366$n2845
.sym 38621 $abc$36366$n4680
.sym 38622 $abc$36366$n3194
.sym 38623 $abc$36366$n3195
.sym 38624 picorv32.alu_out_q[0]
.sym 38625 picorv32.reg_out[0]
.sym 38629 $abc$36366$n5008
.sym 38630 picorv32.latched_compr
.sym 38631 picorv32.irq_state[1]
.sym 38632 $abc$36366$n4427
.sym 38635 $abc$36366$n3696_1
.sym 38637 picorv32.cpuregs_wrdata[14]
.sym 38646 picorv32.cpuregs_wrdata[5]
.sym 38649 picorv32.alu_out_q[0]
.sym 38650 picorv32.latched_stalu
.sym 38651 $abc$36366$n2845
.sym 38652 picorv32.reg_out[0]
.sym 38655 picorv32.irq_pending[0]
.sym 38656 picorv32.irq_state[1]
.sym 38658 picorv32.irq_mask[0]
.sym 38663 picorv32.cpuregs_wrdata[3]
.sym 38667 $abc$36366$n4684_1
.sym 38669 $abc$36366$n4680
.sym 38673 picorv32.irq_state[0]
.sym 38674 picorv32.latched_compr
.sym 38675 $abc$36366$n3194
.sym 38676 $abc$36366$n3195
.sym 38679 $abc$36366$n4410
.sym 38680 $abc$36366$n3696_1
.sym 38681 $abc$36366$n4427
.sym 38682 $abc$36366$n5008
.sym 38684 sys_clk_$glb_clk
.sym 38686 $abc$36366$n3746
.sym 38687 $abc$36366$n5422_1
.sym 38688 picorv32.mem_do_wdata
.sym 38689 $abc$36366$n3754
.sym 38690 $abc$36366$n3752
.sym 38691 $abc$36366$n5423
.sym 38692 $abc$36366$n4107_1
.sym 38693 $abc$36366$n4106_1
.sym 38694 picorv32.decoded_imm[10]
.sym 38696 eventsourceprocess0_trigger
.sym 38698 picorv32.decoded_imm[27]
.sym 38700 $abc$36366$n4053_1
.sym 38701 picorv32.cpuregs_rs1[30]
.sym 38702 picorv32.decoded_imm[22]
.sym 38703 picorv32.cpuregs_rs1[11]
.sym 38704 picorv32.decoded_imm[10]
.sym 38705 picorv32.cpuregs_wrdata[6]
.sym 38706 picorv32.decoded_imm[19]
.sym 38707 $abc$36366$n3085
.sym 38708 picorv32.irq_pending[0]
.sym 38709 spram_bus_adr[12]
.sym 38710 picorv32.alu_out_q[0]
.sym 38712 $abc$36366$n4045
.sym 38713 picorv32.decoded_imm[11]
.sym 38714 picorv32.reg_op2[7]
.sym 38715 $abc$36366$n3024
.sym 38716 picorv32.reg_op2[3]
.sym 38717 $abc$36366$n2816_1
.sym 38719 $abc$36366$n6182
.sym 38720 picorv32.decoded_imm[3]
.sym 38727 $abc$36366$n4510
.sym 38728 $abc$36366$n4686
.sym 38729 picorv32.instr_maskirq
.sym 38731 picorv32.irq_pending[0]
.sym 38732 $abc$36366$n3731
.sym 38733 $abc$36366$n3696_1
.sym 38734 picorv32.cpu_state[2]
.sym 38735 $abc$36366$n4420
.sym 38736 $abc$36366$n4411
.sym 38737 picorv32.instr_maskirq
.sym 38738 picorv32.irq_mask[0]
.sym 38739 picorv32.cpuregs_rs1[0]
.sym 38741 picorv32.cpuregs_wrdata[2]
.sym 38743 picorv32.cpuregs_rs1[1]
.sym 38744 picorv32.cpuregs_wrdata[21]
.sym 38745 picorv32.irq_mask[1]
.sym 38746 picorv32.cpuregs_wrdata[12]
.sym 38748 $abc$36366$n4427
.sym 38750 $abc$36366$n6253
.sym 38754 picorv32.cpu_state[0]
.sym 38757 $abc$36366$n4685
.sym 38758 $abc$36366$n4512
.sym 38763 picorv32.cpuregs_wrdata[2]
.sym 38768 picorv32.cpuregs_wrdata[12]
.sym 38772 picorv32.irq_mask[1]
.sym 38773 picorv32.instr_maskirq
.sym 38774 picorv32.cpuregs_rs1[1]
.sym 38775 picorv32.cpu_state[2]
.sym 38778 $abc$36366$n4686
.sym 38779 picorv32.cpu_state[0]
.sym 38780 $abc$36366$n4685
.sym 38781 picorv32.irq_pending[0]
.sym 38784 $abc$36366$n4411
.sym 38785 $abc$36366$n3731
.sym 38786 $abc$36366$n4510
.sym 38787 $abc$36366$n6253
.sym 38790 $abc$36366$n4427
.sym 38791 $abc$36366$n4512
.sym 38792 $abc$36366$n4420
.sym 38793 $abc$36366$n3696_1
.sym 38796 picorv32.irq_mask[0]
.sym 38797 picorv32.cpu_state[2]
.sym 38798 picorv32.instr_maskirq
.sym 38799 picorv32.cpuregs_rs1[0]
.sym 38804 picorv32.cpuregs_wrdata[21]
.sym 38807 sys_clk_$glb_clk
.sym 38809 picorv32.reg_op2[7]
.sym 38810 picorv32.reg_op2[3]
.sym 38811 picorv32.reg_op2[6]
.sym 38812 picorv32.reg_op2[4]
.sym 38813 picorv32.reg_op2[5]
.sym 38814 picorv32.reg_op2[15]
.sym 38815 picorv32.reg_op2[11]
.sym 38816 $abc$36366$n4045
.sym 38817 waittimer1_wait
.sym 38818 picorv32.irq_mask[0]
.sym 38820 waittimer1_wait
.sym 38821 picorv32.cpuregs_rs1[20]
.sym 38822 picorv32.reg_op1[11]
.sym 38823 picorv32.cpuregs_rs1[2]
.sym 38824 picorv32.irq_mask[0]
.sym 38825 $abc$36366$n207
.sym 38826 picorv32.irq_mask[0]
.sym 38827 picorv32.irq_pending[0]
.sym 38828 picorv32.cpuregs_wrdata[20]
.sym 38829 picorv32.cpuregs_wrdata[2]
.sym 38830 picorv32.decoded_imm[12]
.sym 38831 spram_bus_adr[0]
.sym 38833 $abc$36366$n4038_1
.sym 38834 $abc$36366$n4036_1
.sym 38835 $abc$36366$n2988
.sym 38836 $abc$36366$n3008_1
.sym 38837 $abc$36366$n3159
.sym 38838 picorv32.cpuregs_wrdata[30]
.sym 38839 $abc$36366$n2988
.sym 38840 $abc$36366$n4427
.sym 38841 $abc$36366$n3007_1
.sym 38842 picorv32.reg_op1[9]
.sym 38843 picorv32.decoded_imm[2]
.sym 38844 $abc$36366$n4512
.sym 38853 picorv32.latched_is_lh
.sym 38854 picorv32.reg_op1[0]
.sym 38855 $abc$36366$n4411
.sym 38856 $abc$36366$n3019
.sym 38857 picorv32.mem_wordsize[2]
.sym 38860 picorv32.latched_is_lu
.sym 38861 $abc$36366$n3018
.sym 38862 picorv32.cpu_state[3]
.sym 38863 $abc$36366$n3159
.sym 38864 $abc$36366$n3019
.sym 38866 picorv32.cpu_state[4]
.sym 38868 picorv32.is_lbu_lhu_lw
.sym 38869 $abc$36366$n4410
.sym 38871 picorv32.instr_lh
.sym 38872 picorv32.cpu_state[0]
.sym 38873 $abc$36366$n7105
.sym 38875 $abc$36366$n4409
.sym 38876 picorv32.mem_wordsize[0]
.sym 38877 $abc$36366$n3731
.sym 38880 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 38881 picorv32.decoded_imm[0]
.sym 38885 picorv32.cpu_state[0]
.sym 38886 $abc$36366$n3019
.sym 38889 picorv32.cpu_state[3]
.sym 38890 picorv32.cpu_state[4]
.sym 38891 $abc$36366$n7105
.sym 38892 picorv32.reg_op1[0]
.sym 38895 picorv32.cpu_state[0]
.sym 38896 $abc$36366$n3019
.sym 38897 picorv32.is_lbu_lhu_lw
.sym 38898 picorv32.latched_is_lu
.sym 38901 picorv32.latched_is_lh
.sym 38902 $abc$36366$n3019
.sym 38903 picorv32.instr_lh
.sym 38904 picorv32.cpu_state[0]
.sym 38908 picorv32.mem_wordsize[2]
.sym 38910 picorv32.mem_wordsize[0]
.sym 38913 $abc$36366$n4411
.sym 38914 $abc$36366$n4409
.sym 38915 $abc$36366$n4410
.sym 38916 $abc$36366$n3731
.sym 38919 $abc$36366$n3159
.sym 38920 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 38922 picorv32.cpu_state[3]
.sym 38928 picorv32.decoded_imm[0]
.sym 38929 $abc$36366$n3018
.sym 38930 sys_clk_$glb_clk
.sym 38931 $abc$36366$n208_$glb_sr
.sym 38932 picorv32.cpuregs_rs1[26]
.sym 38933 $abc$36366$n4173
.sym 38934 $abc$36366$n4115
.sym 38935 $abc$36366$n4175
.sym 38936 $abc$36366$n4174
.sym 38937 spram_datain0[10]
.sym 38938 $abc$36366$n4116
.sym 38939 spram_datain0[13]
.sym 38941 picorv32.irq_mask[1]
.sym 38944 $abc$36366$n3024
.sym 38945 picorv32.cpuregs_wrdata[6]
.sym 38946 picorv32.reg_op1[2]
.sym 38947 picorv32.reg_op2[4]
.sym 38948 picorv32.reg_op1[1]
.sym 38949 $abc$36366$n4045
.sym 38950 $abc$36366$n3762_1
.sym 38951 picorv32.cpu_state[4]
.sym 38952 $abc$36366$n4038_1
.sym 38953 picorv32.cpuregs_wrdata[4]
.sym 38954 $abc$36366$n3021
.sym 38955 picorv32.reg_op2[6]
.sym 38956 picorv32.reg_op2[6]
.sym 38957 picorv32.decoded_imm[19]
.sym 38958 picorv32.reg_op2[4]
.sym 38959 picorv32.decoded_imm[29]
.sym 38960 picorv32.decoded_imm[30]
.sym 38961 picorv32.mem_wordsize[2]
.sym 38962 picorv32.cpuregs_wrdata[19]
.sym 38963 picorv32.decoded_imm[4]
.sym 38964 picorv32.cpuregs_rs1[18]
.sym 38965 $abc$36366$n3738
.sym 38966 picorv32.decoded_imm[28]
.sym 38975 picorv32.reg_op2[8]
.sym 38977 $abc$36366$n4251_1
.sym 38978 $abc$36366$n4427
.sym 38979 $abc$36366$n4457
.sym 38980 $abc$36366$n4425
.sym 38983 picorv32.reg_op2[6]
.sym 38984 $abc$36366$n4429
.sym 38985 $abc$36366$n4466
.sym 38987 picorv32.reg_op2[14]
.sym 38989 $abc$36366$n3696_1
.sym 38992 $abc$36366$n4435
.sym 38993 $abc$36366$n4436
.sym 38994 $abc$36366$n4456
.sym 38995 $abc$36366$n4426
.sym 38999 picorv32.reg_op2[0]
.sym 39000 $abc$36366$n2988
.sym 39001 $abc$36366$n4430
.sym 39002 $abc$36366$n4465
.sym 39006 $abc$36366$n3696_1
.sym 39007 $abc$36366$n4427
.sym 39008 $abc$36366$n4465
.sym 39009 $abc$36366$n4466
.sym 39018 $abc$36366$n3696_1
.sym 39019 $abc$36366$n4427
.sym 39020 $abc$36366$n4436
.sym 39021 $abc$36366$n4435
.sym 39024 $abc$36366$n4427
.sym 39025 $abc$36366$n4429
.sym 39026 $abc$36366$n4430
.sym 39027 $abc$36366$n3696_1
.sym 39031 picorv32.reg_op2[14]
.sym 39032 $abc$36366$n4251_1
.sym 39033 picorv32.reg_op2[6]
.sym 39037 picorv32.reg_op2[8]
.sym 39038 picorv32.reg_op2[0]
.sym 39039 $abc$36366$n4251_1
.sym 39042 $abc$36366$n4426
.sym 39043 $abc$36366$n4425
.sym 39044 $abc$36366$n3696_1
.sym 39045 $abc$36366$n4427
.sym 39048 $abc$36366$n4456
.sym 39049 $abc$36366$n3696_1
.sym 39050 $abc$36366$n4427
.sym 39051 $abc$36366$n4457
.sym 39052 $abc$36366$n2988
.sym 39053 sys_clk_$glb_clk
.sym 39055 $abc$36366$n4280_1
.sym 39058 picorv32.cpuregs_rs1[24]
.sym 39059 spram_datain1[14]
.sym 39060 $abc$36366$n5547
.sym 39061 $abc$36366$n4276_1
.sym 39062 spram_datain1[12]
.sym 39067 picorv32.cpuregs_rs1[27]
.sym 39069 picorv32.reg_op2[8]
.sym 39070 picorv32.cpuregs_wrdata[29]
.sym 39071 picorv32.cpuregs_rs1[13]
.sym 39073 picorv32.cpuregs_rs1[28]
.sym 39074 $abc$36366$n208
.sym 39075 picorv32.cpuregs_rs1[30]
.sym 39076 picorv32.reg_op1[12]
.sym 39077 $abc$36366$n3007_1
.sym 39078 $abc$36366$n4115
.sym 39079 picorv32.instr_srli
.sym 39081 picorv32.cpuregs_wrdata[16]
.sym 39082 $abc$36366$n5547
.sym 39083 $abc$36366$n4174
.sym 39084 $abc$36366$n4494
.sym 39085 picorv32.reg_op2[19]
.sym 39086 picorv32.reg_op2[7]
.sym 39087 picorv32.reg_op1[0]
.sym 39088 picorv32.reg_op2[9]
.sym 39090 picorv32.mem_wordsize[0]
.sym 39096 $abc$36366$n3731
.sym 39098 $abc$36366$n3083
.sym 39101 $abc$36366$n3760_1
.sym 39102 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 39103 $abc$36366$n3736_1
.sym 39107 picorv32.cpu_state[4]
.sym 39108 $abc$36366$n4494
.sym 39109 $abc$36366$n4411
.sym 39113 $abc$36366$n4457
.sym 39115 picorv32.decoded_imm[2]
.sym 39117 $abc$36366$n3008_1
.sym 39120 $abc$36366$n4500
.sym 39121 picorv32.is_lui_auipc_jal
.sym 39124 $abc$36366$n4466
.sym 39126 picorv32.decoded_imm[14]
.sym 39135 $abc$36366$n4457
.sym 39136 $abc$36366$n3731
.sym 39137 $abc$36366$n4494
.sym 39138 $abc$36366$n4411
.sym 39141 picorv32.is_lui_auipc_jal
.sym 39142 picorv32.decoded_imm[2]
.sym 39143 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 39144 $abc$36366$n3736_1
.sym 39147 $abc$36366$n3008_1
.sym 39148 picorv32.cpu_state[4]
.sym 39159 $abc$36366$n4466
.sym 39160 $abc$36366$n3731
.sym 39161 $abc$36366$n4500
.sym 39162 $abc$36366$n4411
.sym 39165 picorv32.is_lui_auipc_jal
.sym 39166 picorv32.decoded_imm[14]
.sym 39167 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 39168 $abc$36366$n3760_1
.sym 39175 $abc$36366$n3083
.sym 39176 sys_clk_$glb_clk
.sym 39178 $abc$36366$n5546
.sym 39179 picorv32.reg_op2[19]
.sym 39180 picorv32.reg_op2[30]
.sym 39181 picorv32.reg_op2[29]
.sym 39183 picorv32.reg_op2[28]
.sym 39184 $abc$36366$n3784
.sym 39185 $abc$36366$n5448_1
.sym 39186 picorv32.reg_op1[23]
.sym 39190 $abc$36366$n3731
.sym 39192 $abc$36366$n3768
.sym 39193 picorv32.cpu_state[4]
.sym 39194 $abc$36366$n3774
.sym 39195 picorv32.mem_wordsize[0]
.sym 39196 picorv32.reg_op2[2]
.sym 39197 picorv32.mem_wordsize[0]
.sym 39198 $abc$36366$n3007_1
.sym 39199 picorv32.decoded_imm[22]
.sym 39200 picorv32.reg_op2[20]
.sym 39201 picorv32.cpuregs_rs1[28]
.sym 39202 picorv32.reg_op2[8]
.sym 39203 picorv32.reg_op2[2]
.sym 39205 $abc$36366$n3007_1
.sym 39206 picorv32.reg_op2[7]
.sym 39208 picorv32.reg_op2[3]
.sym 39210 $abc$36366$n2816_1
.sym 39211 picorv32.reg_op2[14]
.sym 39213 picorv32.alu_out_q[0]
.sym 39221 $abc$36366$n4436
.sym 39223 picorv32.cpuregs_wrdata[24]
.sym 39225 $abc$36366$n3731
.sym 39226 $abc$36366$n4488
.sym 39228 $abc$36366$n4448
.sym 39231 $abc$36366$n4411
.sym 39238 $abc$36366$n4480
.sym 39240 $abc$36366$n4474
.sym 39242 picorv32.cpuregs_wrdata[28]
.sym 39243 picorv32.cpuregs_wrdata[31]
.sym 39244 picorv32.cpuregs_wrdata[30]
.sym 39246 $abc$36366$n4426
.sym 39249 $abc$36366$n4430
.sym 39250 $abc$36366$n4476
.sym 39252 $abc$36366$n3731
.sym 39253 $abc$36366$n4411
.sym 39254 $abc$36366$n4436
.sym 39255 $abc$36366$n4480
.sym 39261 picorv32.cpuregs_wrdata[24]
.sym 39265 picorv32.cpuregs_wrdata[28]
.sym 39272 picorv32.cpuregs_wrdata[31]
.sym 39276 $abc$36366$n4448
.sym 39277 $abc$36366$n4488
.sym 39278 $abc$36366$n3731
.sym 39279 $abc$36366$n4411
.sym 39282 $abc$36366$n4474
.sym 39283 $abc$36366$n4426
.sym 39284 $abc$36366$n4411
.sym 39285 $abc$36366$n3731
.sym 39288 picorv32.cpuregs_wrdata[30]
.sym 39294 $abc$36366$n4430
.sym 39295 $abc$36366$n3731
.sym 39296 $abc$36366$n4411
.sym 39297 $abc$36366$n4476
.sym 39299 sys_clk_$glb_clk
.sym 39301 $abc$36366$n4532
.sym 39302 $abc$36366$n4550
.sym 39304 $abc$36366$n4531_1
.sym 39306 picorv32.alu_out_q[6]
.sym 39307 $abc$36366$n3187
.sym 39309 picorv32.reg_op1[26]
.sym 39313 picorv32.reg_op1[13]
.sym 39314 $abc$36366$n3782_1
.sym 39315 $abc$36366$n3794
.sym 39316 picorv32.reg_op1[12]
.sym 39317 picorv32.reg_op2[0]
.sym 39318 $abc$36366$n5448_1
.sym 39319 $abc$36366$n4036_1
.sym 39320 $abc$36366$n2995
.sym 39321 picorv32.cpuregs_wrdata[29]
.sym 39322 picorv32.instr_srl
.sym 39323 $abc$36366$n3780
.sym 39324 picorv32.reg_op2[30]
.sym 39325 $abc$36366$n5398
.sym 39326 $abc$36366$n4524_1
.sym 39328 picorv32.reg_op1[9]
.sym 39329 $abc$36366$n6693
.sym 39330 picorv32.cpuregs_wrdata[30]
.sym 39331 picorv32.reg_op2[28]
.sym 39332 $abc$36366$n3159
.sym 39333 $abc$36366$n5416
.sym 39343 picorv32.instr_sub
.sym 39344 picorv32.is_compare
.sym 39345 $abc$36366$n4402
.sym 39347 $abc$36366$n4422_1
.sym 39349 $abc$36366$n4424
.sym 39350 $abc$36366$n3186
.sym 39351 $abc$36366$n5398
.sym 39352 $abc$36366$n5397
.sym 39353 picorv32.reg_op2[0]
.sym 39355 $abc$36366$n4417_1
.sym 39356 $abc$36366$n3159
.sym 39357 $abc$36366$n4421
.sym 39358 $abc$36366$n4423_1
.sym 39359 picorv32.reg_op1[0]
.sym 39362 $abc$36366$n4419_1
.sym 39363 $abc$36366$n4387_1
.sym 39364 picorv32.reg_op2[4]
.sym 39366 picorv32.reg_op2[0]
.sym 39367 $abc$36366$n4386_1
.sym 39369 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39371 $abc$36366$n4420_1
.sym 39375 $abc$36366$n4419_1
.sym 39376 picorv32.reg_op1[0]
.sym 39377 $abc$36366$n4421
.sym 39378 picorv32.reg_op2[0]
.sym 39381 $abc$36366$n4387_1
.sym 39382 picorv32.reg_op2[4]
.sym 39383 $abc$36366$n4402
.sym 39384 $abc$36366$n4417_1
.sym 39387 picorv32.reg_op2[0]
.sym 39388 picorv32.reg_op1[0]
.sym 39393 $abc$36366$n4422_1
.sym 39394 $abc$36366$n4386_1
.sym 39395 $abc$36366$n3159
.sym 39396 picorv32.is_compare
.sym 39405 $abc$36366$n4424
.sym 39406 $abc$36366$n4423_1
.sym 39407 $abc$36366$n3186
.sym 39408 $abc$36366$n4420_1
.sym 39417 $abc$36366$n5397
.sym 39418 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39419 picorv32.instr_sub
.sym 39420 $abc$36366$n5398
.sym 39422 sys_clk_$glb_clk
.sym 39424 $abc$36366$n4466_1
.sym 39425 $abc$36366$n4405_1
.sym 39426 $abc$36366$n4533_1
.sym 39427 $abc$36366$n4549
.sym 39428 picorv32.alu_out_q[8]
.sym 39429 $abc$36366$n4465_1
.sym 39430 picorv32.alu_out_q[10]
.sym 39431 $abc$36366$n4411_1
.sym 39432 $abc$36366$n3163
.sym 39433 sram_bus_dat_w[3]
.sym 39434 sram_bus_dat_w[3]
.sym 39437 $abc$36366$n4604
.sym 39439 $abc$36366$n4387_1
.sym 39440 picorv32.reg_op1[8]
.sym 39441 picorv32.reg_op1[4]
.sym 39442 picorv32.reg_op2[14]
.sym 39444 picorv32.reg_op1[24]
.sym 39445 picorv32.alu_out_q[1]
.sym 39447 picorv32.cpuregs_rs1[23]
.sym 39449 $PACKER_VCC_NET
.sym 39450 picorv32.reg_op2[4]
.sym 39454 $abc$36366$n4421
.sym 39455 $abc$36366$n5428
.sym 39456 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39457 $abc$36366$n4466_1
.sym 39458 picorv32.reg_op2[4]
.sym 39465 picorv32.reg_op2[4]
.sym 39466 $abc$36366$n4463_1
.sym 39467 picorv32.reg_op2[0]
.sym 39468 $abc$36366$n4415
.sym 39471 $abc$36366$n4464
.sym 39473 picorv32.reg_op2[2]
.sym 39474 picorv32.reg_op2[2]
.sym 39477 $abc$36366$n4470
.sym 39478 $abc$36366$n4410_1
.sym 39479 $abc$36366$n4403
.sym 39480 picorv32.reg_op2[3]
.sym 39481 $abc$36366$n4466_1
.sym 39482 picorv32.reg_op2[1]
.sym 39483 $abc$36366$n4416_1
.sym 39486 $abc$36366$n4465_1
.sym 39487 picorv32.reg_op1[1]
.sym 39488 $abc$36366$n4411_1
.sym 39489 $abc$36366$n4414_1
.sym 39490 $abc$36366$n4405_1
.sym 39491 $abc$36366$n4467
.sym 39493 picorv32.reg_op1[0]
.sym 39494 $abc$36366$n4417_1
.sym 39495 $abc$36366$n4406
.sym 39499 $abc$36366$n4415
.sym 39501 picorv32.reg_op2[1]
.sym 39504 $abc$36366$n4467
.sym 39505 $abc$36366$n4464
.sym 39507 picorv32.reg_op2[3]
.sym 39510 picorv32.reg_op2[0]
.sym 39511 picorv32.reg_op1[0]
.sym 39512 picorv32.reg_op1[1]
.sym 39513 picorv32.reg_op2[1]
.sym 39517 picorv32.reg_op2[3]
.sym 39518 $abc$36366$n4403
.sym 39519 $abc$36366$n4410_1
.sym 39522 $abc$36366$n4405_1
.sym 39523 picorv32.reg_op2[1]
.sym 39525 $abc$36366$n4406
.sym 39528 $abc$36366$n4414_1
.sym 39529 $abc$36366$n4416_1
.sym 39530 $abc$36366$n4411_1
.sym 39531 picorv32.reg_op2[2]
.sym 39534 $abc$36366$n4466_1
.sym 39535 $abc$36366$n4465_1
.sym 39537 picorv32.reg_op2[2]
.sym 39540 $abc$36366$n4470
.sym 39541 picorv32.reg_op2[4]
.sym 39542 $abc$36366$n4463_1
.sym 39543 $abc$36366$n4417_1
.sym 39547 $abc$36366$n4566_1
.sym 39548 $abc$36366$n4579
.sym 39549 $abc$36366$n4563_1
.sym 39550 $abc$36366$n4578
.sym 39551 $abc$36366$n4564
.sym 39552 $abc$36366$n6694
.sym 39553 $abc$36366$n4551
.sym 39554 $abc$36366$n4565
.sym 39559 picorv32.reg_op2[0]
.sym 39561 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39562 $abc$36366$n4421
.sym 39564 $abc$36366$n4415
.sym 39565 $abc$36366$n4421
.sym 39566 picorv32.instr_sub
.sym 39567 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39569 $abc$36366$n4421
.sym 39572 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 39573 picorv32.reg_op1[10]
.sym 39575 $abc$36366$n4420_1
.sym 39577 $abc$36366$n4417_1
.sym 39579 picorv32.reg_op1[0]
.sym 39580 $abc$36366$n4420_1
.sym 39581 $abc$36366$n4406
.sym 39582 picorv32.reg_op2[19]
.sym 39588 picorv32.reg_op2[0]
.sym 39590 picorv32.reg_op1[0]
.sym 39591 $abc$36366$n4507_1
.sym 39593 $abc$36366$n4505
.sym 39595 $abc$36366$n4456_1
.sym 39599 $abc$36366$n4417_1
.sym 39601 $abc$36366$n4467
.sym 39602 $abc$36366$n4577
.sym 39603 $abc$36366$n4576
.sym 39604 picorv32.reg_op2[3]
.sym 39605 $abc$36366$n4471_1
.sym 39608 $abc$36366$n4561
.sym 39609 $PACKER_VCC_NET
.sym 39610 picorv32.reg_op2[4]
.sym 39612 $abc$36366$n4562
.sym 39613 $abc$36366$n4548
.sym 39614 $abc$36366$n6693
.sym 39618 picorv32.reg_op2[4]
.sym 39619 $abc$36366$n4604
.sym 39621 picorv32.reg_op1[0]
.sym 39622 $abc$36366$n6693
.sym 39624 $PACKER_VCC_NET
.sym 39627 $abc$36366$n4577
.sym 39628 $abc$36366$n4417_1
.sym 39629 picorv32.reg_op2[4]
.sym 39630 $abc$36366$n4576
.sym 39635 picorv32.reg_op2[0]
.sym 39640 $abc$36366$n4561
.sym 39641 $abc$36366$n4562
.sym 39642 picorv32.reg_op2[4]
.sym 39645 $abc$36366$n4467
.sym 39647 picorv32.reg_op2[3]
.sym 39648 $abc$36366$n4471_1
.sym 39651 $abc$36366$n4505
.sym 39652 picorv32.reg_op2[4]
.sym 39654 $abc$36366$n4604
.sym 39657 picorv32.reg_op2[3]
.sym 39658 $abc$36366$n4507_1
.sym 39660 $abc$36366$n4456_1
.sym 39663 picorv32.reg_op2[4]
.sym 39664 $abc$36366$n4604
.sym 39666 $abc$36366$n4548
.sym 39670 $abc$36366$n4408_1
.sym 39671 picorv32.alu_out_q[30]
.sym 39672 picorv32.alu_out_q[14]
.sym 39673 $abc$36366$n4406
.sym 39674 $abc$36366$n4594_1
.sym 39675 $abc$36366$n6716
.sym 39676 $abc$36366$n4524_1
.sym 39677 $abc$36366$n4409_1
.sym 39679 $abc$36366$n6694
.sym 39682 picorv32.instr_bge
.sym 39684 $abc$36366$n5424
.sym 39685 sys_rst
.sym 39686 $abc$36366$n4575
.sym 39687 picorv32.reg_op1[12]
.sym 39688 $abc$36366$n4419_1
.sym 39689 picorv32.instr_bgeu
.sym 39690 picorv32.reg_op2[20]
.sym 39691 picorv32.alu_out_q[20]
.sym 39692 $abc$36366$n5506_1
.sym 39693 $abc$36366$n4419_1
.sym 39694 sram_bus_dat_w[4]
.sym 39696 picorv32.reg_op2[3]
.sym 39697 $abc$36366$n4470
.sym 39698 $abc$36366$n4591_1
.sym 39699 $abc$36366$n4400_1
.sym 39700 picorv32.reg_op2[3]
.sym 39705 picorv32.reg_op2[3]
.sym 39712 picorv32.reg_op2[1]
.sym 39713 $abc$36366$n4590_1
.sym 39714 $abc$36366$n4527
.sym 39717 $abc$36366$n4417_1
.sym 39718 picorv32.reg_op2[3]
.sym 39720 $abc$36366$n4469_1
.sym 39721 $abc$36366$n4456_1
.sym 39722 $abc$36366$n4529_1
.sym 39724 $abc$36366$n4530
.sym 39725 $abc$36366$n4591_1
.sym 39727 $abc$36366$n4466_1
.sym 39728 picorv32.reg_op2[2]
.sym 39729 picorv32.reg_op2[3]
.sym 39730 picorv32.reg_op2[4]
.sym 39731 $abc$36366$n4468_1
.sym 39734 $abc$36366$n4526_1
.sym 39735 $abc$36366$n4408_1
.sym 39738 $abc$36366$n4406
.sym 39739 picorv32.reg_op2[2]
.sym 39744 $abc$36366$n4529_1
.sym 39745 picorv32.reg_op2[3]
.sym 39746 $abc$36366$n4530
.sym 39750 picorv32.reg_op2[4]
.sym 39751 $abc$36366$n4417_1
.sym 39752 $abc$36366$n4591_1
.sym 39753 $abc$36366$n4590_1
.sym 39756 picorv32.reg_op2[3]
.sym 39757 $abc$36366$n4527
.sym 39758 $abc$36366$n4529_1
.sym 39762 $abc$36366$n4526_1
.sym 39764 $abc$36366$n4527
.sym 39765 picorv32.reg_op2[3]
.sym 39769 picorv32.reg_op2[1]
.sym 39770 $abc$36366$n4406
.sym 39771 $abc$36366$n4408_1
.sym 39774 picorv32.reg_op2[2]
.sym 39775 $abc$36366$n4469_1
.sym 39777 $abc$36366$n4468_1
.sym 39781 picorv32.reg_op2[3]
.sym 39782 $abc$36366$n4530
.sym 39783 $abc$36366$n4456_1
.sym 39786 picorv32.reg_op2[2]
.sym 39787 $abc$36366$n4466_1
.sym 39789 $abc$36366$n4468_1
.sym 39794 $abc$36366$n4671
.sym 39795 $abc$36366$n4653
.sym 39796 $abc$36366$n4393_1
.sym 39797 $abc$36366$n4401_1
.sym 39798 $abc$36366$n4672_1
.sym 39799 $abc$36366$n4673
.sym 39800 $abc$36366$n4391
.sym 39801 waittimer1_wait
.sym 39803 basesoc_timer0_value[25]
.sym 39805 picorv32.instr_sub
.sym 39806 $abc$36366$n4420_1
.sym 39807 picorv32.reg_op1[11]
.sym 39809 picorv32.reg_op1[15]
.sym 39810 picorv32.instr_sub
.sym 39811 $abc$36366$n5463
.sym 39812 picorv32.reg_op1[13]
.sym 39813 $abc$36366$n5466
.sym 39814 picorv32.alu_out_q[30]
.sym 39815 $abc$36366$n4456_1
.sym 39816 picorv32.reg_op1[12]
.sym 39824 csrbank3_ev_enable0_w
.sym 39825 $abc$36366$n4524_1
.sym 39836 $abc$36366$n4473
.sym 39838 picorv32.reg_op2[2]
.sym 39839 $abc$36366$n4398_1
.sym 39842 $abc$36366$n4471_1
.sym 39843 $abc$36366$n4476_1
.sym 39844 $abc$36366$n4475
.sym 39851 picorv32.reg_op2[1]
.sym 39854 $abc$36366$n4401_1
.sym 39856 picorv32.reg_op2[3]
.sym 39858 $abc$36366$n4456_1
.sym 39859 $abc$36366$n4400_1
.sym 39864 $abc$36366$n4474_1
.sym 39867 $abc$36366$n4400_1
.sym 39869 $abc$36366$n4401_1
.sym 39870 picorv32.reg_op2[1]
.sym 39873 picorv32.reg_op2[1]
.sym 39874 $abc$36366$n4401_1
.sym 39875 $abc$36366$n4456_1
.sym 39879 $abc$36366$n4400_1
.sym 39880 $abc$36366$n4398_1
.sym 39882 picorv32.reg_op2[1]
.sym 39885 $abc$36366$n4475
.sym 39886 $abc$36366$n4473
.sym 39888 picorv32.reg_op2[2]
.sym 39891 picorv32.reg_op2[3]
.sym 39892 $abc$36366$n4456_1
.sym 39894 $abc$36366$n4474_1
.sym 39897 $abc$36366$n4456_1
.sym 39898 picorv32.reg_op2[2]
.sym 39900 $abc$36366$n4476_1
.sym 39903 picorv32.reg_op2[2]
.sym 39904 $abc$36366$n4475
.sym 39905 $abc$36366$n4476_1
.sym 39909 $abc$36366$n4474_1
.sym 39910 picorv32.reg_op2[3]
.sym 39911 $abc$36366$n4471_1
.sym 39921 basesoc_uart_tx_old_trigger
.sym 39922 $abc$36366$n2791
.sym 39929 sram_bus_dat_w[0]
.sym 39930 picorv32.instr_bne
.sym 39931 picorv32.reg_op1[25]
.sym 39936 $abc$36366$n4604
.sym 39937 picorv32.reg_op1[20]
.sym 39940 sram_bus_dat_w[7]
.sym 39941 waittimer2_wait
.sym 39942 $abc$36366$n2818
.sym 39975 $abc$36366$n2887
.sym 39988 sram_bus_dat_w[0]
.sym 39997 sram_bus_dat_w[0]
.sym 40036 $abc$36366$n2887
.sym 40037 sys_clk_$glb_clk
.sym 40038 sys_rst_$glb_sr
.sym 40043 csrbank1_scratch3_w[5]
.sym 40045 csrbank1_scratch3_w[7]
.sym 40051 $abc$36366$n3279
.sym 40052 $abc$36366$n2791
.sym 40053 waittimer1_wait
.sym 40054 basesoc_uart_rx_fifo_level0[4]
.sym 40056 spram_datain0[5]
.sym 40057 sram_bus_dat_w[5]
.sym 40059 picorv32.reg_op2[0]
.sym 40060 $abc$36366$n4421
.sym 40061 $abc$36366$n4398_1
.sym 40062 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 40063 basesoc_timer0_value[22]
.sym 40066 csrbank3_reload0_w[0]
.sym 40067 sram_bus_adr[3]
.sym 40074 $abc$36366$n3289
.sym 40082 $abc$36366$n2691
.sym 40094 $abc$36366$n7
.sym 40157 $abc$36366$n7
.sym 40159 $abc$36366$n2691
.sym 40160 sys_clk_$glb_clk
.sym 40162 sram_bus_adr[3]
.sym 40163 eventsourceprocess1_old_trigger
.sym 40164 $abc$36366$n5225
.sym 40165 sram_bus_adr[4]
.sym 40166 basesoc_uart_phy_rx_r
.sym 40167 $abc$36366$n3253
.sym 40168 $abc$36366$n3256
.sym 40169 basesoc_uart_phy_rx_busy
.sym 40172 eventsourceprocess0_trigger
.sym 40175 sys_rst
.sym 40176 $abc$36366$n2691
.sym 40177 $abc$36366$n2847
.sym 40178 basesoc_timer0_zero_pending
.sym 40180 $abc$36366$n2687
.sym 40181 $abc$36366$n5082
.sym 40182 $abc$36366$n7
.sym 40184 sys_rst
.sym 40187 sram_bus_dat_w[6]
.sym 40189 $abc$36366$n2850_1
.sym 40191 $abc$36366$n3251
.sym 40192 $abc$36366$n3254
.sym 40193 basesoc_uart_phy_rx_busy
.sym 40194 sram_bus_dat_w[4]
.sym 40195 $abc$36366$n2850_1
.sym 40197 $abc$36366$n3298
.sym 40204 $abc$36366$n2850_1
.sym 40205 $abc$36366$n11
.sym 40209 $abc$36366$n5
.sym 40211 $abc$36366$n3311
.sym 40214 $abc$36366$n94
.sym 40218 $abc$36366$n3214
.sym 40220 $abc$36366$n3211
.sym 40221 $abc$36366$n2687
.sym 40222 sram_bus_adr[4]
.sym 40223 sys_rst
.sym 40227 $abc$36366$n7
.sym 40229 $abc$36366$n100
.sym 40234 $abc$36366$n3289
.sym 40236 $abc$36366$n3289
.sym 40237 $abc$36366$n3311
.sym 40238 sys_rst
.sym 40239 sram_bus_adr[4]
.sym 40242 sram_bus_adr[4]
.sym 40243 sys_rst
.sym 40244 $abc$36366$n2850_1
.sym 40245 $abc$36366$n3289
.sym 40249 $abc$36366$n7
.sym 40255 $abc$36366$n5
.sym 40260 $abc$36366$n94
.sym 40261 $abc$36366$n100
.sym 40262 $abc$36366$n3214
.sym 40263 $abc$36366$n3211
.sym 40281 $abc$36366$n11
.sym 40282 $abc$36366$n2687
.sym 40283 sys_clk_$glb_clk
.sym 40285 $abc$36366$n5535
.sym 40286 $abc$36366$n3300
.sym 40288 csrbank3_load3_w[6]
.sym 40289 $abc$36366$n5534
.sym 40291 csrbank3_load3_w[4]
.sym 40292 csrbank3_load3_w[0]
.sym 40293 $abc$36366$n5051
.sym 40297 spram_bus_adr[4]
.sym 40298 waittimer2_wait
.sym 40299 $abc$36366$n11
.sym 40300 sram_bus_adr[4]
.sym 40301 regs1
.sym 40302 basesoc_uart_phy_rx_busy
.sym 40303 $abc$36366$n96
.sym 40304 sram_bus_adr[3]
.sym 40306 eventsourceprocess0_trigger
.sym 40307 $abc$36366$n3311
.sym 40308 sram_bus_dat_w[1]
.sym 40311 sram_bus_adr[4]
.sym 40312 $abc$36366$n4974_1
.sym 40314 $abc$36366$n3306
.sym 40316 csrbank3_ev_enable0_w
.sym 40317 $abc$36366$n3256
.sym 40319 basesoc_uart_phy_rx_busy
.sym 40320 $abc$36366$n3300
.sym 40326 $abc$36366$n5213
.sym 40329 csrbank3_load2_w[6]
.sym 40336 $abc$36366$n5203_1
.sym 40337 sram_bus_adr[4]
.sym 40345 csrbank3_load3_w[6]
.sym 40348 csrbank3_load3_w[1]
.sym 40349 $abc$36366$n2850_1
.sym 40353 $abc$36366$n5197_1
.sym 40355 csrbank3_en0_w
.sym 40359 csrbank3_en0_w
.sym 40361 $abc$36366$n5197_1
.sym 40362 csrbank3_load2_w[6]
.sym 40378 sram_bus_adr[4]
.sym 40379 $abc$36366$n2850_1
.sym 40395 $abc$36366$n5213
.sym 40396 csrbank3_load3_w[6]
.sym 40397 csrbank3_en0_w
.sym 40402 csrbank3_en0_w
.sym 40403 $abc$36366$n5203_1
.sym 40404 csrbank3_load3_w[1]
.sym 40406 sys_clk_$glb_clk
.sym 40407 sys_rst_$glb_sr
.sym 40408 csrbank3_value0_w[6]
.sym 40410 csrbank3_value0_w[0]
.sym 40411 $abc$36366$n5197_1
.sym 40412 $abc$36366$n4958
.sym 40414 $abc$36366$n5544
.sym 40415 $abc$36366$n5020
.sym 40420 $abc$36366$n108
.sym 40422 $abc$36366$n5
.sym 40423 csrbank3_load2_w[6]
.sym 40425 $abc$36366$n3301
.sym 40428 $abc$36366$n3298
.sym 40429 $abc$36366$n3300
.sym 40430 $abc$36366$n5213
.sym 40431 csrbank3_reload3_w[6]
.sym 40435 $abc$36366$n3298
.sym 40438 csrbank3_en0_w
.sym 40442 csrbank3_load3_w[0]
.sym 40443 basesoc_timer0_value[25]
.sym 40452 $abc$36366$n7
.sym 40455 csrbank3_load3_w[1]
.sym 40459 $abc$36366$n4961
.sym 40460 $abc$36366$n3298
.sym 40471 $abc$36366$n5
.sym 40473 csrbank3_value1_w[1]
.sym 40476 $abc$36366$n2689
.sym 40507 $abc$36366$n7
.sym 40513 $abc$36366$n5
.sym 40524 $abc$36366$n4961
.sym 40525 csrbank3_load3_w[1]
.sym 40526 csrbank3_value1_w[1]
.sym 40527 $abc$36366$n3298
.sym 40528 $abc$36366$n2689
.sym 40529 sys_clk_$glb_clk
.sym 40531 $abc$36366$n5001_1
.sym 40532 csrbank3_value1_w[4]
.sym 40533 $abc$36366$n4957_1
.sym 40534 csrbank3_value0_w[4]
.sym 40535 $abc$36366$n4991
.sym 40536 $abc$36366$n4956_1
.sym 40537 $abc$36366$n4998_1
.sym 40538 csrbank3_value3_w[3]
.sym 40543 $abc$36366$n3294
.sym 40544 $abc$36366$n4954_1
.sym 40547 basesoc_uart_phy_tx_busy
.sym 40548 $abc$36366$n7
.sym 40552 basesoc_timer0_zero_trigger
.sym 40553 $abc$36366$n102
.sym 40557 $abc$36366$n5
.sym 40558 csrbank3_reload0_w[0]
.sym 40560 $abc$36366$n3289
.sym 40561 $abc$36366$n3292
.sym 40562 basesoc_timer0_value[27]
.sym 40563 basesoc_timer0_value[22]
.sym 40564 $abc$36366$n3300
.sym 40566 $abc$36366$n2871
.sym 40572 basesoc_timer0_value[22]
.sym 40573 csrbank3_reload0_w[6]
.sym 40576 $abc$36366$n4954_1
.sym 40577 csrbank3_value3_w[6]
.sym 40578 basesoc_timer0_value[14]
.sym 40580 $abc$36366$n3211
.sym 40581 csrbank3_value1_w[6]
.sym 40583 sram_bus_adr[4]
.sym 40584 basesoc_timer0_value[30]
.sym 40586 $abc$36366$n3296
.sym 40587 $abc$36366$n4962_1
.sym 40590 $abc$36366$n3300
.sym 40591 csrbank3_value2_w[6]
.sym 40597 csrbank3_load2_w[6]
.sym 40598 $abc$36366$n4961
.sym 40602 $abc$36366$n5014
.sym 40606 $abc$36366$n5014
.sym 40607 $abc$36366$n4954_1
.sym 40608 csrbank3_value3_w[6]
.sym 40612 basesoc_timer0_value[14]
.sym 40617 csrbank3_value1_w[6]
.sym 40618 $abc$36366$n3296
.sym 40619 csrbank3_load2_w[6]
.sym 40620 $abc$36366$n4961
.sym 40624 basesoc_timer0_value[22]
.sym 40637 basesoc_timer0_value[30]
.sym 40641 $abc$36366$n4962_1
.sym 40642 csrbank3_reload0_w[6]
.sym 40643 $abc$36366$n3300
.sym 40644 csrbank3_value2_w[6]
.sym 40647 $abc$36366$n3211
.sym 40650 sram_bus_adr[4]
.sym 40651 $abc$36366$n2881_$glb_ce
.sym 40652 sys_clk_$glb_clk
.sym 40653 sys_rst_$glb_sr
.sym 40654 $abc$36366$n5165
.sym 40655 csrbank3_value3_w[4]
.sym 40656 $abc$36366$n3317
.sym 40657 csrbank3_value2_w[4]
.sym 40658 $abc$36366$n5000
.sym 40659 csrbank3_value2_w[7]
.sym 40660 csrbank3_value0_w[5]
.sym 40661 $abc$36366$n4999_1
.sym 40666 csrbank3_en0_w
.sym 40667 $abc$36366$n4998_1
.sym 40673 csrbank3_load2_w[4]
.sym 40674 $abc$36366$n3296
.sym 40675 basesoc_timer0_value[12]
.sym 40678 $abc$36366$n3298
.sym 40679 csrbank3_load3_w[3]
.sym 40681 csrbank3_load1_w[3]
.sym 40682 sram_bus_dat_w[4]
.sym 40683 $abc$36366$n3309
.sym 40684 sram_bus_dat_w[6]
.sym 40685 basesoc_timer0_value[29]
.sym 40686 $abc$36366$n6468
.sym 40687 $abc$36366$n5007
.sym 40689 $abc$36366$n3292
.sym 40698 sram_bus_dat_w[1]
.sym 40702 sram_bus_dat_w[0]
.sym 40704 $abc$36366$n3309
.sym 40705 $abc$36366$n3298
.sym 40707 $abc$36366$n3300
.sym 40709 $abc$36366$n3296
.sym 40710 sram_bus_dat_w[6]
.sym 40712 sys_rst
.sym 40720 $abc$36366$n3289
.sym 40722 $abc$36366$n2871
.sym 40731 sram_bus_dat_w[1]
.sym 40735 sram_bus_dat_w[6]
.sym 40740 $abc$36366$n3289
.sym 40741 $abc$36366$n3296
.sym 40743 sys_rst
.sym 40746 $abc$36366$n3300
.sym 40747 $abc$36366$n3289
.sym 40748 sys_rst
.sym 40753 sys_rst
.sym 40754 $abc$36366$n3289
.sym 40755 $abc$36366$n3298
.sym 40764 $abc$36366$n3309
.sym 40765 sys_rst
.sym 40766 $abc$36366$n3289
.sym 40772 sram_bus_dat_w[0]
.sym 40774 $abc$36366$n2871
.sym 40775 sys_clk_$glb_clk
.sym 40776 sys_rst_$glb_sr
.sym 40777 basesoc_timer0_value[7]
.sym 40778 $abc$36366$n5201
.sym 40779 basesoc_timer0_value[24]
.sym 40780 basesoc_timer0_value[27]
.sym 40781 $abc$36366$n3320
.sym 40782 basesoc_timer0_value[5]
.sym 40783 basesoc_timer0_value[6]
.sym 40784 $abc$36366$n3319
.sym 40789 csrbank3_reload0_w[1]
.sym 40790 csrbank3_load2_w[4]
.sym 40794 basesoc_timer0_value[20]
.sym 40795 csrbank3_reload3_w[0]
.sym 40796 sram_bus_dat_w[1]
.sym 40797 $abc$36366$n2871
.sym 40799 $abc$36366$n2869
.sym 40800 $abc$36366$n3292
.sym 40801 csrbank3_reload3_w[0]
.sym 40802 basesoc_timer0_value[21]
.sym 40803 csrbank3_reload0_w[4]
.sym 40805 csrbank3_value2_w[1]
.sym 40808 $abc$36366$n3300
.sym 40809 $abc$36366$n3309
.sym 40810 $abc$36366$n2877
.sym 40811 csrbank3_reload0_w[5]
.sym 40812 $abc$36366$n4962_1
.sym 40818 csrbank3_reload0_w[1]
.sym 40819 $abc$36366$n4962_1
.sym 40820 $abc$36366$n4954_1
.sym 40821 csrbank3_value3_w[1]
.sym 40822 $abc$36366$n4979
.sym 40823 $abc$36366$n4978_1
.sym 40825 $abc$36366$n3300
.sym 40826 basesoc_timer0_value[26]
.sym 40829 $abc$36366$n5009
.sym 40830 csrbank3_load0_w[5]
.sym 40832 basesoc_timer0_value[21]
.sym 40833 $abc$36366$n3292
.sym 40835 csrbank3_value3_w[2]
.sym 40838 csrbank3_value2_w[5]
.sym 40839 csrbank3_reload3_w[5]
.sym 40840 basesoc_timer0_value[25]
.sym 40843 $abc$36366$n3309
.sym 40844 basesoc_timer0_value[24]
.sym 40848 $abc$36366$n5008_1
.sym 40851 $abc$36366$n4954_1
.sym 40852 $abc$36366$n3300
.sym 40853 csrbank3_reload0_w[1]
.sym 40854 csrbank3_value3_w[1]
.sym 40859 basesoc_timer0_value[26]
.sym 40863 $abc$36366$n5009
.sym 40864 $abc$36366$n4962_1
.sym 40865 csrbank3_value2_w[5]
.sym 40866 $abc$36366$n5008_1
.sym 40870 basesoc_timer0_value[25]
.sym 40876 basesoc_timer0_value[21]
.sym 40881 csrbank3_value3_w[2]
.sym 40882 $abc$36366$n4979
.sym 40883 $abc$36366$n4978_1
.sym 40884 $abc$36366$n4954_1
.sym 40887 $abc$36366$n3309
.sym 40888 csrbank3_load0_w[5]
.sym 40889 $abc$36366$n3292
.sym 40890 csrbank3_reload3_w[5]
.sym 40895 basesoc_timer0_value[24]
.sym 40897 $abc$36366$n2881_$glb_ce
.sym 40898 sys_clk_$glb_clk
.sym 40899 sys_rst_$glb_sr
.sym 40900 $abc$36366$n5167_1
.sym 40901 $abc$36366$n5207
.sym 40902 csrbank3_reload0_w[2]
.sym 40903 csrbank3_reload0_w[7]
.sym 40904 $abc$36366$n5163_1
.sym 40905 $abc$36366$n5215_1
.sym 40906 $abc$36366$n5023
.sym 40907 csrbank3_reload0_w[4]
.sym 40912 csrbank3_load0_w[4]
.sym 40913 basesoc_timer0_value[6]
.sym 40916 basesoc_timer0_zero_trigger
.sym 40917 $abc$36366$n3319
.sym 40918 csrbank3_load2_w[7]
.sym 40919 basesoc_timer0_value[7]
.sym 40921 basesoc_timer0_value[28]
.sym 40922 csrbank3_load0_w[5]
.sym 40923 $abc$36366$n5203_1
.sym 40924 basesoc_timer0_value[25]
.sym 40926 csrbank3_load0_w[6]
.sym 40928 basesoc_timer0_value[21]
.sym 40935 csrbank3_en0_w
.sym 40941 $abc$36366$n4973
.sym 40942 csrbank3_load3_w[2]
.sym 40943 eventsourceprocess2_trigger
.sym 40944 $abc$36366$n3296
.sym 40947 csrbank3_reload0_w[5]
.sym 40948 csrbank3_load2_w[5]
.sym 40950 $abc$36366$n3298
.sym 40951 $abc$36366$n5195
.sym 40952 $abc$36366$n3292
.sym 40955 csrbank3_load3_w[7]
.sym 40956 csrbank3_en0_w
.sym 40959 eventsourceprocess0_trigger
.sym 40962 csrbank3_reload3_w[2]
.sym 40965 csrbank3_value2_w[1]
.sym 40966 csrbank3_load0_w[2]
.sym 40967 csrbank3_reload0_w[2]
.sym 40968 $abc$36366$n3300
.sym 40969 $abc$36366$n3309
.sym 40970 $abc$36366$n5215_1
.sym 40972 $abc$36366$n4962_1
.sym 40976 eventsourceprocess0_trigger
.sym 40981 $abc$36366$n4973
.sym 40982 csrbank3_value2_w[1]
.sym 40983 $abc$36366$n4962_1
.sym 40986 eventsourceprocess2_trigger
.sym 40992 $abc$36366$n3296
.sym 40993 csrbank3_reload0_w[5]
.sym 40994 csrbank3_load2_w[5]
.sym 40995 $abc$36366$n3300
.sym 40998 $abc$36366$n3292
.sym 40999 csrbank3_reload3_w[2]
.sym 41000 csrbank3_load0_w[2]
.sym 41001 $abc$36366$n3309
.sym 41004 csrbank3_load3_w[2]
.sym 41005 $abc$36366$n3300
.sym 41006 csrbank3_reload0_w[2]
.sym 41007 $abc$36366$n3298
.sym 41010 csrbank3_en0_w
.sym 41011 csrbank3_load2_w[5]
.sym 41013 $abc$36366$n5195
.sym 41016 csrbank3_load3_w[7]
.sym 41017 csrbank3_en0_w
.sym 41019 $abc$36366$n5215_1
.sym 41021 sys_clk_$glb_clk
.sym 41022 sys_rst_$glb_sr
.sym 41030 csrbank3_load0_w[6]
.sym 41035 basesoc_timer0_zero_trigger
.sym 41036 eventsourceprocess2_pending
.sym 41037 eventsourceprocess2_trigger
.sym 41039 $abc$36366$n5195
.sym 41041 csrbank3_reload3_w[7]
.sym 41042 basesoc_timer0_value[26]
.sym 41043 csrbank3_reload0_w[0]
.sym 41046 csrbank3_reload0_w[2]
.sym 41054 $abc$36366$n2871
.sym 41066 $abc$36366$n2899
.sym 41071 sys_rst
.sym 41072 eventsourceprocess0_old_trigger
.sym 41073 $abc$36366$n3342_1
.sym 41082 sram_bus_dat_w[0]
.sym 41085 $abc$36366$n2898
.sym 41089 eventsourceprocess0_trigger
.sym 41109 sram_bus_dat_w[0]
.sym 41110 $abc$36366$n2898
.sym 41111 $abc$36366$n3342_1
.sym 41112 sys_rst
.sym 41122 $abc$36366$n2898
.sym 41127 eventsourceprocess0_old_trigger
.sym 41130 eventsourceprocess0_trigger
.sym 41143 $abc$36366$n2899
.sym 41144 sys_clk_$glb_clk
.sym 41145 sys_rst_$glb_sr
.sym 41157 csrbank3_reload0_w[5]
.sym 41158 basesoc_timer0_value[17]
.sym 41163 $abc$36366$n2863
.sym 41164 eventsourceprocess0_pending
.sym 41249 spiflash_bus_ack
.sym 41250 $abc$36366$n2940
.sym 41263 $abc$36366$n3978_1
.sym 41268 picorv32.mem_rdata_q[8]
.sym 41269 $abc$36366$n2818
.sym 41270 picorv32.mem_rdata_q[29]
.sym 41290 $abc$36366$n2814
.sym 41300 $abc$36366$n2813
.sym 41302 spiflash_counter[4]
.sym 41303 spiflash_counter[0]
.sym 41307 $abc$36366$n2812
.sym 41308 spiflash_counter[7]
.sym 41310 spiflash_counter[5]
.sym 41312 spiflash_counter[6]
.sym 41313 $abc$36366$n3375
.sym 41314 $abc$36366$n2814
.sym 41316 sys_rst
.sym 41317 $abc$36366$n3368
.sym 41321 $abc$36366$n2814
.sym 41322 $abc$36366$n2812
.sym 41324 sys_rst
.sym 41327 spiflash_counter[6]
.sym 41329 $abc$36366$n2812
.sym 41330 spiflash_counter[7]
.sym 41333 spiflash_counter[5]
.sym 41334 spiflash_counter[4]
.sym 41335 spiflash_counter[7]
.sym 41336 spiflash_counter[6]
.sym 41339 $abc$36366$n2813
.sym 41340 spiflash_counter[0]
.sym 41345 $abc$36366$n3375
.sym 41346 spiflash_counter[4]
.sym 41347 spiflash_counter[5]
.sym 41353 $abc$36366$n2814
.sym 41354 spiflash_counter[0]
.sym 41357 spiflash_counter[5]
.sym 41358 spiflash_counter[4]
.sym 41359 $abc$36366$n3375
.sym 41364 $abc$36366$n3368
.sym 41365 $abc$36366$n2813
.sym 41374 spram_bus_ack
.sym 41375 $abc$36366$n3972_1
.sym 41376 $abc$36366$n3373_1
.sym 41377 $abc$36366$n2825_1
.sym 41378 $abc$36366$n5284
.sym 41380 spram_wren1
.sym 41381 $abc$36366$n2964
.sym 41385 picorv32.decoded_imm_uj[24]
.sym 41386 $abc$36366$n57
.sym 41387 serial_tx
.sym 41395 picorv32.decoded_imm_uj[15]
.sym 41396 $abc$36366$n3380
.sym 41403 $abc$36366$n3374
.sym 41405 $abc$36366$n3972_1
.sym 41411 sys_rst
.sym 41416 spram_wren1
.sym 41417 spiflash_sr[17]
.sym 41425 $abc$36366$n3373_1
.sym 41426 picorv32.mem_rdata_q[31]
.sym 41429 spiflash_sr[16]
.sym 41434 picorv32.reg_op1[0]
.sym 41436 picorv32.reg_op1[1]
.sym 41439 $abc$36366$n2859
.sym 41444 $abc$36366$n2940
.sym 41451 $abc$36366$n3979_1
.sym 41452 spiflash_sr[19]
.sym 41453 spram_maskwren0[1]
.sym 41455 picorv32.reg_op1[0]
.sym 41456 spram_maskwren0[3]
.sym 41457 picorv32.reg_op1[1]
.sym 41459 spram_maskwren1[1]
.sym 41460 $abc$36366$n2818
.sym 41461 picorv32.mem_wordsize[2]
.sym 41462 spram_maskwren1[3]
.sym 41465 picorv32.mem_wordsize[0]
.sym 41481 slave_sel_r[1]
.sym 41496 picorv32.reg_op1[1]
.sym 41497 picorv32.mem_wordsize[0]
.sym 41498 picorv32.reg_op1[0]
.sym 41499 picorv32.mem_wordsize[2]
.sym 41502 spram_maskwren0[3]
.sym 41503 spram_maskwren1[3]
.sym 41504 spram_maskwren1[1]
.sym 41505 spram_maskwren0[1]
.sym 41526 slave_sel_r[1]
.sym 41527 $abc$36366$n3979_1
.sym 41528 spiflash_sr[19]
.sym 41529 $abc$36366$n2818
.sym 41533 picorv32.decoded_imm_uj[26]
.sym 41534 $abc$36366$n2817_1
.sym 41535 $abc$36366$n2826_1
.sym 41536 $abc$36366$n2859
.sym 41537 picorv32.decoded_imm_uj[21]
.sym 41538 $abc$36366$n3205
.sym 41539 picorv32.decoded_imm_uj[25]
.sym 41540 picorv32.mem_rdata_latched_noshuffle[31]
.sym 41543 spram_datain0[5]
.sym 41545 $abc$36366$n3973_1
.sym 41546 slave_sel_r[2]
.sym 41547 $abc$36366$n3429
.sym 41549 slave_sel_r[1]
.sym 41550 $abc$36366$n3376
.sym 41551 picorv32.decoded_imm_uj[22]
.sym 41552 slave_sel[2]
.sym 41554 $abc$36366$n3972_1
.sym 41555 $abc$36366$n3979_1
.sym 41556 spiflash_sr[19]
.sym 41557 picorv32.mem_rdata_latched_noshuffle[13]
.sym 41558 $abc$36366$n3688_1
.sym 41560 $abc$36366$n5096
.sym 41561 $abc$36366$n4682
.sym 41563 picorv32.decoded_imm_uj[9]
.sym 41564 picorv32.mem_rdata_latched_noshuffle[31]
.sym 41565 picorv32.decoded_imm_uj[20]
.sym 41567 $abc$36366$n2964
.sym 41574 $abc$36366$n2967
.sym 41575 $abc$36366$n2818
.sym 41576 $abc$36366$n3970_1
.sym 41577 picorv32.mem_rdata_q[7]
.sym 41578 slave_sel_r[1]
.sym 41579 $abc$36366$n3969_1
.sym 41580 $abc$36366$n3967_1
.sym 41582 $abc$36366$n3966_1
.sym 41584 spiflash_sr[20]
.sym 41585 $abc$36366$n3965_1
.sym 41586 picorv32.mem_rdata_latched_noshuffle[10]
.sym 41589 $abc$36366$n2821
.sym 41592 $abc$36366$n2826_1
.sym 41593 $abc$36366$n2859
.sym 41594 $abc$36366$n3424
.sym 41595 spiflash_sr[16]
.sym 41599 $abc$36366$n2817_1
.sym 41601 picorv32.reg_op1[1]
.sym 41603 $abc$36366$n2819
.sym 41607 $abc$36366$n3424
.sym 41608 $abc$36366$n2818
.sym 41609 slave_sel_r[1]
.sym 41610 spiflash_sr[20]
.sym 41614 $abc$36366$n2821
.sym 41616 $abc$36366$n2819
.sym 41622 picorv32.mem_rdata_latched_noshuffle[10]
.sym 41625 $abc$36366$n2818
.sym 41626 $abc$36366$n3967_1
.sym 41627 $abc$36366$n3966_1
.sym 41632 $abc$36366$n2859
.sym 41633 $abc$36366$n3965_1
.sym 41634 picorv32.mem_rdata_q[7]
.sym 41637 $abc$36366$n2818
.sym 41638 slave_sel_r[1]
.sym 41639 spiflash_sr[16]
.sym 41640 $abc$36366$n3970_1
.sym 41643 picorv32.reg_op1[1]
.sym 41644 $abc$36366$n3969_1
.sym 41645 $abc$36366$n2967
.sym 41650 $abc$36366$n2817_1
.sym 41652 $abc$36366$n2826_1
.sym 41654 sys_clk_$glb_clk
.sym 41656 picorv32.decoded_imm_uj[6]
.sym 41657 picorv32.decoded_imm_uj[9]
.sym 41658 picorv32.decoded_imm_uj[20]
.sym 41659 picorv32.decoded_imm_uj[5]
.sym 41660 picorv32.mem_rdata_latched_noshuffle[25]
.sym 41661 picorv32.decoded_imm_uj[10]
.sym 41662 picorv32.mem_rdata_latched_noshuffle[13]
.sym 41663 picorv32.decoded_imm_uj[13]
.sym 41665 $abc$36366$n2921
.sym 41667 picorv32.decoded_imm_uj[29]
.sym 41668 $abc$36366$n2967
.sym 41669 $abc$36366$n3854_1
.sym 41670 $abc$36366$n3970_1
.sym 41671 $abc$36366$n2859
.sym 41672 $abc$36366$n2818
.sym 41673 $abc$36366$n2900
.sym 41674 slave_sel_r[1]
.sym 41675 picorv32.decoded_imm_uj[26]
.sym 41676 picorv32.decoded_imm_uj[4]
.sym 41678 $abc$36366$n2868
.sym 41679 picorv32.mem_valid
.sym 41680 grant
.sym 41682 $abc$36366$n2859
.sym 41683 picorv32.decoded_imm_uj[10]
.sym 41684 picorv32.mem_rdata_q[30]
.sym 41686 picorv32.mem_rdata_latched_noshuffle[21]
.sym 41687 $abc$36366$n3846_1
.sym 41688 picorv32.decoded_imm_uj[25]
.sym 41689 picorv32.decoded_imm_uj[29]
.sym 41690 picorv32.mem_rdata_latched_noshuffle[31]
.sym 41691 $abc$36366$n3972_1
.sym 41697 picorv32.mem_rdata_q[29]
.sym 41700 $abc$36366$n2859
.sym 41702 $abc$36366$n3969_1
.sym 41704 picorv32.mem_rdata_latched_noshuffle[31]
.sym 41705 $abc$36366$n2904
.sym 41707 picorv32.mem_rdata_latched_noshuffle[30]
.sym 41710 picorv32.mem_wordsize[0]
.sym 41712 picorv32.mem_rdata_q[8]
.sym 41717 picorv32.mem_rdata_latched_noshuffle[25]
.sym 41724 picorv32.mem_rdata_latched_noshuffle[29]
.sym 41726 picorv32.mem_rdata_latched_noshuffle[8]
.sym 41730 picorv32.mem_rdata_latched_noshuffle[29]
.sym 41736 $abc$36366$n3969_1
.sym 41737 picorv32.mem_wordsize[0]
.sym 41742 picorv32.mem_rdata_latched_noshuffle[25]
.sym 41743 picorv32.mem_rdata_latched_noshuffle[31]
.sym 41744 picorv32.mem_rdata_latched_noshuffle[29]
.sym 41745 picorv32.mem_rdata_latched_noshuffle[30]
.sym 41748 $abc$36366$n2859
.sym 41749 picorv32.mem_rdata_q[29]
.sym 41750 $abc$36366$n2904
.sym 41756 picorv32.mem_rdata_latched_noshuffle[25]
.sym 41760 $abc$36366$n2859
.sym 41762 $abc$36366$n3969_1
.sym 41763 picorv32.mem_rdata_q[8]
.sym 41767 picorv32.mem_rdata_latched_noshuffle[30]
.sym 41773 picorv32.mem_rdata_latched_noshuffle[8]
.sym 41777 sys_clk_$glb_clk
.sym 41779 $abc$36366$n6750
.sym 41780 picorv32.mem_rdata_latched_noshuffle[21]
.sym 41781 sram_bus_we
.sym 41782 $abc$36366$n4698
.sym 41783 $abc$36366$n4690_1
.sym 41784 $abc$36366$n4747
.sym 41785 grant
.sym 41786 $abc$36366$n4754_1
.sym 41788 picorv32.decoded_imm_uj[10]
.sym 41793 picorv32.mem_rdata_latched_noshuffle[30]
.sym 41794 picorv32.decoded_imm_uj[5]
.sym 41795 $abc$36366$n2881_1
.sym 41797 picorv32.decoded_imm_uj[14]
.sym 41798 $PACKER_GND_NET
.sym 41799 $abc$36366$n2982_1
.sym 41800 $abc$36366$n2896
.sym 41801 $abc$36366$n2904
.sym 41802 picorv32.decoded_imm_uj[30]
.sym 41803 picorv32.decoded_imm_uj[1]
.sym 41804 $abc$36366$n3854_1
.sym 41805 $abc$36366$n5366
.sym 41806 $abc$36366$n3002
.sym 41807 picorv32.mem_do_wdata
.sym 41808 picorv32.mem_rdata_q[25]
.sym 41809 picorv32.decoded_imm_uj[3]
.sym 41810 $abc$36366$n3797
.sym 41811 picorv32.mem_rdata_q[31]
.sym 41812 $abc$36366$n3029_1
.sym 41813 $abc$36366$n3846_1
.sym 41814 picorv32.latched_compr
.sym 41823 picorv32.mem_wordsize[0]
.sym 41824 $abc$36366$n3681_1
.sym 41826 picorv32.reg_op1[1]
.sym 41828 $abc$36366$n3423
.sym 41829 $abc$36366$n3688_1
.sym 41830 picorv32.mem_rdata_latched_noshuffle[23]
.sym 41834 $abc$36366$n3965_1
.sym 41837 $abc$36366$n2978
.sym 41838 picorv32.mem_wordsize[2]
.sym 41845 picorv32.mem_rdata_latched_noshuffle[21]
.sym 41850 picorv32.mem_rdata_latched_noshuffle[31]
.sym 41854 picorv32.mem_rdata_latched_noshuffle[31]
.sym 41859 $abc$36366$n3965_1
.sym 41860 $abc$36366$n3681_1
.sym 41861 $abc$36366$n2978
.sym 41862 $abc$36366$n3688_1
.sym 41866 picorv32.mem_rdata_latched_noshuffle[31]
.sym 41871 $abc$36366$n3423
.sym 41872 picorv32.mem_wordsize[2]
.sym 41873 picorv32.mem_wordsize[0]
.sym 41874 picorv32.reg_op1[1]
.sym 41879 picorv32.mem_rdata_latched_noshuffle[21]
.sym 41883 picorv32.mem_rdata_latched_noshuffle[31]
.sym 41890 picorv32.mem_rdata_latched_noshuffle[31]
.sym 41895 picorv32.mem_rdata_latched_noshuffle[23]
.sym 41899 $abc$36366$n3006_$glb_ce
.sym 41900 sys_clk_$glb_clk
.sym 41902 $abc$36366$n3845_1
.sym 41903 $abc$36366$n3840
.sym 41904 $abc$36366$n5157
.sym 41905 $abc$36366$n3846_1
.sym 41906 $abc$36366$n3847_1
.sym 41907 picorv32.reg_next_pc[2]
.sym 41908 $abc$36366$n3841_1
.sym 41909 picorv32.reg_next_pc[3]
.sym 41913 picorv32.decoded_imm[7]
.sym 41914 $abc$36366$n2896
.sym 41915 picorv32.instr_maskirq
.sym 41916 picorv32.decoded_imm_uj[28]
.sym 41917 $abc$36366$n2952
.sym 41918 picorv32.instr_jal
.sym 41919 picorv32.mem_wordsize[0]
.sym 41920 $abc$36366$n2939
.sym 41921 $abc$36366$n6750
.sym 41922 picorv32.decoded_imm[8]
.sym 41923 picorv32.is_sb_sh_sw
.sym 41924 picorv32.decoded_imm[3]
.sym 41925 $abc$36366$n5961
.sym 41927 picorv32.decoded_imm_uj[6]
.sym 41928 picorv32.decoded_imm[24]
.sym 41929 picorv32.instr_jal
.sym 41930 $abc$36366$n3854_1
.sym 41931 picorv32.reg_op1[0]
.sym 41932 $abc$36366$n4747
.sym 41933 picorv32.decoded_imm_uj[28]
.sym 41934 $abc$36366$n2973_1
.sym 41935 picorv32.mem_do_wdata
.sym 41936 $abc$36366$n2859
.sym 41937 picorv32.decoded_imm_uj[22]
.sym 41943 picorv32.mem_rdata_q[9]
.sym 41944 picorv32.mem_wordsize[0]
.sym 41946 $abc$36366$n2978
.sym 41947 picorv32.decoded_imm_uj[1]
.sym 41949 picorv32.mem_rdata_q[21]
.sym 41950 picorv32.mem_wordsize[2]
.sym 41952 picorv32.mem_rdata_q[23]
.sym 41954 $abc$36366$n2859
.sym 41955 picorv32.instr_jal
.sym 41958 picorv32.decoded_imm_uj[3]
.sym 41959 picorv32.instr_jal
.sym 41960 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 41961 picorv32.instr_waitirq
.sym 41962 picorv32.decoder_trigger
.sym 41963 $abc$36366$n4707
.sym 41965 $abc$36366$n3978_1
.sym 41970 $abc$36366$n3022
.sym 41971 picorv32.is_sb_sh_sw
.sym 41972 $PACKER_GND_NET
.sym 41973 $abc$36366$n2841
.sym 41976 picorv32.decoded_imm_uj[1]
.sym 41977 picorv32.instr_jal
.sym 41978 picorv32.mem_rdata_q[21]
.sym 41979 $abc$36366$n2841
.sym 41982 picorv32.mem_wordsize[0]
.sym 41983 $abc$36366$n4707
.sym 41984 picorv32.mem_wordsize[2]
.sym 41985 $abc$36366$n3978_1
.sym 41988 picorv32.mem_rdata_q[23]
.sym 41990 $abc$36366$n2859
.sym 41991 $abc$36366$n2978
.sym 41997 $PACKER_GND_NET
.sym 42001 picorv32.is_sb_sh_sw
.sym 42002 picorv32.mem_rdata_q[9]
.sym 42003 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42006 picorv32.instr_jal
.sym 42007 picorv32.mem_rdata_q[23]
.sym 42008 $abc$36366$n2841
.sym 42009 picorv32.decoded_imm_uj[3]
.sym 42012 picorv32.instr_jal
.sym 42013 picorv32.decoder_trigger
.sym 42014 picorv32.instr_waitirq
.sym 42022 $abc$36366$n3022
.sym 42023 sys_clk_$glb_clk
.sym 42025 picorv32.decoded_imm[28]
.sym 42026 picorv32.decoded_imm[26]
.sym 42027 picorv32.decoded_imm[25]
.sym 42028 $abc$36366$n3091_1
.sym 42029 $abc$36366$n3143
.sym 42030 picorv32.decoded_imm[6]
.sym 42031 $abc$36366$n3141
.sym 42032 picorv32.decoded_imm[23]
.sym 42033 spram_bus_adr[3]
.sym 42036 spram_bus_adr[3]
.sym 42037 $abc$36366$n5160
.sym 42038 picorv32.instr_jal
.sym 42039 $abc$36366$n5166
.sym 42040 $abc$36366$n3846_1
.sym 42041 $abc$36366$n2988
.sym 42042 $abc$36366$n2978
.sym 42043 picorv32.instr_jal
.sym 42044 $abc$36366$n3065
.sym 42045 $abc$36366$n5367
.sym 42046 picorv32.decoder_trigger
.sym 42047 picorv32.instr_auipc
.sym 42048 $abc$36366$n5977
.sym 42049 picorv32.decoded_imm[7]
.sym 42050 picorv32.decoded_imm_uj[20]
.sym 42051 picorv32.decoded_imm_uj[9]
.sym 42052 picorv32.decoded_imm[6]
.sym 42053 picorv32.decoded_imm[5]
.sym 42054 picorv32.decoded_imm[2]
.sym 42055 picorv32.decoded_imm_uj[18]
.sym 42056 picorv32.mem_rdata_latched_noshuffle[31]
.sym 42057 picorv32.reg_op1[0]
.sym 42058 picorv32.alu_out_q[8]
.sym 42059 picorv32.decoded_imm_uj[31]
.sym 42060 picorv32.decoded_imm[26]
.sym 42066 picorv32.mem_rdata_q[7]
.sym 42068 picorv32.instr_jal
.sym 42070 $abc$36366$n3104
.sym 42071 picorv32.mem_rdata_latched_noshuffle[22]
.sym 42072 picorv32.instr_auipc
.sym 42077 $abc$36366$n2982_1
.sym 42078 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42079 $abc$36366$n2859
.sym 42080 picorv32.mem_rdata_latched_noshuffle[31]
.sym 42082 picorv32.mem_rdata_latched_noshuffle[18]
.sym 42083 picorv32.mem_rdata_q[23]
.sym 42086 $abc$36366$n3085
.sym 42090 picorv32.decoded_imm_uj[11]
.sym 42094 picorv32.mem_rdata_q[22]
.sym 42095 $abc$36366$n2841
.sym 42096 picorv32.instr_lui
.sym 42099 $abc$36366$n3104
.sym 42100 picorv32.mem_rdata_q[22]
.sym 42101 $abc$36366$n2841
.sym 42105 picorv32.mem_rdata_latched_noshuffle[31]
.sym 42111 picorv32.instr_jal
.sym 42112 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42113 picorv32.mem_rdata_q[7]
.sym 42114 picorv32.decoded_imm_uj[11]
.sym 42117 picorv32.mem_rdata_latched_noshuffle[31]
.sym 42123 $abc$36366$n3085
.sym 42124 picorv32.mem_rdata_q[23]
.sym 42125 picorv32.instr_auipc
.sym 42126 picorv32.instr_lui
.sym 42129 picorv32.mem_rdata_q[22]
.sym 42130 $abc$36366$n2982_1
.sym 42132 $abc$36366$n2859
.sym 42138 picorv32.mem_rdata_latched_noshuffle[22]
.sym 42144 picorv32.mem_rdata_latched_noshuffle[18]
.sym 42145 $abc$36366$n3006_$glb_ce
.sym 42146 sys_clk_$glb_clk
.sym 42148 picorv32.mem_rdata_latched_noshuffle[18]
.sym 42149 $abc$36366$n4746
.sym 42150 picorv32.mem_rdata_q[18]
.sym 42151 $abc$36366$n3868_1
.sym 42152 $abc$36366$n3876
.sym 42153 picorv32.cpuregs_wrdata[8]
.sym 42154 $abc$36366$n4313_1
.sym 42155 picorv32.reg_out[8]
.sym 42156 $abc$36366$n4753
.sym 42157 picorv32.reg_next_pc[18]
.sym 42160 picorv32.irq_state[1]
.sym 42161 picorv32.decoded_imm_uj[17]
.sym 42162 picorv32.mem_rdata_latched_noshuffle[22]
.sym 42163 $abc$36366$n3085
.sym 42164 picorv32.decoded_imm_uj[31]
.sym 42165 picorv32.decoded_imm[23]
.sym 42166 picorv32.mem_rdata_q[26]
.sym 42167 picorv32.decoded_imm[28]
.sym 42168 picorv32.cpuregs_wrdata[21]
.sym 42169 $abc$36366$n4769_1
.sym 42170 picorv32.decoded_imm_uj[11]
.sym 42171 picorv32.decoded_imm[25]
.sym 42172 picorv32.mem_rdata_q[30]
.sym 42173 picorv32.decoded_imm[15]
.sym 42174 picorv32.instr_lui
.sym 42175 picorv32.decoded_imm_uj[27]
.sym 42176 $abc$36366$n3083_1
.sym 42177 picorv32.alu_out_q[10]
.sym 42178 picorv32.decoded_imm[16]
.sym 42179 picorv32.mem_rdata_latched_noshuffle[22]
.sym 42180 picorv32.mem_rdata_q[22]
.sym 42181 $abc$36366$n2841
.sym 42182 picorv32.decoded_imm[17]
.sym 42183 picorv32.decoded_imm_uj[10]
.sym 42189 $abc$36366$n3103_1
.sym 42190 picorv32.mem_rdata_q[30]
.sym 42192 picorv32.instr_lui
.sym 42193 picorv32.is_sb_sh_sw
.sym 42194 $abc$36366$n3093_1
.sym 42195 $abc$36366$n3083_1
.sym 42196 picorv32.instr_jal
.sym 42197 $abc$36366$n3101
.sym 42198 picorv32.decoded_imm_uj[30]
.sym 42199 $abc$36366$n3127
.sym 42200 $abc$36366$n3139_1
.sym 42203 picorv32.decoded_imm_uj[2]
.sym 42204 picorv32.instr_auipc
.sym 42205 $abc$36366$n2841
.sym 42208 picorv32.decoded_imm_uj[24]
.sym 42209 picorv32.mem_rdata_q[16]
.sym 42210 picorv32.mem_rdata_q[31]
.sym 42211 picorv32.decoded_imm_uj[16]
.sym 42216 picorv32.instr_lui
.sym 42217 $abc$36366$n3085
.sym 42218 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42219 picorv32.mem_rdata_q[8]
.sym 42223 picorv32.instr_jal
.sym 42224 $abc$36366$n3103_1
.sym 42225 picorv32.decoded_imm_uj[2]
.sym 42228 picorv32.instr_jal
.sym 42229 $abc$36366$n3139_1
.sym 42230 picorv32.decoded_imm_uj[24]
.sym 42231 $abc$36366$n3083_1
.sym 42234 picorv32.instr_auipc
.sym 42235 $abc$36366$n3085
.sym 42236 picorv32.mem_rdata_q[16]
.sym 42237 picorv32.instr_lui
.sym 42240 $abc$36366$n3101
.sym 42241 picorv32.is_sb_sh_sw
.sym 42242 picorv32.mem_rdata_q[8]
.sym 42243 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 42246 picorv32.decoded_imm_uj[30]
.sym 42247 $abc$36366$n3093_1
.sym 42248 $abc$36366$n3083_1
.sym 42249 picorv32.instr_jal
.sym 42252 $abc$36366$n3085
.sym 42253 picorv32.instr_auipc
.sym 42254 picorv32.mem_rdata_q[30]
.sym 42255 picorv32.instr_lui
.sym 42258 $abc$36366$n2841
.sym 42261 picorv32.mem_rdata_q[31]
.sym 42264 picorv32.instr_jal
.sym 42265 $abc$36366$n3083_1
.sym 42266 $abc$36366$n3127
.sym 42267 picorv32.decoded_imm_uj[16]
.sym 42268 $abc$36366$n3008_$glb_ce
.sym 42269 sys_clk_$glb_clk
.sym 42270 $abc$36366$n205_$glb_sr
.sym 42271 picorv32.decoded_imm[20]
.sym 42272 $abc$36366$n3095
.sym 42273 $abc$36366$n3137_1
.sym 42274 picorv32.decoded_imm[17]
.sym 42275 picorv32.decoded_imm[31]
.sym 42276 picorv32.decoded_imm[18]
.sym 42277 picorv32.decoded_imm[21]
.sym 42278 $abc$36366$n3131_1
.sym 42283 picorv32.latched_is_lh
.sym 42284 $abc$36366$n2988
.sym 42285 picorv32.latched_is_lu
.sym 42286 $abc$36366$n3836_1
.sym 42287 picorv32.decoded_imm[24]
.sym 42288 picorv32.cpuregs_rs1[14]
.sym 42289 $abc$36366$n3836_1
.sym 42290 picorv32.latched_is_lu
.sym 42291 $abc$36366$n4298_1
.sym 42292 $abc$36366$n3829_1
.sym 42293 picorv32.decoded_imm[30]
.sym 42294 $abc$36366$n2939
.sym 42295 picorv32.alu_out_q[14]
.sym 42296 picorv32.mem_rdata_q[31]
.sym 42297 picorv32.decoded_imm_uj[27]
.sym 42298 $abc$36366$n3002
.sym 42299 picorv32.mem_do_wdata
.sym 42300 picorv32.mem_rdata_q[31]
.sym 42301 picorv32.cpuregs_wrdata[8]
.sym 42302 $abc$36366$n4745_1
.sym 42303 $abc$36366$n3085
.sym 42304 picorv32.decoded_imm[20]
.sym 42305 $abc$36366$n3085
.sym 42306 picorv32.latched_compr
.sym 42313 picorv32.instr_jal
.sym 42314 picorv32.decoded_imm_uj[15]
.sym 42315 picorv32.mem_rdata_q[27]
.sym 42316 picorv32.is_sb_sh_sw
.sym 42317 $abc$36366$n5696
.sym 42318 $abc$36366$n4529
.sym 42319 picorv32.instr_auipc
.sym 42320 picorv32.mem_rdata_q[31]
.sym 42321 $abc$36366$n3125_1
.sym 42323 picorv32.decoded_imm_uj[9]
.sym 42324 $abc$36366$n3117
.sym 42325 $abc$36366$n6252
.sym 42326 $abc$36366$n3083_1
.sym 42327 $abc$36366$n3089_1
.sym 42328 $abc$36366$n2840_1
.sym 42329 $abc$36366$n3085
.sym 42330 $abc$36366$n6181
.sym 42331 $abc$36366$n4427
.sym 42332 picorv32.decoded_imm_uj[29]
.sym 42333 picorv32.instr_jal
.sym 42334 picorv32.instr_lui
.sym 42335 $abc$36366$n3696_1
.sym 42336 $abc$36366$n2840_1
.sym 42337 picorv32.decoded_imm_uj[7]
.sym 42339 $abc$36366$n4427
.sym 42341 $abc$36366$n2841
.sym 42343 picorv32.mem_rdata_q[29]
.sym 42345 picorv32.decoded_imm_uj[7]
.sym 42346 picorv32.instr_jal
.sym 42347 $abc$36366$n2840_1
.sym 42348 picorv32.mem_rdata_q[27]
.sym 42351 $abc$36366$n3117
.sym 42352 $abc$36366$n2841
.sym 42353 picorv32.mem_rdata_q[31]
.sym 42354 picorv32.is_sb_sh_sw
.sym 42357 picorv32.mem_rdata_q[29]
.sym 42358 picorv32.instr_jal
.sym 42359 picorv32.decoded_imm_uj[9]
.sym 42360 $abc$36366$n2840_1
.sym 42363 $abc$36366$n4427
.sym 42364 $abc$36366$n4529
.sym 42365 $abc$36366$n3696_1
.sym 42366 $abc$36366$n6252
.sym 42369 $abc$36366$n6181
.sym 42370 $abc$36366$n5696
.sym 42371 $abc$36366$n4427
.sym 42372 $abc$36366$n3696_1
.sym 42375 $abc$36366$n3083_1
.sym 42376 picorv32.decoded_imm_uj[29]
.sym 42377 picorv32.instr_jal
.sym 42378 $abc$36366$n3089_1
.sym 42381 $abc$36366$n3125_1
.sym 42382 $abc$36366$n3083_1
.sym 42383 picorv32.decoded_imm_uj[15]
.sym 42384 picorv32.instr_jal
.sym 42387 $abc$36366$n3085
.sym 42388 picorv32.mem_rdata_q[29]
.sym 42389 picorv32.instr_auipc
.sym 42390 picorv32.instr_lui
.sym 42391 $abc$36366$n3008_$glb_ce
.sym 42392 sys_clk_$glb_clk
.sym 42393 $abc$36366$n205_$glb_sr
.sym 42394 $abc$36366$n3892_1
.sym 42395 $abc$36366$n4053_1
.sym 42396 $abc$36366$n4037_1
.sym 42397 picorv32.decoded_imm[13]
.sym 42398 picorv32.decoded_imm[27]
.sym 42399 picorv32.decoded_imm[22]
.sym 42400 picorv32.decoded_imm[10]
.sym 42401 $abc$36366$n3121
.sym 42403 picorv32.cpuregs_rs1[6]
.sym 42406 picorv32.instr_jal
.sym 42407 picorv32.reg_out[1]
.sym 42408 picorv32.cpu_state[0]
.sym 42409 picorv32.cpuregs_rs1[9]
.sym 42410 picorv32.decoded_imm[11]
.sym 42411 picorv32.cpuregs_wrdata[25]
.sym 42412 picorv32.decoded_imm[9]
.sym 42413 picorv32.instr_auipc
.sym 42414 picorv32.cpuregs_rs1[7]
.sym 42415 picorv32.decoded_imm_uj[17]
.sym 42416 picorv32.cpuregs_rs1[10]
.sym 42417 picorv32.cpuregs_wrdata[7]
.sym 42418 picorv32.decoded_imm_uj[22]
.sym 42419 picorv32.decoded_imm[27]
.sym 42420 picorv32.cpuregs_wrdata[2]
.sym 42421 $abc$36366$n4620
.sym 42422 picorv32.decoded_imm[31]
.sym 42423 picorv32.reg_op1[0]
.sym 42424 picorv32.cpuregs_wrdata[10]
.sym 42425 picorv32.decoded_imm[29]
.sym 42426 picorv32.latched_stalu
.sym 42427 picorv32.mem_do_wdata
.sym 42428 picorv32.decoded_imm[24]
.sym 42435 picorv32.cpuregs_wrdata[7]
.sym 42436 $abc$36366$n4620
.sym 42438 picorv32.instr_lui
.sym 42439 picorv32.cpuregs_rs1[10]
.sym 42441 picorv32.mem_rdata_q[27]
.sym 42442 picorv32.cpuregs_wrdata[10]
.sym 42443 $abc$36366$n4510
.sym 42445 $abc$36366$n3085
.sym 42446 picorv32.instr_lui
.sym 42447 picorv32.mem_rdata_q[22]
.sym 42449 picorv32.mem_rdata_latched_noshuffle[22]
.sym 42450 $abc$36366$n4106_1
.sym 42453 $abc$36366$n3696_1
.sym 42457 picorv32.instr_auipc
.sym 42461 $abc$36366$n4037_1
.sym 42462 $abc$36366$n4509
.sym 42464 $abc$36366$n6182
.sym 42465 $abc$36366$n4427
.sym 42468 picorv32.mem_rdata_q[27]
.sym 42469 picorv32.instr_lui
.sym 42470 picorv32.instr_auipc
.sym 42471 $abc$36366$n3085
.sym 42474 $abc$36366$n4427
.sym 42475 $abc$36366$n4509
.sym 42476 $abc$36366$n4510
.sym 42477 $abc$36366$n3696_1
.sym 42480 picorv32.instr_lui
.sym 42481 picorv32.mem_rdata_q[22]
.sym 42482 picorv32.instr_auipc
.sym 42483 $abc$36366$n3085
.sym 42486 $abc$36366$n4037_1
.sym 42487 $abc$36366$n4106_1
.sym 42489 picorv32.cpuregs_rs1[10]
.sym 42495 picorv32.mem_rdata_latched_noshuffle[22]
.sym 42498 picorv32.cpuregs_wrdata[10]
.sym 42504 picorv32.cpuregs_wrdata[7]
.sym 42510 $abc$36366$n4427
.sym 42511 $abc$36366$n3696_1
.sym 42512 $abc$36366$n4620
.sym 42513 $abc$36366$n6182
.sym 42515 sys_clk_$glb_clk
.sym 42517 spram_bus_adr[0]
.sym 42518 $abc$36366$n4293_1
.sym 42519 $abc$36366$n4050_1
.sym 42520 $abc$36366$n3837
.sym 42521 $abc$36366$n4294_1
.sym 42522 $abc$36366$n4051_1
.sym 42523 $abc$36366$n3981_1
.sym 42524 picorv32.cpuregs_wrdata[2]
.sym 42525 spram_bus_adr[12]
.sym 42526 $abc$36366$n3985_1
.sym 42528 picorv32.reg_op2[6]
.sym 42529 picorv32.cpuregs_wrdata[7]
.sym 42530 picorv32.decoded_imm[4]
.sym 42531 picorv32.cpuregs_wrdata[30]
.sym 42532 picorv32.decoded_imm[14]
.sym 42533 picorv32.mem_rdata_q[13]
.sym 42534 $abc$36366$n2988
.sym 42535 picorv32.instr_jal
.sym 42536 picorv32.reg_out[14]
.sym 42537 $abc$36366$n4105_1
.sym 42538 $abc$36366$n4053_1
.sym 42539 $abc$36366$n4038_1
.sym 42540 $abc$36366$n4037_1
.sym 42541 $abc$36366$n4037_1
.sym 42542 picorv32.alu_out_q[8]
.sym 42543 picorv32.cpu_state[4]
.sym 42544 picorv32.decoded_imm[6]
.sym 42545 picorv32.decoded_imm[5]
.sym 42546 picorv32.reg_op2[7]
.sym 42547 $abc$36366$n3696_1
.sym 42548 picorv32.reg_op2[3]
.sym 42549 picorv32.reg_op1[0]
.sym 42550 picorv32.reg_op2[6]
.sym 42552 picorv32.reg_op2[4]
.sym 42559 $abc$36366$n5422_1
.sym 42561 $abc$36366$n3731
.sym 42563 $abc$36366$n4528
.sym 42564 $abc$36366$n4107_1
.sym 42566 $abc$36366$n4619
.sym 42568 $abc$36366$n4037_1
.sym 42569 picorv32.cpu_state[4]
.sym 42570 picorv32.reg_op1[11]
.sym 42571 $abc$36366$n5696
.sym 42572 $abc$36366$n4529
.sym 42573 picorv32.cpuregs_rs1[0]
.sym 42574 $abc$36366$n3731
.sym 42576 $abc$36366$n3029
.sym 42578 $abc$36366$n4411
.sym 42579 picorv32.reg_op1[9]
.sym 42580 $abc$36366$n2995
.sym 42581 $abc$36366$n4620
.sym 42582 picorv32.reg_op1[1]
.sym 42584 picorv32.reg_op1[0]
.sym 42585 $abc$36366$n4036_1
.sym 42586 $abc$36366$n3007_1
.sym 42587 $abc$36366$n5141
.sym 42588 $abc$36366$n5695
.sym 42589 $abc$36366$n3008_1
.sym 42591 $abc$36366$n3731
.sym 42592 $abc$36366$n4529
.sym 42593 $abc$36366$n4411
.sym 42594 $abc$36366$n4528
.sym 42597 picorv32.reg_op1[0]
.sym 42598 $abc$36366$n4036_1
.sym 42599 picorv32.reg_op1[1]
.sym 42600 $abc$36366$n3008_1
.sym 42603 $abc$36366$n5141
.sym 42609 $abc$36366$n4619
.sym 42610 $abc$36366$n4411
.sym 42611 $abc$36366$n4620
.sym 42612 $abc$36366$n3731
.sym 42615 $abc$36366$n4411
.sym 42616 $abc$36366$n3731
.sym 42617 $abc$36366$n5696
.sym 42618 $abc$36366$n5695
.sym 42621 $abc$36366$n4037_1
.sym 42622 picorv32.cpu_state[4]
.sym 42623 $abc$36366$n5422_1
.sym 42624 picorv32.cpuregs_rs1[0]
.sym 42627 $abc$36366$n2995
.sym 42630 picorv32.reg_op1[9]
.sym 42633 $abc$36366$n3007_1
.sym 42634 $abc$36366$n4036_1
.sym 42635 picorv32.reg_op1[11]
.sym 42636 $abc$36366$n4107_1
.sym 42637 $abc$36366$n3029
.sym 42638 sys_clk_$glb_clk
.sym 42639 $abc$36366$n208_$glb_sr
.sym 42640 $abc$36366$n4052_1
.sym 42641 picorv32.reg_op1[2]
.sym 42642 picorv32.reg_op1[0]
.sym 42643 $abc$36366$n4878
.sym 42644 picorv32.cpuregs_wrdata[24]
.sym 42645 $abc$36366$n4032_1
.sym 42646 $abc$36366$n4049_1
.sym 42647 $abc$36366$n5426
.sym 42648 waittimer2_wait
.sym 42650 picorv32.reg_op2[4]
.sym 42651 waittimer2_wait
.sym 42652 picorv32.decoded_imm[12]
.sym 42653 picorv32.cpuregs_wrdata[19]
.sym 42655 picorv32.mem_wordsize[2]
.sym 42656 picorv32.cpuregs_rs1[18]
.sym 42657 $abc$36366$n3731
.sym 42658 picorv32.decoded_imm[19]
.sym 42660 $abc$36366$n4080_1
.sym 42661 picorv32.cpuregs_wrdata[26]
.sym 42663 picorv32.reg_op1[3]
.sym 42664 picorv32.reg_op2[5]
.sym 42665 picorv32.cpuregs_wrdata[24]
.sym 42666 picorv32.cpuregs_rs1[17]
.sym 42667 picorv32.decoded_imm[17]
.sym 42668 picorv32.reg_op2[11]
.sym 42669 $abc$36366$n3752
.sym 42670 $abc$36366$n4045
.sym 42671 $abc$36366$n3083
.sym 42672 picorv32.is_lui_auipc_jal
.sym 42673 picorv32.alu_out_q[10]
.sym 42674 picorv32.reg_op2[3]
.sym 42675 picorv32.decoded_imm[16]
.sym 42681 $abc$36366$n3746
.sym 42682 $abc$36366$n3762_1
.sym 42683 picorv32.is_lui_auipc_jal
.sym 42684 $abc$36366$n3754
.sym 42685 $abc$36366$n3744
.sym 42687 picorv32.decoded_imm[3]
.sym 42689 picorv32.cpu_state[4]
.sym 42690 picorv32.decoded_imm[15]
.sym 42692 $abc$36366$n3083
.sym 42694 $abc$36366$n3742
.sym 42696 picorv32.decoded_imm[11]
.sym 42698 picorv32.is_lui_auipc_jal
.sym 42700 picorv32.decoded_imm[7]
.sym 42704 picorv32.decoded_imm[6]
.sym 42705 picorv32.decoded_imm[5]
.sym 42706 $abc$36366$n4038_1
.sym 42707 $abc$36366$n3008_1
.sym 42708 picorv32.decoded_imm[4]
.sym 42710 $abc$36366$n3738
.sym 42711 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 42712 $abc$36366$n3740
.sym 42714 $abc$36366$n3746
.sym 42715 picorv32.decoded_imm[7]
.sym 42716 picorv32.is_lui_auipc_jal
.sym 42717 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 42720 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 42721 $abc$36366$n3738
.sym 42722 picorv32.is_lui_auipc_jal
.sym 42723 picorv32.decoded_imm[3]
.sym 42726 picorv32.is_lui_auipc_jal
.sym 42727 picorv32.decoded_imm[6]
.sym 42728 $abc$36366$n3744
.sym 42729 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 42732 picorv32.is_lui_auipc_jal
.sym 42733 picorv32.decoded_imm[4]
.sym 42734 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 42735 $abc$36366$n3740
.sym 42738 picorv32.is_lui_auipc_jal
.sym 42739 picorv32.decoded_imm[5]
.sym 42740 $abc$36366$n3742
.sym 42741 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 42744 $abc$36366$n3762_1
.sym 42745 picorv32.is_lui_auipc_jal
.sym 42746 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 42747 picorv32.decoded_imm[15]
.sym 42750 picorv32.is_lui_auipc_jal
.sym 42751 $abc$36366$n3754
.sym 42752 picorv32.decoded_imm[11]
.sym 42753 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 42756 $abc$36366$n3008_1
.sym 42757 $abc$36366$n4038_1
.sym 42758 picorv32.cpu_state[4]
.sym 42760 $abc$36366$n3083
.sym 42761 sys_clk_$glb_clk
.sym 42763 $abc$36366$n3089
.sym 42764 picorv32.reg_op2[8]
.sym 42765 picorv32.reg_op2[13]
.sym 42766 $abc$36366$n4095
.sym 42767 picorv32.reg_op2[10]
.sym 42768 $abc$36366$n4219_1
.sym 42769 $abc$36366$n4220
.sym 42770 $abc$36366$n4096_1
.sym 42771 $abc$36366$n4360_1
.sym 42773 $abc$36366$n2818
.sym 42775 picorv32.reg_op2[7]
.sym 42776 $abc$36366$n4880
.sym 42777 picorv32.reg_op2[15]
.sym 42778 picorv32.cpuregs_wrdata[27]
.sym 42779 picorv32.reg_op2[3]
.sym 42780 picorv32.cpuregs_wrdata[16]
.sym 42781 picorv32.reg_op2[6]
.sym 42782 $abc$36366$n5141
.sym 42783 picorv32.reg_op2[4]
.sym 42784 picorv32.reg_op1[2]
.sym 42785 picorv32.reg_op2[5]
.sym 42786 picorv32.reg_op1[0]
.sym 42787 $abc$36366$n2995
.sym 42788 picorv32.reg_op2[10]
.sym 42789 picorv32.reg_op2[19]
.sym 42790 picorv32.cpuregs_rs1[2]
.sym 42791 picorv32.alu_out_q[14]
.sym 42792 picorv32.reg_op1[21]
.sym 42793 picorv32.cpuregs_wrdata[31]
.sym 42794 picorv32.reg_op2[15]
.sym 42795 picorv32.cpuregs_rs1[26]
.sym 42796 picorv32.reg_op2[11]
.sym 42797 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 42798 $abc$36366$n3740
.sym 42804 $abc$36366$n4442
.sym 42805 $abc$36366$n2995
.sym 42806 $abc$36366$n2988
.sym 42807 $abc$36366$n4427
.sym 42808 picorv32.reg_op2[5]
.sym 42812 picorv32.reg_op2[10]
.sym 42813 $abc$36366$n4037_1
.sym 42814 picorv32.reg_op1[12]
.sym 42816 picorv32.reg_op1[21]
.sym 42817 $abc$36366$n4036_1
.sym 42819 $abc$36366$n3696_1
.sym 42822 picorv32.reg_op2[2]
.sym 42823 $abc$36366$n3007_1
.sym 42824 $abc$36366$n4251_1
.sym 42826 $abc$36366$n4116
.sym 42827 $abc$36366$n4441
.sym 42828 $abc$36366$n4174
.sym 42829 picorv32.reg_op1[19]
.sym 42830 picorv32.reg_op2[13]
.sym 42831 $abc$36366$n4175
.sym 42832 picorv32.reg_op1[10]
.sym 42834 picorv32.cpuregs_rs1[20]
.sym 42837 $abc$36366$n3696_1
.sym 42838 $abc$36366$n4441
.sym 42839 $abc$36366$n4442
.sym 42840 $abc$36366$n4427
.sym 42843 picorv32.cpuregs_rs1[20]
.sym 42845 $abc$36366$n4174
.sym 42846 $abc$36366$n4037_1
.sym 42849 $abc$36366$n4116
.sym 42850 picorv32.reg_op1[12]
.sym 42851 $abc$36366$n4036_1
.sym 42852 $abc$36366$n3007_1
.sym 42856 picorv32.reg_op1[19]
.sym 42857 $abc$36366$n2995
.sym 42861 $abc$36366$n4036_1
.sym 42862 $abc$36366$n3007_1
.sym 42863 $abc$36366$n4175
.sym 42864 picorv32.reg_op1[21]
.sym 42868 $abc$36366$n4251_1
.sym 42869 picorv32.reg_op2[10]
.sym 42870 picorv32.reg_op2[2]
.sym 42874 $abc$36366$n2995
.sym 42876 picorv32.reg_op1[10]
.sym 42879 picorv32.reg_op2[13]
.sym 42880 $abc$36366$n4251_1
.sym 42882 picorv32.reg_op2[5]
.sym 42883 $abc$36366$n2988
.sym 42884 sys_clk_$glb_clk
.sym 42886 picorv32.reg_op2[20]
.sym 42887 picorv32.reg_op2[17]
.sym 42888 picorv32.reg_op2[21]
.sym 42889 picorv32.reg_op2[23]
.sym 42890 picorv32.reg_op2[18]
.sym 42891 picorv32.reg_op2[16]
.sym 42893 picorv32.reg_op2[22]
.sym 42894 $abc$36366$n4442
.sym 42895 $abc$36366$n4893
.sym 42897 picorv32.reg_op2[30]
.sym 42898 picorv32.cpuregs_rs1[26]
.sym 42899 picorv32.cpuregs_rs1[27]
.sym 42900 picorv32.cpuregs_rs1[22]
.sym 42901 $abc$36366$n4893
.sym 42902 $abc$36366$n3007_1
.sym 42903 $abc$36366$n4045
.sym 42904 $abc$36366$n3024
.sym 42905 $abc$36366$n3089
.sym 42906 picorv32.reg_op1[11]
.sym 42907 picorv32.reg_op2[8]
.sym 42908 picorv32.cpu_state[3]
.sym 42909 picorv32.cpuregs_rs1[16]
.sym 42910 picorv32.reg_op2[13]
.sym 42911 picorv32.decoded_imm[27]
.sym 42912 picorv32.reg_op2[1]
.sym 42913 picorv32.decoded_imm[24]
.sym 42914 picorv32.reg_op1[6]
.sym 42915 picorv32.reg_op1[19]
.sym 42917 $abc$36366$n3018
.sym 42918 picorv32.reg_op1[10]
.sym 42919 picorv32.reg_op2[30]
.sym 42920 picorv32.reg_op2[0]
.sym 42921 picorv32.reg_op2[9]
.sym 42927 picorv32.mem_wordsize[0]
.sym 42928 picorv32.mem_wordsize[2]
.sym 42929 $abc$36366$n3008_1
.sym 42930 picorv32.reg_op1[31]
.sym 42932 picorv32.reg_op2[28]
.sym 42933 picorv32.reg_op2[4]
.sym 42935 $abc$36366$n5546
.sym 42936 picorv32.mem_wordsize[2]
.sym 42937 picorv32.reg_op2[30]
.sym 42938 $abc$36366$n2988
.sym 42939 picorv32.reg_op2[6]
.sym 42941 $abc$36366$n4427
.sym 42943 $abc$36366$n4280_1
.sym 42947 $abc$36366$n2995
.sym 42950 $abc$36366$n4447
.sym 42952 $abc$36366$n4448
.sym 42953 picorv32.mem_wordsize[0]
.sym 42955 picorv32.reg_op2[12]
.sym 42956 picorv32.reg_op2[14]
.sym 42957 $abc$36366$n4276_1
.sym 42958 $abc$36366$n3696_1
.sym 42960 picorv32.reg_op2[14]
.sym 42961 picorv32.mem_wordsize[0]
.sym 42962 picorv32.mem_wordsize[2]
.sym 42963 picorv32.reg_op2[6]
.sym 42978 $abc$36366$n4447
.sym 42979 $abc$36366$n3696_1
.sym 42980 $abc$36366$n4427
.sym 42981 $abc$36366$n4448
.sym 42984 picorv32.mem_wordsize[0]
.sym 42985 picorv32.reg_op2[30]
.sym 42986 $abc$36366$n4280_1
.sym 42990 picorv32.reg_op1[31]
.sym 42991 $abc$36366$n3008_1
.sym 42992 $abc$36366$n5546
.sym 42993 $abc$36366$n2995
.sym 42996 picorv32.reg_op2[4]
.sym 42997 picorv32.mem_wordsize[2]
.sym 42998 picorv32.mem_wordsize[0]
.sym 42999 picorv32.reg_op2[28]
.sym 43002 $abc$36366$n4276_1
.sym 43004 picorv32.reg_op2[12]
.sym 43005 picorv32.mem_wordsize[2]
.sym 43006 $abc$36366$n2988
.sym 43007 sys_clk_$glb_clk
.sym 43009 picorv32.reg_op2[25]
.sym 43010 picorv32.reg_op2[31]
.sym 43011 picorv32.reg_op2[26]
.sym 43012 picorv32.reg_op2[24]
.sym 43014 $abc$36366$n5475_1
.sym 43015 $abc$36366$n5464_1
.sym 43016 picorv32.reg_op2[27]
.sym 43017 spram_datain1[14]
.sym 43018 spram_datain0[5]
.sym 43021 $abc$36366$n3159
.sym 43022 $abc$36366$n4036_1
.sym 43023 picorv32.cpuregs_wrdata[17]
.sym 43024 $abc$36366$n4901
.sym 43025 picorv32.cpuregs_rs1[23]
.sym 43026 picorv32.reg_op1[31]
.sym 43027 $abc$36366$n5486
.sym 43028 picorv32.reg_op2[20]
.sym 43029 picorv32.cpuregs_rs1[24]
.sym 43030 picorv32.reg_op2[17]
.sym 43031 picorv32.reg_op1[9]
.sym 43032 picorv32.reg_op2[21]
.sym 43033 picorv32.reg_op2[4]
.sym 43034 $abc$36366$n4421
.sym 43036 picorv32.reg_op2[3]
.sym 43037 picorv32.reg_op1[8]
.sym 43038 picorv32.reg_op2[6]
.sym 43039 picorv32.reg_op2[7]
.sym 43040 $abc$36366$n4462_1
.sym 43041 picorv32.alu_out_q[8]
.sym 43042 picorv32.reg_op2[25]
.sym 43043 picorv32.reg_op2[22]
.sym 43044 $abc$36366$n3696_1
.sym 43050 picorv32.decoded_imm[19]
.sym 43051 $abc$36366$n2995
.sym 43052 picorv32.instr_srl
.sym 43053 picorv32.decoded_imm[28]
.sym 43054 picorv32.instr_srli
.sym 43055 picorv32.reg_op1[13]
.sym 43057 $abc$36366$n3792
.sym 43058 $abc$36366$n3788
.sym 43059 $abc$36366$n4442
.sym 43060 picorv32.decoded_imm[29]
.sym 43062 picorv32.instr_srli
.sym 43063 picorv32.decoded_imm[30]
.sym 43066 $abc$36366$n3790
.sym 43067 $abc$36366$n4411
.sym 43068 $abc$36366$n3083
.sym 43069 picorv32.reg_op1[30]
.sym 43070 $abc$36366$n2995
.sym 43072 picorv32.is_lui_auipc_jal
.sym 43073 $abc$36366$n3731
.sym 43075 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 43078 $abc$36366$n3770_1
.sym 43080 picorv32.is_lui_auipc_jal
.sym 43081 $abc$36366$n4484
.sym 43083 picorv32.instr_srl
.sym 43084 $abc$36366$n2995
.sym 43085 picorv32.instr_srli
.sym 43086 picorv32.reg_op1[30]
.sym 43089 $abc$36366$n3770_1
.sym 43090 picorv32.decoded_imm[19]
.sym 43091 picorv32.is_lui_auipc_jal
.sym 43092 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 43095 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 43096 $abc$36366$n3792
.sym 43097 picorv32.decoded_imm[30]
.sym 43098 picorv32.is_lui_auipc_jal
.sym 43101 picorv32.is_lui_auipc_jal
.sym 43102 $abc$36366$n3790
.sym 43103 picorv32.decoded_imm[29]
.sym 43104 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 43113 $abc$36366$n3788
.sym 43114 picorv32.is_lui_auipc_jal
.sym 43115 picorv32.decoded_imm[28]
.sym 43116 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 43119 $abc$36366$n4484
.sym 43120 $abc$36366$n4411
.sym 43121 $abc$36366$n4442
.sym 43122 $abc$36366$n3731
.sym 43125 picorv32.reg_op1[13]
.sym 43126 $abc$36366$n2995
.sym 43127 picorv32.instr_srli
.sym 43128 picorv32.instr_srl
.sym 43129 $abc$36366$n3083
.sym 43130 sys_clk_$glb_clk
.sym 43132 $abc$36366$n4413_1
.sym 43133 picorv32.alu_out_q[2]
.sym 43134 $abc$36366$n4412
.sym 43135 $abc$36366$n3165
.sym 43136 $abc$36366$n3186
.sym 43137 $abc$36366$n4478_1
.sym 43138 $abc$36366$n3185
.sym 43139 $abc$36366$n4477
.sym 43144 picorv32.reg_op1[26]
.sym 43145 $abc$36366$n4442
.sym 43146 picorv32.reg_op1[19]
.sym 43147 picorv32.reg_op2[24]
.sym 43148 picorv32.reg_op2[19]
.sym 43149 picorv32.reg_op2[27]
.sym 43150 picorv32.reg_op2[30]
.sym 43151 picorv32.reg_op2[25]
.sym 43152 picorv32.reg_op2[29]
.sym 43153 picorv32.cpuregs_wrdata[28]
.sym 43154 picorv32.decoded_imm[29]
.sym 43155 $abc$36366$n4036_1
.sym 43156 picorv32.reg_op2[5]
.sym 43157 picorv32.alu_out_q[10]
.sym 43158 picorv32.reg_op1[4]
.sym 43159 picorv32.reg_op2[29]
.sym 43160 picorv32.reg_op2[11]
.sym 43161 picorv32.reg_op2[5]
.sym 43162 picorv32.reg_op2[3]
.sym 43163 picorv32.reg_op2[28]
.sym 43164 picorv32.is_lui_auipc_jal
.sym 43166 picorv32.reg_op2[27]
.sym 43173 $abc$36366$n4420_1
.sym 43175 $abc$36366$n4533_1
.sym 43177 picorv32.reg_op2[8]
.sym 43180 picorv32.reg_op1[8]
.sym 43181 $abc$36366$n4532
.sym 43182 $abc$36366$n4419_1
.sym 43184 $abc$36366$n4531_1
.sym 43186 picorv32.reg_op1[6]
.sym 43194 $abc$36366$n4421
.sym 43197 $abc$36366$n4524_1
.sym 43198 picorv32.reg_op2[6]
.sym 43201 picorv32.reg_op2[6]
.sym 43203 $abc$36366$n3187
.sym 43206 picorv32.reg_op1[6]
.sym 43207 $abc$36366$n4421
.sym 43208 $abc$36366$n4419_1
.sym 43209 picorv32.reg_op2[6]
.sym 43212 picorv32.reg_op1[8]
.sym 43213 picorv32.reg_op2[8]
.sym 43214 $abc$36366$n4421
.sym 43215 $abc$36366$n4419_1
.sym 43224 $abc$36366$n3187
.sym 43225 $abc$36366$n4420_1
.sym 43236 $abc$36366$n4524_1
.sym 43237 $abc$36366$n4533_1
.sym 43238 $abc$36366$n4532
.sym 43239 $abc$36366$n4531_1
.sym 43242 picorv32.reg_op1[6]
.sym 43244 picorv32.reg_op2[6]
.sym 43253 sys_clk_$glb_clk
.sym 43256 $abc$36366$n5400
.sym 43257 $abc$36366$n5403
.sym 43258 $abc$36366$n5406
.sym 43259 $abc$36366$n5409
.sym 43260 $abc$36366$n5412
.sym 43261 $abc$36366$n5415
.sym 43262 $abc$36366$n5418
.sym 43263 $abc$36366$n4604
.sym 43267 $abc$36366$n4420_1
.sym 43269 picorv32.mem_wordsize[0]
.sym 43270 $abc$36366$n4420_1
.sym 43271 picorv32.reg_op2[9]
.sym 43272 picorv32.reg_op1[10]
.sym 43273 $abc$36366$n4419_1
.sym 43274 $abc$36366$n4421
.sym 43275 picorv32.reg_op2[7]
.sym 43277 $abc$36366$n5547
.sym 43278 $abc$36366$n4419_1
.sym 43280 picorv32.reg_op2[10]
.sym 43281 picorv32.reg_op2[10]
.sym 43282 picorv32.reg_op2[15]
.sym 43283 picorv32.alu_out_q[14]
.sym 43284 picorv32.reg_op2[11]
.sym 43285 picorv32.reg_op1[18]
.sym 43286 picorv32.reg_op2[19]
.sym 43287 $abc$36366$n3185
.sym 43288 $abc$36366$n5422
.sym 43289 picorv32.reg_op1[21]
.sym 43290 picorv32.reg_op1[14]
.sym 43296 picorv32.instr_sub
.sym 43297 $abc$36366$n4550
.sym 43298 $abc$36366$n4412
.sym 43299 $abc$36366$n4549
.sym 43300 $abc$36366$n5416
.sym 43301 picorv32.reg_op2[0]
.sym 43302 $abc$36366$n4551
.sym 43304 $abc$36366$n4413_1
.sym 43305 picorv32.reg_op2[8]
.sym 43306 $abc$36366$n4563_1
.sym 43309 picorv32.reg_op1[8]
.sym 43310 $abc$36366$n4415
.sym 43311 picorv32.reg_op1[9]
.sym 43312 $abc$36366$n4546
.sym 43314 $abc$36366$n4417_1
.sym 43315 $abc$36366$n4560
.sym 43317 $abc$36366$n4420_1
.sym 43318 picorv32.reg_op2[1]
.sym 43319 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43321 $abc$36366$n4405_1
.sym 43326 $abc$36366$n5415
.sym 43329 $abc$36366$n4405_1
.sym 43330 $abc$36366$n4413_1
.sym 43331 picorv32.reg_op2[1]
.sym 43336 picorv32.reg_op1[9]
.sym 43337 picorv32.reg_op2[0]
.sym 43338 picorv32.reg_op1[8]
.sym 43341 picorv32.instr_sub
.sym 43342 $abc$36366$n5415
.sym 43343 $abc$36366$n5416
.sym 43344 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43348 picorv32.reg_op2[8]
.sym 43349 $abc$36366$n4420_1
.sym 43350 picorv32.reg_op1[8]
.sym 43353 $abc$36366$n4546
.sym 43354 $abc$36366$n4550
.sym 43355 $abc$36366$n4551
.sym 43356 $abc$36366$n4549
.sym 43359 $abc$36366$n4415
.sym 43360 $abc$36366$n4412
.sym 43362 picorv32.reg_op2[1]
.sym 43365 $abc$36366$n4417_1
.sym 43366 $abc$36366$n4560
.sym 43368 $abc$36366$n4563_1
.sym 43372 picorv32.reg_op2[1]
.sym 43373 $abc$36366$n4413_1
.sym 43374 $abc$36366$n4412
.sym 43376 sys_clk_$glb_clk
.sym 43378 $abc$36366$n5421
.sym 43379 $abc$36366$n5424
.sym 43380 $abc$36366$n5427
.sym 43381 $abc$36366$n5430
.sym 43382 $abc$36366$n5433
.sym 43383 $abc$36366$n5436
.sym 43384 $abc$36366$n5439
.sym 43385 $abc$36366$n5442
.sym 43390 $abc$36366$n4419_1
.sym 43391 picorv32.reg_op1[3]
.sym 43393 picorv32.reg_op2[7]
.sym 43394 $abc$36366$n4470
.sym 43395 $abc$36366$n5418
.sym 43396 sram_bus_dat_w[4]
.sym 43397 $abc$36366$n4421
.sym 43398 picorv32.reg_op2[2]
.sym 43399 $abc$36366$n5400
.sym 43400 picorv32.reg_op2[14]
.sym 43401 picorv32.is_slti_blt_slt
.sym 43402 picorv32.reg_op2[13]
.sym 43403 picorv32.instr_sub
.sym 43404 picorv32.reg_op2[1]
.sym 43406 picorv32.reg_op1[19]
.sym 43407 picorv32.reg_op2[30]
.sym 43408 picorv32.reg_op2[0]
.sym 43409 picorv32.reg_op1[31]
.sym 43412 picorv32.reg_op2[0]
.sym 43413 picorv32.reg_op2[9]
.sym 43419 picorv32.instr_sub
.sym 43420 $abc$36366$n4419_1
.sym 43422 $abc$36366$n5428
.sym 43423 $abc$36366$n4564
.sym 43425 picorv32.reg_op1[12]
.sym 43426 $abc$36366$n4565
.sym 43427 $abc$36366$n4566_1
.sym 43428 $abc$36366$n4579
.sym 43429 $abc$36366$n4421
.sym 43430 picorv32.reg_op2[1]
.sym 43431 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43435 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43438 picorv32.reg_op1[12]
.sym 43440 picorv32.reg_op2[10]
.sym 43441 picorv32.reg_op2[10]
.sym 43442 picorv32.reg_op2[12]
.sym 43443 $abc$36366$n5421
.sym 43444 $abc$36366$n4420_1
.sym 43445 $abc$36366$n5427
.sym 43446 picorv32.reg_op1[10]
.sym 43448 $abc$36366$n5422
.sym 43449 $abc$36366$n4420_1
.sym 43450 picorv32.reg_op2[12]
.sym 43452 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43453 $abc$36366$n5428
.sym 43454 picorv32.instr_sub
.sym 43455 $abc$36366$n5427
.sym 43458 $abc$36366$n4419_1
.sym 43459 picorv32.reg_op2[12]
.sym 43460 $abc$36366$n4421
.sym 43461 picorv32.reg_op1[12]
.sym 43464 $abc$36366$n4564
.sym 43465 $abc$36366$n4565
.sym 43467 $abc$36366$n4566_1
.sym 43470 picorv32.reg_op2[12]
.sym 43471 $abc$36366$n4420_1
.sym 43472 picorv32.reg_op1[12]
.sym 43473 $abc$36366$n4579
.sym 43476 picorv32.reg_op1[10]
.sym 43477 picorv32.reg_op2[10]
.sym 43479 $abc$36366$n4420_1
.sym 43483 picorv32.reg_op2[1]
.sym 43488 $abc$36366$n5422
.sym 43489 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43490 picorv32.instr_sub
.sym 43491 $abc$36366$n5421
.sym 43494 $abc$36366$n4421
.sym 43495 picorv32.reg_op2[10]
.sym 43496 $abc$36366$n4419_1
.sym 43497 picorv32.reg_op1[10]
.sym 43501 $abc$36366$n5445
.sym 43502 $abc$36366$n5448
.sym 43503 $abc$36366$n5451
.sym 43504 $abc$36366$n5454
.sym 43505 $abc$36366$n5457
.sym 43506 $abc$36366$n5460
.sym 43507 $abc$36366$n5463
.sym 43508 $abc$36366$n5466
.sym 43512 spram_bus_adr[3]
.sym 43514 picorv32.instr_beq
.sym 43515 $abc$36366$n4624
.sym 43516 $abc$36366$n5430
.sym 43520 $abc$36366$n6693
.sym 43521 $abc$36366$n4578
.sym 43522 picorv32.reg_op2[28]
.sym 43524 $abc$36366$n5416
.sym 43529 picorv32.reg_op1[8]
.sym 43531 $abc$36366$n5436
.sym 43534 picorv32.reg_op2[25]
.sym 43535 picorv32.reg_op2[22]
.sym 43542 picorv32.reg_op1[13]
.sym 43543 $abc$36366$n5440
.sym 43544 $abc$36366$n4417_1
.sym 43545 $abc$36366$n4525
.sym 43546 picorv32.reg_op1[12]
.sym 43548 $abc$36366$n4592_1
.sym 43549 picorv32.reg_op1[15]
.sym 43550 $abc$36366$n4528_1
.sym 43551 $abc$36366$n4671
.sym 43552 picorv32.reg_op2[15]
.sym 43553 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43555 picorv32.instr_sub
.sym 43556 $abc$36366$n5439
.sym 43557 picorv32.reg_op1[11]
.sym 43560 picorv32.reg_op1[14]
.sym 43562 $abc$36366$n4594_1
.sym 43563 $abc$36366$n4591_1
.sym 43565 $abc$36366$n4589
.sym 43567 picorv32.reg_op2[4]
.sym 43568 $abc$36366$n4604
.sym 43569 picorv32.reg_op1[10]
.sym 43572 picorv32.reg_op2[0]
.sym 43575 picorv32.reg_op1[12]
.sym 43576 picorv32.reg_op2[0]
.sym 43577 picorv32.reg_op1[13]
.sym 43581 $abc$36366$n4604
.sym 43582 picorv32.reg_op2[4]
.sym 43583 $abc$36366$n4591_1
.sym 43584 $abc$36366$n4671
.sym 43587 $abc$36366$n4594_1
.sym 43588 $abc$36366$n4589
.sym 43589 $abc$36366$n4592_1
.sym 43594 picorv32.reg_op1[11]
.sym 43595 picorv32.reg_op2[0]
.sym 43596 picorv32.reg_op1[10]
.sym 43599 picorv32.instr_sub
.sym 43600 $abc$36366$n5440
.sym 43601 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43602 $abc$36366$n5439
.sym 43605 picorv32.reg_op2[15]
.sym 43611 picorv32.reg_op2[4]
.sym 43612 $abc$36366$n4528_1
.sym 43613 $abc$36366$n4417_1
.sym 43614 $abc$36366$n4525
.sym 43617 picorv32.reg_op1[15]
.sym 43619 picorv32.reg_op2[0]
.sym 43620 picorv32.reg_op1[14]
.sym 43622 sys_clk_$glb_clk
.sym 43624 $abc$36366$n5469
.sym 43625 $abc$36366$n5472
.sym 43626 $abc$36366$n5475
.sym 43627 $abc$36366$n5478
.sym 43628 $abc$36366$n5481
.sym 43629 $abc$36366$n5484
.sym 43630 $abc$36366$n5487
.sym 43631 $abc$36366$n5490
.sym 43634 csrbank3_load3_w[0]
.sym 43637 $abc$36366$n5428
.sym 43638 $abc$36366$n6716
.sym 43639 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43641 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43642 picorv32.instr_bge
.sym 43643 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43644 $abc$36366$n4592_1
.sym 43645 $abc$36366$n4419_1
.sym 43646 $PACKER_VCC_NET
.sym 43647 $abc$36366$n5440
.sym 43648 picorv32.reg_op1[29]
.sym 43651 picorv32.reg_op1[27]
.sym 43654 picorv32.reg_op2[27]
.sym 43655 picorv32.reg_op2[28]
.sym 43657 picorv32.reg_op1[30]
.sym 43658 picorv32.reg_op1[23]
.sym 43659 picorv32.reg_op2[29]
.sym 43665 $abc$36366$n4420_1
.sym 43667 picorv32.reg_op1[20]
.sym 43668 $abc$36366$n4419_1
.sym 43669 $abc$36366$n4562
.sym 43670 $abc$36366$n4672_1
.sym 43671 $abc$36366$n4673
.sym 43672 $abc$36366$n4421
.sym 43676 $abc$36366$n4604
.sym 43677 picorv32.reg_op2[30]
.sym 43678 picorv32.reg_op1[19]
.sym 43679 picorv32.reg_op1[31]
.sym 43681 picorv32.reg_op1[30]
.sym 43684 picorv32.reg_op2[0]
.sym 43687 $abc$36366$n4674
.sym 43688 picorv32.reg_op1[21]
.sym 43692 picorv32.reg_op2[30]
.sym 43695 picorv32.reg_op2[4]
.sym 43696 picorv32.reg_op1[18]
.sym 43705 $abc$36366$n4673
.sym 43706 $abc$36366$n4672_1
.sym 43707 $abc$36366$n4674
.sym 43710 $abc$36366$n4562
.sym 43712 $abc$36366$n4604
.sym 43713 picorv32.reg_op2[4]
.sym 43716 picorv32.reg_op1[21]
.sym 43717 picorv32.reg_op1[20]
.sym 43718 picorv32.reg_op2[0]
.sym 43723 picorv32.reg_op1[31]
.sym 43724 picorv32.reg_op1[30]
.sym 43725 picorv32.reg_op2[0]
.sym 43729 $abc$36366$n4420_1
.sym 43730 picorv32.reg_op2[30]
.sym 43731 picorv32.reg_op1[30]
.sym 43734 picorv32.reg_op2[30]
.sym 43735 $abc$36366$n4419_1
.sym 43736 picorv32.reg_op1[30]
.sym 43737 $abc$36366$n4421
.sym 43740 picorv32.reg_op2[0]
.sym 43741 picorv32.reg_op1[19]
.sym 43743 picorv32.reg_op1[18]
.sym 43747 $abc$36366$n4398_1
.sym 43749 picorv32.alu_out_q[26]
.sym 43750 $abc$36366$n4400_1
.sym 43752 $abc$36366$n4654_1
.sym 43753 $abc$36366$n4674
.sym 43754 $abc$36366$n4655
.sym 43759 $abc$36366$n4669_1
.sym 43761 picorv32.reg_op2[19]
.sym 43762 $abc$36366$n4419_1
.sym 43763 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 43764 $abc$36366$n5490
.sym 43766 $abc$36366$n4420_1
.sym 43768 $abc$36366$n4421
.sym 43769 $abc$36366$n4419_1
.sym 43771 $abc$36366$n3211
.sym 43774 picorv32.reg_op1[21]
.sym 43776 sram_bus_we
.sym 43777 sram_bus_adr[4]
.sym 43782 picorv32.reg_op1[18]
.sym 43801 csrbank4_txfull_w
.sym 43809 basesoc_uart_tx_old_trigger
.sym 43854 csrbank4_txfull_w
.sym 43857 csrbank4_txfull_w
.sym 43858 basesoc_uart_tx_old_trigger
.sym 43868 sys_clk_$glb_clk
.sym 43869 sys_rst_$glb_sr
.sym 43870 $abc$36366$n2885
.sym 43871 $abc$36366$n2691
.sym 43872 $abc$36366$n5080
.sym 43873 $abc$36366$n2689
.sym 43874 $abc$36366$n5069_1
.sym 43875 basesoc_timer0_zero_pending
.sym 43876 $abc$36366$n2687
.sym 43882 $abc$36366$n4644
.sym 43885 $abc$36366$n4400_1
.sym 43886 $abc$36366$n2850_1
.sym 43889 csrbank4_txfull_w
.sym 43894 $abc$36366$n3251
.sym 43895 sram_bus_dat_w[0]
.sym 43896 $abc$36366$n3311
.sym 43900 $abc$36366$n11
.sym 43901 $abc$36366$n2884
.sym 43903 $abc$36366$n3217
.sym 43905 $abc$36366$n2691
.sym 43927 sram_bus_dat_w[7]
.sym 43929 $abc$36366$n2691
.sym 43937 sram_bus_dat_w[5]
.sym 43969 sram_bus_dat_w[5]
.sym 43982 sram_bus_dat_w[7]
.sym 43990 $abc$36366$n2691
.sym 43991 sys_clk_$glb_clk
.sym 43992 sys_rst_$glb_sr
.sym 43994 $abc$36366$n11
.sym 43995 $abc$36366$n3327
.sym 43996 $abc$36366$n6270
.sym 43998 $abc$36366$n2912
.sym 43999 $abc$36366$n2911
.sym 44000 eventsourceprocess1_pending
.sym 44006 $abc$36366$n2687
.sym 44008 basesoc_uart_tx_fifo_wrport_we
.sym 44009 csrbank1_scratch1_w[3]
.sym 44011 basesoc_uart_phy_rx_busy
.sym 44013 sram_bus_dat_w[3]
.sym 44014 $abc$36366$n2691
.sym 44019 $abc$36366$n2689
.sym 44020 sram_bus_we
.sym 44021 sram_bus_dat_w[5]
.sym 44023 basesoc_uart_phy_rx_busy
.sym 44024 $abc$36366$n3300
.sym 44026 basesoc_timer0_value[6]
.sym 44028 $abc$36366$n6462
.sym 44041 basesoc_uart_phy_rx_busy
.sym 44046 basesoc_uart_phy_rx_r
.sym 44047 spram_bus_adr[4]
.sym 44049 regs1
.sym 44052 $abc$36366$n5225
.sym 44057 $abc$36366$n3254
.sym 44059 basesoc_uart_phy_uart_clk_rxen
.sym 44062 $abc$36366$n3251
.sym 44064 eventsourceprocess1_trigger
.sym 44065 spram_bus_adr[3]
.sym 44069 spram_bus_adr[3]
.sym 44075 eventsourceprocess1_trigger
.sym 44079 regs1
.sym 44080 $abc$36366$n3254
.sym 44081 basesoc_uart_phy_uart_clk_rxen
.sym 44082 $abc$36366$n3251
.sym 44086 spram_bus_adr[4]
.sym 44091 regs1
.sym 44097 $abc$36366$n3251
.sym 44099 $abc$36366$n3254
.sym 44103 regs1
.sym 44104 basesoc_uart_phy_rx_r
.sym 44105 basesoc_uart_phy_uart_clk_rxen
.sym 44106 basesoc_uart_phy_rx_busy
.sym 44109 basesoc_uart_phy_rx_r
.sym 44110 regs1
.sym 44111 basesoc_uart_phy_rx_busy
.sym 44112 $abc$36366$n5225
.sym 44114 sys_clk_$glb_clk
.sym 44115 sys_rst_$glb_sr
.sym 44116 $abc$36366$n5213
.sym 44117 $abc$36366$n5169_1
.sym 44118 $abc$36366$n5161_1
.sym 44119 $abc$36366$n2884
.sym 44120 basesoc_timer0_value[4]
.sym 44121 basesoc_timer0_zero_old_trigger
.sym 44122 basesoc_timer0_value[8]
.sym 44123 $abc$36366$n5542_1
.sym 44124 waittimer2_wait
.sym 44128 sram_bus_adr[3]
.sym 44129 sram_bus_dat_w[7]
.sym 44130 $abc$36366$n3253
.sym 44131 $abc$36366$n6270
.sym 44132 csrbank3_en0_w
.sym 44133 $abc$36366$n2818
.sym 44136 sram_bus_adr[4]
.sym 44139 $abc$36366$n3279
.sym 44141 $abc$36366$n5544
.sym 44142 $abc$36366$n6270
.sym 44143 sram_bus_adr[4]
.sym 44144 basesoc_timer0_value[7]
.sym 44145 $abc$36366$n4961
.sym 44148 sram_bus_dat_w[7]
.sym 44150 eventsourceprocess1_trigger
.sym 44151 csrbank3_reload0_w[4]
.sym 44160 sram_bus_adr[4]
.sym 44161 sram_bus_dat_w[4]
.sym 44162 $abc$36366$n2850_1
.sym 44163 $abc$36366$n3301
.sym 44165 sram_bus_dat_w[0]
.sym 44167 csrbank3_reload0_w[0]
.sym 44168 $abc$36366$n3311
.sym 44170 sram_bus_dat_w[6]
.sym 44177 $abc$36366$n5534
.sym 44179 csrbank3_ev_enable0_w
.sym 44183 csrbank3_en0_w
.sym 44184 $abc$36366$n2869
.sym 44190 $abc$36366$n5534
.sym 44191 $abc$36366$n2850_1
.sym 44192 csrbank3_ev_enable0_w
.sym 44193 sram_bus_adr[4]
.sym 44196 sram_bus_adr[4]
.sym 44197 $abc$36366$n3301
.sym 44209 sram_bus_dat_w[6]
.sym 44214 $abc$36366$n3301
.sym 44215 csrbank3_en0_w
.sym 44216 $abc$36366$n3311
.sym 44217 csrbank3_reload0_w[0]
.sym 44228 sram_bus_dat_w[4]
.sym 44234 sram_bus_dat_w[0]
.sym 44236 $abc$36366$n2869
.sym 44237 sys_clk_$glb_clk
.sym 44238 sys_rst_$glb_sr
.sym 44241 $abc$36366$n6453
.sym 44242 $abc$36366$n6456
.sym 44243 $abc$36366$n6459
.sym 44244 $abc$36366$n6462
.sym 44245 $abc$36366$n6465
.sym 44246 $abc$36366$n6468
.sym 44251 $abc$36366$n5535
.sym 44252 basesoc_timer0_value[8]
.sym 44253 $abc$36366$n3289
.sym 44254 sram_bus_adr[3]
.sym 44255 $abc$36366$n3300
.sym 44258 sram_bus_adr[3]
.sym 44259 basesoc_uart_rx_fifo_level0[4]
.sym 44261 $abc$36366$n5052
.sym 44267 basesoc_timer0_value[4]
.sym 44268 $abc$36366$n2877
.sym 44270 $abc$36366$n2869
.sym 44271 basesoc_timer0_value[8]
.sym 44272 csrbank3_load3_w[4]
.sym 44280 $abc$36366$n4959_1
.sym 44281 $abc$36366$n3306
.sym 44282 csrbank3_value0_w[0]
.sym 44285 $abc$36366$n3294
.sym 44286 sram_bus_adr[4]
.sym 44287 $abc$36366$n5542_1
.sym 44290 basesoc_timer0_zero_trigger
.sym 44292 csrbank3_load1_w[0]
.sym 44296 basesoc_timer0_value[6]
.sym 44298 $abc$36366$n5543
.sym 44303 $abc$36366$n5020
.sym 44304 csrbank3_value0_w[6]
.sym 44307 $abc$36366$n6513
.sym 44309 csrbank3_reload2_w[6]
.sym 44310 basesoc_timer0_value[0]
.sym 44313 basesoc_timer0_value[6]
.sym 44328 basesoc_timer0_value[0]
.sym 44332 csrbank3_reload2_w[6]
.sym 44333 basesoc_timer0_zero_trigger
.sym 44334 $abc$36366$n6513
.sym 44337 csrbank3_value0_w[0]
.sym 44338 $abc$36366$n3294
.sym 44339 $abc$36366$n4959_1
.sym 44340 csrbank3_load1_w[0]
.sym 44349 $abc$36366$n5543
.sym 44350 $abc$36366$n5020
.sym 44351 sram_bus_adr[4]
.sym 44352 $abc$36366$n5542_1
.sym 44355 csrbank3_value0_w[6]
.sym 44356 $abc$36366$n4959_1
.sym 44357 $abc$36366$n3306
.sym 44358 csrbank3_reload2_w[6]
.sym 44359 $abc$36366$n2881_$glb_ce
.sym 44360 sys_clk_$glb_clk
.sym 44361 sys_rst_$glb_sr
.sym 44362 $abc$36366$n6471
.sym 44363 $abc$36366$n6474
.sym 44364 $abc$36366$n6477
.sym 44365 $abc$36366$n6480
.sym 44366 $abc$36366$n6483
.sym 44367 $abc$36366$n6486
.sym 44368 $abc$36366$n6489
.sym 44369 $abc$36366$n6492
.sym 44370 $abc$36366$n4959_1
.sym 44371 $abc$36366$n3214
.sym 44375 basesoc_timer0_value[1]
.sym 44376 $abc$36366$n3309
.sym 44378 csrbank3_load1_w[3]
.sym 44379 $abc$36366$n6468
.sym 44380 csrbank3_load1_w[0]
.sym 44383 sram_bus_dat_w[6]
.sym 44386 basesoc_timer0_value[3]
.sym 44387 basesoc_timer0_value[18]
.sym 44389 basesoc_timer0_value[19]
.sym 44390 $abc$36366$n3294
.sym 44391 basesoc_timer0_value[30]
.sym 44392 csrbank3_load0_w[4]
.sym 44393 basesoc_timer0_value[25]
.sym 44394 $abc$36366$n6465
.sym 44395 $abc$36366$n3317
.sym 44396 basesoc_timer0_value[5]
.sym 44397 basesoc_timer0_zero_trigger
.sym 44404 csrbank3_value1_w[4]
.sym 44406 csrbank3_value0_w[4]
.sym 44407 $abc$36366$n4958
.sym 44412 csrbank3_load2_w[0]
.sym 44413 basesoc_timer0_value[12]
.sym 44414 $abc$36366$n3296
.sym 44415 $abc$36366$n4961
.sym 44416 $abc$36366$n3294
.sym 44417 csrbank3_load3_w[0]
.sym 44418 $abc$36366$n3298
.sym 44420 $abc$36366$n4954_1
.sym 44425 basesoc_timer0_value[27]
.sym 44426 csrbank3_load1_w[3]
.sym 44427 basesoc_timer0_value[4]
.sym 44429 $abc$36366$n4957_1
.sym 44430 $abc$36366$n4959_1
.sym 44432 csrbank3_load3_w[4]
.sym 44434 csrbank3_value3_w[3]
.sym 44436 $abc$36366$n3298
.sym 44437 csrbank3_value1_w[4]
.sym 44438 csrbank3_load3_w[4]
.sym 44439 $abc$36366$n4961
.sym 44444 basesoc_timer0_value[12]
.sym 44448 $abc$36366$n3296
.sym 44450 csrbank3_load2_w[0]
.sym 44456 basesoc_timer0_value[4]
.sym 44460 csrbank3_value3_w[3]
.sym 44461 csrbank3_load1_w[3]
.sym 44462 $abc$36366$n3294
.sym 44463 $abc$36366$n4954_1
.sym 44466 $abc$36366$n4957_1
.sym 44467 $abc$36366$n4958
.sym 44468 csrbank3_load3_w[0]
.sym 44469 $abc$36366$n3298
.sym 44474 $abc$36366$n4959_1
.sym 44475 csrbank3_value0_w[4]
.sym 44479 basesoc_timer0_value[27]
.sym 44482 $abc$36366$n2881_$glb_ce
.sym 44483 sys_clk_$glb_clk
.sym 44484 sys_rst_$glb_sr
.sym 44485 $abc$36366$n6495
.sym 44486 $abc$36366$n6498
.sym 44487 $abc$36366$n6501
.sym 44488 $abc$36366$n6504
.sym 44489 $abc$36366$n6507
.sym 44490 $abc$36366$n6510
.sym 44491 $abc$36366$n6513
.sym 44492 $abc$36366$n6516
.sym 44494 csrbank3_load2_w[0]
.sym 44497 $abc$36366$n5001_1
.sym 44499 $abc$36366$n4962_1
.sym 44500 $abc$36366$n3306
.sym 44501 $abc$36366$n4974_1
.sym 44502 sram_bus_adr[4]
.sym 44503 $abc$36366$n3300
.sym 44504 basesoc_uart_phy_rx_busy
.sym 44505 basesoc_timer0_value[11]
.sym 44506 $abc$36366$n6474
.sym 44507 $abc$36366$n4991
.sym 44508 sys_rst
.sym 44510 basesoc_timer0_value[6]
.sym 44511 $abc$36366$n4954_1
.sym 44514 basesoc_timer0_value[7]
.sym 44516 $abc$36366$n4959_1
.sym 44517 $abc$36366$n3300
.sym 44518 sram_bus_dat_w[5]
.sym 44520 $abc$36366$n6462
.sym 44527 csrbank3_reload0_w[6]
.sym 44529 $abc$36366$n4954_1
.sym 44530 basesoc_timer0_value[22]
.sym 44531 $abc$36366$n3300
.sym 44532 basesoc_timer0_value[20]
.sym 44538 basesoc_timer0_value[23]
.sym 44539 basesoc_timer0_value[5]
.sym 44540 basesoc_timer0_value[28]
.sym 44545 csrbank3_value2_w[4]
.sym 44546 $abc$36366$n5000
.sym 44547 basesoc_timer0_value[21]
.sym 44548 csrbank3_reload0_w[4]
.sym 44549 $abc$36366$n4962_1
.sym 44551 csrbank3_value3_w[4]
.sym 44554 $abc$36366$n6465
.sym 44557 basesoc_timer0_zero_trigger
.sym 44559 basesoc_timer0_zero_trigger
.sym 44560 csrbank3_reload0_w[6]
.sym 44562 $abc$36366$n6465
.sym 44567 basesoc_timer0_value[28]
.sym 44571 basesoc_timer0_value[22]
.sym 44572 basesoc_timer0_value[21]
.sym 44573 basesoc_timer0_value[20]
.sym 44574 basesoc_timer0_value[23]
.sym 44578 basesoc_timer0_value[20]
.sym 44583 csrbank3_reload0_w[4]
.sym 44584 $abc$36366$n3300
.sym 44585 csrbank3_value3_w[4]
.sym 44586 $abc$36366$n4954_1
.sym 44589 basesoc_timer0_value[23]
.sym 44597 basesoc_timer0_value[5]
.sym 44601 $abc$36366$n4962_1
.sym 44603 csrbank3_value2_w[4]
.sym 44604 $abc$36366$n5000
.sym 44605 $abc$36366$n2881_$glb_ce
.sym 44606 sys_clk_$glb_clk
.sym 44607 sys_rst_$glb_sr
.sym 44608 $abc$36366$n6519
.sym 44609 $abc$36366$n6522
.sym 44610 $abc$36366$n6525
.sym 44611 $abc$36366$n6528
.sym 44612 $abc$36366$n6531
.sym 44613 $abc$36366$n6534
.sym 44614 $abc$36366$n6537
.sym 44615 $abc$36366$n6540
.sym 44622 basesoc_timer0_value[21]
.sym 44623 eventsourceprocess2_trigger
.sym 44624 $abc$36366$n3324
.sym 44625 $abc$36366$n6516
.sym 44626 basesoc_timer0_value[23]
.sym 44627 basesoc_timer0_value[17]
.sym 44628 basesoc_timer0_value[28]
.sym 44629 $abc$36366$n6498
.sym 44631 $abc$36366$n6501
.sym 44635 csrbank3_reload0_w[4]
.sym 44636 sram_bus_dat_w[7]
.sym 44640 basesoc_timer0_value[7]
.sym 44641 csrbank3_value0_w[5]
.sym 44642 csrbank3_reload3_w[3]
.sym 44649 $abc$36366$n5167_1
.sym 44650 $abc$36366$n5207
.sym 44651 basesoc_timer0_value[28]
.sym 44652 basesoc_timer0_value[29]
.sym 44653 $abc$36366$n5163_1
.sym 44654 csrbank3_load0_w[5]
.sym 44656 basesoc_timer0_zero_trigger
.sym 44657 $abc$36366$n5165
.sym 44658 $abc$36366$n5201
.sym 44659 basesoc_timer0_value[24]
.sym 44660 basesoc_timer0_value[27]
.sym 44661 basesoc_timer0_value[30]
.sym 44662 csrbank3_load3_w[3]
.sym 44665 $abc$36366$n6519
.sym 44668 basesoc_timer0_value[26]
.sym 44669 basesoc_timer0_value[25]
.sym 44671 csrbank3_load0_w[6]
.sym 44672 csrbank3_en0_w
.sym 44673 csrbank3_load0_w[7]
.sym 44674 csrbank3_reload3_w[0]
.sym 44679 csrbank3_load3_w[0]
.sym 44680 basesoc_timer0_value[31]
.sym 44682 $abc$36366$n5167_1
.sym 44683 csrbank3_load0_w[7]
.sym 44685 csrbank3_en0_w
.sym 44689 csrbank3_reload3_w[0]
.sym 44690 basesoc_timer0_zero_trigger
.sym 44691 $abc$36366$n6519
.sym 44694 $abc$36366$n5201
.sym 44695 csrbank3_load3_w[0]
.sym 44697 csrbank3_en0_w
.sym 44700 csrbank3_en0_w
.sym 44702 $abc$36366$n5207
.sym 44703 csrbank3_load3_w[3]
.sym 44706 basesoc_timer0_value[25]
.sym 44707 basesoc_timer0_value[24]
.sym 44708 basesoc_timer0_value[27]
.sym 44709 basesoc_timer0_value[26]
.sym 44712 csrbank3_load0_w[5]
.sym 44713 $abc$36366$n5163_1
.sym 44714 csrbank3_en0_w
.sym 44718 csrbank3_load0_w[6]
.sym 44719 $abc$36366$n5165
.sym 44721 csrbank3_en0_w
.sym 44724 basesoc_timer0_value[30]
.sym 44725 basesoc_timer0_value[31]
.sym 44726 basesoc_timer0_value[29]
.sym 44727 basesoc_timer0_value[28]
.sym 44729 sys_clk_$glb_clk
.sym 44730 sys_rst_$glb_sr
.sym 44731 $abc$36366$n5027
.sym 44732 csrbank3_reload2_w[2]
.sym 44733 $abc$36366$n5157_1
.sym 44734 $abc$36366$n6447
.sym 44735 csrbank3_reload2_w[5]
.sym 44736 $abc$36366$n5195
.sym 44737 $abc$36366$n5010_1
.sym 44738 $abc$36366$n5153
.sym 44745 $abc$36366$n5
.sym 44746 csrbank3_load0_w[7]
.sym 44747 $abc$36366$n4990_1
.sym 44748 csrbank3_reload1_w[0]
.sym 44749 csrbank3_reload1_w[3]
.sym 44751 $abc$36366$n4980_1
.sym 44752 $abc$36366$n3292
.sym 44753 $abc$36366$n3320
.sym 44755 $abc$36366$n6525
.sym 44758 csrbank3_load0_w[6]
.sym 44761 basesoc_timer0_value[15]
.sym 44762 basesoc_timer0_value[5]
.sym 44773 $abc$36366$n6468
.sym 44774 csrbank3_load2_w[7]
.sym 44775 $abc$36366$n6528
.sym 44777 sram_bus_dat_w[4]
.sym 44781 $abc$36366$n3298
.sym 44783 csrbank3_reload0_w[7]
.sym 44785 basesoc_timer0_zero_trigger
.sym 44786 csrbank3_reload0_w[5]
.sym 44787 $abc$36366$n6540
.sym 44790 $abc$36366$n6462
.sym 44793 csrbank3_reload3_w[7]
.sym 44794 sram_bus_dat_w[2]
.sym 44796 sram_bus_dat_w[7]
.sym 44798 $abc$36366$n3296
.sym 44799 $abc$36366$n2871
.sym 44800 csrbank3_load3_w[7]
.sym 44802 csrbank3_reload3_w[3]
.sym 44805 csrbank3_reload0_w[7]
.sym 44806 $abc$36366$n6468
.sym 44807 basesoc_timer0_zero_trigger
.sym 44811 $abc$36366$n6528
.sym 44813 csrbank3_reload3_w[3]
.sym 44814 basesoc_timer0_zero_trigger
.sym 44819 sram_bus_dat_w[2]
.sym 44825 sram_bus_dat_w[7]
.sym 44829 $abc$36366$n6462
.sym 44831 basesoc_timer0_zero_trigger
.sym 44832 csrbank3_reload0_w[5]
.sym 44836 $abc$36366$n6540
.sym 44837 csrbank3_reload3_w[7]
.sym 44838 basesoc_timer0_zero_trigger
.sym 44841 $abc$36366$n3298
.sym 44842 $abc$36366$n3296
.sym 44843 csrbank3_load2_w[7]
.sym 44844 csrbank3_load3_w[7]
.sym 44847 sram_bus_dat_w[4]
.sym 44851 $abc$36366$n2871
.sym 44852 sys_clk_$glb_clk
.sym 44853 sys_rst_$glb_sr
.sym 44854 csrbank3_value1_w[7]
.sym 44856 csrbank3_value3_w[7]
.sym 44857 $abc$36366$n5022_1
.sym 44858 csrbank3_value3_w[5]
.sym 44859 $abc$36366$n5211_1
.sym 44861 $abc$36366$n5205_1
.sym 44867 $abc$36366$n3298
.sym 44868 csrbank3_load3_w[2]
.sym 44869 basesoc_timer0_zero_trigger
.sym 44870 csrbank3_load2_w[7]
.sym 44872 $abc$36366$n3292
.sym 44874 basesoc_timer0_value[29]
.sym 44875 $abc$36366$n2875
.sym 44876 $abc$36366$n5007
.sym 44882 sram_bus_dat_w[6]
.sym 44886 $abc$36366$n4961
.sym 44897 $abc$36366$n2863
.sym 44908 sram_bus_dat_w[6]
.sym 44973 sram_bus_dat_w[6]
.sym 44974 $abc$36366$n2863
.sym 44975 sys_clk_$glb_clk
.sym 44976 sys_rst_$glb_sr
.sym 44991 csrbank3_reload3_w[3]
.sym 44993 csrbank3_reload0_w[5]
.sym 44994 sram_bus_dat_w[3]
.sym 44996 $abc$36366$n3309
.sym 45089 sram_bus_we
.sym 45093 picorv32.decoded_imm_uj[25]
.sym 45098 picorv32.decoded_imm_uj[26]
.sym 45099 picorv32.reg_next_pc[2]
.sym 45100 picorv32.decoded_imm[6]
.sym 45101 $abc$36366$n4037_1
.sym 45121 $abc$36366$n2940
.sym 45127 $abc$36366$n57
.sym 45134 $abc$36366$n3373
.sym 45173 $abc$36366$n3373
.sym 45177 $abc$36366$n57
.sym 45178 $abc$36366$n3373
.sym 45198 $abc$36366$n2940
.sym 45199 sys_clk_$glb_clk
.sym 45200 sys_rst_$glb_sr
.sym 45206 $abc$36366$n3429
.sym 45209 $abc$36366$n3426
.sym 45212 $abc$36366$n3975_1
.sym 45216 $abc$36366$n3089
.sym 45221 $abc$36366$n2940
.sym 45223 waittimer0_wait
.sym 45225 slave_sel_r[2]
.sym 45246 spram_wren1
.sym 45257 $abc$36366$n2818
.sym 45260 $abc$36366$n3426
.sym 45261 picorv32.reg_op1[1]
.sym 45264 $abc$36366$n2930
.sym 45265 $abc$36366$n3008
.sym 45269 picorv32.reg_op1[0]
.sym 45271 $abc$36366$n2859
.sym 45282 spram_bus_ack
.sym 45284 $abc$36366$n2826_1
.sym 45285 spiflash_bus_ack
.sym 45287 $abc$36366$n3973_1
.sym 45289 slave_sel_r[1]
.sym 45290 slave_sel[2]
.sym 45293 $abc$36366$n5096
.sym 45294 $abc$36366$n5284
.sym 45296 $abc$36366$n3376
.sym 45297 spiflash_sr[17]
.sym 45298 basesoc_bus_wishbone_ack
.sym 45302 sys_rst
.sym 45307 $abc$36366$n2818
.sym 45312 $abc$36366$n3374
.sym 45317 spram_bus_ack
.sym 45318 $abc$36366$n5284
.sym 45321 slave_sel_r[1]
.sym 45322 spiflash_sr[17]
.sym 45323 $abc$36366$n3973_1
.sym 45324 $abc$36366$n2818
.sym 45328 $abc$36366$n3374
.sym 45329 $abc$36366$n2826_1
.sym 45330 $abc$36366$n3376
.sym 45333 spiflash_bus_ack
.sym 45334 spram_bus_ack
.sym 45336 basesoc_bus_wishbone_ack
.sym 45339 $abc$36366$n2826_1
.sym 45342 slave_sel[2]
.sym 45351 $abc$36366$n5096
.sym 45354 $abc$36366$n5284
.sym 45357 $abc$36366$n3376
.sym 45358 sys_rst
.sym 45359 $abc$36366$n3374
.sym 45360 $abc$36366$n2826_1
.sym 45362 sys_clk_$glb_clk
.sym 45363 sys_rst_$glb_sr
.sym 45364 basesoc_bus_wishbone_ack
.sym 45365 $abc$36366$n2709
.sym 45366 picorv32.mem_rdata_latched_noshuffle[10]
.sym 45368 $abc$36366$n4697
.sym 45369 $abc$36366$n2713
.sym 45371 $abc$36366$n2929
.sym 45374 picorv32.decoded_imm[23]
.sym 45375 picorv32.reg_op1[0]
.sym 45377 $abc$36366$n3430
.sym 45379 spram_maskwren1[1]
.sym 45380 spiflash_i
.sym 45381 slave_sel_r[1]
.sym 45382 $abc$36366$n3373_1
.sym 45383 spram_bus_adr[7]
.sym 45384 $abc$36366$n3846_1
.sym 45385 $abc$36366$n3429
.sym 45387 waittimer0_wait
.sym 45388 picorv32.decoded_imm_uj[21]
.sym 45389 $abc$36366$n4697
.sym 45390 picorv32.mem_rdata_latched_noshuffle[26]
.sym 45391 $abc$36366$n2840_1
.sym 45395 picorv32.mem_rdata_q[13]
.sym 45396 $abc$36366$n3829_1
.sym 45397 picorv32.decoded_imm_uj[20]
.sym 45399 $abc$36366$n2964
.sym 45406 $abc$36366$n2818
.sym 45407 picorv32.mem_rdata_q[31]
.sym 45408 $abc$36366$n2825_1
.sym 45409 picorv32.mem_valid
.sym 45411 $abc$36366$n2900
.sym 45415 $abc$36366$n2826_1
.sym 45421 $abc$36366$n2819
.sym 45423 $abc$36366$n2821
.sym 45424 $abc$36366$n2859
.sym 45425 grant
.sym 45430 $abc$36366$n2817_1
.sym 45433 picorv32.mem_instr
.sym 45436 picorv32.mem_rdata_latched_noshuffle[31]
.sym 45440 picorv32.mem_rdata_latched_noshuffle[31]
.sym 45444 $abc$36366$n2825_1
.sym 45446 $abc$36366$n2818
.sym 45450 grant
.sym 45451 picorv32.mem_instr
.sym 45452 picorv32.mem_valid
.sym 45456 $abc$36366$n2826_1
.sym 45457 $abc$36366$n2819
.sym 45458 $abc$36366$n2825_1
.sym 45459 $abc$36366$n2821
.sym 45464 picorv32.mem_rdata_latched_noshuffle[31]
.sym 45468 picorv32.mem_instr
.sym 45469 $abc$36366$n2817_1
.sym 45471 grant
.sym 45474 picorv32.mem_rdata_latched_noshuffle[31]
.sym 45481 $abc$36366$n2900
.sym 45482 $abc$36366$n2859
.sym 45483 picorv32.mem_rdata_q[31]
.sym 45484 $abc$36366$n3006_$glb_ce
.sym 45485 sys_clk_$glb_clk
.sym 45487 $abc$36366$n4730_1
.sym 45488 picorv32.mem_rdata_latched_noshuffle[30]
.sym 45489 $abc$36366$n4721
.sym 45490 $abc$36366$n4722
.sym 45491 picorv32.mem_instr
.sym 45492 $abc$36366$n4720
.sym 45493 $abc$36366$n4783
.sym 45494 picorv32.mem_rdata_latched_noshuffle[26]
.sym 45498 sram_bus_we
.sym 45499 picorv32.decoded_imm_uj[3]
.sym 45500 slave_sel[0]
.sym 45501 $abc$36366$n5178
.sym 45502 $abc$36366$n3846_1
.sym 45503 spiflash_sr[17]
.sym 45504 $abc$36366$n5366
.sym 45507 picorv32.decoded_imm_uj[1]
.sym 45508 $abc$36366$n2709
.sym 45509 picorv32.reg_pc[9]
.sym 45510 $abc$36366$n3373_1
.sym 45511 picorv32.mem_rdata_q[21]
.sym 45512 $abc$36366$n5169
.sym 45513 picorv32.reg_next_pc[6]
.sym 45514 $abc$36366$n3106
.sym 45515 picorv32.reg_next_pc[5]
.sym 45516 $abc$36366$n4783
.sym 45517 picorv32.decoded_imm_uj[13]
.sym 45518 basesoc_counter[0]
.sym 45519 picorv32.reg_next_pc[6]
.sym 45520 sram_bus_we
.sym 45521 picorv32.irq_state[0]
.sym 45531 picorv32.mem_rdata_latched_noshuffle[29]
.sym 45535 picorv32.mem_rdata_latched_noshuffle[31]
.sym 45536 $abc$36366$n3426
.sym 45538 $abc$36366$n2896
.sym 45539 $abc$36366$n2859
.sym 45540 picorv32.mem_rdata_q[25]
.sym 45548 picorv32.mem_rdata_latched_noshuffle[25]
.sym 45553 picorv32.mem_rdata_latched_noshuffle[30]
.sym 45555 picorv32.mem_rdata_q[13]
.sym 45558 picorv32.mem_rdata_latched_noshuffle[13]
.sym 45559 picorv32.mem_rdata_latched_noshuffle[26]
.sym 45563 picorv32.mem_rdata_latched_noshuffle[26]
.sym 45567 picorv32.mem_rdata_latched_noshuffle[29]
.sym 45576 picorv32.mem_rdata_latched_noshuffle[31]
.sym 45582 picorv32.mem_rdata_latched_noshuffle[25]
.sym 45585 $abc$36366$n2859
.sym 45586 picorv32.mem_rdata_q[25]
.sym 45588 $abc$36366$n2896
.sym 45592 picorv32.mem_rdata_latched_noshuffle[30]
.sym 45597 $abc$36366$n2859
.sym 45599 picorv32.mem_rdata_q[13]
.sym 45600 $abc$36366$n3426
.sym 45603 picorv32.mem_rdata_latched_noshuffle[13]
.sym 45607 $abc$36366$n3006_$glb_ce
.sym 45608 sys_clk_$glb_clk
.sym 45610 picorv32.decoded_imm[3]
.sym 45611 $abc$36366$n4306_1
.sym 45612 $abc$36366$n4775_1
.sym 45613 picorv32.decoded_imm[5]
.sym 45614 $abc$36366$n4696_1
.sym 45615 $abc$36366$n4330_1
.sym 45616 $abc$36366$n4303_1
.sym 45617 picorv32.decoded_imm[8]
.sym 45620 picorv32.decoded_imm[26]
.sym 45621 picorv32.decoded_imm[10]
.sym 45622 picorv32.decoded_imm_uj[6]
.sym 45623 $abc$36366$n5184
.sym 45624 $abc$36366$n3854_1
.sym 45625 $abc$36366$n2904
.sym 45626 picorv32.decoded_imm_uj[9]
.sym 45627 $abc$36366$n2973_1
.sym 45628 picorv32.reg_pc[7]
.sym 45630 picorv32.reg_op1[1]
.sym 45631 spiflash_sr[16]
.sym 45632 picorv32.mem_do_wdata
.sym 45633 waittimer0_wait
.sym 45634 picorv32.reg_next_pc[10]
.sym 45635 $abc$36366$n4696_1
.sym 45636 picorv32.decoded_imm_uj[8]
.sym 45637 picorv32.mem_valid
.sym 45639 picorv32.decoded_imm_uj[2]
.sym 45640 picorv32.reg_next_pc[12]
.sym 45641 picorv32.decoded_imm[8]
.sym 45642 $abc$36366$n3860_1
.sym 45643 picorv32.reg_next_pc[8]
.sym 45644 picorv32.mem_rdata_latched_noshuffle[21]
.sym 45645 $abc$36366$n3837
.sym 45653 picorv32.mem_valid
.sym 45655 $abc$36366$n4690_1
.sym 45656 $abc$36366$n2896
.sym 45657 $abc$36366$n2859
.sym 45658 $abc$36366$n3972_1
.sym 45659 $abc$36366$n3688_1
.sym 45660 $abc$36366$n2939
.sym 45661 $abc$36366$n5096
.sym 45663 picorv32.mem_instr
.sym 45664 $abc$36366$n4682
.sym 45665 picorv32.mem_wordsize[0]
.sym 45666 $abc$36366$n3972_1
.sym 45668 $abc$36366$n4748_1
.sym 45669 basesoc_counter[1]
.sym 45670 picorv32.latched_compr
.sym 45671 picorv32.mem_rdata_q[21]
.sym 45673 $abc$36366$n4746
.sym 45674 picorv32.mem_wordsize[2]
.sym 45676 $abc$36366$n4699_1
.sym 45677 picorv32.reg_op1[1]
.sym 45678 basesoc_counter[0]
.sym 45679 $abc$36366$n2973_1
.sym 45681 grant
.sym 45682 picorv32.mem_wordsize[2]
.sym 45685 picorv32.latched_compr
.sym 45691 picorv32.mem_rdata_q[21]
.sym 45692 $abc$36366$n2973_1
.sym 45693 $abc$36366$n2859
.sym 45696 basesoc_counter[0]
.sym 45697 $abc$36366$n5096
.sym 45698 basesoc_counter[1]
.sym 45703 $abc$36366$n2939
.sym 45704 $abc$36366$n3688_1
.sym 45705 $abc$36366$n4699_1
.sym 45709 $abc$36366$n2896
.sym 45710 $abc$36366$n3972_1
.sym 45711 picorv32.reg_op1[1]
.sym 45714 picorv32.mem_wordsize[2]
.sym 45715 $abc$36366$n4682
.sym 45716 $abc$36366$n4748_1
.sym 45717 $abc$36366$n4746
.sym 45721 grant
.sym 45722 picorv32.mem_valid
.sym 45723 picorv32.mem_instr
.sym 45726 picorv32.mem_wordsize[0]
.sym 45727 picorv32.mem_wordsize[2]
.sym 45728 $abc$36366$n3972_1
.sym 45729 $abc$36366$n4690_1
.sym 45731 sys_clk_$glb_clk
.sym 45732 sys_rst_$glb_sr
.sym 45733 $abc$36366$n5169
.sym 45734 $abc$36366$n5166
.sym 45735 $abc$36366$n5187
.sym 45736 $abc$36366$n4362_1
.sym 45737 $abc$36366$n5160
.sym 45738 $abc$36366$n3987_1
.sym 45739 spram_bus_adr[3]
.sym 45740 $abc$36366$n4297_1
.sym 45743 picorv32.alu_out_q[2]
.sym 45744 picorv32.decoded_imm[25]
.sym 45745 picorv32.decoded_imm_uj[18]
.sym 45747 $abc$36366$n5951
.sym 45748 picorv32.decoded_imm[5]
.sym 45749 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 45750 picorv32.mem_rdata_q[28]
.sym 45751 picorv32.reg_next_pc[14]
.sym 45753 picorv32.instr_maskirq
.sym 45754 picorv32.decoded_imm_uj[7]
.sym 45755 $abc$36366$n4762
.sym 45756 $abc$36366$n5387
.sym 45757 $abc$36366$n5945
.sym 45758 $abc$36366$n207
.sym 45759 $abc$36366$n4746
.sym 45760 $abc$36366$n5193
.sym 45761 picorv32.mem_rdata_q[25]
.sym 45762 $abc$36366$n3838_1
.sym 45763 picorv32.reg_op1[1]
.sym 45764 $abc$36366$n3836_1
.sym 45765 picorv32.reg_pc[2]
.sym 45766 picorv32.reg_op1[0]
.sym 45767 $abc$36366$n207
.sym 45768 $abc$36366$n4754_1
.sym 45774 $abc$36366$n3065
.sym 45775 picorv32.instr_jal
.sym 45776 $abc$36366$n5157
.sym 45777 $abc$36366$n3797
.sym 45778 picorv32.instr_jal
.sym 45783 $abc$36366$n3840
.sym 45784 picorv32.decoder_trigger
.sym 45785 $abc$36366$n5367
.sym 45786 $abc$36366$n3838_1
.sym 45787 $abc$36366$n3029_1
.sym 45788 $abc$36366$n5366
.sym 45791 $abc$36366$n3848_1
.sym 45794 $abc$36366$n3847_1
.sym 45795 picorv32.reg_next_pc[2]
.sym 45798 $abc$36366$n3845_1
.sym 45799 $abc$36366$n3836_1
.sym 45801 $abc$36366$n3846_1
.sym 45802 $abc$36366$n5160
.sym 45803 $abc$36366$n3030
.sym 45804 $abc$36366$n3841_1
.sym 45805 $abc$36366$n3837
.sym 45807 $abc$36366$n5367
.sym 45808 picorv32.instr_jal
.sym 45809 $abc$36366$n3029_1
.sym 45810 picorv32.decoder_trigger
.sym 45813 $abc$36366$n5366
.sym 45814 $abc$36366$n3065
.sym 45815 picorv32.decoder_trigger
.sym 45816 picorv32.instr_jal
.sym 45819 $abc$36366$n3836_1
.sym 45820 picorv32.reg_next_pc[2]
.sym 45821 $abc$36366$n3837
.sym 45822 $abc$36366$n3838_1
.sym 45825 picorv32.decoder_trigger
.sym 45826 $abc$36366$n3065
.sym 45827 $abc$36366$n3797
.sym 45831 $abc$36366$n5157
.sym 45832 $abc$36366$n3848_1
.sym 45833 $abc$36366$n3030
.sym 45834 $abc$36366$n5160
.sym 45837 $abc$36366$n3797
.sym 45838 $abc$36366$n5157
.sym 45839 $abc$36366$n3841_1
.sym 45840 $abc$36366$n3840
.sym 45843 picorv32.instr_jal
.sym 45844 picorv32.decoder_trigger
.sym 45845 $abc$36366$n3065
.sym 45846 $abc$36366$n5366
.sym 45849 $abc$36366$n3845_1
.sym 45850 $abc$36366$n3846_1
.sym 45851 $abc$36366$n5160
.sym 45852 $abc$36366$n3847_1
.sym 45853 $abc$36366$n3020_$glb_ce
.sym 45854 sys_clk_$glb_clk
.sym 45855 $abc$36366$n208_$glb_sr
.sym 45856 $abc$36366$n5181
.sym 45857 $abc$36366$n5175
.sym 45858 picorv32.cpuregs_wrdata[5]
.sym 45859 $abc$36366$n4319_1
.sym 45860 picorv32.irq_state[1]
.sym 45861 $abc$36366$n4324_1
.sym 45862 $abc$36366$n4753
.sym 45863 picorv32.irq_state[0]
.sym 45865 picorv32.reg_pc[23]
.sym 45868 $abc$36366$n5973
.sym 45869 spram_bus_adr[3]
.sym 45871 picorv32.reg_out[5]
.sym 45872 picorv32.decoded_imm_uj[27]
.sym 45873 picorv32.decoded_imm_uj[25]
.sym 45874 $abc$36366$n5157
.sym 45875 $abc$36366$n3848_1
.sym 45877 $abc$36366$n5166
.sym 45878 picorv32.decoded_imm_uj[29]
.sym 45879 $abc$36366$n5187
.sym 45880 basesoc_counter[1]
.sym 45881 picorv32.reg_next_pc[8]
.sym 45882 $abc$36366$n4362_1
.sym 45883 $abc$36366$n4324_1
.sym 45884 picorv32.reg_out[3]
.sym 45885 picorv32.mem_rdata_latched_noshuffle[18]
.sym 45886 $abc$36366$n2840_1
.sym 45887 picorv32.reg_op1[5]
.sym 45888 picorv32.decoded_imm_uj[21]
.sym 45889 $abc$36366$n3884_1
.sym 45890 $abc$36366$n4297_1
.sym 45891 picorv32.reg_next_pc[3]
.sym 45900 picorv32.decoded_imm_uj[28]
.sym 45901 picorv32.mem_rdata_q[25]
.sym 45902 picorv32.decoded_imm_uj[6]
.sym 45903 $abc$36366$n3141
.sym 45904 $abc$36366$n2840_1
.sym 45906 picorv32.mem_rdata_q[26]
.sym 45907 $abc$36366$n3085
.sym 45908 $abc$36366$n3091_1
.sym 45909 $abc$36366$n3084
.sym 45911 $abc$36366$n3085
.sym 45912 picorv32.instr_jal
.sym 45915 picorv32.decoded_imm_uj[23]
.sym 45916 picorv32.instr_auipc
.sym 45917 $abc$36366$n3143
.sym 45919 picorv32.instr_lui
.sym 45921 picorv32.decoded_imm_uj[26]
.sym 45925 picorv32.decoded_imm_uj[25]
.sym 45927 $abc$36366$n3083_1
.sym 45928 picorv32.mem_rdata_q[28]
.sym 45930 $abc$36366$n3091_1
.sym 45931 picorv32.decoded_imm_uj[28]
.sym 45932 picorv32.instr_jal
.sym 45933 $abc$36366$n3083_1
.sym 45936 $abc$36366$n3083_1
.sym 45937 picorv32.instr_jal
.sym 45938 picorv32.decoded_imm_uj[26]
.sym 45939 $abc$36366$n3143
.sym 45942 $abc$36366$n3141
.sym 45943 $abc$36366$n3083_1
.sym 45944 picorv32.instr_jal
.sym 45945 picorv32.decoded_imm_uj[25]
.sym 45948 picorv32.instr_auipc
.sym 45949 picorv32.mem_rdata_q[28]
.sym 45950 $abc$36366$n3085
.sym 45951 picorv32.instr_lui
.sym 45954 picorv32.mem_rdata_q[26]
.sym 45955 $abc$36366$n3085
.sym 45956 picorv32.instr_lui
.sym 45957 picorv32.instr_auipc
.sym 45960 $abc$36366$n2840_1
.sym 45961 picorv32.mem_rdata_q[26]
.sym 45962 picorv32.decoded_imm_uj[6]
.sym 45963 picorv32.instr_jal
.sym 45966 picorv32.instr_lui
.sym 45967 picorv32.instr_auipc
.sym 45968 picorv32.mem_rdata_q[25]
.sym 45969 $abc$36366$n3085
.sym 45972 $abc$36366$n3083_1
.sym 45973 picorv32.decoded_imm_uj[23]
.sym 45974 $abc$36366$n3084
.sym 45975 picorv32.instr_jal
.sym 45976 $abc$36366$n3008_$glb_ce
.sym 45977 sys_clk_$glb_clk
.sym 45978 $abc$36366$n205_$glb_sr
.sym 45979 $abc$36366$n3983_1
.sym 45980 $abc$36366$n5193
.sym 45981 $abc$36366$n3843_1
.sym 45982 picorv32.cpuregs_wrdata[10]
.sym 45983 $abc$36366$n3993_1
.sym 45984 picorv32.cpuregs_wrdata[3]
.sym 45985 basesoc_counter[1]
.sym 45986 basesoc_counter[0]
.sym 45987 $abc$36366$n4355
.sym 45989 picorv32.reg_op2[16]
.sym 45990 sram_bus_we
.sym 45991 $abc$36366$n4745_1
.sym 45992 $abc$36366$n4304_1
.sym 45993 picorv32.decoded_imm[6]
.sym 45994 $abc$36366$n3829_1
.sym 45995 picorv32.cpuregs_wrdata[9]
.sym 45996 picorv32.irq_state[0]
.sym 45997 picorv32.latched_stalu
.sym 45998 $abc$36366$n3846_1
.sym 45999 $abc$36366$n3854_1
.sym 46000 $abc$36366$n5175
.sym 46002 picorv32.cpuregs_wrdata[5]
.sym 46003 picorv32.reg_next_pc[14]
.sym 46004 picorv32.decoded_imm[21]
.sym 46005 picorv32.cpuregs_wrdata[8]
.sym 46006 picorv32.cpuregs_wrdata[3]
.sym 46007 picorv32.cpuregs_wrdata[14]
.sym 46008 picorv32.decoded_imm[20]
.sym 46009 picorv32.reg_next_pc[14]
.sym 46010 basesoc_counter[0]
.sym 46011 picorv32.cpuregs_wrdata[15]
.sym 46013 picorv32.irq_state[0]
.sym 46014 picorv32.decoded_imm_uj[13]
.sym 46020 $abc$36366$n5511_1
.sym 46021 picorv32.reg_out[10]
.sym 46023 $abc$36366$n2859
.sym 46024 $abc$36366$n4312_1
.sym 46025 picorv32.latched_is_lh
.sym 46027 picorv32.latched_is_lu
.sym 46028 picorv32.latched_stalu
.sym 46029 $abc$36366$n5945
.sym 46030 $abc$36366$n3829_1
.sym 46031 $abc$36366$n3868_1
.sym 46032 $abc$36366$n2939
.sym 46033 picorv32.alu_out_q[8]
.sym 46034 $abc$36366$n4313_1
.sym 46035 $abc$36366$n4747
.sym 46038 picorv32.mem_rdata_q[18]
.sym 46039 $abc$36366$n4745_1
.sym 46040 picorv32.alu_out_q[10]
.sym 46043 $abc$36366$n2845
.sym 46044 picorv32.mem_rdata_latched_noshuffle[18]
.sym 46046 $abc$36366$n5523
.sym 46051 picorv32.reg_out[8]
.sym 46053 picorv32.mem_rdata_q[18]
.sym 46054 $abc$36366$n2859
.sym 46056 $abc$36366$n2939
.sym 46059 picorv32.latched_is_lu
.sym 46061 picorv32.latched_is_lh
.sym 46066 picorv32.mem_rdata_latched_noshuffle[18]
.sym 46071 picorv32.latched_stalu
.sym 46072 picorv32.reg_out[8]
.sym 46074 picorv32.alu_out_q[8]
.sym 46077 picorv32.alu_out_q[10]
.sym 46078 picorv32.reg_out[10]
.sym 46080 picorv32.latched_stalu
.sym 46085 $abc$36366$n4313_1
.sym 46086 $abc$36366$n4312_1
.sym 46089 $abc$36366$n3868_1
.sym 46090 $abc$36366$n5523
.sym 46091 $abc$36366$n5945
.sym 46092 $abc$36366$n2845
.sym 46095 $abc$36366$n3829_1
.sym 46096 $abc$36366$n5511_1
.sym 46097 $abc$36366$n4745_1
.sym 46098 $abc$36366$n4747
.sym 46100 sys_clk_$glb_clk
.sym 46102 picorv32.cpuregs_wrdata[14]
.sym 46103 picorv32.reg_out[12]
.sym 46104 picorv32.cpuregs_wrdata[15]
.sym 46105 picorv32.cpuregs_wrdata[12]
.sym 46106 $abc$36366$n3884_1
.sym 46107 $abc$36366$n4001_1
.sym 46108 picorv32.cpuregs_wrdata[6]
.sym 46109 $abc$36366$n3860_1
.sym 46110 $abc$36366$n5511_1
.sym 46111 picorv32.reg_out[10]
.sym 46112 picorv32.decoded_imm[17]
.sym 46114 picorv32.latched_stalu
.sym 46115 $abc$36366$n3836_1
.sym 46116 picorv32.cpuregs_wrdata[23]
.sym 46117 picorv32.cpuregs_wrdata[10]
.sym 46118 $abc$36366$n4746
.sym 46120 picorv32.reg_op1[10]
.sym 46121 picorv32.cpuregs_wrdata[20]
.sym 46122 $abc$36366$n3829_1
.sym 46123 $abc$36366$n5193
.sym 46124 $abc$36366$n4620
.sym 46125 $abc$36366$n3838_1
.sym 46126 picorv32.decoded_imm[31]
.sym 46127 $abc$36366$n4696_1
.sym 46128 picorv32.decoded_imm[18]
.sym 46129 picorv32.decoded_imm[8]
.sym 46130 picorv32.decoded_imm[21]
.sym 46131 $abc$36366$n3892_1
.sym 46132 $abc$36366$n3837
.sym 46133 $abc$36366$n3860_1
.sym 46134 picorv32.cpuregs_rs1[6]
.sym 46135 $abc$36366$n4036_1
.sym 46136 picorv32.reg_pc[17]
.sym 46137 $abc$36366$n3870
.sym 46143 picorv32.decoded_imm_uj[20]
.sym 46145 picorv32.decoded_imm_uj[17]
.sym 46148 picorv32.instr_jal
.sym 46149 picorv32.instr_lui
.sym 46150 $abc$36366$n3131_1
.sym 46151 picorv32.instr_auipc
.sym 46152 $abc$36366$n3095
.sym 46153 picorv32.mem_rdata_q[18]
.sym 46154 picorv32.decoded_imm_uj[31]
.sym 46157 picorv32.instr_lui
.sym 46158 picorv32.decoded_imm_uj[18]
.sym 46160 picorv32.decoded_imm_uj[21]
.sym 46161 $abc$36366$n3137_1
.sym 46163 picorv32.mem_rdata_q[31]
.sym 46165 $abc$36366$n3083_1
.sym 46168 picorv32.mem_rdata_q[21]
.sym 46169 $abc$36366$n3129
.sym 46170 $abc$36366$n3085
.sym 46172 $abc$36366$n2840_1
.sym 46173 $abc$36366$n3083_1
.sym 46174 $abc$36366$n3135
.sym 46176 $abc$36366$n3135
.sym 46177 $abc$36366$n3083_1
.sym 46178 picorv32.decoded_imm_uj[20]
.sym 46179 picorv32.instr_jal
.sym 46182 picorv32.instr_auipc
.sym 46183 $abc$36366$n2840_1
.sym 46184 picorv32.instr_lui
.sym 46185 picorv32.mem_rdata_q[31]
.sym 46188 picorv32.mem_rdata_q[21]
.sym 46189 picorv32.instr_lui
.sym 46190 $abc$36366$n3085
.sym 46191 picorv32.instr_auipc
.sym 46194 $abc$36366$n3129
.sym 46195 picorv32.decoded_imm_uj[17]
.sym 46196 picorv32.instr_jal
.sym 46197 $abc$36366$n3083_1
.sym 46200 $abc$36366$n3095
.sym 46202 picorv32.decoded_imm_uj[31]
.sym 46203 picorv32.instr_jal
.sym 46206 picorv32.instr_jal
.sym 46207 $abc$36366$n3083_1
.sym 46208 $abc$36366$n3131_1
.sym 46209 picorv32.decoded_imm_uj[18]
.sym 46212 $abc$36366$n3083_1
.sym 46213 picorv32.decoded_imm_uj[21]
.sym 46214 $abc$36366$n3137_1
.sym 46215 picorv32.instr_jal
.sym 46218 picorv32.mem_rdata_q[18]
.sym 46219 $abc$36366$n3085
.sym 46220 picorv32.instr_auipc
.sym 46221 picorv32.instr_lui
.sym 46222 $abc$36366$n3008_$glb_ce
.sym 46223 sys_clk_$glb_clk
.sym 46224 $abc$36366$n205_$glb_sr
.sym 46225 $abc$36366$n4005_1
.sym 46226 picorv32.cpuregs_wrdata[30]
.sym 46227 $abc$36366$n4114
.sym 46228 $abc$36366$n4094
.sym 46229 $abc$36366$n4331_1
.sym 46230 $abc$36366$n4380_1
.sym 46231 spram_bus_adr[12]
.sym 46232 $abc$36366$n3956_1
.sym 46235 picorv32.reg_op1[2]
.sym 46237 picorv32.reg_op1[3]
.sym 46238 picorv32.decoded_imm[7]
.sym 46239 picorv32.decoded_imm[2]
.sym 46240 picorv32.cpuregs_wrdata[12]
.sym 46241 picorv32.cpuregs_wrdata[4]
.sym 46242 $abc$36366$n4307_1
.sym 46243 picorv32.decoded_imm[26]
.sym 46244 picorv32.cpuregs_wrdata[14]
.sym 46245 picorv32.cpuregs_rs1[9]
.sym 46246 picorv32.reg_next_pc[4]
.sym 46247 picorv32.cpuregs_wrdata[11]
.sym 46248 picorv32.cpuregs_wrdata[15]
.sym 46249 picorv32.reg_op1[7]
.sym 46250 $abc$36366$n3836_1
.sym 46251 $abc$36366$n2845
.sym 46252 picorv32.latched_stalu
.sym 46253 picorv32.reg_op1[0]
.sym 46255 picorv32.reg_op1[1]
.sym 46256 $abc$36366$n207
.sym 46257 picorv32.reg_pc[2]
.sym 46259 $abc$36366$n4053_1
.sym 46260 picorv32.alu_out_q[6]
.sym 46266 $abc$36366$n3145_1
.sym 46267 picorv32.instr_jal
.sym 46268 $abc$36366$n3087
.sym 46269 picorv32.instr_lui
.sym 46270 picorv32.alu_out_q[14]
.sym 46271 $abc$36366$n3083_1
.sym 46273 picorv32.is_lui_auipc_jal
.sym 46274 picorv32.reg_out[14]
.sym 46275 picorv32.mem_rdata_q[30]
.sym 46276 picorv32.decoded_imm_uj[10]
.sym 46277 picorv32.instr_auipc
.sym 46278 picorv32.cpu_state[2]
.sym 46279 $abc$36366$n3083_1
.sym 46280 picorv32.decoded_imm_uj[27]
.sym 46281 picorv32.mem_rdata_q[13]
.sym 46283 picorv32.decoded_imm_uj[22]
.sym 46284 picorv32.decoded_imm_uj[13]
.sym 46289 $abc$36366$n3085
.sym 46291 picorv32.latched_stalu
.sym 46295 $abc$36366$n2840_1
.sym 46297 $abc$36366$n3121
.sym 46299 picorv32.latched_stalu
.sym 46300 picorv32.reg_out[14]
.sym 46301 picorv32.alu_out_q[14]
.sym 46305 picorv32.instr_lui
.sym 46307 picorv32.is_lui_auipc_jal
.sym 46312 picorv32.is_lui_auipc_jal
.sym 46314 picorv32.cpu_state[2]
.sym 46317 picorv32.instr_jal
.sym 46318 picorv32.decoded_imm_uj[13]
.sym 46319 $abc$36366$n3083_1
.sym 46320 $abc$36366$n3121
.sym 46323 $abc$36366$n3083_1
.sym 46324 picorv32.instr_jal
.sym 46325 $abc$36366$n3145_1
.sym 46326 picorv32.decoded_imm_uj[27]
.sym 46329 picorv32.decoded_imm_uj[22]
.sym 46330 $abc$36366$n3083_1
.sym 46331 picorv32.instr_jal
.sym 46332 $abc$36366$n3087
.sym 46335 picorv32.mem_rdata_q[30]
.sym 46336 picorv32.instr_jal
.sym 46337 $abc$36366$n2840_1
.sym 46338 picorv32.decoded_imm_uj[10]
.sym 46341 $abc$36366$n3085
.sym 46342 picorv32.instr_auipc
.sym 46343 picorv32.instr_lui
.sym 46344 picorv32.mem_rdata_q[13]
.sym 46345 $abc$36366$n3008_$glb_ce
.sym 46346 sys_clk_$glb_clk
.sym 46347 $abc$36366$n205_$glb_sr
.sym 46348 picorv32.reg_out[2]
.sym 46349 $abc$36366$n4079_1
.sym 46350 $abc$36366$n5428_1
.sym 46351 $abc$36366$n4057_1
.sym 46352 $abc$36366$n4058_1
.sym 46353 $abc$36366$n4043_1
.sym 46354 $abc$36366$n4056_1
.sym 46355 $abc$36366$n4080_1
.sym 46357 $abc$36366$n3040
.sym 46358 picorv32.reg_op2[8]
.sym 46359 picorv32.reg_op2[20]
.sym 46360 picorv32.decoded_imm[15]
.sym 46361 picorv32.decoded_imm[16]
.sym 46362 picorv32.decoded_imm[22]
.sym 46363 picorv32.cpuregs_rs1[4]
.sym 46364 $abc$36366$n4053_1
.sym 46365 picorv32.instr_auipc
.sym 46366 $abc$36366$n4037_1
.sym 46367 picorv32.decoded_imm[17]
.sym 46368 picorv32.decoded_imm[13]
.sym 46369 picorv32.is_lui_auipc_jal
.sym 46370 picorv32.cpuregs_rs1[17]
.sym 46371 picorv32.cpuregs_wrdata[13]
.sym 46372 $abc$36366$n4114
.sym 46373 $abc$36366$n4037_1
.sym 46374 picorv32.reg_op1[5]
.sym 46375 picorv32.decoded_imm[13]
.sym 46376 picorv32.reg_op1[6]
.sym 46377 picorv32.cpu_state[2]
.sym 46378 $abc$36366$n4700
.sym 46379 picorv32.reg_op1[2]
.sym 46380 picorv32.cpuregs_rs1[1]
.sym 46381 picorv32.reg_op1[0]
.sym 46382 $abc$36366$n4362_1
.sym 46383 picorv32.cpuregs_rs1[3]
.sym 46390 $abc$36366$n4295_1
.sym 46391 $abc$36366$n3002
.sym 46393 picorv32.reg_op1[3]
.sym 46395 $abc$36366$n2995
.sym 46396 picorv32.latched_stalu
.sym 46398 picorv32.reg_op1[2]
.sym 46399 picorv32.latched_compr
.sym 46400 $abc$36366$n3837
.sym 46402 $abc$36366$n4051_1
.sym 46403 $abc$36366$n3981_1
.sym 46405 picorv32.reg_out[2]
.sym 46406 $abc$36366$n4293_1
.sym 46407 $abc$36366$n3870
.sym 46409 $abc$36366$n4294_1
.sym 46410 $abc$36366$n3836_1
.sym 46411 $abc$36366$n2845
.sym 46412 picorv32.irq_state[0]
.sym 46413 $abc$36366$n3007_1
.sym 46414 picorv32.reg_next_pc[2]
.sym 46415 picorv32.reg_op1[1]
.sym 46416 $abc$36366$n207
.sym 46417 picorv32.reg_pc[2]
.sym 46418 picorv32.alu_out_q[2]
.sym 46419 $abc$36366$n4036_1
.sym 46422 picorv32.reg_op1[2]
.sym 46424 $abc$36366$n3870
.sym 46425 $abc$36366$n3981_1
.sym 46428 picorv32.latched_compr
.sym 46429 $abc$36366$n207
.sym 46430 picorv32.reg_pc[2]
.sym 46431 $abc$36366$n4294_1
.sym 46434 picorv32.reg_op1[3]
.sym 46435 $abc$36366$n3007_1
.sym 46436 $abc$36366$n4051_1
.sym 46437 $abc$36366$n4036_1
.sym 46441 picorv32.alu_out_q[2]
.sym 46442 picorv32.latched_stalu
.sym 46443 picorv32.reg_out[2]
.sym 46446 picorv32.reg_next_pc[2]
.sym 46447 $abc$36366$n4295_1
.sym 46449 picorv32.irq_state[0]
.sym 46452 picorv32.reg_op1[1]
.sym 46453 $abc$36366$n2995
.sym 46458 picorv32.reg_out[2]
.sym 46460 picorv32.reg_next_pc[2]
.sym 46461 $abc$36366$n3836_1
.sym 46465 $abc$36366$n2845
.sym 46466 $abc$36366$n4293_1
.sym 46467 $abc$36366$n3837
.sym 46468 $abc$36366$n3002
.sym 46469 sys_clk_$glb_clk
.sym 46471 picorv32.reg_op1[6]
.sym 46472 $abc$36366$n4078_1
.sym 46473 $abc$36366$n4082_1
.sym 46474 $abc$36366$n5429
.sym 46475 $abc$36366$n4041_1
.sym 46476 $abc$36366$n4042_1
.sym 46477 $abc$36366$n4081_1
.sym 46478 $abc$36366$n5436_1
.sym 46479 picorv32.alu_out_q[26]
.sym 46480 $abc$36366$n4295_1
.sym 46482 picorv32.alu_out_q[26]
.sym 46483 $abc$36366$n5444
.sym 46484 picorv32.cpuregs_wrdata[31]
.sym 46485 $abc$36366$n5432
.sym 46487 picorv32.decoded_imm[20]
.sym 46488 $abc$36366$n4080_1
.sym 46489 picorv32.cpuregs_wrdata[18]
.sym 46490 $abc$36366$n7125
.sym 46491 $abc$36366$n2995
.sym 46492 picorv32.latched_stalu
.sym 46493 $abc$36366$n3940_1
.sym 46494 picorv32.cpuregs_rs1[26]
.sym 46495 $abc$36366$n3021
.sym 46496 picorv32.decoded_imm[21]
.sym 46497 picorv32.reg_op1[11]
.sym 46498 picorv32.irq_state[0]
.sym 46499 $abc$36366$n3007_1
.sym 46500 $abc$36366$n3089
.sym 46501 picorv32.decoded_imm[20]
.sym 46502 picorv32.reg_op2[8]
.sym 46504 picorv32.reg_op2[13]
.sym 46505 $abc$36366$n4080_1
.sym 46506 $abc$36366$n3089
.sym 46512 $abc$36366$n4052_1
.sym 46514 $abc$36366$n4050_1
.sym 46515 $abc$36366$n4360_1
.sym 46516 $abc$36366$n4880
.sym 46517 $abc$36366$n4032_1
.sym 46519 $abc$36366$n5426
.sym 46520 $abc$36366$n5141
.sym 46521 picorv32.reg_op1[2]
.sym 46522 picorv32.decoded_imm[0]
.sym 46523 $abc$36366$n4878
.sym 46524 $abc$36366$n3021
.sym 46526 $abc$36366$n4049_1
.sym 46527 $abc$36366$n4045
.sym 46528 $abc$36366$n3024
.sym 46529 picorv32.reg_pc[2]
.sym 46530 picorv32.reg_op1[0]
.sym 46531 $abc$36366$n4053_1
.sym 46533 $abc$36366$n4037_1
.sym 46534 $abc$36366$n4038_1
.sym 46535 picorv32.cpuregs_rs1[2]
.sym 46538 picorv32.reg_op1[0]
.sym 46539 $abc$36366$n3089
.sym 46541 $abc$36366$n5423
.sym 46542 $abc$36366$n4362_1
.sym 46543 picorv32.cpu_state[2]
.sym 46545 picorv32.cpu_state[2]
.sym 46546 $abc$36366$n4053_1
.sym 46548 picorv32.reg_pc[2]
.sym 46551 $abc$36366$n3021
.sym 46552 picorv32.reg_op1[2]
.sym 46553 $abc$36366$n5426
.sym 46554 $abc$36366$n4045
.sym 46557 $abc$36366$n4878
.sym 46558 $abc$36366$n5141
.sym 46559 $abc$36366$n3024
.sym 46560 $abc$36366$n4032_1
.sym 46565 picorv32.decoded_imm[0]
.sym 46566 picorv32.reg_op1[0]
.sym 46570 $abc$36366$n4360_1
.sym 46572 $abc$36366$n4362_1
.sym 46575 picorv32.reg_op1[0]
.sym 46576 $abc$36366$n4038_1
.sym 46577 $abc$36366$n3021
.sym 46578 $abc$36366$n5423
.sym 46581 $abc$36366$n4050_1
.sym 46582 picorv32.cpuregs_rs1[2]
.sym 46583 $abc$36366$n4052_1
.sym 46584 $abc$36366$n4037_1
.sym 46587 $abc$36366$n5141
.sym 46588 $abc$36366$n3024
.sym 46589 $abc$36366$n4049_1
.sym 46590 $abc$36366$n4880
.sym 46591 $abc$36366$n3089
.sym 46592 sys_clk_$glb_clk
.sym 46594 $abc$36366$n4113
.sym 46595 $abc$36366$n5472_1
.sym 46596 $abc$36366$n5450
.sym 46597 picorv32.reg_op1[8]
.sym 46598 $abc$36366$n4093_1
.sym 46599 $abc$36366$n5446_1
.sym 46600 $abc$36366$n4215_1
.sym 46601 picorv32.reg_op1[11]
.sym 46602 $abc$36366$n4037_1
.sym 46603 picorv32.decoded_imm[6]
.sym 46604 picorv32.reg_op2[31]
.sym 46606 picorv32.decoded_imm[29]
.sym 46607 picorv32.reg_op2[12]
.sym 46608 picorv32.decoded_imm[0]
.sym 46609 picorv32.decoded_imm[31]
.sym 46610 $abc$36366$n4883
.sym 46611 picorv32.reg_op2[1]
.sym 46612 $abc$36366$n3021
.sym 46613 picorv32.reg_op1[6]
.sym 46614 picorv32.decoded_imm[27]
.sym 46615 picorv32.reg_op2[0]
.sym 46616 picorv32.reg_op2[9]
.sym 46617 picorv32.reg_op1[10]
.sym 46618 picorv32.reg_op2[25]
.sym 46619 picorv32.reg_op1[0]
.sym 46620 picorv32.decoded_imm[18]
.sym 46621 picorv32.decoded_imm[8]
.sym 46622 $abc$36366$n4036_1
.sym 46623 picorv32.cpuregs_wrdata[24]
.sym 46624 picorv32.reg_op1[20]
.sym 46625 $abc$36366$n3083
.sym 46626 picorv32.decoded_imm[31]
.sym 46628 picorv32.reg_pc[17]
.sym 46629 $abc$36366$n5141
.sym 46635 picorv32.reg_op1[26]
.sym 46636 $abc$36366$n3752
.sym 46637 picorv32.decoded_imm[8]
.sym 46638 picorv32.reg_op1[7]
.sym 46639 picorv32.is_lui_auipc_jal
.sym 46640 $abc$36366$n4036_1
.sym 46641 $abc$36366$n4220
.sym 46642 $abc$36366$n4096_1
.sym 46643 $abc$36366$n4037_1
.sym 46645 picorv32.decoded_imm[13]
.sym 46646 $abc$36366$n3083
.sym 46647 picorv32.cpuregs_rs1[27]
.sym 46650 $abc$36366$n3007_1
.sym 46651 picorv32.reg_op1[9]
.sym 46652 $abc$36366$n2995
.sym 46654 $abc$36366$n3018
.sym 46655 $abc$36366$n208
.sym 46656 picorv32.is_lui_auipc_jal
.sym 46658 picorv32.decoded_imm[10]
.sym 46659 $abc$36366$n3748
.sym 46660 $abc$36366$n2995
.sym 46661 picorv32.reg_op1[28]
.sym 46662 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46664 $abc$36366$n3758
.sym 46669 $abc$36366$n3018
.sym 46670 $abc$36366$n208
.sym 46674 picorv32.is_lui_auipc_jal
.sym 46675 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46676 $abc$36366$n3748
.sym 46677 picorv32.decoded_imm[8]
.sym 46680 $abc$36366$n3758
.sym 46681 picorv32.is_lui_auipc_jal
.sym 46682 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46683 picorv32.decoded_imm[13]
.sym 46686 $abc$36366$n4096_1
.sym 46687 $abc$36366$n3007_1
.sym 46688 $abc$36366$n4036_1
.sym 46689 picorv32.reg_op1[9]
.sym 46692 picorv32.is_lui_auipc_jal
.sym 46693 $abc$36366$n3752
.sym 46694 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46695 picorv32.decoded_imm[10]
.sym 46698 picorv32.cpuregs_rs1[27]
.sym 46699 $abc$36366$n4220
.sym 46700 $abc$36366$n4037_1
.sym 46701 $abc$36366$n3007_1
.sym 46704 $abc$36366$n2995
.sym 46705 picorv32.reg_op1[28]
.sym 46706 picorv32.reg_op1[26]
.sym 46707 $abc$36366$n4036_1
.sym 46710 picorv32.reg_op1[7]
.sym 46712 $abc$36366$n2995
.sym 46714 $abc$36366$n3083
.sym 46715 sys_clk_$glb_clk
.sym 46717 picorv32.reg_op1[9]
.sym 46718 picorv32.reg_op1[20]
.sym 46719 $abc$36366$n4221_1
.sym 46720 $abc$36366$n5451_1
.sym 46721 $abc$36366$n4156
.sym 46722 $abc$36366$n5473_1
.sym 46723 $abc$36366$n5486
.sym 46724 $abc$36366$n3166
.sym 46728 picorv32.reg_op2[26]
.sym 46729 $abc$36366$n3089
.sym 46730 picorv32.reg_op1[13]
.sym 46731 picorv32.cpuregs_rs1[25]
.sym 46732 picorv32.reg_op1[8]
.sym 46733 picorv32.reg_op2[8]
.sym 46734 picorv32.reg_op1[7]
.sym 46735 picorv32.reg_pc[26]
.sym 46736 picorv32.cpu_state[4]
.sym 46737 picorv32.cpuregs_rs1[20]
.sym 46738 picorv32.cpuregs_rs1[31]
.sym 46739 picorv32.reg_op2[10]
.sym 46740 $abc$36366$n4037_1
.sym 46741 picorv32.reg_op1[0]
.sym 46743 picorv32.reg_op1[12]
.sym 46744 picorv32.alu_out_q[6]
.sym 46745 picorv32.reg_op1[7]
.sym 46746 picorv32.reg_op2[10]
.sym 46747 picorv32.reg_op2[22]
.sym 46748 $abc$36366$n3166
.sym 46749 $abc$36366$n4215_1
.sym 46750 picorv32.reg_op1[9]
.sym 46751 picorv32.reg_op2[17]
.sym 46752 $abc$36366$n3024
.sym 46759 picorv32.is_lui_auipc_jal
.sym 46760 picorv32.decoded_imm[16]
.sym 46761 $abc$36366$n3772_1
.sym 46764 $abc$36366$n3764_1
.sym 46766 picorv32.decoded_imm[21]
.sym 46767 picorv32.is_lui_auipc_jal
.sym 46772 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46773 picorv32.decoded_imm[20]
.sym 46774 $abc$36366$n3778_1
.sym 46776 $abc$36366$n3774
.sym 46777 $abc$36366$n3776_1
.sym 46780 picorv32.decoded_imm[18]
.sym 46781 $abc$36366$n3766
.sym 46783 picorv32.decoded_imm[23]
.sym 46784 $abc$36366$n3768
.sym 46785 $abc$36366$n3083
.sym 46787 picorv32.decoded_imm[17]
.sym 46789 picorv32.decoded_imm[22]
.sym 46791 picorv32.decoded_imm[20]
.sym 46792 $abc$36366$n3772_1
.sym 46793 picorv32.is_lui_auipc_jal
.sym 46794 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46797 $abc$36366$n3766
.sym 46798 picorv32.decoded_imm[17]
.sym 46799 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46800 picorv32.is_lui_auipc_jal
.sym 46803 picorv32.is_lui_auipc_jal
.sym 46804 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46805 $abc$36366$n3774
.sym 46806 picorv32.decoded_imm[21]
.sym 46809 picorv32.is_lui_auipc_jal
.sym 46810 $abc$36366$n3778_1
.sym 46811 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46812 picorv32.decoded_imm[23]
.sym 46815 picorv32.decoded_imm[18]
.sym 46816 $abc$36366$n3768
.sym 46817 picorv32.is_lui_auipc_jal
.sym 46818 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46821 picorv32.is_lui_auipc_jal
.sym 46822 $abc$36366$n3764_1
.sym 46823 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46824 picorv32.decoded_imm[16]
.sym 46833 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46834 picorv32.decoded_imm[22]
.sym 46835 $abc$36366$n3776_1
.sym 46836 picorv32.is_lui_auipc_jal
.sym 46837 $abc$36366$n3083
.sym 46838 sys_clk_$glb_clk
.sym 46840 $abc$36366$n4214
.sym 46841 picorv32.reg_op1[18]
.sym 46842 $abc$36366$n5476_1
.sym 46843 $abc$36366$n4213_1
.sym 46844 $abc$36366$n4212_1
.sym 46845 $abc$36366$n5449_1
.sym 46846 $abc$36366$n5465
.sym 46847 picorv32.reg_op1[12]
.sym 46848 picorv32.reg_op1[22]
.sym 46849 picorv32.decoded_imm[23]
.sym 46851 $abc$36366$n6471
.sym 46852 picorv32.reg_pc[27]
.sym 46853 $abc$36366$n4045
.sym 46854 picorv32.reg_op2[16]
.sym 46855 picorv32.reg_op2[11]
.sym 46856 picorv32.decoded_imm[17]
.sym 46857 picorv32.cpuregs_rs1[17]
.sym 46858 picorv32.cpuregs_wrdata[22]
.sym 46859 picorv32.reg_op1[9]
.sym 46860 picorv32.reg_op2[23]
.sym 46861 picorv32.reg_op1[20]
.sym 46862 picorv32.reg_op2[18]
.sym 46863 picorv32.reg_op1[4]
.sym 46864 $abc$36366$n3179
.sym 46865 picorv32.reg_op2[21]
.sym 46866 picorv32.reg_op1[5]
.sym 46867 picorv32.reg_op2[23]
.sym 46868 picorv32.reg_op1[6]
.sym 46869 picorv32.reg_op2[18]
.sym 46870 $abc$36366$n4419_1
.sym 46871 picorv32.reg_op2[16]
.sym 46872 picorv32.reg_op1[2]
.sym 46874 $abc$36366$n3166
.sym 46875 picorv32.reg_op1[18]
.sym 46882 $abc$36366$n2995
.sym 46884 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46886 picorv32.decoded_imm[27]
.sym 46888 picorv32.decoded_imm[24]
.sym 46889 $abc$36366$n3786
.sym 46892 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46894 picorv32.reg_op1[22]
.sym 46895 $abc$36366$n3784
.sym 46896 picorv32.reg_op1[19]
.sym 46898 picorv32.decoded_imm[31]
.sym 46899 picorv32.decoded_imm[26]
.sym 46901 picorv32.is_lui_auipc_jal
.sym 46905 $abc$36366$n3780
.sym 46906 $abc$36366$n3782_1
.sym 46907 $abc$36366$n3794
.sym 46908 $abc$36366$n3083
.sym 46909 picorv32.decoded_imm[25]
.sym 46911 picorv32.instr_srli
.sym 46912 picorv32.instr_srl
.sym 46914 picorv32.is_lui_auipc_jal
.sym 46915 picorv32.decoded_imm[25]
.sym 46916 $abc$36366$n3782_1
.sym 46917 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46920 picorv32.decoded_imm[31]
.sym 46921 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46922 $abc$36366$n3794
.sym 46923 picorv32.is_lui_auipc_jal
.sym 46926 picorv32.is_lui_auipc_jal
.sym 46927 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46928 picorv32.decoded_imm[26]
.sym 46929 $abc$36366$n3784
.sym 46932 picorv32.decoded_imm[24]
.sym 46933 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46934 $abc$36366$n3780
.sym 46935 picorv32.is_lui_auipc_jal
.sym 46944 picorv32.instr_srli
.sym 46945 picorv32.reg_op1[22]
.sym 46946 $abc$36366$n2995
.sym 46947 picorv32.instr_srl
.sym 46950 picorv32.instr_srl
.sym 46951 $abc$36366$n2995
.sym 46952 picorv32.reg_op1[19]
.sym 46953 picorv32.instr_srli
.sym 46956 $abc$36366$n3786
.sym 46957 picorv32.is_lui_auipc_jal
.sym 46958 picorv32.decoded_imm[27]
.sym 46959 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 46960 $abc$36366$n3083
.sym 46961 sys_clk_$glb_clk
.sym 46963 $abc$36366$n4605_1
.sym 46964 $abc$36366$n4616_1
.sym 46965 $abc$36366$n4615_1
.sym 46966 picorv32.alu_out_q[16]
.sym 46967 $abc$36366$n4606
.sym 46968 $abc$36366$n3164
.sym 46969 $abc$36366$n3179
.sym 46970 $abc$36366$n4603_1
.sym 46971 sram_bus_we
.sym 46972 picorv32.reg_op1[21]
.sym 46974 sram_bus_we
.sym 46975 $abc$36366$n4906
.sym 46976 $abc$36366$n5467_1
.sym 46977 picorv32.reg_op1[14]
.sym 46978 picorv32.reg_op1[21]
.sym 46979 picorv32.reg_op2[31]
.sym 46980 picorv32.reg_op1[27]
.sym 46981 picorv32.reg_op2[26]
.sym 46982 picorv32.reg_op1[22]
.sym 46983 picorv32.reg_op2[15]
.sym 46984 picorv32.reg_op1[18]
.sym 46985 picorv32.reg_op1[25]
.sym 46986 $abc$36366$n2995
.sym 46987 picorv32.reg_op2[14]
.sym 46988 picorv32.reg_op2[26]
.sym 46989 picorv32.reg_op1[11]
.sym 46990 picorv32.reg_op2[24]
.sym 46991 picorv32.reg_op1[13]
.sym 46992 $abc$36366$n3007_1
.sym 46993 $abc$36366$n3089
.sym 46994 picorv32.reg_op2[14]
.sym 46995 picorv32.reg_op2[2]
.sym 46996 $abc$36366$n4420_1
.sym 46997 picorv32.reg_op1[12]
.sym 46998 picorv32.reg_op2[27]
.sym 47006 picorv32.reg_op2[2]
.sym 47007 picorv32.reg_op2[0]
.sym 47008 $abc$36366$n4419_1
.sym 47009 picorv32.reg_op1[6]
.sym 47011 $abc$36366$n4477
.sym 47012 $abc$36366$n4421
.sym 47013 picorv32.reg_op1[0]
.sym 47015 $abc$36366$n4462_1
.sym 47016 $abc$36366$n3186
.sym 47017 picorv32.reg_op1[7]
.sym 47018 $abc$36366$n3187
.sym 47019 $abc$36366$n4420_1
.sym 47023 picorv32.reg_op1[4]
.sym 47026 picorv32.reg_op1[5]
.sym 47029 picorv32.reg_op2[5]
.sym 47030 picorv32.reg_op1[2]
.sym 47031 $abc$36366$n3165
.sym 47032 picorv32.reg_op1[2]
.sym 47033 $abc$36366$n4478_1
.sym 47034 $abc$36366$n4479
.sym 47037 picorv32.reg_op1[7]
.sym 47038 picorv32.reg_op2[0]
.sym 47040 picorv32.reg_op1[6]
.sym 47043 $abc$36366$n4477
.sym 47044 $abc$36366$n4462_1
.sym 47045 $abc$36366$n4479
.sym 47046 $abc$36366$n4478_1
.sym 47049 picorv32.reg_op1[5]
.sym 47050 picorv32.reg_op1[4]
.sym 47052 picorv32.reg_op2[0]
.sym 47057 picorv32.reg_op1[2]
.sym 47058 picorv32.reg_op2[2]
.sym 47061 picorv32.reg_op1[0]
.sym 47062 picorv32.reg_op2[0]
.sym 47067 picorv32.reg_op1[2]
.sym 47068 $abc$36366$n4419_1
.sym 47069 $abc$36366$n4421
.sym 47070 picorv32.reg_op2[2]
.sym 47073 picorv32.reg_op2[5]
.sym 47074 $abc$36366$n3187
.sym 47075 picorv32.reg_op1[5]
.sym 47076 $abc$36366$n3186
.sym 47080 $abc$36366$n3165
.sym 47082 $abc$36366$n4420_1
.sym 47084 sys_clk_$glb_clk
.sym 47086 $abc$36366$n4499
.sym 47087 $abc$36366$n4498_1
.sym 47088 picorv32.alu_out_q[3]
.sym 47089 $abc$36366$n4415
.sym 47090 picorv32.alu_out_q[18]
.sym 47091 $abc$36366$n4614_1
.sym 47092 $abc$36366$n4479
.sym 47093 $abc$36366$n5499_1
.sym 47098 picorv32.reg_op1[31]
.sym 47099 sram_bus_dat_w[0]
.sym 47100 picorv32.reg_op2[9]
.sym 47101 picorv32.reg_op1[19]
.sym 47102 $abc$36366$n4456_1
.sym 47104 sys_rst
.sym 47105 sram_bus_dat_w[1]
.sym 47106 picorv32.reg_op2[13]
.sym 47107 picorv32.reg_op2[13]
.sym 47108 picorv32.instr_sub
.sym 47109 picorv32.reg_op2[1]
.sym 47110 picorv32.reg_op2[25]
.sym 47111 picorv32.reg_op1[0]
.sym 47112 picorv32.reg_op1[20]
.sym 47115 picorv32.reg_op1[19]
.sym 47117 picorv32.reg_op1[10]
.sym 47119 picorv32.reg_op1[17]
.sym 47120 picorv32.reg_op1[1]
.sym 47121 picorv32.reg_op1[20]
.sym 47128 picorv32.reg_op2[5]
.sym 47130 picorv32.reg_op2[2]
.sym 47131 picorv32.reg_op1[3]
.sym 47134 picorv32.reg_op2[7]
.sym 47135 picorv32.reg_op1[0]
.sym 47136 picorv32.reg_op2[4]
.sym 47137 picorv32.reg_op2[3]
.sym 47138 picorv32.reg_op1[5]
.sym 47139 picorv32.reg_op2[6]
.sym 47140 picorv32.reg_op1[6]
.sym 47141 picorv32.reg_op1[4]
.sym 47143 picorv32.reg_op2[0]
.sym 47146 picorv32.reg_op1[1]
.sym 47147 picorv32.reg_op1[7]
.sym 47149 picorv32.reg_op2[1]
.sym 47152 picorv32.reg_op1[2]
.sym 47159 $auto$alumacc.cc:474:replace_alu$6482.C[1]
.sym 47161 picorv32.reg_op1[0]
.sym 47162 picorv32.reg_op2[0]
.sym 47165 $auto$alumacc.cc:474:replace_alu$6482.C[2]
.sym 47167 picorv32.reg_op2[1]
.sym 47168 picorv32.reg_op1[1]
.sym 47169 $auto$alumacc.cc:474:replace_alu$6482.C[1]
.sym 47171 $auto$alumacc.cc:474:replace_alu$6482.C[3]
.sym 47173 picorv32.reg_op2[2]
.sym 47174 picorv32.reg_op1[2]
.sym 47175 $auto$alumacc.cc:474:replace_alu$6482.C[2]
.sym 47177 $auto$alumacc.cc:474:replace_alu$6482.C[4]
.sym 47179 picorv32.reg_op1[3]
.sym 47180 picorv32.reg_op2[3]
.sym 47181 $auto$alumacc.cc:474:replace_alu$6482.C[3]
.sym 47183 $auto$alumacc.cc:474:replace_alu$6482.C[5]
.sym 47185 picorv32.reg_op1[4]
.sym 47186 picorv32.reg_op2[4]
.sym 47187 $auto$alumacc.cc:474:replace_alu$6482.C[4]
.sym 47189 $auto$alumacc.cc:474:replace_alu$6482.C[6]
.sym 47191 picorv32.reg_op1[5]
.sym 47192 picorv32.reg_op2[5]
.sym 47193 $auto$alumacc.cc:474:replace_alu$6482.C[5]
.sym 47195 $auto$alumacc.cc:474:replace_alu$6482.C[7]
.sym 47197 picorv32.reg_op2[6]
.sym 47198 picorv32.reg_op1[6]
.sym 47199 $auto$alumacc.cc:474:replace_alu$6482.C[6]
.sym 47201 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 47203 picorv32.reg_op1[7]
.sym 47204 picorv32.reg_op2[7]
.sym 47205 $auto$alumacc.cc:474:replace_alu$6482.C[7]
.sym 47209 $abc$36366$n4580
.sym 47210 picorv32.alu_out_q[12]
.sym 47211 $abc$36366$n4625
.sym 47212 $abc$36366$n6699
.sym 47213 $abc$36366$n4601_1
.sym 47214 picorv32.alu_out_q[20]
.sym 47215 $abc$36366$n6708
.sym 47216 $abc$36366$n4626_1
.sym 47217 $abc$36366$n5409
.sym 47221 $abc$36366$n5436
.sym 47222 picorv32.reg_op2[4]
.sym 47223 $abc$36366$n5412
.sym 47224 picorv32.reg_op2[22]
.sym 47225 picorv32.reg_op2[25]
.sym 47227 $abc$36366$n5403
.sym 47228 picorv32.reg_op1[3]
.sym 47229 $abc$36366$n4421
.sym 47230 picorv32.reg_op2[4]
.sym 47231 picorv32.reg_op2[3]
.sym 47233 picorv32.reg_op1[7]
.sym 47234 picorv32.instr_sub
.sym 47236 sys_rst
.sym 47237 picorv32.reg_op1[15]
.sym 47238 sram_bus_dat_w[3]
.sym 47239 picorv32.reg_op2[17]
.sym 47241 sys_rst
.sym 47242 picorv32.reg_op1[9]
.sym 47243 $abc$36366$n4617
.sym 47244 $abc$36366$n4417_1
.sym 47245 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 47251 picorv32.reg_op2[11]
.sym 47255 picorv32.reg_op1[15]
.sym 47257 picorv32.reg_op1[14]
.sym 47259 picorv32.reg_op2[14]
.sym 47261 picorv32.reg_op1[11]
.sym 47263 picorv32.reg_op1[13]
.sym 47264 picorv32.reg_op2[10]
.sym 47265 picorv32.reg_op2[15]
.sym 47266 picorv32.reg_op1[9]
.sym 47267 picorv32.reg_op2[13]
.sym 47268 picorv32.reg_op2[12]
.sym 47269 picorv32.reg_op1[12]
.sym 47274 picorv32.reg_op1[8]
.sym 47275 picorv32.reg_op2[8]
.sym 47276 picorv32.reg_op2[9]
.sym 47277 picorv32.reg_op1[10]
.sym 47282 $auto$alumacc.cc:474:replace_alu$6482.C[9]
.sym 47284 picorv32.reg_op1[8]
.sym 47285 picorv32.reg_op2[8]
.sym 47286 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 47288 $auto$alumacc.cc:474:replace_alu$6482.C[10]
.sym 47290 picorv32.reg_op1[9]
.sym 47291 picorv32.reg_op2[9]
.sym 47292 $auto$alumacc.cc:474:replace_alu$6482.C[9]
.sym 47294 $auto$alumacc.cc:474:replace_alu$6482.C[11]
.sym 47296 picorv32.reg_op2[10]
.sym 47297 picorv32.reg_op1[10]
.sym 47298 $auto$alumacc.cc:474:replace_alu$6482.C[10]
.sym 47300 $auto$alumacc.cc:474:replace_alu$6482.C[12]
.sym 47302 picorv32.reg_op1[11]
.sym 47303 picorv32.reg_op2[11]
.sym 47304 $auto$alumacc.cc:474:replace_alu$6482.C[11]
.sym 47306 $auto$alumacc.cc:474:replace_alu$6482.C[13]
.sym 47308 picorv32.reg_op1[12]
.sym 47309 picorv32.reg_op2[12]
.sym 47310 $auto$alumacc.cc:474:replace_alu$6482.C[12]
.sym 47312 $auto$alumacc.cc:474:replace_alu$6482.C[14]
.sym 47314 picorv32.reg_op1[13]
.sym 47315 picorv32.reg_op2[13]
.sym 47316 $auto$alumacc.cc:474:replace_alu$6482.C[13]
.sym 47318 $auto$alumacc.cc:474:replace_alu$6482.C[15]
.sym 47320 picorv32.reg_op1[14]
.sym 47321 picorv32.reg_op2[14]
.sym 47322 $auto$alumacc.cc:474:replace_alu$6482.C[14]
.sym 47324 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 47326 picorv32.reg_op2[15]
.sym 47327 picorv32.reg_op1[15]
.sym 47328 $auto$alumacc.cc:474:replace_alu$6482.C[15]
.sym 47332 $abc$36366$n4593_1
.sym 47333 $abc$36366$n4627
.sym 47334 $abc$36366$n4612_1
.sym 47335 $abc$36366$n4617
.sym 47336 $abc$36366$n6710
.sym 47337 $abc$36366$n4390_1
.sym 47338 $abc$36366$n6714
.sym 47339 $abc$36366$n4592_1
.sym 47344 picorv32.reg_op2[28]
.sym 47345 picorv32.reg_op2[3]
.sym 47347 picorv32.reg_op1[23]
.sym 47348 picorv32.reg_op1[27]
.sym 47349 picorv32.reg_op2[29]
.sym 47351 picorv32.reg_op2[11]
.sym 47352 picorv32.is_slti_blt_slt
.sym 47353 picorv32.reg_op1[29]
.sym 47354 picorv32.reg_op1[30]
.sym 47355 $abc$36366$n4643
.sym 47356 picorv32.reg_op1[18]
.sym 47357 picorv32.reg_op2[21]
.sym 47359 picorv32.reg_op2[23]
.sym 47361 $abc$36366$n4419_1
.sym 47362 picorv32.reg_op2[18]
.sym 47363 picorv32.reg_op2[16]
.sym 47364 picorv32.reg_op1[16]
.sym 47365 $abc$36366$n5475
.sym 47366 picorv32.instr_sub
.sym 47367 picorv32.reg_op1[28]
.sym 47368 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 47373 picorv32.reg_op2[21]
.sym 47374 picorv32.reg_op1[22]
.sym 47375 picorv32.reg_op2[23]
.sym 47376 picorv32.reg_op1[21]
.sym 47379 picorv32.reg_op2[19]
.sym 47380 picorv32.reg_op2[18]
.sym 47382 picorv32.reg_op1[18]
.sym 47385 picorv32.reg_op1[19]
.sym 47389 picorv32.reg_op1[17]
.sym 47390 picorv32.reg_op1[16]
.sym 47391 picorv32.reg_op1[20]
.sym 47396 picorv32.reg_op2[20]
.sym 47398 picorv32.reg_op2[16]
.sym 47399 picorv32.reg_op2[17]
.sym 47400 picorv32.reg_op2[22]
.sym 47403 picorv32.reg_op1[23]
.sym 47405 $auto$alumacc.cc:474:replace_alu$6482.C[17]
.sym 47407 picorv32.reg_op1[16]
.sym 47408 picorv32.reg_op2[16]
.sym 47409 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 47411 $auto$alumacc.cc:474:replace_alu$6482.C[18]
.sym 47413 picorv32.reg_op1[17]
.sym 47414 picorv32.reg_op2[17]
.sym 47415 $auto$alumacc.cc:474:replace_alu$6482.C[17]
.sym 47417 $auto$alumacc.cc:474:replace_alu$6482.C[19]
.sym 47419 picorv32.reg_op2[18]
.sym 47420 picorv32.reg_op1[18]
.sym 47421 $auto$alumacc.cc:474:replace_alu$6482.C[18]
.sym 47423 $auto$alumacc.cc:474:replace_alu$6482.C[20]
.sym 47425 picorv32.reg_op2[19]
.sym 47426 picorv32.reg_op1[19]
.sym 47427 $auto$alumacc.cc:474:replace_alu$6482.C[19]
.sym 47429 $auto$alumacc.cc:474:replace_alu$6482.C[21]
.sym 47431 picorv32.reg_op2[20]
.sym 47432 picorv32.reg_op1[20]
.sym 47433 $auto$alumacc.cc:474:replace_alu$6482.C[20]
.sym 47435 $auto$alumacc.cc:474:replace_alu$6482.C[22]
.sym 47437 picorv32.reg_op2[21]
.sym 47438 picorv32.reg_op1[21]
.sym 47439 $auto$alumacc.cc:474:replace_alu$6482.C[21]
.sym 47441 $auto$alumacc.cc:474:replace_alu$6482.C[23]
.sym 47443 picorv32.reg_op1[22]
.sym 47444 picorv32.reg_op2[22]
.sym 47445 $auto$alumacc.cc:474:replace_alu$6482.C[22]
.sym 47447 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 47449 picorv32.reg_op2[23]
.sym 47450 picorv32.reg_op1[23]
.sym 47451 $auto$alumacc.cc:474:replace_alu$6482.C[23]
.sym 47455 basesoc_uart_tx_pending
.sym 47456 $abc$36366$n4607_1
.sym 47457 $abc$36366$n6718
.sym 47458 $abc$36366$n6720
.sym 47459 $abc$36366$n4669_1
.sym 47460 $abc$36366$n6722
.sym 47461 $abc$36366$n6724
.sym 47462 $abc$36366$n4394_1
.sym 47463 sram_bus_we
.sym 47467 picorv32.reg_op2[10]
.sym 47468 picorv32.reg_op1[22]
.sym 47469 $abc$36366$n5460
.sym 47470 picorv32.reg_op1[14]
.sym 47472 $abc$36366$n3185
.sym 47473 picorv32.reg_op2[11]
.sym 47475 $abc$36366$n5454
.sym 47476 picorv32.instr_beq
.sym 47477 $abc$36366$n5422
.sym 47478 sram_bus_we
.sym 47479 picorv32.reg_op1[24]
.sym 47480 $abc$36366$n3214
.sym 47481 picorv32.reg_op2[26]
.sym 47482 picorv32.reg_op2[24]
.sym 47483 picorv32.reg_op2[24]
.sym 47485 $abc$36366$n4420_1
.sym 47486 picorv32.reg_op1[26]
.sym 47487 $abc$36366$n4420_1
.sym 47490 picorv32.reg_op2[12]
.sym 47491 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 47497 picorv32.reg_op1[24]
.sym 47498 picorv32.reg_op2[24]
.sym 47501 picorv32.reg_op2[25]
.sym 47502 picorv32.reg_op1[26]
.sym 47508 picorv32.reg_op2[30]
.sym 47509 picorv32.reg_op1[31]
.sym 47512 picorv32.reg_op1[30]
.sym 47513 picorv32.reg_op2[31]
.sym 47514 picorv32.reg_op1[27]
.sym 47515 picorv32.reg_op2[26]
.sym 47519 picorv32.reg_op2[27]
.sym 47521 picorv32.reg_op1[29]
.sym 47522 picorv32.reg_op2[29]
.sym 47523 picorv32.reg_op1[25]
.sym 47526 picorv32.reg_op2[28]
.sym 47527 picorv32.reg_op1[28]
.sym 47528 $auto$alumacc.cc:474:replace_alu$6482.C[25]
.sym 47530 picorv32.reg_op1[24]
.sym 47531 picorv32.reg_op2[24]
.sym 47532 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 47534 $auto$alumacc.cc:474:replace_alu$6482.C[26]
.sym 47536 picorv32.reg_op1[25]
.sym 47537 picorv32.reg_op2[25]
.sym 47538 $auto$alumacc.cc:474:replace_alu$6482.C[25]
.sym 47540 $auto$alumacc.cc:474:replace_alu$6482.C[27]
.sym 47542 picorv32.reg_op2[26]
.sym 47543 picorv32.reg_op1[26]
.sym 47544 $auto$alumacc.cc:474:replace_alu$6482.C[26]
.sym 47546 $auto$alumacc.cc:474:replace_alu$6482.C[28]
.sym 47548 picorv32.reg_op1[27]
.sym 47549 picorv32.reg_op2[27]
.sym 47550 $auto$alumacc.cc:474:replace_alu$6482.C[27]
.sym 47552 $auto$alumacc.cc:474:replace_alu$6482.C[29]
.sym 47554 picorv32.reg_op2[28]
.sym 47555 picorv32.reg_op1[28]
.sym 47556 $auto$alumacc.cc:474:replace_alu$6482.C[28]
.sym 47558 $auto$alumacc.cc:474:replace_alu$6482.C[30]
.sym 47560 picorv32.reg_op1[29]
.sym 47561 picorv32.reg_op2[29]
.sym 47562 $auto$alumacc.cc:474:replace_alu$6482.C[29]
.sym 47564 $auto$alumacc.cc:474:replace_alu$6482.C[31]
.sym 47566 picorv32.reg_op2[30]
.sym 47567 picorv32.reg_op1[30]
.sym 47568 $auto$alumacc.cc:474:replace_alu$6482.C[30]
.sym 47571 picorv32.reg_op2[31]
.sym 47572 picorv32.reg_op1[31]
.sym 47574 $auto$alumacc.cc:474:replace_alu$6482.C[31]
.sym 47578 $abc$36366$n2792
.sym 47579 $abc$36366$n6738
.sym 47580 $abc$36366$n6746
.sym 47581 $abc$36366$n4645_1
.sym 47582 $abc$36366$n4644
.sym 47583 $abc$36366$n6728
.sym 47584 $abc$36366$n4651_1
.sym 47585 $abc$36366$n104
.sym 47590 $abc$36366$n5469
.sym 47591 picorv32.reg_op2[13]
.sym 47592 sram_bus_dat_w[0]
.sym 47593 $abc$36366$n2796
.sym 47594 picorv32.reg_op1[19]
.sym 47595 $abc$36366$n4394_1
.sym 47597 picorv32.reg_op1[31]
.sym 47598 $abc$36366$n5478
.sym 47599 picorv32.reg_op2[0]
.sym 47600 $abc$36366$n5481
.sym 47601 $abc$36366$n4397_1
.sym 47603 sram_bus_dat_w[0]
.sym 47606 $abc$36366$n3342_1
.sym 47609 $abc$36366$n2691
.sym 47610 $PACKER_VCC_NET
.sym 47612 $abc$36366$n3211
.sym 47623 picorv32.reg_op1[29]
.sym 47624 $abc$36366$n4654_1
.sym 47625 $abc$36366$n5487
.sym 47631 $abc$36366$n5488
.sym 47632 $abc$36366$n4656
.sym 47634 picorv32.reg_op1[27]
.sym 47637 picorv32.reg_op1[28]
.sym 47638 picorv32.instr_sub
.sym 47640 $abc$36366$n4419_1
.sym 47641 picorv32.reg_op2[26]
.sym 47642 $abc$36366$n4421
.sym 47643 picorv32.reg_op2[26]
.sym 47644 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 47645 $abc$36366$n4653
.sym 47646 picorv32.reg_op1[26]
.sym 47647 $abc$36366$n4420_1
.sym 47649 picorv32.reg_op2[0]
.sym 47650 $abc$36366$n4655
.sym 47652 picorv32.reg_op1[27]
.sym 47653 picorv32.reg_op2[0]
.sym 47654 picorv32.reg_op1[26]
.sym 47665 $abc$36366$n4654_1
.sym 47666 $abc$36366$n4656
.sym 47667 $abc$36366$n4653
.sym 47670 picorv32.reg_op2[0]
.sym 47671 picorv32.reg_op1[28]
.sym 47673 picorv32.reg_op1[29]
.sym 47682 picorv32.reg_op2[26]
.sym 47683 $abc$36366$n4655
.sym 47684 $abc$36366$n4420_1
.sym 47685 picorv32.reg_op1[26]
.sym 47688 $abc$36366$n5487
.sym 47689 $abc$36366$n5488
.sym 47690 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 47691 picorv32.instr_sub
.sym 47694 $abc$36366$n4419_1
.sym 47695 picorv32.reg_op2[26]
.sym 47696 $abc$36366$n4421
.sym 47697 picorv32.reg_op1[26]
.sym 47699 sys_clk_$glb_clk
.sym 47701 $abc$36366$n5040
.sym 47703 $abc$36366$n5067_1
.sym 47705 $abc$36366$n5068
.sym 47706 csrbank1_scratch1_w[3]
.sym 47707 csrbank1_scratch1_w[5]
.sym 47708 csrbank1_scratch1_w[0]
.sym 47714 $abc$36366$n4651_1
.sym 47715 picorv32.reg_op1[31]
.sym 47718 sram_bus_dat_w[5]
.sym 47719 $abc$36366$n5488
.sym 47720 $abc$36366$n4656
.sym 47726 sram_bus_dat_w[3]
.sym 47727 basesoc_timer0_zero_pending
.sym 47729 sys_rst
.sym 47731 sram_bus_dat_w[4]
.sym 47733 $abc$36366$n2885
.sym 47734 $abc$36366$n3217
.sym 47736 $abc$36366$n3289
.sym 47744 $abc$36366$n2885
.sym 47745 $abc$36366$n3217
.sym 47746 csrbank1_scratch3_w[5]
.sym 47748 csrbank1_scratch3_w[7]
.sym 47750 $abc$36366$n3214
.sym 47752 $abc$36366$n3327
.sym 47753 $abc$36366$n2847
.sym 47754 $abc$36366$n3211
.sym 47758 $abc$36366$n3217
.sym 47763 $abc$36366$n5082
.sym 47765 $abc$36366$n5081_1
.sym 47766 $abc$36366$n3217
.sym 47767 sys_rst
.sym 47772 $abc$36366$n2884
.sym 47776 $abc$36366$n3327
.sym 47778 $abc$36366$n2884
.sym 47782 $abc$36366$n2847
.sym 47783 $abc$36366$n3217
.sym 47784 sys_rst
.sym 47787 $abc$36366$n3217
.sym 47788 $abc$36366$n5082
.sym 47789 csrbank1_scratch3_w[7]
.sym 47790 $abc$36366$n5081_1
.sym 47794 sys_rst
.sym 47795 $abc$36366$n3214
.sym 47796 $abc$36366$n2847
.sym 47799 csrbank1_scratch3_w[5]
.sym 47802 $abc$36366$n3217
.sym 47807 $abc$36366$n2884
.sym 47811 sys_rst
.sym 47813 $abc$36366$n2847
.sym 47814 $abc$36366$n3211
.sym 47821 $abc$36366$n2885
.sym 47822 sys_clk_$glb_clk
.sym 47823 sys_rst_$glb_sr
.sym 47824 $abc$36366$n3226
.sym 47825 $abc$36366$n3220
.sym 47826 csrbank1_bus_errors0_w[0]
.sym 47827 $abc$36366$n3227
.sym 47828 $abc$36366$n2701
.sym 47829 $abc$36366$n5039_1
.sym 47830 $abc$36366$n3228
.sym 47831 $abc$36366$n2705
.sym 47835 $abc$36366$n6537
.sym 47836 sram_bus_dat_w[7]
.sym 47837 $abc$36366$n3209
.sym 47840 $abc$36366$n2691
.sym 47841 $abc$36366$n2847
.sym 47842 $abc$36366$n5080
.sym 47843 $abc$36366$n5040
.sym 47844 $abc$36366$n2689
.sym 47846 $abc$36366$n6270
.sym 47847 $abc$36366$n5067_1
.sym 47848 sram_bus_dat_w[2]
.sym 47849 csrbank3_load1_w[7]
.sym 47850 basesoc_timer0_value[2]
.sym 47851 $abc$36366$n5081_1
.sym 47854 eventsourceprocess1_pending
.sym 47855 $abc$36366$n2705
.sym 47856 basesoc_timer0_value[0]
.sym 47867 $abc$36366$n2912
.sym 47873 sram_bus_dat_w[0]
.sym 47874 eventsourceprocess1_old_trigger
.sym 47876 $abc$36366$n3328
.sym 47877 $abc$36366$n3251
.sym 47878 $abc$36366$n3342_1
.sym 47880 basesoc_uart_phy_rx_busy
.sym 47882 sram_bus_dat_w[1]
.sym 47885 basesoc_uart_phy_uart_clk_rxen
.sym 47887 $abc$36366$n2911
.sym 47888 sram_bus_dat_w[6]
.sym 47889 sys_rst
.sym 47891 regs1
.sym 47895 eventsourceprocess1_trigger
.sym 47896 $abc$36366$n3289
.sym 47904 sram_bus_dat_w[6]
.sym 47906 sys_rst
.sym 47910 $abc$36366$n3289
.sym 47911 sram_bus_dat_w[0]
.sym 47912 $abc$36366$n3328
.sym 47913 sys_rst
.sym 47916 $abc$36366$n3251
.sym 47917 basesoc_uart_phy_uart_clk_rxen
.sym 47918 regs1
.sym 47919 basesoc_uart_phy_rx_busy
.sym 47928 sram_bus_dat_w[1]
.sym 47929 $abc$36366$n2911
.sym 47930 sys_rst
.sym 47931 $abc$36366$n3342_1
.sym 47935 eventsourceprocess1_trigger
.sym 47936 eventsourceprocess1_old_trigger
.sym 47941 $abc$36366$n2911
.sym 47944 $abc$36366$n2912
.sym 47945 sys_clk_$glb_clk
.sym 47946 sys_rst_$glb_sr
.sym 47947 $abc$36366$n5052
.sym 47948 $abc$36366$n5062_1
.sym 47949 $abc$36366$n3304
.sym 47950 $abc$36366$n5046
.sym 47951 $abc$36366$n5061_1
.sym 47952 $abc$36366$n5064
.sym 47953 $abc$36366$n3230
.sym 47954 csrbank1_bus_errors0_w[1]
.sym 47958 $abc$36366$n6453
.sym 47959 csrbank1_bus_errors0_w[4]
.sym 47960 $abc$36366$n3211
.sym 47961 $abc$36366$n2912
.sym 47962 $abc$36366$n3328
.sym 47963 $abc$36366$n11
.sym 47964 $abc$36366$n2705
.sym 47965 basesoc_uart_tx_fifo_wrport_we
.sym 47967 $abc$36366$n2705
.sym 47968 sram_bus_adr[4]
.sym 47970 $abc$36366$n98
.sym 47971 sram_bus_dat_w[7]
.sym 47973 sram_bus_dat_w[5]
.sym 47974 sram_bus_dat_w[6]
.sym 47975 $PACKER_VCC_NET
.sym 47979 $abc$36366$n4954_1
.sym 47980 sram_bus_adr[2]
.sym 47982 $PACKER_VCC_NET
.sym 47990 $abc$36366$n5161_1
.sym 47991 basesoc_timer0_zero_trigger
.sym 47992 $abc$36366$n6459
.sym 47996 csrbank3_load0_w[4]
.sym 47997 $abc$36366$n3209
.sym 47999 csrbank3_load3_w[6]
.sym 48005 csrbank3_reload3_w[6]
.sym 48008 $abc$36366$n6537
.sym 48009 basesoc_timer0_zero_old_trigger
.sym 48010 csrbank3_en0_w
.sym 48011 $abc$36366$n2850_1
.sym 48013 $abc$36366$n5169_1
.sym 48014 csrbank3_reload0_w[4]
.sym 48016 $abc$36366$n6471
.sym 48017 csrbank3_reload1_w[0]
.sym 48018 csrbank3_load1_w[0]
.sym 48022 basesoc_timer0_zero_trigger
.sym 48023 $abc$36366$n6537
.sym 48024 csrbank3_reload3_w[6]
.sym 48027 basesoc_timer0_zero_trigger
.sym 48029 $abc$36366$n6471
.sym 48030 csrbank3_reload1_w[0]
.sym 48034 basesoc_timer0_zero_trigger
.sym 48035 $abc$36366$n6459
.sym 48036 csrbank3_reload0_w[4]
.sym 48039 basesoc_timer0_zero_trigger
.sym 48041 basesoc_timer0_zero_old_trigger
.sym 48045 $abc$36366$n5161_1
.sym 48046 csrbank3_load0_w[4]
.sym 48047 csrbank3_en0_w
.sym 48053 basesoc_timer0_zero_trigger
.sym 48057 $abc$36366$n5169_1
.sym 48059 csrbank3_en0_w
.sym 48060 csrbank3_load1_w[0]
.sym 48063 csrbank3_reload3_w[6]
.sym 48064 csrbank3_load3_w[6]
.sym 48065 $abc$36366$n2850_1
.sym 48066 $abc$36366$n3209
.sym 48068 sys_clk_$glb_clk
.sym 48069 sys_rst_$glb_sr
.sym 48070 csrbank3_load1_w[7]
.sym 48071 $abc$36366$n5081_1
.sym 48072 $abc$36366$n4954_1
.sym 48073 csrbank3_load1_w[2]
.sym 48074 $abc$36366$n5063_1
.sym 48075 csrbank3_load1_w[3]
.sym 48076 csrbank3_load1_w[0]
.sym 48077 $abc$36366$n3223
.sym 48079 picorv32.reg_op2[31]
.sym 48082 csrbank3_load0_w[4]
.sym 48084 $abc$36366$n3311
.sym 48087 basesoc_timer0_zero_trigger
.sym 48088 $abc$36366$n3211
.sym 48089 $abc$36366$n3294
.sym 48091 $abc$36366$n11
.sym 48092 $abc$36366$n3217
.sym 48093 $abc$36366$n3209
.sym 48094 sram_bus_adr[3]
.sym 48095 sram_bus_dat_w[0]
.sym 48096 csrbank3_en0_w
.sym 48097 $abc$36366$n2850_1
.sym 48098 $abc$36366$n5061_1
.sym 48099 basesoc_timer0_value[4]
.sym 48100 sram_bus_dat_w[4]
.sym 48102 $PACKER_VCC_NET
.sym 48103 csrbank3_load1_w[7]
.sym 48105 csrbank3_load1_w[6]
.sym 48111 basesoc_timer0_value[7]
.sym 48115 basesoc_timer0_value[1]
.sym 48119 basesoc_timer0_value[6]
.sym 48122 basesoc_timer0_value[2]
.sym 48123 basesoc_timer0_value[4]
.sym 48128 basesoc_timer0_value[0]
.sym 48133 basesoc_timer0_value[5]
.sym 48135 $PACKER_VCC_NET
.sym 48139 basesoc_timer0_value[3]
.sym 48142 $PACKER_VCC_NET
.sym 48143 $nextpnr_ICESTORM_LC_6$O
.sym 48145 basesoc_timer0_value[0]
.sym 48149 $auto$alumacc.cc:474:replace_alu$6443.C[2]
.sym 48151 basesoc_timer0_value[1]
.sym 48152 $PACKER_VCC_NET
.sym 48155 $auto$alumacc.cc:474:replace_alu$6443.C[3]
.sym 48157 $PACKER_VCC_NET
.sym 48158 basesoc_timer0_value[2]
.sym 48159 $auto$alumacc.cc:474:replace_alu$6443.C[2]
.sym 48161 $auto$alumacc.cc:474:replace_alu$6443.C[4]
.sym 48163 $PACKER_VCC_NET
.sym 48164 basesoc_timer0_value[3]
.sym 48165 $auto$alumacc.cc:474:replace_alu$6443.C[3]
.sym 48167 $auto$alumacc.cc:474:replace_alu$6443.C[5]
.sym 48169 basesoc_timer0_value[4]
.sym 48170 $PACKER_VCC_NET
.sym 48171 $auto$alumacc.cc:474:replace_alu$6443.C[4]
.sym 48173 $auto$alumacc.cc:474:replace_alu$6443.C[6]
.sym 48175 basesoc_timer0_value[5]
.sym 48176 $PACKER_VCC_NET
.sym 48177 $auto$alumacc.cc:474:replace_alu$6443.C[5]
.sym 48179 $auto$alumacc.cc:474:replace_alu$6443.C[7]
.sym 48181 basesoc_timer0_value[6]
.sym 48182 $PACKER_VCC_NET
.sym 48183 $auto$alumacc.cc:474:replace_alu$6443.C[6]
.sym 48185 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 48187 basesoc_timer0_value[7]
.sym 48188 $PACKER_VCC_NET
.sym 48189 $auto$alumacc.cc:474:replace_alu$6443.C[7]
.sym 48193 basesoc_timer0_value[14]
.sym 48194 $abc$36366$n4962_1
.sym 48195 $abc$36366$n5177
.sym 48196 $abc$36366$n5181_1
.sym 48197 $abc$36366$n5175_1
.sym 48198 basesoc_timer0_value[12]
.sym 48199 interface3_bank_bus_dat_r[1]
.sym 48200 basesoc_timer0_value[11]
.sym 48201 sram_bus_adr[2]
.sym 48205 $abc$36366$n4959_1
.sym 48207 $abc$36366$n3214
.sym 48208 csrbank3_load1_w[2]
.sym 48210 $abc$36366$n3223
.sym 48212 csrbank1_scratch2_w[7]
.sym 48214 basesoc_uart_phy_rx_busy
.sym 48215 sram_bus_we
.sym 48216 $abc$36366$n4954_1
.sym 48217 $abc$36366$n4954_1
.sym 48218 sram_bus_dat_w[3]
.sym 48220 $abc$36366$n6456
.sym 48221 basesoc_timer0_value[22]
.sym 48223 sram_bus_dat_w[4]
.sym 48224 csrbank3_reload1_w[3]
.sym 48225 $abc$36366$n6531
.sym 48226 csrbank3_reload1_w[4]
.sym 48227 basesoc_timer0_value[10]
.sym 48228 basesoc_timer0_value[16]
.sym 48229 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 48238 basesoc_timer0_value[8]
.sym 48243 basesoc_timer0_value[13]
.sym 48247 basesoc_timer0_value[9]
.sym 48252 $PACKER_VCC_NET
.sym 48253 basesoc_timer0_value[10]
.sym 48257 basesoc_timer0_value[11]
.sym 48258 basesoc_timer0_value[14]
.sym 48259 basesoc_timer0_value[15]
.sym 48262 $PACKER_VCC_NET
.sym 48263 basesoc_timer0_value[12]
.sym 48266 $auto$alumacc.cc:474:replace_alu$6443.C[9]
.sym 48268 $PACKER_VCC_NET
.sym 48269 basesoc_timer0_value[8]
.sym 48270 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 48272 $auto$alumacc.cc:474:replace_alu$6443.C[10]
.sym 48274 basesoc_timer0_value[9]
.sym 48275 $PACKER_VCC_NET
.sym 48276 $auto$alumacc.cc:474:replace_alu$6443.C[9]
.sym 48278 $auto$alumacc.cc:474:replace_alu$6443.C[11]
.sym 48280 basesoc_timer0_value[10]
.sym 48281 $PACKER_VCC_NET
.sym 48282 $auto$alumacc.cc:474:replace_alu$6443.C[10]
.sym 48284 $auto$alumacc.cc:474:replace_alu$6443.C[12]
.sym 48286 $PACKER_VCC_NET
.sym 48287 basesoc_timer0_value[11]
.sym 48288 $auto$alumacc.cc:474:replace_alu$6443.C[11]
.sym 48290 $auto$alumacc.cc:474:replace_alu$6443.C[13]
.sym 48292 $PACKER_VCC_NET
.sym 48293 basesoc_timer0_value[12]
.sym 48294 $auto$alumacc.cc:474:replace_alu$6443.C[12]
.sym 48296 $auto$alumacc.cc:474:replace_alu$6443.C[14]
.sym 48298 basesoc_timer0_value[13]
.sym 48299 $PACKER_VCC_NET
.sym 48300 $auto$alumacc.cc:474:replace_alu$6443.C[13]
.sym 48302 $auto$alumacc.cc:474:replace_alu$6443.C[15]
.sym 48304 basesoc_timer0_value[14]
.sym 48305 $PACKER_VCC_NET
.sym 48306 $auto$alumacc.cc:474:replace_alu$6443.C[14]
.sym 48308 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 48310 basesoc_timer0_value[15]
.sym 48311 $PACKER_VCC_NET
.sym 48312 $auto$alumacc.cc:474:replace_alu$6443.C[15]
.sym 48316 $abc$36366$n3322
.sym 48317 basesoc_timer0_value[15]
.sym 48318 $abc$36366$n5183
.sym 48319 basesoc_timer0_value[20]
.sym 48320 $abc$36366$n5193_1
.sym 48321 $abc$36366$n3324
.sym 48322 basesoc_timer0_value[23]
.sym 48323 basesoc_timer0_value[28]
.sym 48328 $abc$36366$n5544
.sym 48329 interface3_bank_bus_dat_r[1]
.sym 48330 $abc$36366$n6486
.sym 48331 $abc$36366$n4961
.sym 48334 $abc$36366$n6477
.sym 48335 basesoc_timer0_value[9]
.sym 48336 $abc$36366$n3292
.sym 48337 $abc$36366$n4962_1
.sym 48338 sram_bus_adr[4]
.sym 48339 basesoc_timer0_value[13]
.sym 48341 basesoc_timer0_value[2]
.sym 48342 $abc$36366$n6510
.sym 48343 csrbank3_load3_w[3]
.sym 48344 $abc$36366$n6513
.sym 48345 $abc$36366$n4954_1
.sym 48346 $abc$36366$n2873
.sym 48347 basesoc_timer0_value[0]
.sym 48348 basesoc_timer0_value[31]
.sym 48349 csrbank3_load1_w[7]
.sym 48350 $abc$36366$n3290
.sym 48351 $abc$36366$n4954_1
.sym 48352 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 48357 basesoc_timer0_value[17]
.sym 48364 basesoc_timer0_value[21]
.sym 48370 basesoc_timer0_value[18]
.sym 48372 basesoc_timer0_value[19]
.sym 48374 $PACKER_VCC_NET
.sym 48379 basesoc_timer0_value[23]
.sym 48381 basesoc_timer0_value[22]
.sym 48384 basesoc_timer0_value[20]
.sym 48386 $PACKER_VCC_NET
.sym 48388 basesoc_timer0_value[16]
.sym 48389 $auto$alumacc.cc:474:replace_alu$6443.C[17]
.sym 48391 $PACKER_VCC_NET
.sym 48392 basesoc_timer0_value[16]
.sym 48393 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 48395 $auto$alumacc.cc:474:replace_alu$6443.C[18]
.sym 48397 basesoc_timer0_value[17]
.sym 48398 $PACKER_VCC_NET
.sym 48399 $auto$alumacc.cc:474:replace_alu$6443.C[17]
.sym 48401 $auto$alumacc.cc:474:replace_alu$6443.C[19]
.sym 48403 $PACKER_VCC_NET
.sym 48404 basesoc_timer0_value[18]
.sym 48405 $auto$alumacc.cc:474:replace_alu$6443.C[18]
.sym 48407 $auto$alumacc.cc:474:replace_alu$6443.C[20]
.sym 48409 basesoc_timer0_value[19]
.sym 48410 $PACKER_VCC_NET
.sym 48411 $auto$alumacc.cc:474:replace_alu$6443.C[19]
.sym 48413 $auto$alumacc.cc:474:replace_alu$6443.C[21]
.sym 48415 $PACKER_VCC_NET
.sym 48416 basesoc_timer0_value[20]
.sym 48417 $auto$alumacc.cc:474:replace_alu$6443.C[20]
.sym 48419 $auto$alumacc.cc:474:replace_alu$6443.C[22]
.sym 48421 $PACKER_VCC_NET
.sym 48422 basesoc_timer0_value[21]
.sym 48423 $auto$alumacc.cc:474:replace_alu$6443.C[21]
.sym 48425 $auto$alumacc.cc:474:replace_alu$6443.C[23]
.sym 48427 basesoc_timer0_value[22]
.sym 48428 $PACKER_VCC_NET
.sym 48429 $auto$alumacc.cc:474:replace_alu$6443.C[22]
.sym 48431 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 48433 basesoc_timer0_value[23]
.sym 48434 $PACKER_VCC_NET
.sym 48435 $auto$alumacc.cc:474:replace_alu$6443.C[23]
.sym 48439 $abc$36366$n5029_1
.sym 48440 csrbank3_reload1_w[7]
.sym 48441 $abc$36366$n3316
.sym 48442 $abc$36366$n4953_1
.sym 48443 csrbank3_reload1_w[4]
.sym 48444 $abc$36366$n4990_1
.sym 48445 $abc$36366$n5203_1
.sym 48446 $abc$36366$n5028
.sym 48451 $abc$36366$n6495
.sym 48453 $abc$36366$n2877
.sym 48454 basesoc_timer0_value[5]
.sym 48455 csrbank3_load0_w[6]
.sym 48457 $abc$36366$n3306
.sym 48459 $abc$36366$n6504
.sym 48460 basesoc_timer0_value[15]
.sym 48461 csrbank3_load3_w[4]
.sym 48462 $abc$36366$n3309
.sym 48465 $abc$36366$n6534
.sym 48468 sram_bus_dat_w[7]
.sym 48470 sram_bus_dat_w[5]
.sym 48471 $abc$36366$n3306
.sym 48472 $abc$36366$n4962_1
.sym 48473 $abc$36366$n3342_1
.sym 48474 $PACKER_VCC_NET
.sym 48475 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 48481 $PACKER_VCC_NET
.sym 48484 basesoc_timer0_value[30]
.sym 48487 basesoc_timer0_value[28]
.sym 48490 basesoc_timer0_value[24]
.sym 48491 basesoc_timer0_value[27]
.sym 48494 basesoc_timer0_value[25]
.sym 48498 $PACKER_VCC_NET
.sym 48500 basesoc_timer0_value[26]
.sym 48508 basesoc_timer0_value[31]
.sym 48511 basesoc_timer0_value[29]
.sym 48512 $auto$alumacc.cc:474:replace_alu$6443.C[25]
.sym 48514 basesoc_timer0_value[24]
.sym 48515 $PACKER_VCC_NET
.sym 48516 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 48518 $auto$alumacc.cc:474:replace_alu$6443.C[26]
.sym 48520 $PACKER_VCC_NET
.sym 48521 basesoc_timer0_value[25]
.sym 48522 $auto$alumacc.cc:474:replace_alu$6443.C[25]
.sym 48524 $auto$alumacc.cc:474:replace_alu$6443.C[27]
.sym 48526 $PACKER_VCC_NET
.sym 48527 basesoc_timer0_value[26]
.sym 48528 $auto$alumacc.cc:474:replace_alu$6443.C[26]
.sym 48530 $auto$alumacc.cc:474:replace_alu$6443.C[28]
.sym 48532 basesoc_timer0_value[27]
.sym 48533 $PACKER_VCC_NET
.sym 48534 $auto$alumacc.cc:474:replace_alu$6443.C[27]
.sym 48536 $auto$alumacc.cc:474:replace_alu$6443.C[29]
.sym 48538 basesoc_timer0_value[28]
.sym 48539 $PACKER_VCC_NET
.sym 48540 $auto$alumacc.cc:474:replace_alu$6443.C[28]
.sym 48542 $auto$alumacc.cc:474:replace_alu$6443.C[30]
.sym 48544 basesoc_timer0_value[29]
.sym 48545 $PACKER_VCC_NET
.sym 48546 $auto$alumacc.cc:474:replace_alu$6443.C[29]
.sym 48548 $auto$alumacc.cc:474:replace_alu$6443.C[31]
.sym 48550 $PACKER_VCC_NET
.sym 48551 basesoc_timer0_value[30]
.sym 48552 $auto$alumacc.cc:474:replace_alu$6443.C[30]
.sym 48556 $PACKER_VCC_NET
.sym 48557 basesoc_timer0_value[31]
.sym 48558 $auto$alumacc.cc:474:replace_alu$6443.C[31]
.sym 48562 basesoc_timer0_value[2]
.sym 48563 interface3_bank_bus_dat_r[7]
.sym 48564 $abc$36366$n5005_1
.sym 48565 basesoc_timer0_value[0]
.sym 48566 basesoc_timer0_value[26]
.sym 48567 interface3_bank_bus_dat_r[5]
.sym 48568 $abc$36366$n5024
.sym 48569 basesoc_timer0_value[29]
.sym 48574 basesoc_timer0_value[18]
.sym 48575 basesoc_timer0_value[3]
.sym 48576 basesoc_timer0_zero_trigger
.sym 48577 sram_bus_dat_w[6]
.sym 48578 basesoc_timer0_value[19]
.sym 48579 $abc$36366$n4961
.sym 48581 $abc$36366$n4977_1
.sym 48582 $abc$36366$n3303
.sym 48583 csrbank3_load1_w[5]
.sym 48584 $abc$36366$n3317
.sym 48592 csrbank3_value2_w[7]
.sym 48597 $abc$36366$n208
.sym 48605 $abc$36366$n2875
.sym 48606 csrbank3_reload0_w[7]
.sym 48607 csrbank3_reload2_w[5]
.sym 48608 csrbank3_value0_w[5]
.sym 48609 $abc$36366$n4959_1
.sym 48611 sram_bus_dat_w[5]
.sym 48612 $abc$36366$n3300
.sym 48613 csrbank3_value3_w[7]
.sym 48614 $abc$36366$n6510
.sym 48615 csrbank3_reload2_w[5]
.sym 48617 basesoc_timer0_zero_trigger
.sym 48620 csrbank3_reload0_w[2]
.sym 48621 $abc$36366$n4954_1
.sym 48622 basesoc_timer0_value[0]
.sym 48623 $abc$36366$n6453
.sym 48625 sram_bus_dat_w[2]
.sym 48630 $abc$36366$n6447
.sym 48631 $abc$36366$n3306
.sym 48633 csrbank3_reload0_w[0]
.sym 48634 $PACKER_VCC_NET
.sym 48636 $abc$36366$n4954_1
.sym 48637 csrbank3_reload0_w[7]
.sym 48638 $abc$36366$n3300
.sym 48639 csrbank3_value3_w[7]
.sym 48645 sram_bus_dat_w[2]
.sym 48649 basesoc_timer0_zero_trigger
.sym 48650 $abc$36366$n6453
.sym 48651 csrbank3_reload0_w[2]
.sym 48654 basesoc_timer0_value[0]
.sym 48655 $PACKER_VCC_NET
.sym 48663 sram_bus_dat_w[5]
.sym 48666 basesoc_timer0_zero_trigger
.sym 48668 csrbank3_reload2_w[5]
.sym 48669 $abc$36366$n6510
.sym 48672 $abc$36366$n4959_1
.sym 48673 csrbank3_value0_w[5]
.sym 48674 csrbank3_reload2_w[5]
.sym 48675 $abc$36366$n3306
.sym 48678 basesoc_timer0_zero_trigger
.sym 48680 csrbank3_reload0_w[0]
.sym 48681 $abc$36366$n6447
.sym 48682 $abc$36366$n2875
.sym 48683 sys_clk_$glb_clk
.sym 48684 sys_rst_$glb_sr
.sym 48688 csrbank3_reload0_w[3]
.sym 48692 csrbank3_reload0_w[5]
.sym 48697 $abc$36366$n5189
.sym 48698 csrbank3_load3_w[5]
.sym 48701 csrbank3_reload2_w[2]
.sym 48702 $abc$36366$n5025
.sym 48703 basesoc_timer0_value[7]
.sym 48705 $abc$36366$n4972_1
.sym 48706 basesoc_uart_phy_tx_busy
.sym 48709 basesoc_timer0_zero_trigger
.sym 48713 basesoc_timer0_value[26]
.sym 48715 csrbank3_load0_w[2]
.sym 48730 $abc$36366$n6525
.sym 48735 basesoc_timer0_zero_trigger
.sym 48736 basesoc_timer0_value[15]
.sym 48737 $abc$36366$n6534
.sym 48738 csrbank3_reload3_w[5]
.sym 48741 basesoc_timer0_value[29]
.sym 48743 $abc$36366$n4961
.sym 48748 $abc$36366$n5023
.sym 48749 csrbank3_reload3_w[2]
.sym 48750 csrbank3_value1_w[7]
.sym 48755 basesoc_timer0_value[31]
.sym 48760 basesoc_timer0_value[15]
.sym 48773 basesoc_timer0_value[31]
.sym 48777 csrbank3_value1_w[7]
.sym 48778 $abc$36366$n5023
.sym 48779 $abc$36366$n4961
.sym 48785 basesoc_timer0_value[29]
.sym 48789 csrbank3_reload3_w[5]
.sym 48790 $abc$36366$n6534
.sym 48792 basesoc_timer0_zero_trigger
.sym 48802 basesoc_timer0_zero_trigger
.sym 48803 csrbank3_reload3_w[2]
.sym 48804 $abc$36366$n6525
.sym 48805 $abc$36366$n2881_$glb_ce
.sym 48806 sys_clk_$glb_clk
.sym 48807 sys_rst_$glb_sr
.sym 48810 sys_clk
.sym 48822 csrbank3_reload3_w[5]
.sym 48837 basesoc_timer0_value[31]
.sym 48882 $abc$36366$n3008
.sym 48893 $abc$36366$n3008
.sym 48926 $abc$36366$n4330_1
.sym 49034 serial_rx
.sym 49036 spiflash_sr[18]
.sym 49037 spiflash_sr[20]
.sym 49039 $abc$36366$n3376
.sym 49040 spiflash_sr[22]
.sym 49041 spiflash_sr[21]
.sym 49042 spiflash_sr[19]
.sym 49043 spiflash_sr[23]
.sym 49046 picorv32.mem_wordsize[2]
.sym 49049 $abc$36366$n3020
.sym 49050 $PACKER_GND_NET
.sym 49054 spram_bus_adr[14]
.sym 49058 $abc$36366$n3380
.sym 49059 $abc$36366$n6799
.sym 49076 sys_rst
.sym 49079 $abc$36366$n3975_1
.sym 49080 spram_bus_adr[12]
.sym 49084 $abc$36366$n3429
.sym 49085 spiflash_sr[20]
.sym 49088 $abc$36366$n3002
.sym 49091 spram_bus_adr[8]
.sym 49092 picorv32.reg_pc[3]
.sym 49093 $abc$36366$n5935
.sym 49098 spiflash_sr[23]
.sym 49125 $abc$36366$n3430
.sym 49127 slave_sel_r[1]
.sym 49128 $abc$36366$n2818
.sym 49129 spiflash_sr[18]
.sym 49133 spiflash_sr[22]
.sym 49134 $abc$36366$n3976_1
.sym 49139 $abc$36366$n3427_1
.sym 49142 spiflash_sr[21]
.sym 49152 slave_sel_r[1]
.sym 49153 $abc$36366$n2818
.sym 49154 $abc$36366$n3430
.sym 49155 spiflash_sr[22]
.sym 49170 spiflash_sr[21]
.sym 49171 slave_sel_r[1]
.sym 49172 $abc$36366$n2818
.sym 49173 $abc$36366$n3427_1
.sym 49188 $abc$36366$n3976_1
.sym 49189 spiflash_sr[18]
.sym 49190 slave_sel_r[1]
.sym 49191 $abc$36366$n2818
.sym 49195 picorv32.reg_pc[9]
.sym 49196 picorv32.reg_next_pc[12]
.sym 49197 picorv32.reg_pc[8]
.sym 49199 picorv32.reg_pc[6]
.sym 49200 picorv32.reg_pc[11]
.sym 49201 picorv32.reg_pc[12]
.sym 49202 picorv32.reg_pc[3]
.sym 49206 basesoc_counter[1]
.sym 49207 sys_rst
.sym 49208 spram_bus_adr[13]
.sym 49210 picorv32.reg_next_pc[5]
.sym 49212 spram_bus_adr[14]
.sym 49213 $abc$36366$n4783
.sym 49214 $abc$36366$n5169
.sym 49215 spiflash_i
.sym 49216 $abc$36366$n2950
.sym 49217 spram_bus_adr[10]
.sym 49218 picorv32.reg_next_pc[6]
.sym 49220 picorv32.reg_pc[6]
.sym 49221 $abc$36366$n2713
.sym 49223 $abc$36366$n4776
.sym 49224 $abc$36366$n3426
.sym 49225 $abc$36366$n3427_1
.sym 49226 $abc$36366$n5184
.sym 49227 $abc$36366$n5937
.sym 49228 spram_bus_adr[9]
.sym 49229 $abc$36366$n2921
.sym 49230 picorv32.reg_next_pc[12]
.sym 49236 $abc$36366$n2930
.sym 49238 $abc$36366$n2709
.sym 49239 $abc$36366$n2859
.sym 49240 slave_sel[0]
.sym 49241 picorv32.reg_op1[0]
.sym 49243 spiflash_sr[23]
.sym 49245 $abc$36366$n2709
.sym 49246 $abc$36366$n2826_1
.sym 49248 sys_rst
.sym 49249 $abc$36366$n2921
.sym 49250 picorv32.reg_op1[1]
.sym 49251 $abc$36366$n3975_1
.sym 49254 $abc$36366$n2818
.sym 49255 basesoc_counter[0]
.sym 49256 picorv32.mem_rdata_q[10]
.sym 49259 basesoc_counter[1]
.sym 49264 slave_sel_r[1]
.sym 49270 basesoc_counter[0]
.sym 49272 basesoc_counter[1]
.sym 49275 sys_rst
.sym 49277 basesoc_counter[1]
.sym 49281 $abc$36366$n3975_1
.sym 49283 picorv32.mem_rdata_q[10]
.sym 49284 $abc$36366$n2859
.sym 49293 $abc$36366$n3975_1
.sym 49294 picorv32.reg_op1[1]
.sym 49295 $abc$36366$n2921
.sym 49296 picorv32.reg_op1[0]
.sym 49299 $abc$36366$n2826_1
.sym 49300 $abc$36366$n2709
.sym 49301 basesoc_counter[0]
.sym 49302 slave_sel[0]
.sym 49311 spiflash_sr[23]
.sym 49312 $abc$36366$n2930
.sym 49313 slave_sel_r[1]
.sym 49314 $abc$36366$n2818
.sym 49315 $abc$36366$n2709
.sym 49316 sys_clk_$glb_clk
.sym 49317 sys_rst_$glb_sr
.sym 49319 $abc$36366$n5935
.sym 49320 $abc$36366$n5937
.sym 49321 $abc$36366$n5939
.sym 49322 $abc$36366$n5941
.sym 49323 $abc$36366$n5943
.sym 49324 $abc$36366$n5945
.sym 49325 $abc$36366$n5947
.sym 49329 $abc$36366$n4775_1
.sym 49331 picorv32.reg_next_pc[10]
.sym 49333 spram_bus_adr[7]
.sym 49334 $abc$36366$n5175
.sym 49335 $abc$36366$n3886_1
.sym 49336 sys_rst
.sym 49337 $abc$36366$n2819
.sym 49338 spram_wren1
.sym 49339 picorv32.reg_next_pc[12]
.sym 49340 picorv32.reg_next_pc[8]
.sym 49341 picorv32.decoded_imm_uj[2]
.sym 49342 picorv32.reg_pc[8]
.sym 49343 picorv32.reg_next_pc[7]
.sym 49344 $abc$36366$n4720
.sym 49345 $abc$36366$n3688_1
.sym 49346 $abc$36366$n5187
.sym 49347 picorv32.mem_wordsize[0]
.sym 49348 picorv32.reg_pc[11]
.sym 49350 $abc$36366$n5160
.sym 49352 spram_bus_adr[14]
.sym 49353 picorv32.reg_next_pc[6]
.sym 49359 picorv32.mem_rdata_q[30]
.sym 49360 $abc$36366$n2982_1
.sym 49361 $abc$36366$n3688_1
.sym 49362 picorv32.reg_op1[1]
.sym 49363 picorv32.mem_wordsize[0]
.sym 49365 $abc$36366$n2973_1
.sym 49367 picorv32.reg_op1[0]
.sym 49369 $abc$36366$n4721
.sym 49370 $abc$36366$n4722
.sym 49371 $abc$36366$n2908
.sym 49372 picorv32.mem_do_wdata
.sym 49373 $abc$36366$n2904
.sym 49374 picorv32.mem_rdata_q[26]
.sym 49376 $abc$36366$n4251_1
.sym 49377 $abc$36366$n4721
.sym 49378 $abc$36366$n2859
.sym 49380 $abc$36366$n4731
.sym 49384 $abc$36366$n3426
.sym 49385 picorv32.mem_wordsize[2]
.sym 49386 $abc$36366$n3002
.sym 49387 $abc$36366$n4723
.sym 49389 $abc$36366$n2921
.sym 49390 $abc$36366$n3870
.sym 49393 $abc$36366$n2982_1
.sym 49394 $abc$36366$n3688_1
.sym 49395 $abc$36366$n4731
.sym 49398 $abc$36366$n2859
.sym 49399 picorv32.mem_rdata_q[30]
.sym 49400 $abc$36366$n2908
.sym 49405 picorv32.reg_op1[1]
.sym 49406 $abc$36366$n3426
.sym 49407 $abc$36366$n2904
.sym 49410 $abc$36366$n4723
.sym 49411 $abc$36366$n2973_1
.sym 49413 $abc$36366$n3688_1
.sym 49416 $abc$36366$n3870
.sym 49422 picorv32.reg_op1[0]
.sym 49423 $abc$36366$n4721
.sym 49424 $abc$36366$n4251_1
.sym 49425 $abc$36366$n4722
.sym 49428 $abc$36366$n3426
.sym 49429 picorv32.mem_wordsize[2]
.sym 49430 picorv32.mem_wordsize[0]
.sym 49431 $abc$36366$n4721
.sym 49434 $abc$36366$n2921
.sym 49435 picorv32.mem_rdata_q[26]
.sym 49436 $abc$36366$n2859
.sym 49438 $abc$36366$n3002
.sym 49439 sys_clk_$glb_clk
.sym 49440 picorv32.mem_do_wdata
.sym 49441 $abc$36366$n5949
.sym 49442 $abc$36366$n5951
.sym 49443 $abc$36366$n5953
.sym 49444 $abc$36366$n5955
.sym 49445 $abc$36366$n5957
.sym 49446 $abc$36366$n5959
.sym 49447 $abc$36366$n5961
.sym 49448 $abc$36366$n5963
.sym 49449 spram_bus_adr[12]
.sym 49450 $abc$36366$n2982_1
.sym 49452 spram_bus_adr[12]
.sym 49453 $abc$36366$n4730_1
.sym 49454 $abc$36366$n5945
.sym 49455 $abc$36366$n2889
.sym 49457 picorv32.decoded_imm_uj[13]
.sym 49458 $abc$36366$n5196
.sym 49459 $abc$36366$n2908
.sym 49460 $PACKER_GND_NET
.sym 49461 $abc$36366$n5380
.sym 49462 $abc$36366$n5193
.sym 49463 $abc$36366$n2962
.sym 49464 picorv32.reg_pc[2]
.sym 49465 $abc$36366$n5181
.sym 49466 spram_bus_adr[3]
.sym 49467 spram_bus_adr[12]
.sym 49468 picorv32.mem_rdata_q[10]
.sym 49469 $abc$36366$n4303_1
.sym 49470 $abc$36366$n5169
.sym 49471 $abc$36366$n3856_1
.sym 49472 $abc$36366$n3002
.sym 49473 $abc$36366$n5969
.sym 49474 $abc$36366$n5949
.sym 49475 $abc$36366$n4306_1
.sym 49476 $abc$36366$n3002
.sym 49482 $abc$36366$n4697
.sym 49483 picorv32.reg_next_pc[14]
.sym 49484 picorv32.mem_rdata_q[10]
.sym 49485 $abc$36366$n4698
.sym 49486 picorv32.reg_next_pc[6]
.sym 49487 $abc$36366$n4762
.sym 49488 picorv32.mem_rdata_q[28]
.sym 49489 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 49490 picorv32.reg_next_pc[5]
.sym 49491 $abc$36366$n3829_1
.sym 49492 $abc$36366$n2840_1
.sym 49493 $abc$36366$n5939
.sym 49494 $abc$36366$n5941
.sym 49495 $abc$36366$n4776
.sym 49496 picorv32.irq_state[0]
.sym 49497 $abc$36366$n3106
.sym 49500 picorv32.instr_jal
.sym 49501 picorv32.decoded_imm_uj[8]
.sym 49502 $abc$36366$n5957
.sym 49504 $abc$36366$n4746
.sym 49505 picorv32.is_sb_sh_sw
.sym 49506 picorv32.mem_rdata_q[25]
.sym 49509 picorv32.decoded_imm_uj[5]
.sym 49510 $abc$36366$n2917
.sym 49512 $abc$36366$n4251_1
.sym 49513 $abc$36366$n207
.sym 49515 $abc$36366$n3106
.sym 49516 picorv32.is_sb_sh_sw
.sym 49517 picorv32.mem_rdata_q[10]
.sym 49518 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 49521 $abc$36366$n5941
.sym 49522 picorv32.reg_next_pc[6]
.sym 49523 picorv32.irq_state[0]
.sym 49524 $abc$36366$n207
.sym 49527 $abc$36366$n4746
.sym 49528 $abc$36366$n2917
.sym 49529 $abc$36366$n4776
.sym 49530 $abc$36366$n4762
.sym 49533 picorv32.mem_rdata_q[25]
.sym 49534 picorv32.decoded_imm_uj[5]
.sym 49535 $abc$36366$n2840_1
.sym 49536 picorv32.instr_jal
.sym 49539 $abc$36366$n3829_1
.sym 49540 $abc$36366$n4251_1
.sym 49541 $abc$36366$n4697
.sym 49542 $abc$36366$n4698
.sym 49545 picorv32.reg_next_pc[14]
.sym 49546 $abc$36366$n207
.sym 49547 picorv32.irq_state[0]
.sym 49548 $abc$36366$n5957
.sym 49551 $abc$36366$n5939
.sym 49552 picorv32.reg_next_pc[5]
.sym 49553 $abc$36366$n207
.sym 49554 picorv32.irq_state[0]
.sym 49557 $abc$36366$n2840_1
.sym 49558 picorv32.instr_jal
.sym 49559 picorv32.decoded_imm_uj[8]
.sym 49560 picorv32.mem_rdata_q[28]
.sym 49561 $abc$36366$n3008_$glb_ce
.sym 49562 sys_clk_$glb_clk
.sym 49563 $abc$36366$n205_$glb_sr
.sym 49564 $abc$36366$n5965
.sym 49565 $abc$36366$n5967
.sym 49566 $abc$36366$n5969
.sym 49567 $abc$36366$n5971
.sym 49568 $abc$36366$n5973
.sym 49569 $abc$36366$n5975
.sym 49570 $abc$36366$n5977
.sym 49571 $abc$36366$n5979
.sym 49576 picorv32.reg_next_pc[8]
.sym 49577 picorv32.decoded_imm_uj[21]
.sym 49578 $abc$36366$n4739_1
.sym 49579 $abc$36366$n5955
.sym 49580 picorv32.decoded_imm_uj[20]
.sym 49581 $abc$36366$n3829_1
.sym 49582 $abc$36366$n3848_1
.sym 49583 picorv32.reg_pc[14]
.sym 49584 $abc$36366$n2978
.sym 49586 sram_bus_dat_w[2]
.sym 49587 $abc$36366$n3848_1
.sym 49588 $abc$36366$n5953
.sym 49589 spram_bus_adr[8]
.sym 49590 $abc$36366$n5193
.sym 49591 spram_bus_adr[5]
.sym 49592 $abc$36366$n3843_1
.sym 49593 $abc$36366$n5181
.sym 49594 $abc$36366$n207
.sym 49595 picorv32.reg_pc[3]
.sym 49596 $abc$36366$n2917
.sym 49597 picorv32.reg_pc[29]
.sym 49598 $abc$36366$n4251_1
.sym 49599 $abc$36366$n5935
.sym 49606 $abc$36366$n5935
.sym 49608 picorv32.reg_next_pc[6]
.sym 49610 $abc$36366$n3843_1
.sym 49611 picorv32.reg_out[5]
.sym 49612 picorv32.reg_next_pc[3]
.sym 49614 picorv32.reg_next_pc[24]
.sym 49615 picorv32.reg_next_pc[12]
.sym 49617 $abc$36366$n3860_1
.sym 49618 picorv32.reg_next_pc[5]
.sym 49620 picorv32.irq_state[0]
.sym 49621 $abc$36366$n207
.sym 49622 $abc$36366$n5977
.sym 49623 $abc$36366$n3002
.sym 49624 $abc$36366$n207
.sym 49625 $abc$36366$n3838_1
.sym 49626 $abc$36366$n3884_1
.sym 49629 $abc$36366$n3870
.sym 49631 $abc$36366$n3856_1
.sym 49632 picorv32.reg_op1[5]
.sym 49633 $abc$36366$n3836_1
.sym 49634 $abc$36366$n3987_1
.sym 49636 $abc$36366$n3836_1
.sym 49638 $abc$36366$n3838_1
.sym 49639 $abc$36366$n3860_1
.sym 49640 $abc$36366$n3836_1
.sym 49641 picorv32.reg_next_pc[6]
.sym 49644 $abc$36366$n3856_1
.sym 49645 picorv32.reg_next_pc[5]
.sym 49646 $abc$36366$n3836_1
.sym 49647 $abc$36366$n3838_1
.sym 49650 $abc$36366$n3838_1
.sym 49651 $abc$36366$n3884_1
.sym 49652 $abc$36366$n3836_1
.sym 49653 picorv32.reg_next_pc[12]
.sym 49656 $abc$36366$n5977
.sym 49657 picorv32.irq_state[0]
.sym 49658 $abc$36366$n207
.sym 49659 picorv32.reg_next_pc[24]
.sym 49662 $abc$36366$n3838_1
.sym 49663 $abc$36366$n3843_1
.sym 49664 $abc$36366$n3836_1
.sym 49665 picorv32.reg_next_pc[3]
.sym 49668 $abc$36366$n3836_1
.sym 49669 picorv32.reg_next_pc[5]
.sym 49671 picorv32.reg_out[5]
.sym 49674 $abc$36366$n3987_1
.sym 49675 $abc$36366$n3870
.sym 49676 picorv32.reg_op1[5]
.sym 49680 $abc$36366$n5935
.sym 49681 $abc$36366$n207
.sym 49682 picorv32.reg_next_pc[3]
.sym 49683 picorv32.irq_state[0]
.sym 49684 $abc$36366$n3002
.sym 49685 sys_clk_$glb_clk
.sym 49687 $abc$36366$n5981
.sym 49688 $abc$36366$n5983
.sym 49689 $abc$36366$n5985
.sym 49690 $abc$36366$n5987
.sym 49691 $abc$36366$n5989
.sym 49692 $abc$36366$n5991
.sym 49693 $abc$36366$n4345_1
.sym 49694 $abc$36366$n4342_1
.sym 49699 $abc$36366$n2967
.sym 49700 picorv32.reg_next_pc[14]
.sym 49701 spram_bus_adr[13]
.sym 49702 picorv32.irq_state[0]
.sym 49703 sram_bus_we
.sym 49704 picorv32.reg_pc[25]
.sym 49705 $abc$36366$n5187
.sym 49706 picorv32.irq_state[0]
.sym 49707 spram_bus_adr[10]
.sym 49708 $abc$36366$n3848_1
.sym 49709 $abc$36366$n5226
.sym 49710 picorv32.reg_next_pc[24]
.sym 49711 picorv32.reg_next_pc[12]
.sym 49712 spram_bus_adr[1]
.sym 49713 picorv32.reg_pc[6]
.sym 49714 spram_bus_adr[6]
.sym 49715 $abc$36366$n5937
.sym 49716 spram_bus_adr[4]
.sym 49717 picorv32.irq_state[0]
.sym 49718 $abc$36366$n2713
.sym 49719 $abc$36366$n3896_1
.sym 49720 picorv32.decoded_imm[5]
.sym 49721 $abc$36366$n5979
.sym 49722 picorv32.reg_op1[8]
.sym 49729 picorv32.reg_next_pc[10]
.sym 49730 $abc$36366$n3026
.sym 49732 picorv32.irq_state[1]
.sym 49733 $abc$36366$n4745_1
.sym 49734 $abc$36366$n3829_1
.sym 49736 picorv32.reg_next_pc[8]
.sym 49737 $abc$36366$n3838_1
.sym 49738 $abc$36366$n3856_1
.sym 49739 $abc$36366$n3836_1
.sym 49740 $abc$36366$n4304_1
.sym 49741 $abc$36366$n4303_1
.sym 49742 $abc$36366$n5523
.sym 49743 $abc$36366$n4754_1
.sym 49744 $abc$36366$n5949
.sym 49745 $abc$36366$n4746
.sym 49747 $abc$36366$n3868_1
.sym 49748 $abc$36366$n5953
.sym 49751 picorv32.irq_state[0]
.sym 49752 $abc$36366$n3884_1
.sym 49755 $abc$36366$n2845
.sym 49756 $abc$36366$n3876
.sym 49761 $abc$36366$n3836_1
.sym 49762 picorv32.reg_next_pc[10]
.sym 49763 $abc$36366$n3838_1
.sym 49764 $abc$36366$n3876
.sym 49767 picorv32.reg_next_pc[8]
.sym 49768 $abc$36366$n3836_1
.sym 49769 $abc$36366$n3868_1
.sym 49770 $abc$36366$n3838_1
.sym 49773 $abc$36366$n4303_1
.sym 49774 $abc$36366$n3856_1
.sym 49775 $abc$36366$n2845
.sym 49776 $abc$36366$n4304_1
.sym 49779 $abc$36366$n3876
.sym 49780 $abc$36366$n5949
.sym 49781 $abc$36366$n5523
.sym 49782 $abc$36366$n2845
.sym 49786 picorv32.irq_state[0]
.sym 49787 picorv32.irq_state[1]
.sym 49791 $abc$36366$n3884_1
.sym 49792 $abc$36366$n2845
.sym 49793 $abc$36366$n5523
.sym 49794 $abc$36366$n5953
.sym 49797 $abc$36366$n4754_1
.sym 49798 $abc$36366$n4746
.sym 49799 $abc$36366$n3829_1
.sym 49800 $abc$36366$n4745_1
.sym 49805 $abc$36366$n5523
.sym 49807 $abc$36366$n3026
.sym 49808 sys_clk_$glb_clk
.sym 49809 $abc$36366$n208_$glb_sr
.sym 49810 spram_bus_adr[8]
.sym 49811 spram_bus_adr[5]
.sym 49812 $abc$36366$n4309_1
.sym 49813 $abc$36366$n3991_1
.sym 49814 $abc$36366$n3864_1
.sym 49815 $abc$36366$n3997_1
.sym 49816 $abc$36366$n4300_1
.sym 49817 $abc$36366$n4334_1
.sym 49820 picorv32.alu_out_q[12]
.sym 49821 picorv32.alu_out_q[3]
.sym 49822 $abc$36366$n5181
.sym 49823 $abc$36366$n2819
.sym 49824 $abc$36366$n3856_1
.sym 49825 $abc$36366$n5987
.sym 49826 $abc$36366$n5175
.sym 49827 picorv32.reg_next_pc[19]
.sym 49828 $abc$36366$n3870
.sym 49829 picorv32.reg_pc[17]
.sym 49830 $abc$36366$n3799
.sym 49831 $abc$36366$n5983
.sym 49832 picorv32.irq_state[1]
.sym 49833 $abc$36366$n5985
.sym 49834 picorv32.reg_next_pc[6]
.sym 49835 picorv32.cpuregs_wrdata[6]
.sym 49836 picorv32.reg_pc[11]
.sym 49837 picorv32.reg_next_pc[30]
.sym 49838 $abc$36366$n5989
.sym 49839 picorv32.irq_state[1]
.sym 49840 $abc$36366$n4325_1
.sym 49841 picorv32.reg_pc[8]
.sym 49842 $abc$36366$n5520_1
.sym 49843 picorv32.reg_next_pc[7]
.sym 49845 $abc$36366$n3870
.sym 49851 picorv32.reg_out[3]
.sym 49854 $abc$36366$n4319_1
.sym 49855 $abc$36366$n3836_1
.sym 49856 picorv32.latched_stalu
.sym 49857 $abc$36366$n4297_1
.sym 49858 picorv32.reg_out[8]
.sym 49859 $abc$36366$n3836_1
.sym 49862 $abc$36366$n4318_1
.sym 49863 $abc$36366$n3838_1
.sym 49864 picorv32.reg_next_pc[8]
.sym 49865 $abc$36366$n2845
.sym 49866 picorv32.reg_next_pc[3]
.sym 49868 $abc$36366$n3892_1
.sym 49873 $abc$36366$n4298_1
.sym 49874 picorv32.alu_out_q[3]
.sym 49876 picorv32.reg_next_pc[14]
.sym 49877 $abc$36366$n3843_1
.sym 49878 $abc$36366$n2713
.sym 49881 basesoc_counter[1]
.sym 49882 basesoc_counter[0]
.sym 49884 picorv32.reg_next_pc[3]
.sym 49885 $abc$36366$n3836_1
.sym 49886 picorv32.reg_out[3]
.sym 49890 $abc$36366$n3892_1
.sym 49891 $abc$36366$n3836_1
.sym 49892 $abc$36366$n3838_1
.sym 49893 picorv32.reg_next_pc[14]
.sym 49897 picorv32.latched_stalu
.sym 49898 picorv32.reg_out[3]
.sym 49899 picorv32.alu_out_q[3]
.sym 49902 $abc$36366$n4319_1
.sym 49903 $abc$36366$n4318_1
.sym 49908 picorv32.reg_next_pc[8]
.sym 49909 picorv32.reg_out[8]
.sym 49911 $abc$36366$n3836_1
.sym 49914 $abc$36366$n2845
.sym 49915 $abc$36366$n4297_1
.sym 49916 $abc$36366$n3843_1
.sym 49917 $abc$36366$n4298_1
.sym 49922 basesoc_counter[0]
.sym 49923 basesoc_counter[1]
.sym 49927 basesoc_counter[0]
.sym 49930 $abc$36366$n2713
.sym 49931 sys_clk_$glb_clk
.sym 49932 sys_rst_$glb_sr
.sym 49933 spram_bus_adr[1]
.sym 49934 spram_bus_adr[6]
.sym 49935 spram_bus_adr[4]
.sym 49936 picorv32.cpuregs_wrdata[25]
.sym 49937 $abc$36366$n3989_1
.sym 49938 picorv32.cpuregs_wrdata[4]
.sym 49939 picorv32.cpuregs_wrdata[7]
.sym 49940 $abc$36366$n5241
.sym 49945 picorv32.latched_stalu
.sym 49946 picorv32.reg_op1[7]
.sym 49947 picorv32.cpuregs_rs1[8]
.sym 49948 picorv32.cpu_state[2]
.sym 49949 $abc$36366$n5163
.sym 49950 $abc$36366$n4318_1
.sym 49951 picorv32.reg_next_pc[10]
.sym 49953 $abc$36366$n2845
.sym 49954 picorv32.cpuregs_wrdata[23]
.sym 49955 $abc$36366$n3836_1
.sym 49956 $abc$36366$n207
.sym 49957 $abc$36366$n4745_1
.sym 49958 spram_bus_adr[12]
.sym 49959 picorv32.decoded_imm[26]
.sym 49960 $abc$36366$n207
.sym 49961 picorv32.reg_pc[20]
.sym 49962 picorv32.alu_out_q[30]
.sym 49964 $abc$36366$n3002
.sym 49965 $abc$36366$n4306_1
.sym 49966 spram_bus_adr[1]
.sym 49967 $abc$36366$n2845
.sym 49968 $abc$36366$n3002
.sym 49975 $abc$36366$n4745_1
.sym 49976 $abc$36366$n4324_1
.sym 49980 $abc$36366$n4307_1
.sym 49981 $abc$36366$n4334_1
.sym 49982 $abc$36366$n4333_1
.sym 49983 picorv32.reg_next_pc[12]
.sym 49984 picorv32.latched_stalu
.sym 49986 $abc$36366$n4331_1
.sym 49987 picorv32.reg_out[6]
.sym 49988 picorv32.irq_state[0]
.sym 49989 $abc$36366$n3829_1
.sym 49991 $abc$36366$n4306_1
.sym 49992 $abc$36366$n4330_1
.sym 49994 $abc$36366$n4775_1
.sym 49995 $abc$36366$n3836_1
.sym 49996 $abc$36366$n2845
.sym 49997 $abc$36366$n3860_1
.sym 49999 picorv32.reg_out[12]
.sym 50000 $abc$36366$n4325_1
.sym 50002 $abc$36366$n5520_1
.sym 50003 picorv32.alu_out_q[12]
.sym 50005 picorv32.alu_out_q[6]
.sym 50007 $abc$36366$n4330_1
.sym 50008 $abc$36366$n4331_1
.sym 50013 $abc$36366$n4745_1
.sym 50014 $abc$36366$n4775_1
.sym 50015 $abc$36366$n5520_1
.sym 50016 $abc$36366$n3829_1
.sym 50020 $abc$36366$n4333_1
.sym 50022 $abc$36366$n4334_1
.sym 50025 picorv32.irq_state[0]
.sym 50026 $abc$36366$n4324_1
.sym 50027 $abc$36366$n4325_1
.sym 50028 picorv32.reg_next_pc[12]
.sym 50031 picorv32.alu_out_q[12]
.sym 50032 picorv32.latched_stalu
.sym 50033 picorv32.reg_out[12]
.sym 50038 picorv32.reg_out[12]
.sym 50039 $abc$36366$n3836_1
.sym 50040 picorv32.reg_next_pc[12]
.sym 50043 $abc$36366$n2845
.sym 50044 $abc$36366$n4306_1
.sym 50045 $abc$36366$n4307_1
.sym 50046 $abc$36366$n3860_1
.sym 50049 picorv32.latched_stalu
.sym 50050 picorv32.reg_out[6]
.sym 50052 picorv32.alu_out_q[6]
.sym 50054 sys_clk_$glb_clk
.sym 50056 $abc$36366$n4063_1
.sym 50057 $abc$36366$n5431_1
.sym 50058 $abc$36366$n4029_1
.sym 50059 $abc$36366$n4142
.sym 50060 $abc$36366$n4120
.sym 50061 spram_bus_adr[2]
.sym 50062 $abc$36366$n5443_1
.sym 50063 spram_bus_adr[28]
.sym 50064 $abc$36366$n4333_1
.sym 50066 $abc$36366$n4607_1
.sym 50067 $abc$36366$n2792
.sym 50068 $abc$36366$n4310_1
.sym 50069 picorv32.cpuregs_rs1[3]
.sym 50070 $abc$36366$n4001_1
.sym 50071 picorv32.cpuregs_wrdata[25]
.sym 50072 picorv32.latched_stalu
.sym 50073 $abc$36366$n5241
.sym 50074 picorv32.cpu_state[3]
.sym 50075 picorv32.reg_out[6]
.sym 50076 picorv32.irq_mask[1]
.sym 50077 $abc$36366$n3829_1
.sym 50078 picorv32.reg_op1[0]
.sym 50079 picorv32.instr_maskirq
.sym 50080 picorv32.reg_op1[6]
.sym 50081 $abc$36366$n3024
.sym 50082 picorv32.decoded_imm[16]
.sym 50085 $abc$36366$n3838_1
.sym 50086 picorv32.cpuregs_wrdata[4]
.sym 50087 picorv32.reg_pc[3]
.sym 50088 picorv32.reg_op1[4]
.sym 50089 picorv32.cpuregs_wrdata[6]
.sym 50090 picorv32.decoded_imm[1]
.sym 50091 picorv32.decoded_imm[2]
.sym 50097 $abc$36366$n3892_1
.sym 50098 $abc$36366$n4381_1
.sym 50099 $abc$36366$n3040
.sym 50100 picorv32.cpuregs_rs1[8]
.sym 50102 $abc$36366$n4380_1
.sym 50104 picorv32.reg_next_pc[14]
.sym 50105 picorv32.reg_op1[14]
.sym 50106 $abc$36366$n4037_1
.sym 50107 picorv32.reg_out[30]
.sym 50108 picorv32.reg_pc[11]
.sym 50109 picorv32.irq_state[1]
.sym 50110 $abc$36366$n5989
.sym 50111 picorv32.reg_pc[8]
.sym 50112 $abc$36366$n4080_1
.sym 50113 $abc$36366$n3836_1
.sym 50114 $abc$36366$n4037_1
.sym 50115 picorv32.latched_stalu
.sym 50116 $abc$36366$n2845
.sym 50117 $abc$36366$n3870
.sym 50119 $abc$36366$n207
.sym 50121 $abc$36366$n4005_1
.sym 50122 picorv32.alu_out_q[30]
.sym 50123 picorv32.latched_stalu
.sym 50124 $abc$36366$n3002
.sym 50126 picorv32.reg_out[14]
.sym 50127 picorv32.cpuregs_rs1[11]
.sym 50130 $abc$36366$n3836_1
.sym 50131 picorv32.reg_next_pc[14]
.sym 50132 picorv32.reg_out[14]
.sym 50136 $abc$36366$n4380_1
.sym 50137 $abc$36366$n5989
.sym 50138 $abc$36366$n4381_1
.sym 50139 $abc$36366$n207
.sym 50142 picorv32.reg_pc[11]
.sym 50143 picorv32.cpuregs_rs1[11]
.sym 50144 $abc$36366$n4080_1
.sym 50145 $abc$36366$n4037_1
.sym 50148 picorv32.reg_pc[8]
.sym 50149 $abc$36366$n4037_1
.sym 50150 picorv32.cpuregs_rs1[8]
.sym 50151 $abc$36366$n4080_1
.sym 50154 $abc$36366$n3040
.sym 50155 picorv32.irq_state[1]
.sym 50156 $abc$36366$n3892_1
.sym 50157 $abc$36366$n2845
.sym 50160 picorv32.reg_out[30]
.sym 50161 picorv32.latched_stalu
.sym 50162 $abc$36366$n2845
.sym 50163 picorv32.alu_out_q[30]
.sym 50167 picorv32.reg_op1[14]
.sym 50168 $abc$36366$n3870
.sym 50169 $abc$36366$n4005_1
.sym 50172 picorv32.latched_stalu
.sym 50173 $abc$36366$n3836_1
.sym 50174 picorv32.reg_out[30]
.sym 50175 picorv32.alu_out_q[30]
.sym 50176 $abc$36366$n3002
.sym 50177 sys_clk_$glb_clk
.sym 50179 $abc$36366$n3940_1
.sym 50180 $abc$36366$n5432
.sym 50181 picorv32.cpuregs_wrdata[19]
.sym 50182 $abc$36366$n3851_1
.sym 50183 $abc$36366$n5444
.sym 50184 picorv32.cpuregs_wrdata[26]
.sym 50185 picorv32.cpuregs_wrdata[18]
.sym 50186 $abc$36366$n4367
.sym 50188 picorv32.reg_op1[12]
.sym 50189 picorv32.reg_op1[12]
.sym 50191 picorv32.reg_op1[14]
.sym 50192 $abc$36366$n4381_1
.sym 50193 picorv32.cpuregs_rs1[15]
.sym 50194 $abc$36366$n4080_1
.sym 50195 picorv32.cpuregs_rs1[12]
.sym 50196 picorv32.cpuregs_wrdata[13]
.sym 50197 $abc$36366$n3021
.sym 50198 picorv32.irq_state[0]
.sym 50199 picorv32.cpuregs_rs1[25]
.sym 50200 picorv32.cpu_state[0]
.sym 50201 picorv32.reg_op1[11]
.sym 50202 picorv32.reg_out[30]
.sym 50203 $abc$36366$n3870
.sym 50205 picorv32.reg_pc[6]
.sym 50206 $abc$36366$n4094
.sym 50207 $abc$36366$n4120
.sym 50208 picorv32.decoded_imm[18]
.sym 50209 picorv32.reg_op1[8]
.sym 50210 picorv32.decoded_imm[15]
.sym 50211 picorv32.alu_out_q[4]
.sym 50212 spram_bus_adr[12]
.sym 50213 picorv32.decoded_imm[5]
.sym 50214 picorv32.decoded_imm[7]
.sym 50220 $abc$36366$n4696_1
.sym 50221 picorv32.cpuregs_rs1[6]
.sym 50222 picorv32.cpu_state[2]
.sym 50223 $abc$36366$n2995
.sym 50227 $abc$36366$n4080_1
.sym 50228 $abc$36366$n4036_1
.sym 50230 $abc$36366$n4703
.sym 50231 picorv32.reg_pc[6]
.sym 50234 $abc$36366$n4056_1
.sym 50236 $abc$36366$n3007_1
.sym 50237 $abc$36366$n4053_1
.sym 50238 $abc$36366$n4037_1
.sym 50239 $abc$36366$n4057_1
.sym 50240 $abc$36366$n4058_1
.sym 50243 $abc$36366$n4700
.sym 50244 picorv32.reg_op1[0]
.sym 50245 picorv32.reg_op1[2]
.sym 50246 picorv32.cpuregs_rs1[3]
.sym 50247 picorv32.reg_pc[3]
.sym 50248 picorv32.reg_op1[4]
.sym 50251 picorv32.cpuregs_rs1[2]
.sym 50253 picorv32.cpuregs_rs1[2]
.sym 50254 $abc$36366$n4700
.sym 50255 $abc$36366$n4696_1
.sym 50256 $abc$36366$n4703
.sym 50259 picorv32.cpuregs_rs1[6]
.sym 50260 $abc$36366$n4037_1
.sym 50261 $abc$36366$n4080_1
.sym 50262 picorv32.reg_pc[6]
.sym 50265 picorv32.cpu_state[2]
.sym 50266 $abc$36366$n4053_1
.sym 50267 picorv32.reg_pc[3]
.sym 50268 $abc$36366$n4056_1
.sym 50271 $abc$36366$n4036_1
.sym 50272 $abc$36366$n3007_1
.sym 50273 picorv32.reg_op1[4]
.sym 50274 $abc$36366$n4058_1
.sym 50278 $abc$36366$n2995
.sym 50279 picorv32.reg_op1[2]
.sym 50283 $abc$36366$n2995
.sym 50285 picorv32.reg_op1[0]
.sym 50289 $abc$36366$n4037_1
.sym 50290 $abc$36366$n4057_1
.sym 50292 picorv32.cpuregs_rs1[3]
.sym 50297 $abc$36366$n4053_1
.sym 50298 picorv32.cpu_state[2]
.sym 50300 sys_clk_$glb_clk
.sym 50303 $abc$36366$n4879
.sym 50304 $abc$36366$n4880
.sym 50305 $abc$36366$n4881
.sym 50306 $abc$36366$n4882
.sym 50307 $abc$36366$n4883
.sym 50308 $abc$36366$n4884
.sym 50309 $abc$36366$n4885
.sym 50310 $abc$36366$n4343_1
.sym 50314 picorv32.reg_op1[1]
.sym 50315 picorv32.cpuregs_wrdata[18]
.sym 50316 picorv32.cpu_state[2]
.sym 50317 $abc$36366$n4368_1
.sym 50318 $abc$36366$n4703
.sym 50319 picorv32.reg_pc[23]
.sym 50320 $abc$36366$n7127
.sym 50321 picorv32.decoded_imm[21]
.sym 50322 picorv32.cpu_state[2]
.sym 50323 picorv32.reg_op1[20]
.sym 50324 $abc$36366$n4346
.sym 50325 picorv32.decoded_imm[18]
.sym 50326 picorv32.reg_op1[12]
.sym 50327 picorv32.decoded_imm[27]
.sym 50328 $abc$36366$n4053_1
.sym 50329 picorv32.decoded_imm[22]
.sym 50331 picorv32.decoded_imm[10]
.sym 50333 picorv32.reg_out[4]
.sym 50334 picorv32.reg_op1[6]
.sym 50335 $abc$36366$n5450
.sym 50336 picorv32.decoded_imm[19]
.sym 50337 $abc$36366$n4080_1
.sym 50344 picorv32.reg_op1[2]
.sym 50345 $abc$36366$n4045
.sym 50346 $abc$36366$n3021
.sym 50347 picorv32.cpuregs_rs1[1]
.sym 50348 $abc$36366$n4037_1
.sym 50349 picorv32.reg_op1[5]
.sym 50350 $abc$36366$n3024
.sym 50351 picorv32.reg_op1[6]
.sym 50352 $abc$36366$n4079_1
.sym 50353 $abc$36366$n5428_1
.sym 50354 picorv32.reg_op1[7]
.sym 50356 $abc$36366$n4043_1
.sym 50357 $abc$36366$n4081_1
.sym 50358 $abc$36366$n3024
.sym 50361 $abc$36366$n3089
.sym 50362 $abc$36366$n4881
.sym 50364 $abc$36366$n4042_1
.sym 50365 $abc$36366$n4884
.sym 50366 $abc$36366$n5436_1
.sym 50367 $abc$36366$n4036_1
.sym 50368 $abc$36366$n4078_1
.sym 50369 $abc$36366$n4082_1
.sym 50372 $abc$36366$n3007_1
.sym 50373 $abc$36366$n2995
.sym 50374 $abc$36366$n5141
.sym 50376 $abc$36366$n5141
.sym 50378 $abc$36366$n4884
.sym 50379 $abc$36366$n5436_1
.sym 50382 $abc$36366$n4081_1
.sym 50383 $abc$36366$n4884
.sym 50384 $abc$36366$n3024
.sym 50385 $abc$36366$n4079_1
.sym 50390 picorv32.reg_op1[5]
.sym 50391 $abc$36366$n2995
.sym 50394 $abc$36366$n4881
.sym 50395 $abc$36366$n5141
.sym 50396 $abc$36366$n5428_1
.sym 50397 $abc$36366$n3024
.sym 50400 picorv32.cpuregs_rs1[1]
.sym 50401 $abc$36366$n4037_1
.sym 50403 $abc$36366$n4042_1
.sym 50406 $abc$36366$n4036_1
.sym 50407 $abc$36366$n3007_1
.sym 50408 picorv32.reg_op1[2]
.sym 50409 $abc$36366$n4043_1
.sym 50412 picorv32.reg_op1[7]
.sym 50413 $abc$36366$n4082_1
.sym 50414 $abc$36366$n3007_1
.sym 50415 $abc$36366$n4036_1
.sym 50418 $abc$36366$n3021
.sym 50419 $abc$36366$n4045
.sym 50420 picorv32.reg_op1[6]
.sym 50421 $abc$36366$n4078_1
.sym 50422 $abc$36366$n3089
.sym 50423 sys_clk_$glb_clk
.sym 50425 $abc$36366$n4886
.sym 50426 $abc$36366$n4887
.sym 50427 $abc$36366$n4888
.sym 50428 $abc$36366$n4889
.sym 50429 $abc$36366$n4890
.sym 50430 $abc$36366$n4891
.sym 50431 $abc$36366$n4892
.sym 50432 $abc$36366$n4893
.sym 50433 $abc$36366$n4041_1
.sym 50434 spram_bus_adr[11]
.sym 50437 picorv32.latched_is_lu
.sym 50438 picorv32.reg_op2[3]
.sym 50439 $abc$36366$n7130
.sym 50440 picorv32.reg_op1[7]
.sym 50441 picorv32.cpu_state[2]
.sym 50442 $abc$36366$n4885
.sym 50443 picorv32.reg_op2[11]
.sym 50444 $abc$36366$n3024
.sym 50445 $abc$36366$n5429
.sym 50446 picorv32.reg_op1[1]
.sym 50448 $abc$36366$n2845
.sym 50449 picorv32.cpuregs_wrdata[29]
.sym 50450 picorv32.decoded_imm[12]
.sym 50451 picorv32.decoded_imm[26]
.sym 50452 picorv32.reg_op1[13]
.sym 50453 picorv32.reg_pc[20]
.sym 50454 picorv32.alu_out_q[30]
.sym 50455 picorv32.reg_op1[11]
.sym 50459 $abc$36366$n2995
.sym 50466 $abc$36366$n4113
.sym 50467 $abc$36366$n4114
.sym 50468 $abc$36366$n5441
.sym 50469 $abc$36366$n4095
.sym 50470 picorv32.cpu_state[2]
.sym 50471 picorv32.reg_pc[20]
.sym 50472 $abc$36366$n4080_1
.sym 50474 $abc$36366$n4037_1
.sym 50475 picorv32.reg_pc[26]
.sym 50476 $abc$36366$n4094
.sym 50477 $abc$36366$n3089
.sym 50478 $abc$36366$n3021
.sym 50479 $abc$36366$n4120
.sym 50480 $abc$36366$n4173
.sym 50481 picorv32.reg_op1[11]
.sym 50482 $abc$36366$n4886
.sym 50485 $abc$36366$n4045
.sym 50486 $abc$36366$n4115
.sym 50487 $abc$36366$n5446_1
.sym 50488 $abc$36366$n4053_1
.sym 50489 $abc$36366$n3024
.sym 50490 picorv32.cpuregs_rs1[26]
.sym 50492 $abc$36366$n5141
.sym 50493 $abc$36366$n4889
.sym 50494 $abc$36366$n4890
.sym 50497 $abc$36366$n3024
.sym 50499 $abc$36366$n4115
.sym 50500 $abc$36366$n4114
.sym 50501 $abc$36366$n4889
.sym 50502 $abc$36366$n3024
.sym 50505 $abc$36366$n4173
.sym 50506 picorv32.cpu_state[2]
.sym 50507 picorv32.reg_pc[20]
.sym 50508 $abc$36366$n4053_1
.sym 50511 $abc$36366$n4120
.sym 50512 $abc$36366$n5141
.sym 50513 $abc$36366$n3024
.sym 50514 $abc$36366$n4890
.sym 50517 $abc$36366$n5141
.sym 50518 $abc$36366$n4886
.sym 50520 $abc$36366$n5441
.sym 50523 $abc$36366$n4886
.sym 50524 $abc$36366$n4095
.sym 50525 $abc$36366$n3024
.sym 50526 $abc$36366$n4094
.sym 50529 $abc$36366$n3021
.sym 50530 $abc$36366$n4113
.sym 50531 $abc$36366$n4045
.sym 50532 picorv32.reg_op1[11]
.sym 50535 $abc$36366$n4080_1
.sym 50536 picorv32.cpuregs_rs1[26]
.sym 50537 picorv32.reg_pc[26]
.sym 50538 $abc$36366$n4037_1
.sym 50541 $abc$36366$n5141
.sym 50543 $abc$36366$n5446_1
.sym 50544 $abc$36366$n4889
.sym 50545 $abc$36366$n3089
.sym 50546 sys_clk_$glb_clk
.sym 50548 $abc$36366$n4894
.sym 50549 $abc$36366$n4895
.sym 50550 $abc$36366$n4896
.sym 50551 $abc$36366$n4897
.sym 50552 $abc$36366$n4898
.sym 50553 $abc$36366$n4899
.sym 50554 $abc$36366$n4900
.sym 50555 $abc$36366$n4901
.sym 50556 $abc$36366$n4093_1
.sym 50557 $abc$36366$n4891
.sym 50559 sys_clk
.sym 50560 picorv32.cpuregs_rs1[19]
.sym 50561 $abc$36366$n4892
.sym 50562 $abc$36366$n5441
.sym 50563 picorv32.cpuregs_rs1[21]
.sym 50564 picorv32.cpu_state[3]
.sym 50565 picorv32.reg_op1[5]
.sym 50566 picorv32.reg_op1[28]
.sym 50567 picorv32.cpuregs_rs1[29]
.sym 50568 picorv32.cpu_state[2]
.sym 50569 $abc$36366$n4700
.sym 50570 picorv32.decoded_imm[13]
.sym 50571 picorv32.cpuregs_rs1[1]
.sym 50573 picorv32.reg_op1[7]
.sym 50574 picorv32.reg_op1[2]
.sym 50575 picorv32.reg_op1[8]
.sym 50576 $abc$36366$n3024
.sym 50577 picorv32.reg_op2[4]
.sym 50578 picorv32.alu_out_q[16]
.sym 50579 picorv32.decoded_imm[16]
.sym 50580 picorv32.reg_op2[6]
.sym 50581 $abc$36366$n4045
.sym 50582 picorv32.reg_op1[20]
.sym 50583 picorv32.reg_op1[4]
.sym 50589 picorv32.reg_op1[9]
.sym 50590 $abc$36366$n3021
.sym 50591 $abc$36366$n3089
.sym 50593 $abc$36366$n4045
.sym 50594 $abc$36366$n3024
.sym 50595 picorv32.reg_pc[17]
.sym 50596 picorv32.reg_op1[12]
.sym 50598 $abc$36366$n5472_1
.sym 50599 $abc$36366$n4221_1
.sym 50601 $abc$36366$n4045
.sym 50602 picorv32.reg_pc[27]
.sym 50603 $abc$36366$n4098_1
.sym 50604 $abc$36366$n5141
.sym 50605 $abc$36366$n5450
.sym 50606 $abc$36366$n4895
.sym 50607 $abc$36366$n4080_1
.sym 50608 $abc$36366$n4905
.sym 50610 $abc$36366$n4219_1
.sym 50612 picorv32.reg_op1[13]
.sym 50614 picorv32.reg_op1[20]
.sym 50615 picorv32.reg_op2[13]
.sym 50616 $abc$36366$n4905
.sym 50617 $abc$36366$n4898
.sym 50618 $abc$36366$n5473_1
.sym 50622 picorv32.reg_op1[9]
.sym 50623 $abc$36366$n3021
.sym 50625 $abc$36366$n4098_1
.sym 50628 $abc$36366$n4045
.sym 50629 $abc$36366$n5473_1
.sym 50630 $abc$36366$n3021
.sym 50631 picorv32.reg_op1[20]
.sym 50634 picorv32.reg_pc[27]
.sym 50635 $abc$36366$n4905
.sym 50636 $abc$36366$n4080_1
.sym 50637 $abc$36366$n3024
.sym 50640 picorv32.reg_op1[12]
.sym 50641 $abc$36366$n4045
.sym 50642 $abc$36366$n3021
.sym 50643 $abc$36366$n5450
.sym 50646 picorv32.reg_pc[17]
.sym 50647 $abc$36366$n4895
.sym 50648 $abc$36366$n4080_1
.sym 50649 $abc$36366$n3024
.sym 50652 $abc$36366$n4898
.sym 50653 $abc$36366$n5141
.sym 50654 $abc$36366$n3024
.sym 50655 $abc$36366$n5472_1
.sym 50658 $abc$36366$n4905
.sym 50659 $abc$36366$n4219_1
.sym 50660 $abc$36366$n5141
.sym 50661 $abc$36366$n4221_1
.sym 50664 picorv32.reg_op2[13]
.sym 50666 picorv32.reg_op1[13]
.sym 50668 $abc$36366$n3089
.sym 50669 sys_clk_$glb_clk
.sym 50671 $abc$36366$n4902
.sym 50672 $abc$36366$n4903
.sym 50673 $abc$36366$n4904
.sym 50674 $abc$36366$n4905
.sym 50675 $abc$36366$n4906
.sym 50676 $abc$36366$n4907
.sym 50677 $abc$36366$n4908
.sym 50678 $abc$36366$n4909
.sym 50683 picorv32.reg_op2[8]
.sym 50684 $abc$36366$n4900
.sym 50685 $abc$36366$n3089
.sym 50686 $abc$36366$n3007_1
.sym 50687 picorv32.reg_op2[13]
.sym 50688 picorv32.decoded_imm[21]
.sym 50689 picorv32.cpuregs_rs1[16]
.sym 50690 picorv32.reg_op1[13]
.sym 50691 $abc$36366$n4098_1
.sym 50692 picorv32.decoded_imm[20]
.sym 50693 $abc$36366$n4156
.sym 50694 $abc$36366$n4896
.sym 50696 picorv32.decoded_imm[18]
.sym 50698 $abc$36366$n4421
.sym 50700 picorv32.reg_op1[14]
.sym 50701 picorv32.reg_op1[12]
.sym 50702 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50703 picorv32.alu_out_q[4]
.sym 50704 spram_bus_adr[12]
.sym 50705 picorv32.reg_op1[18]
.sym 50706 picorv32.reg_op1[14]
.sym 50715 $abc$36366$n5451_1
.sym 50716 $abc$36366$n5467_1
.sym 50717 $abc$36366$n5475_1
.sym 50718 picorv32.reg_op1[27]
.sym 50719 picorv32.reg_op1[26]
.sym 50720 $abc$36366$n4214
.sym 50721 picorv32.reg_op1[20]
.sym 50722 picorv32.reg_op1[17]
.sym 50723 $abc$36366$n4213_1
.sym 50724 $abc$36366$n4215_1
.sym 50725 picorv32.reg_op1[25]
.sym 50726 $abc$36366$n5464_1
.sym 50727 picorv32.reg_op1[11]
.sym 50728 $abc$36366$n2995
.sym 50729 $abc$36366$n4036_1
.sym 50730 $abc$36366$n3089
.sym 50733 $abc$36366$n5449_1
.sym 50734 $abc$36366$n5465
.sym 50736 $abc$36366$n2995
.sym 50737 $abc$36366$n3007_1
.sym 50741 $abc$36366$n4045
.sym 50742 $abc$36366$n5448_1
.sym 50745 picorv32.reg_op1[25]
.sym 50747 $abc$36366$n2995
.sym 50752 $abc$36366$n5465
.sym 50754 $abc$36366$n5467_1
.sym 50757 picorv32.reg_op1[20]
.sym 50758 $abc$36366$n2995
.sym 50759 $abc$36366$n3007_1
.sym 50760 $abc$36366$n5475_1
.sym 50763 $abc$36366$n4214
.sym 50764 $abc$36366$n3007_1
.sym 50765 $abc$36366$n4036_1
.sym 50766 picorv32.reg_op1[27]
.sym 50769 $abc$36366$n4213_1
.sym 50770 picorv32.reg_op1[26]
.sym 50771 $abc$36366$n4045
.sym 50772 $abc$36366$n4215_1
.sym 50775 $abc$36366$n2995
.sym 50776 picorv32.reg_op1[11]
.sym 50777 $abc$36366$n5448_1
.sym 50778 $abc$36366$n3007_1
.sym 50781 $abc$36366$n2995
.sym 50782 picorv32.reg_op1[17]
.sym 50783 $abc$36366$n3007_1
.sym 50784 $abc$36366$n5464_1
.sym 50787 $abc$36366$n5451_1
.sym 50789 $abc$36366$n5449_1
.sym 50791 $abc$36366$n3089
.sym 50792 sys_clk_$glb_clk
.sym 50794 $abc$36366$n3163
.sym 50795 $abc$36366$n4542
.sym 50796 picorv32.alu_out_q[4]
.sym 50797 $abc$36366$n5503_1
.sym 50798 $abc$36366$n3167
.sym 50799 picorv32.alu_out_q[7]
.sym 50800 $abc$36366$n4510_1
.sym 50801 $abc$36366$n4543
.sym 50802 $abc$36366$n4212_1
.sym 50803 $abc$36366$n4907
.sym 50806 picorv32.reg_op1[10]
.sym 50807 $abc$36366$n4908
.sym 50808 picorv32.reg_op1[19]
.sym 50809 picorv32.reg_op1[1]
.sym 50810 picorv32.reg_op1[17]
.sym 50811 picorv32.reg_op1[30]
.sym 50812 $abc$36366$n5476_1
.sym 50813 $abc$36366$n4036_1
.sym 50814 $abc$36366$n3021
.sym 50815 picorv32.reg_op1[20]
.sym 50816 $abc$36366$n5141
.sym 50817 picorv32.decoded_imm[31]
.sym 50818 picorv32.reg_op2[20]
.sym 50819 picorv32.reg_op1[28]
.sym 50820 picorv32.decoded_imm[27]
.sym 50821 $abc$36366$n5506_1
.sym 50822 picorv32.reg_op1[6]
.sym 50823 picorv32.reg_op2[2]
.sym 50825 picorv32.reg_op1[28]
.sym 50826 picorv32.reg_op1[16]
.sym 50827 picorv32.reg_op1[22]
.sym 50829 picorv32.reg_op1[12]
.sym 50835 $abc$36366$n4420_1
.sym 50836 picorv32.reg_op1[18]
.sym 50837 picorv32.reg_op1[16]
.sym 50838 picorv32.reg_op2[16]
.sym 50839 $abc$36366$n4604
.sym 50843 $abc$36366$n4420_1
.sym 50844 picorv32.reg_op2[18]
.sym 50845 $abc$36366$n4419_1
.sym 50846 $abc$36366$n3165
.sym 50847 picorv32.reg_op2[4]
.sym 50849 $abc$36366$n3166
.sym 50850 $abc$36366$n4603_1
.sym 50851 $abc$36366$n4605_1
.sym 50852 $abc$36366$n4616_1
.sym 50854 picorv32.reg_op1[24]
.sym 50855 $abc$36366$n4606
.sym 50857 $abc$36366$n4387_1
.sym 50859 picorv32.reg_op1[27]
.sym 50860 picorv32.reg_op1[14]
.sym 50861 $abc$36366$n4607_1
.sym 50862 picorv32.reg_op2[24]
.sym 50864 $abc$36366$n4421
.sym 50865 picorv32.reg_op2[14]
.sym 50866 picorv32.reg_op2[27]
.sym 50868 $abc$36366$n4606
.sym 50869 $abc$36366$n4420_1
.sym 50870 picorv32.reg_op1[16]
.sym 50871 picorv32.reg_op2[16]
.sym 50874 $abc$36366$n4419_1
.sym 50875 $abc$36366$n4421
.sym 50876 picorv32.reg_op1[18]
.sym 50877 picorv32.reg_op2[18]
.sym 50880 $abc$36366$n4420_1
.sym 50881 picorv32.reg_op1[18]
.sym 50882 picorv32.reg_op2[18]
.sym 50883 $abc$36366$n4616_1
.sym 50887 $abc$36366$n4605_1
.sym 50888 $abc$36366$n4607_1
.sym 50889 $abc$36366$n4603_1
.sym 50892 $abc$36366$n4421
.sym 50893 picorv32.reg_op2[16]
.sym 50894 picorv32.reg_op1[16]
.sym 50895 $abc$36366$n4419_1
.sym 50898 picorv32.reg_op2[14]
.sym 50899 $abc$36366$n3165
.sym 50900 $abc$36366$n3166
.sym 50901 picorv32.reg_op1[14]
.sym 50904 picorv32.reg_op2[24]
.sym 50905 picorv32.reg_op1[24]
.sym 50906 picorv32.reg_op2[27]
.sym 50907 picorv32.reg_op1[27]
.sym 50910 picorv32.reg_op2[4]
.sym 50911 $abc$36366$n4387_1
.sym 50913 $abc$36366$n4604
.sym 50915 sys_clk_$glb_clk
.sym 50917 $abc$36366$n4459_1
.sym 50918 regs0
.sym 50919 $abc$36366$n4587
.sym 50920 $abc$36366$n4544
.sym 50921 $abc$36366$n4511
.sym 50922 $abc$36366$n4522
.sym 50923 $abc$36366$n6696
.sym 50924 regs1
.sym 50925 $abc$36366$n4585
.sym 50930 $abc$36366$n4417_1
.sym 50931 sram_bus_dat_w[3]
.sym 50932 picorv32.reg_op2[17]
.sym 50933 $abc$36366$n4456_1
.sym 50934 picorv32.reg_op1[12]
.sym 50935 picorv32.reg_op2[10]
.sym 50936 picorv32.reg_op1[15]
.sym 50937 $abc$36366$n3166
.sym 50938 picorv32.reg_op2[22]
.sym 50939 picorv32.reg_op1[9]
.sym 50940 $abc$36366$n4456_1
.sym 50941 picorv32.alu_out_q[30]
.sym 50943 picorv32.reg_op1[11]
.sym 50944 picorv32.reg_op2[0]
.sym 50945 picorv32.reg_op1[27]
.sym 50946 picorv32.reg_op1[12]
.sym 50947 picorv32.reg_op2[0]
.sym 50948 regs1
.sym 50949 picorv32.reg_op2[30]
.sym 50950 picorv32.reg_op1[29]
.sym 50952 picorv32.reg_op1[11]
.sym 50958 $abc$36366$n4499
.sym 50959 $abc$36366$n5403
.sym 50960 picorv32.reg_op2[0]
.sym 50961 $abc$36366$n5501_1
.sym 50963 $abc$36366$n4420_1
.sym 50965 $abc$36366$n4419_1
.sym 50966 picorv32.reg_op1[3]
.sym 50967 picorv32.reg_op1[2]
.sym 50968 $abc$36366$n4615_1
.sym 50969 $abc$36366$n5406
.sym 50970 picorv32.reg_op2[4]
.sym 50971 picorv32.reg_op2[3]
.sym 50973 $abc$36366$n5499_1
.sym 50974 picorv32.instr_sub
.sym 50975 $abc$36366$n4498_1
.sym 50976 $abc$36366$n4470
.sym 50977 $abc$36366$n5407
.sym 50978 $abc$36366$n4604
.sym 50979 picorv32.instr_sub
.sym 50983 $abc$36366$n4421
.sym 50984 $abc$36366$n5404
.sym 50985 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50987 $abc$36366$n4614_1
.sym 50988 $abc$36366$n4617
.sym 50989 $abc$36366$n4417_1
.sym 50991 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 50992 picorv32.instr_sub
.sym 50993 $abc$36366$n5406
.sym 50994 $abc$36366$n5407
.sym 50997 $abc$36366$n4419_1
.sym 50998 picorv32.reg_op2[3]
.sym 50999 picorv32.reg_op1[3]
.sym 51000 $abc$36366$n4421
.sym 51003 $abc$36366$n4417_1
.sym 51004 $abc$36366$n5501_1
.sym 51005 $abc$36366$n5499_1
.sym 51006 $abc$36366$n4498_1
.sym 51010 picorv32.reg_op2[0]
.sym 51011 picorv32.reg_op1[3]
.sym 51012 picorv32.reg_op1[2]
.sym 51015 $abc$36366$n4614_1
.sym 51016 $abc$36366$n4615_1
.sym 51018 $abc$36366$n4617
.sym 51021 picorv32.reg_op2[4]
.sym 51022 $abc$36366$n4604
.sym 51024 $abc$36366$n4470
.sym 51027 picorv32.instr_sub
.sym 51028 $abc$36366$n5403
.sym 51029 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51030 $abc$36366$n5404
.sym 51033 picorv32.reg_op1[3]
.sym 51034 $abc$36366$n4499
.sym 51035 $abc$36366$n4420_1
.sym 51036 picorv32.reg_op2[3]
.sym 51038 sys_clk_$glb_clk
.sym 51041 $abc$36366$n5401
.sym 51042 $abc$36366$n5404
.sym 51043 $abc$36366$n5407
.sym 51044 $abc$36366$n5410
.sym 51045 $abc$36366$n5413
.sym 51046 $abc$36366$n5416
.sym 51047 $abc$36366$n5419
.sym 51052 picorv32.reg_op2[16]
.sym 51053 $abc$36366$n3179
.sym 51054 picorv32.reg_op1[28]
.sym 51055 $abc$36366$n5501_1
.sym 51056 picorv32.reg_op2[23]
.sym 51057 picorv32.reg_op1[16]
.sym 51058 picorv32.reg_op2[18]
.sym 51059 $abc$36366$n4459_1
.sym 51060 picorv32.reg_op2[21]
.sym 51061 $abc$36366$n4419_1
.sym 51062 picorv32.alu_out_q[18]
.sym 51063 picorv32.reg_op1[2]
.sym 51064 $abc$36366$n4604
.sym 51065 picorv32.reg_op1[7]
.sym 51066 picorv32.reg_op1[2]
.sym 51067 picorv32.reg_op1[20]
.sym 51069 picorv32.reg_op2[14]
.sym 51070 $abc$36366$n4522
.sym 51071 picorv32.reg_op1[4]
.sym 51072 picorv32.reg_op2[6]
.sym 51075 picorv32.reg_op1[8]
.sym 51081 $abc$36366$n4580
.sym 51082 $abc$36366$n4627
.sym 51083 picorv32.reg_op2[6]
.sym 51088 $abc$36366$n5442
.sym 51089 picorv32.reg_op2[11]
.sym 51090 picorv32.reg_op2[20]
.sym 51091 $abc$36366$n4625
.sym 51093 $abc$36366$n5433
.sym 51094 $abc$36366$n4420_1
.sym 51095 picorv32.reg_op1[20]
.sym 51096 $abc$36366$n4626_1
.sym 51099 $abc$36366$n4624
.sym 51100 picorv32.reg_op2[20]
.sym 51101 $abc$36366$n5434
.sym 51104 $abc$36366$n4575
.sym 51105 picorv32.instr_sub
.sym 51106 $abc$36366$n4419_1
.sym 51108 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51109 $abc$36366$n4421
.sym 51111 $abc$36366$n4578
.sym 51112 $abc$36366$n5443
.sym 51114 $abc$36366$n5434
.sym 51115 $abc$36366$n5433
.sym 51116 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51117 picorv32.instr_sub
.sym 51120 $abc$36366$n4578
.sym 51121 $abc$36366$n4580
.sym 51122 $abc$36366$n4575
.sym 51126 $abc$36366$n4420_1
.sym 51127 picorv32.reg_op2[20]
.sym 51128 $abc$36366$n4626_1
.sym 51129 picorv32.reg_op1[20]
.sym 51133 picorv32.reg_op2[6]
.sym 51138 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51139 $abc$36366$n5442
.sym 51140 $abc$36366$n5443
.sym 51141 picorv32.instr_sub
.sym 51144 $abc$36366$n4627
.sym 51145 $abc$36366$n4624
.sym 51146 $abc$36366$n4625
.sym 51153 picorv32.reg_op2[11]
.sym 51156 $abc$36366$n4421
.sym 51157 picorv32.reg_op2[20]
.sym 51158 picorv32.reg_op1[20]
.sym 51159 $abc$36366$n4419_1
.sym 51161 sys_clk_$glb_clk
.sym 51163 $abc$36366$n5422
.sym 51164 $abc$36366$n5425
.sym 51165 $abc$36366$n5428
.sym 51166 $abc$36366$n5431
.sym 51167 $abc$36366$n5434
.sym 51168 $abc$36366$n5437
.sym 51169 $abc$36366$n5440
.sym 51170 $abc$36366$n5443
.sym 51175 picorv32.reg_op1[26]
.sym 51176 picorv32.reg_op1[24]
.sym 51177 picorv32.reg_op2[27]
.sym 51178 $abc$36366$n4420_1
.sym 51179 picorv32.reg_op2[24]
.sym 51180 picorv32.reg_op1[1]
.sym 51181 $abc$36366$n4417_1
.sym 51182 $abc$36366$n4420_1
.sym 51183 picorv32.reg_op2[26]
.sym 51185 $abc$36366$n4601_1
.sym 51186 $abc$36366$n4577
.sym 51187 $abc$36366$n2791
.sym 51189 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51190 picorv32.reg_op1[18]
.sym 51192 picorv32.reg_op1[23]
.sym 51193 $abc$36366$n9
.sym 51194 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51195 $abc$36366$n4421
.sym 51196 $abc$36366$n4421
.sym 51197 $abc$36366$n4421
.sym 51198 picorv32.reg_op1[14]
.sym 51204 picorv32.reg_op1[17]
.sym 51207 $abc$36366$n4421
.sym 51209 picorv32.instr_sub
.sym 51212 $abc$36366$n4593_1
.sym 51213 $abc$36366$n5448
.sym 51214 $abc$36366$n5451
.sym 51216 $abc$36366$n5457
.sym 51217 picorv32.instr_sub
.sym 51218 picorv32.reg_op1[14]
.sym 51219 picorv32.reg_op2[0]
.sym 51221 $abc$36366$n5449
.sym 51222 $abc$36366$n5452
.sym 51223 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51224 $abc$36366$n4420_1
.sym 51225 picorv32.reg_op1[16]
.sym 51227 picorv32.reg_op2[12]
.sym 51229 picorv32.reg_op2[14]
.sym 51232 $abc$36366$n5458
.sym 51233 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51235 $abc$36366$n4419_1
.sym 51237 $abc$36366$n4419_1
.sym 51238 $abc$36366$n4421
.sym 51239 picorv32.reg_op2[14]
.sym 51240 picorv32.reg_op1[14]
.sym 51243 $abc$36366$n5457
.sym 51244 picorv32.instr_sub
.sym 51245 $abc$36366$n5458
.sym 51246 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51249 $abc$36366$n5448
.sym 51250 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51251 picorv32.instr_sub
.sym 51252 $abc$36366$n5449
.sym 51255 picorv32.instr_sub
.sym 51256 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51257 $abc$36366$n5451
.sym 51258 $abc$36366$n5452
.sym 51264 picorv32.reg_op2[12]
.sym 51268 picorv32.reg_op1[17]
.sym 51269 picorv32.reg_op1[16]
.sym 51270 picorv32.reg_op2[0]
.sym 51273 picorv32.reg_op2[14]
.sym 51279 picorv32.reg_op1[14]
.sym 51280 picorv32.reg_op2[14]
.sym 51281 $abc$36366$n4593_1
.sym 51282 $abc$36366$n4420_1
.sym 51286 $abc$36366$n5446
.sym 51287 $abc$36366$n5449
.sym 51288 $abc$36366$n5452
.sym 51289 $abc$36366$n5455
.sym 51290 $abc$36366$n5458
.sym 51291 $abc$36366$n5461
.sym 51292 $abc$36366$n5464
.sym 51293 $abc$36366$n5467
.sym 51298 $PACKER_VCC_NET
.sym 51299 picorv32.reg_op2[25]
.sym 51300 $abc$36366$n4390_1
.sym 51301 $abc$36366$n2821
.sym 51303 sram_bus_dat_w[0]
.sym 51304 $abc$36366$n4612_1
.sym 51305 picorv32.reg_op1[10]
.sym 51306 $abc$36366$n4604
.sym 51307 sram_bus_dat_w[1]
.sym 51308 $abc$36366$n4528_1
.sym 51311 picorv32.reg_op1[16]
.sym 51312 picorv32.reg_op1[28]
.sym 51315 sys_rst
.sym 51320 picorv32.reg_op1[22]
.sym 51321 $abc$36366$n2687
.sym 51329 picorv32.reg_op2[18]
.sym 51331 picorv32.instr_sub
.sym 51332 $abc$36366$n5484
.sym 51335 picorv32.instr_sub
.sym 51337 picorv32.reg_op2[0]
.sym 51338 picorv32.reg_op2[16]
.sym 51342 picorv32.reg_op2[17]
.sym 51343 $abc$36366$n5446
.sym 51345 picorv32.reg_op2[19]
.sym 51346 picorv32.reg_op1[22]
.sym 51347 $abc$36366$n2791
.sym 51349 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51351 $abc$36366$n5445
.sym 51352 picorv32.reg_op1[23]
.sym 51353 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51354 $abc$36366$n2792
.sym 51356 $abc$36366$n5485
.sym 51362 $abc$36366$n2791
.sym 51366 $abc$36366$n5445
.sym 51367 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51368 picorv32.instr_sub
.sym 51369 $abc$36366$n5446
.sym 51374 picorv32.reg_op2[16]
.sym 51379 picorv32.reg_op2[17]
.sym 51384 picorv32.instr_sub
.sym 51385 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51386 $abc$36366$n5485
.sym 51387 $abc$36366$n5484
.sym 51391 picorv32.reg_op2[18]
.sym 51396 picorv32.reg_op2[19]
.sym 51402 picorv32.reg_op1[22]
.sym 51403 picorv32.reg_op1[23]
.sym 51404 picorv32.reg_op2[0]
.sym 51406 $abc$36366$n2792
.sym 51407 sys_clk_$glb_clk
.sym 51408 sys_rst_$glb_sr
.sym 51409 $abc$36366$n5470
.sym 51410 $abc$36366$n5473
.sym 51411 $abc$36366$n5476
.sym 51412 $abc$36366$n5479
.sym 51413 $abc$36366$n5482
.sym 51414 $abc$36366$n5485
.sym 51415 $abc$36366$n5488
.sym 51416 $abc$36366$n5491
.sym 51421 basesoc_uart_tx_pending
.sym 51425 sram_bus_dat_w[4]
.sym 51427 picorv32.instr_sub
.sym 51428 picorv32.reg_op1[22]
.sym 51429 picorv32.instr_sub
.sym 51431 sys_rst
.sym 51432 sys_rst
.sym 51433 $abc$36366$n3311
.sym 51434 spram_bus_adr[4]
.sym 51435 sram_bus_dat_w[1]
.sym 51436 regs1
.sym 51437 picorv32.reg_op2[30]
.sym 51443 picorv32.reg_op1[29]
.sym 51450 picorv32.reg_op2[24]
.sym 51453 picorv32.instr_sub
.sym 51454 $abc$36366$n4419_1
.sym 51455 picorv32.reg_op2[30]
.sym 51458 picorv32.reg_op2[21]
.sym 51460 $abc$36366$n4420_1
.sym 51461 $abc$36366$n4645_1
.sym 51462 picorv32.reg_op1[24]
.sym 51463 $abc$36366$n3262
.sym 51464 picorv32.reg_op2[26]
.sym 51465 $abc$36366$n9
.sym 51466 sys_rst
.sym 51467 $abc$36366$n5473
.sym 51469 $abc$36366$n4421
.sym 51470 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51474 sram_bus_dat_w[0]
.sym 51475 $abc$36366$n5472
.sym 51477 $abc$36366$n2689
.sym 51478 $abc$36366$n2791
.sym 51483 sys_rst
.sym 51484 $abc$36366$n2791
.sym 51485 $abc$36366$n3262
.sym 51486 sram_bus_dat_w[0]
.sym 51491 picorv32.reg_op2[26]
.sym 51498 picorv32.reg_op2[30]
.sym 51501 $abc$36366$n4421
.sym 51502 picorv32.reg_op2[24]
.sym 51503 picorv32.reg_op1[24]
.sym 51504 $abc$36366$n4419_1
.sym 51507 picorv32.reg_op2[24]
.sym 51508 $abc$36366$n4420_1
.sym 51509 $abc$36366$n4645_1
.sym 51510 picorv32.reg_op1[24]
.sym 51513 picorv32.reg_op2[21]
.sym 51519 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 51520 picorv32.instr_sub
.sym 51521 $abc$36366$n5472
.sym 51522 $abc$36366$n5473
.sym 51526 $abc$36366$n9
.sym 51529 $abc$36366$n2689
.sym 51530 sys_clk_$glb_clk
.sym 51532 $abc$36366$n6744
.sym 51533 $abc$36366$n5079_1
.sym 51534 $abc$36366$n2685
.sym 51535 csrbank1_scratch0_w[7]
.sym 51537 csrbank1_scratch0_w[1]
.sym 51538 $abc$36366$n6736
.sym 51539 $abc$36366$n6734
.sym 51545 sram_bus_dat_w[1]
.sym 51546 $PACKER_VCC_NET
.sym 51547 picorv32.reg_op1[28]
.sym 51548 $abc$36366$n5475
.sym 51550 sram_bus_dat_w[2]
.sym 51551 $abc$36366$n3262
.sym 51553 picorv32.instr_sub
.sym 51554 sram_bus_dat_w[1]
.sym 51559 $abc$36366$n2705
.sym 51560 $abc$36366$n3301
.sym 51561 $abc$36366$n3229
.sym 51566 picorv32.reg_op1[24]
.sym 51574 sram_bus_dat_w[5]
.sym 51577 $abc$36366$n5068
.sym 51578 $abc$36366$n3301
.sym 51579 $abc$36366$n3211
.sym 51581 $abc$36366$n3214
.sym 51585 $abc$36366$n5069_1
.sym 51586 sram_bus_dat_w[0]
.sym 51588 $abc$36366$n104
.sym 51591 $abc$36366$n2687
.sym 51593 $abc$36366$n3311
.sym 51594 csrbank1_bus_errors0_w[5]
.sym 51595 sram_bus_dat_w[3]
.sym 51597 csrbank1_bus_errors1_w[0]
.sym 51603 csrbank1_scratch1_w[5]
.sym 51604 csrbank1_scratch1_w[0]
.sym 51606 csrbank1_scratch1_w[0]
.sym 51607 $abc$36366$n3301
.sym 51608 $abc$36366$n3211
.sym 51609 csrbank1_bus_errors1_w[0]
.sym 51618 $abc$36366$n3311
.sym 51619 $abc$36366$n5069_1
.sym 51620 $abc$36366$n5068
.sym 51621 csrbank1_bus_errors0_w[5]
.sym 51630 $abc$36366$n104
.sym 51631 $abc$36366$n3214
.sym 51632 $abc$36366$n3211
.sym 51633 csrbank1_scratch1_w[5]
.sym 51639 sram_bus_dat_w[3]
.sym 51643 sram_bus_dat_w[5]
.sym 51651 sram_bus_dat_w[0]
.sym 51652 $abc$36366$n2687
.sym 51653 sys_clk_$glb_clk
.sym 51654 sys_rst_$glb_sr
.sym 51657 csrbank1_bus_errors0_w[2]
.sym 51658 csrbank1_bus_errors0_w[3]
.sym 51659 csrbank1_bus_errors0_w[4]
.sym 51660 csrbank1_bus_errors0_w[5]
.sym 51661 csrbank1_bus_errors0_w[6]
.sym 51662 csrbank1_bus_errors0_w[7]
.sym 51667 $abc$36366$n3214
.sym 51668 sram_bus_dat_w[5]
.sym 51669 basesoc_uart_rx_fifo_wrport_we
.sym 51670 picorv32.reg_op2[24]
.sym 51671 sram_bus_dat_w[6]
.sym 51672 basesoc_uart_tx_fifo_wrport_we
.sym 51673 sram_bus_dat_w[7]
.sym 51675 basesoc_uart_rx_fifo_syncfifo_re
.sym 51676 spram_datain0[6]
.sym 51677 sram_bus_adr[2]
.sym 51683 csrbank1_bus_errors1_w[0]
.sym 51687 $abc$36366$n3221
.sym 51688 $abc$36366$n3304
.sym 51696 sys_rst
.sym 51697 $abc$36366$n3220
.sym 51698 csrbank1_bus_errors0_w[0]
.sym 51699 $abc$36366$n3227
.sym 51702 $abc$36366$n3228
.sym 51703 csrbank1_bus_errors0_w[1]
.sym 51705 $PACKER_VCC_NET
.sym 51706 $abc$36366$n3304
.sym 51707 $abc$36366$n2705
.sym 51709 $abc$36366$n3217
.sym 51710 $abc$36366$n3230
.sym 51711 csrbank1_scratch3_w[0]
.sym 51712 $abc$36366$n3226
.sym 51713 $abc$36366$n3221
.sym 51714 csrbank1_bus_errors0_w[2]
.sym 51715 csrbank1_bus_errors0_w[3]
.sym 51717 csrbank1_bus_errors0_w[5]
.sym 51718 csrbank1_bus_errors0_w[6]
.sym 51720 csrbank1_bus_errors2_w[0]
.sym 51721 $abc$36366$n3229
.sym 51723 $abc$36366$n2818
.sym 51724 csrbank1_bus_errors0_w[4]
.sym 51727 csrbank1_bus_errors0_w[7]
.sym 51729 $abc$36366$n3228
.sym 51730 $abc$36366$n3227
.sym 51731 $abc$36366$n3229
.sym 51732 $abc$36366$n3230
.sym 51735 $abc$36366$n3221
.sym 51736 $abc$36366$n3226
.sym 51738 $abc$36366$n2818
.sym 51741 csrbank1_bus_errors0_w[0]
.sym 51743 $PACKER_VCC_NET
.sym 51747 csrbank1_bus_errors0_w[4]
.sym 51748 csrbank1_bus_errors0_w[7]
.sym 51749 csrbank1_bus_errors0_w[5]
.sym 51750 csrbank1_bus_errors0_w[6]
.sym 51753 csrbank1_bus_errors0_w[0]
.sym 51754 $abc$36366$n3220
.sym 51755 sys_rst
.sym 51759 $abc$36366$n3304
.sym 51760 csrbank1_scratch3_w[0]
.sym 51761 csrbank1_bus_errors2_w[0]
.sym 51762 $abc$36366$n3217
.sym 51765 csrbank1_bus_errors0_w[0]
.sym 51766 csrbank1_bus_errors0_w[3]
.sym 51767 csrbank1_bus_errors0_w[2]
.sym 51768 csrbank1_bus_errors0_w[1]
.sym 51771 $abc$36366$n3220
.sym 51772 sys_rst
.sym 51775 $abc$36366$n2705
.sym 51776 sys_clk_$glb_clk
.sym 51777 sys_rst_$glb_sr
.sym 51778 csrbank1_bus_errors1_w[0]
.sym 51779 csrbank1_bus_errors1_w[1]
.sym 51780 csrbank1_bus_errors1_w[2]
.sym 51781 csrbank1_bus_errors1_w[3]
.sym 51782 csrbank1_bus_errors1_w[4]
.sym 51783 csrbank1_bus_errors1_w[5]
.sym 51784 csrbank1_bus_errors1_w[6]
.sym 51785 csrbank1_bus_errors1_w[7]
.sym 51790 csrbank4_txfull_w
.sym 51791 basesoc_uart_phy_uart_clk_rxen
.sym 51792 $abc$36366$n5061_1
.sym 51793 $abc$36366$n3214
.sym 51794 $abc$36366$n2850_1
.sym 51795 sram_bus_dat_w[5]
.sym 51796 csrbank1_bus_errors0_w[0]
.sym 51797 $abc$36366$n3342_1
.sym 51798 $abc$36366$n3211
.sym 51799 csrbank1_scratch3_w[0]
.sym 51800 sram_bus_adr[3]
.sym 51801 $abc$36366$n3307
.sym 51804 $abc$36366$n4968_1
.sym 51806 csrbank1_bus_errors2_w[0]
.sym 51807 $abc$36366$n2701
.sym 51809 $abc$36366$n5039_1
.sym 51810 $abc$36366$n2701
.sym 51811 csrbank1_bus_errors3_w[4]
.sym 51812 $abc$36366$n3307
.sym 51813 $abc$36366$n2705
.sym 51819 $abc$36366$n3307
.sym 51820 $abc$36366$n5062_1
.sym 51821 $abc$36366$n2701
.sym 51822 csrbank1_bus_errors3_w[4]
.sym 51823 $abc$36366$n5063_1
.sym 51824 $abc$36366$n3301
.sym 51826 $abc$36366$n3215
.sym 51828 $abc$36366$n3211
.sym 51829 $abc$36366$n3304
.sym 51832 $abc$36366$n3217
.sym 51834 $abc$36366$n3311
.sym 51835 csrbank1_bus_errors1_w[0]
.sym 51836 csrbank1_bus_errors1_w[1]
.sym 51837 csrbank1_bus_errors1_w[2]
.sym 51838 csrbank1_bus_errors1_w[3]
.sym 51839 csrbank1_bus_errors1_w[4]
.sym 51840 $abc$36366$n108
.sym 51843 sram_bus_adr[2]
.sym 51845 csrbank1_bus_errors2_w[2]
.sym 51846 sram_bus_adr[3]
.sym 51847 $abc$36366$n96
.sym 51848 $abc$36366$n5064
.sym 51850 csrbank1_bus_errors0_w[1]
.sym 51853 $abc$36366$n3304
.sym 51855 csrbank1_bus_errors2_w[2]
.sym 51859 $abc$36366$n5063_1
.sym 51860 $abc$36366$n96
.sym 51861 $abc$36366$n3211
.sym 51865 sram_bus_adr[2]
.sym 51866 sram_bus_adr[3]
.sym 51867 $abc$36366$n3215
.sym 51870 $abc$36366$n3301
.sym 51871 $abc$36366$n3311
.sym 51872 csrbank1_bus_errors1_w[1]
.sym 51873 csrbank1_bus_errors0_w[1]
.sym 51876 $abc$36366$n5064
.sym 51877 $abc$36366$n5062_1
.sym 51878 $abc$36366$n3307
.sym 51879 csrbank1_bus_errors3_w[4]
.sym 51882 $abc$36366$n108
.sym 51883 csrbank1_bus_errors1_w[4]
.sym 51884 $abc$36366$n3301
.sym 51885 $abc$36366$n3217
.sym 51888 csrbank1_bus_errors1_w[2]
.sym 51889 csrbank1_bus_errors1_w[1]
.sym 51890 csrbank1_bus_errors1_w[0]
.sym 51891 csrbank1_bus_errors1_w[3]
.sym 51895 csrbank1_bus_errors0_w[1]
.sym 51898 $abc$36366$n2701
.sym 51899 sys_clk_$glb_clk
.sym 51900 sys_rst_$glb_sr
.sym 51901 csrbank1_bus_errors2_w[0]
.sym 51902 csrbank1_bus_errors2_w[1]
.sym 51903 csrbank1_bus_errors2_w[2]
.sym 51904 csrbank1_bus_errors2_w[3]
.sym 51905 csrbank1_bus_errors2_w[4]
.sym 51906 csrbank1_bus_errors2_w[5]
.sym 51907 csrbank1_bus_errors2_w[6]
.sym 51908 csrbank1_bus_errors2_w[7]
.sym 51915 $abc$36366$n3289
.sym 51916 eventsourceprocess1_trigger
.sym 51918 $abc$36366$n3217
.sym 51919 $abc$36366$n3304
.sym 51920 $abc$36366$n3301
.sym 51921 $abc$36366$n5046
.sym 51922 $abc$36366$n3215
.sym 51924 basesoc_timer0_zero_pending
.sym 51926 $abc$36366$n3304
.sym 51928 sram_bus_dat_w[1]
.sym 51929 $abc$36366$n3212
.sym 51930 sram_bus_adr[4]
.sym 51932 $abc$36366$n4962_1
.sym 51933 $abc$36366$n96
.sym 51934 csrbank3_reload2_w[4]
.sym 51935 $abc$36366$n3290
.sym 51936 sram_bus_adr[3]
.sym 51942 csrbank1_scratch2_w[7]
.sym 51944 $abc$36366$n3304
.sym 51945 sram_bus_adr[2]
.sym 51946 sram_bus_adr[4]
.sym 51947 $abc$36366$n3214
.sym 51950 $abc$36366$n3215
.sym 51951 sram_bus_dat_w[2]
.sym 51953 $abc$36366$n2865
.sym 51954 sram_bus_dat_w[7]
.sym 51957 $abc$36366$n3214
.sym 51958 csrbank1_bus_errors2_w[0]
.sym 51959 csrbank1_bus_errors2_w[1]
.sym 51963 $abc$36366$n102
.sym 51965 csrbank1_bus_errors2_w[7]
.sym 51966 sram_bus_dat_w[0]
.sym 51967 sram_bus_adr[3]
.sym 51968 csrbank1_bus_errors2_w[2]
.sym 51969 csrbank1_bus_errors2_w[3]
.sym 51970 csrbank1_bus_errors2_w[4]
.sym 51971 sram_bus_dat_w[3]
.sym 51978 sram_bus_dat_w[7]
.sym 51981 $abc$36366$n3214
.sym 51982 csrbank1_scratch2_w[7]
.sym 51983 csrbank1_bus_errors2_w[7]
.sym 51984 $abc$36366$n3304
.sym 51987 sram_bus_adr[4]
.sym 51988 $abc$36366$n3215
.sym 51989 sram_bus_adr[3]
.sym 51990 sram_bus_adr[2]
.sym 51994 sram_bus_dat_w[2]
.sym 51999 $abc$36366$n3214
.sym 52000 $abc$36366$n102
.sym 52001 $abc$36366$n3304
.sym 52002 csrbank1_bus_errors2_w[4]
.sym 52006 sram_bus_dat_w[3]
.sym 52012 sram_bus_dat_w[0]
.sym 52017 csrbank1_bus_errors2_w[1]
.sym 52018 csrbank1_bus_errors2_w[0]
.sym 52019 csrbank1_bus_errors2_w[2]
.sym 52020 csrbank1_bus_errors2_w[3]
.sym 52021 $abc$36366$n2865
.sym 52022 sys_clk_$glb_clk
.sym 52023 sys_rst_$glb_sr
.sym 52024 csrbank1_bus_errors3_w[0]
.sym 52025 csrbank1_bus_errors3_w[1]
.sym 52026 csrbank1_bus_errors3_w[2]
.sym 52027 csrbank1_bus_errors3_w[3]
.sym 52028 csrbank1_bus_errors3_w[4]
.sym 52029 csrbank1_bus_errors3_w[5]
.sym 52030 csrbank1_bus_errors3_w[6]
.sym 52031 csrbank1_bus_errors3_w[7]
.sym 52035 sys_clk
.sym 52036 $abc$36366$n3215
.sym 52037 eventsourceprocess1_pending
.sym 52039 $abc$36366$n3290
.sym 52040 basesoc_uart_tx_fifo_wrport_we
.sym 52041 $abc$36366$n2865
.sym 52042 $abc$36366$n4954_1
.sym 52043 csrbank3_reload2_w[6]
.sym 52044 $abc$36366$n2705
.sym 52045 csrbank1_bus_errors2_w[1]
.sym 52046 csrbank3_en0_w
.sym 52047 basesoc_uart_phy_tx_busy
.sym 52049 csrbank3_load0_w[4]
.sym 52051 basesoc_timer0_value[28]
.sym 52052 basesoc_timer0_value[13]
.sym 52053 csrbank3_load2_w[7]
.sym 52054 basesoc_timer0_value[6]
.sym 52055 $abc$36366$n3298
.sym 52056 csrbank3_reload3_w[6]
.sym 52058 basesoc_timer0_value[7]
.sym 52068 $abc$36366$n6480
.sym 52069 $abc$36366$n6483
.sym 52070 csrbank3_load1_w[3]
.sym 52071 $abc$36366$n6489
.sym 52072 csrbank3_load1_w[6]
.sym 52073 sram_bus_adr[2]
.sym 52074 csrbank3_reload1_w[6]
.sym 52075 $abc$36366$n5177
.sym 52076 $abc$36366$n4968_1
.sym 52077 $abc$36366$n4975_1
.sym 52079 csrbank3_load1_w[4]
.sym 52081 csrbank3_reload1_w[4]
.sym 52083 $abc$36366$n4974_1
.sym 52085 $abc$36366$n5175_1
.sym 52087 csrbank3_reload1_w[3]
.sym 52089 $abc$36366$n3212
.sym 52090 sram_bus_adr[4]
.sym 52091 basesoc_timer0_zero_trigger
.sym 52092 $abc$36366$n5181_1
.sym 52094 csrbank3_en0_w
.sym 52095 $abc$36366$n3290
.sym 52096 sram_bus_adr[3]
.sym 52098 csrbank3_en0_w
.sym 52100 $abc$36366$n5181_1
.sym 52101 csrbank3_load1_w[6]
.sym 52104 sram_bus_adr[2]
.sym 52105 sram_bus_adr[4]
.sym 52106 $abc$36366$n3212
.sym 52107 sram_bus_adr[3]
.sym 52110 $abc$36366$n6483
.sym 52111 basesoc_timer0_zero_trigger
.sym 52112 csrbank3_reload1_w[4]
.sym 52117 $abc$36366$n6489
.sym 52118 basesoc_timer0_zero_trigger
.sym 52119 csrbank3_reload1_w[6]
.sym 52123 $abc$36366$n6480
.sym 52124 csrbank3_reload1_w[3]
.sym 52125 basesoc_timer0_zero_trigger
.sym 52128 csrbank3_load1_w[4]
.sym 52129 csrbank3_en0_w
.sym 52130 $abc$36366$n5177
.sym 52134 $abc$36366$n4974_1
.sym 52135 $abc$36366$n3290
.sym 52136 $abc$36366$n4968_1
.sym 52137 $abc$36366$n4975_1
.sym 52141 csrbank3_en0_w
.sym 52142 csrbank3_load1_w[3]
.sym 52143 $abc$36366$n5175_1
.sym 52145 sys_clk_$glb_clk
.sym 52146 sys_rst_$glb_sr
.sym 52147 csrbank3_reload3_w[1]
.sym 52148 $abc$36366$n4995_1
.sym 52149 csrbank3_reload3_w[6]
.sym 52150 $abc$36366$n4996_1
.sym 52151 $abc$36366$n5199_1
.sym 52152 $abc$36366$n4997
.sym 52153 csrbank3_reload3_w[4]
.sym 52154 $abc$36366$n3321
.sym 52159 basesoc_timer0_value[14]
.sym 52161 $abc$36366$n4956_1
.sym 52162 csrbank1_bus_errors3_w[3]
.sym 52163 $abc$36366$n4962_1
.sym 52164 $abc$36366$n3306
.sym 52165 $abc$36366$n4975_1
.sym 52166 $abc$36366$n3342_1
.sym 52167 csrbank3_load1_w[4]
.sym 52168 sram_bus_dat_w[7]
.sym 52169 $abc$36366$n5013
.sym 52170 csrbank3_reload1_w[6]
.sym 52171 $abc$36366$n4959_1
.sym 52172 $abc$36366$n3294
.sym 52173 interface3_bank_bus_dat_r[7]
.sym 52177 basesoc_timer0_zero_trigger
.sym 52180 csrbank3_reload3_w[1]
.sym 52181 interface3_bank_bus_dat_r[5]
.sym 52182 basesoc_timer0_value[11]
.sym 52188 basesoc_timer0_value[14]
.sym 52189 basesoc_timer0_value[15]
.sym 52190 basesoc_timer0_value[4]
.sym 52191 csrbank3_en0_w
.sym 52192 $abc$36366$n6507
.sym 52193 csrbank3_load3_w[4]
.sym 52194 basesoc_timer0_value[5]
.sym 52196 csrbank3_load1_w[7]
.sym 52197 csrbank3_reload1_w[7]
.sym 52200 $abc$36366$n5193_1
.sym 52201 basesoc_timer0_value[12]
.sym 52204 csrbank3_reload2_w[4]
.sym 52205 basesoc_timer0_zero_trigger
.sym 52206 $abc$36366$n5183
.sym 52208 csrbank3_load2_w[4]
.sym 52211 $abc$36366$n6492
.sym 52212 basesoc_timer0_value[13]
.sym 52213 csrbank3_load2_w[7]
.sym 52214 basesoc_timer0_value[6]
.sym 52216 $abc$36366$n5199_1
.sym 52218 basesoc_timer0_value[7]
.sym 52219 $abc$36366$n5209_1
.sym 52221 basesoc_timer0_value[4]
.sym 52222 basesoc_timer0_value[7]
.sym 52223 basesoc_timer0_value[5]
.sym 52224 basesoc_timer0_value[6]
.sym 52227 csrbank3_load1_w[7]
.sym 52228 $abc$36366$n5183
.sym 52229 csrbank3_en0_w
.sym 52234 basesoc_timer0_zero_trigger
.sym 52235 csrbank3_reload1_w[7]
.sym 52236 $abc$36366$n6492
.sym 52239 csrbank3_en0_w
.sym 52241 $abc$36366$n5193_1
.sym 52242 csrbank3_load2_w[4]
.sym 52245 csrbank3_reload2_w[4]
.sym 52247 $abc$36366$n6507
.sym 52248 basesoc_timer0_zero_trigger
.sym 52251 basesoc_timer0_value[15]
.sym 52252 basesoc_timer0_value[14]
.sym 52253 basesoc_timer0_value[13]
.sym 52254 basesoc_timer0_value[12]
.sym 52257 csrbank3_load2_w[7]
.sym 52258 $abc$36366$n5199_1
.sym 52260 csrbank3_en0_w
.sym 52263 csrbank3_en0_w
.sym 52264 $abc$36366$n5209_1
.sym 52265 csrbank3_load3_w[4]
.sym 52268 sys_clk_$glb_clk
.sym 52269 sys_rst_$glb_sr
.sym 52270 $abc$36366$n3318
.sym 52271 basesoc_timer0_zero_trigger
.sym 52272 interface3_bank_bus_dat_r[2]
.sym 52273 $abc$36366$n4963_1
.sym 52274 $abc$36366$n5159
.sym 52275 $abc$36366$n5549
.sym 52276 $abc$36366$n3323
.sym 52277 $abc$36366$n5209_1
.sym 52282 $abc$36366$n2867
.sym 52283 sram_bus_dat_w[4]
.sym 52284 basesoc_timer0_value[4]
.sym 52286 $abc$36366$n4999_1
.sym 52287 csrbank3_load1_w[6]
.sym 52288 $abc$36366$n3309
.sym 52289 csrbank3_load1_w[6]
.sym 52291 $abc$36366$n3296
.sym 52294 $abc$36366$n2881
.sym 52295 csrbank3_en0_w
.sym 52296 $abc$36366$n4968_1
.sym 52298 csrbank3_load0_w[0]
.sym 52300 $abc$36366$n2863
.sym 52301 $abc$36366$n4998_1
.sym 52302 csrbank3_reload3_w[4]
.sym 52305 $abc$36366$n3289
.sym 52311 csrbank3_reload3_w[1]
.sym 52312 $abc$36366$n4954_1
.sym 52313 $abc$36366$n2873
.sym 52314 $abc$36366$n3303
.sym 52316 $abc$36366$n3317
.sym 52318 sram_bus_dat_w[4]
.sym 52319 $abc$36366$n5029_1
.sym 52320 $abc$36366$n6522
.sym 52322 csrbank3_value3_w[0]
.sym 52324 csrbank3_load1_w[7]
.sym 52325 $abc$36366$n3298
.sym 52326 csrbank3_load3_w[3]
.sym 52327 $abc$36366$n3320
.sym 52328 basesoc_timer0_zero_trigger
.sym 52331 csrbank3_reload1_w[3]
.sym 52332 $abc$36366$n3294
.sym 52333 $abc$36366$n3319
.sym 52335 $abc$36366$n3318
.sym 52336 csrbank3_reload1_w[7]
.sym 52338 csrbank3_load0_w[7]
.sym 52339 sram_bus_dat_w[7]
.sym 52342 $abc$36366$n3292
.sym 52344 csrbank3_load1_w[7]
.sym 52345 $abc$36366$n3294
.sym 52346 csrbank3_reload1_w[7]
.sym 52347 $abc$36366$n3303
.sym 52352 sram_bus_dat_w[7]
.sym 52356 $abc$36366$n3320
.sym 52357 $abc$36366$n3317
.sym 52358 $abc$36366$n3319
.sym 52359 $abc$36366$n3318
.sym 52364 $abc$36366$n4954_1
.sym 52365 csrbank3_value3_w[0]
.sym 52369 sram_bus_dat_w[4]
.sym 52374 $abc$36366$n3298
.sym 52375 csrbank3_load3_w[3]
.sym 52376 $abc$36366$n3303
.sym 52377 csrbank3_reload1_w[3]
.sym 52380 csrbank3_reload3_w[1]
.sym 52381 basesoc_timer0_zero_trigger
.sym 52382 $abc$36366$n6522
.sym 52386 $abc$36366$n5029_1
.sym 52387 csrbank3_load0_w[7]
.sym 52389 $abc$36366$n3292
.sym 52390 $abc$36366$n2873
.sym 52391 sys_clk_$glb_clk
.sym 52392 sys_rst_$glb_sr
.sym 52393 basesoc_timer0_value[1]
.sym 52394 $abc$36366$n2863
.sym 52395 $abc$36366$n2893
.sym 52396 $abc$36366$n4993_1
.sym 52397 $abc$36366$n5189
.sym 52398 $abc$36366$n5155
.sym 52399 $abc$36366$n4983_1
.sym 52400 $abc$36366$n4968_1
.sym 52406 csrbank3_load0_w[0]
.sym 52407 basesoc_timer0_value[16]
.sym 52408 csrbank3_load0_w[3]
.sym 52409 $abc$36366$n6456
.sym 52410 csrbank3_value3_w[0]
.sym 52413 basesoc_timer0_value[10]
.sym 52414 basesoc_timer0_zero_trigger
.sym 52415 $abc$36366$n3290
.sym 52416 $abc$36366$n6531
.sym 52421 csrbank3_reload0_w[1]
.sym 52424 $abc$36366$n2871
.sym 52425 csrbank3_reload3_w[0]
.sym 52428 csrbank3_reload0_w[3]
.sym 52434 $abc$36366$n5027
.sym 52437 $abc$36366$n3290
.sym 52438 csrbank3_load3_w[5]
.sym 52439 $abc$36366$n4962_1
.sym 52440 $abc$36366$n5025
.sym 52441 $abc$36366$n5028
.sym 52442 $abc$36366$n5004_1
.sym 52444 $abc$36366$n5157_1
.sym 52445 $abc$36366$n3290
.sym 52446 $abc$36366$n4954_1
.sym 52448 $abc$36366$n5010_1
.sym 52449 $abc$36366$n5153
.sym 52450 $abc$36366$n5007
.sym 52451 $abc$36366$n3298
.sym 52452 csrbank3_load0_w[2]
.sym 52454 csrbank3_value3_w[5]
.sym 52455 csrbank3_en0_w
.sym 52456 $abc$36366$n5024
.sym 52457 csrbank3_value2_w[7]
.sym 52458 csrbank3_load0_w[0]
.sym 52460 csrbank3_load3_w[2]
.sym 52461 $abc$36366$n5022_1
.sym 52463 $abc$36366$n5211_1
.sym 52465 $abc$36366$n5205_1
.sym 52467 csrbank3_load0_w[2]
.sym 52468 csrbank3_en0_w
.sym 52470 $abc$36366$n5157_1
.sym 52473 $abc$36366$n3290
.sym 52474 $abc$36366$n5022_1
.sym 52475 $abc$36366$n5028
.sym 52476 $abc$36366$n5024
.sym 52479 csrbank3_value3_w[5]
.sym 52480 $abc$36366$n3298
.sym 52481 csrbank3_load3_w[5]
.sym 52482 $abc$36366$n4954_1
.sym 52485 csrbank3_en0_w
.sym 52487 csrbank3_load0_w[0]
.sym 52488 $abc$36366$n5153
.sym 52491 $abc$36366$n5205_1
.sym 52492 csrbank3_load3_w[2]
.sym 52494 csrbank3_en0_w
.sym 52497 $abc$36366$n5004_1
.sym 52498 $abc$36366$n3290
.sym 52499 $abc$36366$n5010_1
.sym 52500 $abc$36366$n5007
.sym 52503 $abc$36366$n5025
.sym 52504 $abc$36366$n4962_1
.sym 52505 $abc$36366$n5027
.sym 52506 csrbank3_value2_w[7]
.sym 52510 $abc$36366$n5211_1
.sym 52511 csrbank3_en0_w
.sym 52512 csrbank3_load3_w[5]
.sym 52514 sys_clk_$glb_clk
.sym 52515 sys_rst_$glb_sr
.sym 52516 csrbank3_value0_w[2]
.sym 52528 basesoc_uart_phy_uart_clk_txen
.sym 52530 $abc$36366$n3296
.sym 52531 csrbank3_load0_w[1]
.sym 52532 $abc$36366$n2873
.sym 52534 $abc$36366$n5005_1
.sym 52535 $abc$36366$n2873
.sym 52536 sram_bus_dat_w[2]
.sym 52537 $abc$36366$n2863
.sym 52538 $abc$36366$n5004_1
.sym 52571 sram_bus_dat_w[5]
.sym 52580 sram_bus_dat_w[3]
.sym 52584 $abc$36366$n2871
.sym 52610 sram_bus_dat_w[3]
.sym 52634 sram_bus_dat_w[5]
.sym 52636 $abc$36366$n2871
.sym 52637 sys_clk_$glb_clk
.sym 52638 sys_rst_$glb_sr
.sym 52683 $abc$36366$n208
.sym 52703 $abc$36366$n208
.sym 52713 sys_rst
.sym 52730 sys_rst
.sym 52751 serial_rx
.sym 52760 spram_bus_adr[4]
.sym 52868 slave_sel[2]
.sym 52869 slave_sel[0]
.sym 52870 slave_sel_r[1]
.sym 52871 slave_sel[1]
.sym 52872 slave_sel_r[2]
.sym 52878 $abc$36366$n4345_1
.sym 52887 $abc$36366$n2913
.sym 52892 serial_tx
.sym 52913 picorv32.reg_pc[8]
.sym 52916 spiflash_sr[17]
.sym 52917 spram_bus_adr[28]
.sym 52920 slave_sel_r[1]
.sym 52924 spram_bus_adr[11]
.sym 52926 picorv32.decoded_imm_uj[5]
.sym 52929 $abc$36366$n5163
.sym 52931 picorv32.reg_pc[4]
.sym 52932 $abc$36366$n5943
.sym 52944 spiflash_sr[18]
.sym 52946 $abc$36366$n2950
.sym 52948 spiflash_sr[22]
.sym 52949 spram_bus_adr[10]
.sym 52953 spiflash_sr[20]
.sym 52954 spram_bus_adr[11]
.sym 52956 spram_bus_adr[13]
.sym 52957 spiflash_sr[21]
.sym 52958 spram_bus_adr[12]
.sym 52960 spram_bus_adr[8]
.sym 52962 spiflash_i
.sym 52964 slave_sel[1]
.sym 52965 spram_bus_adr[9]
.sym 52970 spiflash_sr[17]
.sym 52973 $abc$36366$n3380
.sym 52974 spiflash_sr[19]
.sym 52977 spram_bus_adr[8]
.sym 52978 spiflash_sr[17]
.sym 52979 $abc$36366$n3380
.sym 52983 spiflash_sr[19]
.sym 52984 $abc$36366$n3380
.sym 52985 spram_bus_adr[10]
.sym 52996 spiflash_i
.sym 52998 slave_sel[1]
.sym 53001 $abc$36366$n3380
.sym 53002 spram_bus_adr[12]
.sym 53003 spiflash_sr[21]
.sym 53008 $abc$36366$n3380
.sym 53009 spram_bus_adr[11]
.sym 53010 spiflash_sr[20]
.sym 53013 $abc$36366$n3380
.sym 53014 spram_bus_adr[9]
.sym 53015 spiflash_sr[18]
.sym 53019 spram_bus_adr[13]
.sym 53020 $abc$36366$n3380
.sym 53022 spiflash_sr[22]
.sym 53023 $abc$36366$n2950
.sym 53024 sys_clk_$glb_clk
.sym 53025 sys_rst_$glb_sr
.sym 53027 $abc$36366$n5366
.sym 53028 $abc$36366$n5367
.sym 53029 $abc$36366$n5368
.sym 53030 $abc$36366$n5369
.sym 53031 $abc$36366$n5370
.sym 53032 $abc$36366$n5371
.sym 53033 $abc$36366$n5372
.sym 53036 $abc$36366$n4342_1
.sym 53038 picorv32.reg_next_pc[7]
.sym 53041 slave_sel_r[1]
.sym 53044 picorv32.reg_next_pc[6]
.sym 53046 $abc$36366$n3848_1
.sym 53049 spram_maskwren1[3]
.sym 53050 picorv32.reg_pc[6]
.sym 53051 picorv32.decoded_imm_uj[15]
.sym 53052 picorv32.reg_pc[11]
.sym 53053 $abc$36366$n5947
.sym 53056 picorv32.reg_pc[3]
.sym 53058 picorv32.reg_pc[9]
.sym 53059 $abc$36366$n3380
.sym 53060 $abc$36366$n6750
.sym 53073 $abc$36366$n3886_1
.sym 53074 $abc$36366$n5175
.sym 53076 $abc$36366$n5169
.sym 53083 $abc$36366$n5187
.sym 53085 $abc$36366$n5178
.sym 53086 $abc$36366$n3846_1
.sym 53087 $abc$36366$n5160
.sym 53089 $abc$36366$n5184
.sym 53100 $abc$36366$n5178
.sym 53106 $abc$36366$n3846_1
.sym 53107 $abc$36366$n3886_1
.sym 53109 $abc$36366$n5187
.sym 53115 $abc$36366$n5175
.sym 53126 $abc$36366$n5169
.sym 53131 $abc$36366$n5184
.sym 53136 $abc$36366$n5187
.sym 53143 $abc$36366$n5160
.sym 53146 $abc$36366$n3020_$glb_ce
.sym 53147 sys_clk_$glb_clk
.sym 53148 $abc$36366$n208_$glb_sr
.sym 53149 $abc$36366$n5373
.sym 53150 $abc$36366$n5374
.sym 53151 $abc$36366$n5375
.sym 53152 $abc$36366$n5376
.sym 53153 $abc$36366$n5377
.sym 53154 $abc$36366$n5378
.sym 53155 $abc$36366$n5379
.sym 53156 $abc$36366$n5380
.sym 53159 spram_bus_adr[2]
.sym 53160 $abc$36366$n4888
.sym 53161 $abc$36366$n3429
.sym 53162 $abc$36366$n3002
.sym 53164 $abc$36366$n2929
.sym 53165 $abc$36366$n2821
.sym 53166 $abc$36366$n3967_1
.sym 53168 spram_bus_adr[3]
.sym 53169 $abc$36366$n5181
.sym 53170 picorv32.decoded_imm_uj[8]
.sym 53171 $abc$36366$n3975_1
.sym 53172 $abc$36366$n5169
.sym 53173 $abc$36366$n5367
.sym 53174 $abc$36366$n5160
.sym 53175 picorv32.reg_pc[24]
.sym 53176 $abc$36366$n5963
.sym 53177 picorv32.reg_pc[10]
.sym 53178 picorv32.decoded_imm_uj[22]
.sym 53179 $abc$36366$n5172
.sym 53180 picorv32.reg_pc[11]
.sym 53181 picorv32.reg_pc[13]
.sym 53182 picorv32.reg_pc[12]
.sym 53183 $abc$36366$n5975
.sym 53184 $abc$36366$n5166
.sym 53192 picorv32.reg_pc[5]
.sym 53194 picorv32.reg_pc[2]
.sym 53197 picorv32.reg_pc[3]
.sym 53198 picorv32.reg_pc[9]
.sym 53200 picorv32.reg_pc[8]
.sym 53202 picorv32.reg_pc[6]
.sym 53206 picorv32.reg_pc[4]
.sym 53210 picorv32.reg_pc[7]
.sym 53220 $abc$36366$n6750
.sym 53222 $auto$alumacc.cc:474:replace_alu$6485.C[3]
.sym 53224 $abc$36366$n6750
.sym 53225 picorv32.reg_pc[2]
.sym 53228 $auto$alumacc.cc:474:replace_alu$6485.C[4]
.sym 53231 picorv32.reg_pc[3]
.sym 53232 $auto$alumacc.cc:474:replace_alu$6485.C[3]
.sym 53234 $auto$alumacc.cc:474:replace_alu$6485.C[5]
.sym 53237 picorv32.reg_pc[4]
.sym 53238 $auto$alumacc.cc:474:replace_alu$6485.C[4]
.sym 53240 $auto$alumacc.cc:474:replace_alu$6485.C[6]
.sym 53242 picorv32.reg_pc[5]
.sym 53244 $auto$alumacc.cc:474:replace_alu$6485.C[5]
.sym 53246 $auto$alumacc.cc:474:replace_alu$6485.C[7]
.sym 53248 picorv32.reg_pc[6]
.sym 53250 $auto$alumacc.cc:474:replace_alu$6485.C[6]
.sym 53252 $auto$alumacc.cc:474:replace_alu$6485.C[8]
.sym 53254 picorv32.reg_pc[7]
.sym 53256 $auto$alumacc.cc:474:replace_alu$6485.C[7]
.sym 53258 $auto$alumacc.cc:474:replace_alu$6485.C[9]
.sym 53260 picorv32.reg_pc[8]
.sym 53262 $auto$alumacc.cc:474:replace_alu$6485.C[8]
.sym 53264 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 53267 picorv32.reg_pc[9]
.sym 53268 $auto$alumacc.cc:474:replace_alu$6485.C[9]
.sym 53272 $abc$36366$n5381
.sym 53273 $abc$36366$n5382
.sym 53274 $abc$36366$n5383
.sym 53275 $abc$36366$n5384
.sym 53276 $abc$36366$n5385
.sym 53277 $abc$36366$n5386
.sym 53278 $abc$36366$n5387
.sym 53279 $abc$36366$n5388
.sym 53280 $abc$36366$n2872
.sym 53284 spram_bus_adr[8]
.sym 53285 picorv32.decoded_imm_uj[16]
.sym 53287 picorv32.decoded_imm_uj[12]
.sym 53288 picorv32.reg_pc[5]
.sym 53289 $abc$36366$n2917
.sym 53290 $abc$36366$n5181
.sym 53291 $abc$36366$n5373
.sym 53292 spiflash_sr[23]
.sym 53293 $abc$36366$n4251_1
.sym 53294 $abc$36366$n5193
.sym 53295 $abc$36366$n2885_1
.sym 53296 picorv32.reg_pc[8]
.sym 53298 picorv32.reg_pc[15]
.sym 53299 picorv32.decoded_imm_uj[11]
.sym 53300 spram_bus_adr[28]
.sym 53301 $abc$36366$n5244
.sym 53302 picorv32.decoded_imm_uj[17]
.sym 53303 $abc$36366$n5214
.sym 53304 $abc$36366$n5208
.sym 53305 picorv32.decoded_imm_uj[31]
.sym 53306 $abc$36366$n5211
.sym 53307 picorv32.decoded_imm_uj[26]
.sym 53308 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 53316 picorv32.reg_pc[15]
.sym 53317 picorv32.reg_pc[17]
.sym 53321 picorv32.reg_pc[14]
.sym 53323 picorv32.reg_pc[16]
.sym 53324 picorv32.reg_pc[11]
.sym 53337 picorv32.reg_pc[10]
.sym 53341 picorv32.reg_pc[13]
.sym 53342 picorv32.reg_pc[12]
.sym 53345 $auto$alumacc.cc:474:replace_alu$6485.C[11]
.sym 53347 picorv32.reg_pc[10]
.sym 53349 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 53351 $auto$alumacc.cc:474:replace_alu$6485.C[12]
.sym 53353 picorv32.reg_pc[11]
.sym 53355 $auto$alumacc.cc:474:replace_alu$6485.C[11]
.sym 53357 $auto$alumacc.cc:474:replace_alu$6485.C[13]
.sym 53360 picorv32.reg_pc[12]
.sym 53361 $auto$alumacc.cc:474:replace_alu$6485.C[12]
.sym 53363 $auto$alumacc.cc:474:replace_alu$6485.C[14]
.sym 53366 picorv32.reg_pc[13]
.sym 53367 $auto$alumacc.cc:474:replace_alu$6485.C[13]
.sym 53369 $auto$alumacc.cc:474:replace_alu$6485.C[15]
.sym 53371 picorv32.reg_pc[14]
.sym 53373 $auto$alumacc.cc:474:replace_alu$6485.C[14]
.sym 53375 $auto$alumacc.cc:474:replace_alu$6485.C[16]
.sym 53378 picorv32.reg_pc[15]
.sym 53379 $auto$alumacc.cc:474:replace_alu$6485.C[15]
.sym 53381 $auto$alumacc.cc:474:replace_alu$6485.C[17]
.sym 53383 picorv32.reg_pc[16]
.sym 53385 $auto$alumacc.cc:474:replace_alu$6485.C[16]
.sym 53387 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 53389 picorv32.reg_pc[17]
.sym 53391 $auto$alumacc.cc:474:replace_alu$6485.C[17]
.sym 53395 $abc$36366$n5389
.sym 53396 $abc$36366$n5390
.sym 53397 $abc$36366$n5391
.sym 53398 $abc$36366$n5392
.sym 53399 $abc$36366$n5393
.sym 53400 $abc$36366$n5394
.sym 53401 $abc$36366$n5395
.sym 53402 picorv32.reg_out[5]
.sym 53407 picorv32.reg_next_pc[15]
.sym 53408 $abc$36366$n207
.sym 53409 picorv32.reg_pc[16]
.sym 53410 $abc$36366$n2921
.sym 53411 spram_bus_adr[6]
.sym 53412 picorv32.decoded_imm_uj[23]
.sym 53413 picorv32.reg_pc[17]
.sym 53414 spram_bus_adr[1]
.sym 53415 $abc$36366$n5184
.sym 53416 picorv32.irq_state[0]
.sym 53417 spram_bus_adr[9]
.sym 53418 spram_bus_adr[4]
.sym 53419 $abc$36366$n3829_1
.sym 53421 picorv32.reg_pc[31]
.sym 53422 picorv32.alu_out_q[7]
.sym 53424 $abc$36366$n5981
.sym 53425 $abc$36366$n5943
.sym 53426 $abc$36366$n5959
.sym 53427 picorv32.decoded_imm_uj[30]
.sym 53428 picorv32.reg_pc[4]
.sym 53429 $abc$36366$n5238
.sym 53430 $abc$36366$n5163
.sym 53431 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 53441 picorv32.reg_pc[23]
.sym 53442 picorv32.reg_pc[25]
.sym 53447 picorv32.reg_pc[24]
.sym 53452 picorv32.reg_pc[20]
.sym 53454 picorv32.reg_pc[21]
.sym 53457 picorv32.reg_pc[18]
.sym 53458 picorv32.reg_pc[22]
.sym 53463 picorv32.reg_pc[19]
.sym 53468 $auto$alumacc.cc:474:replace_alu$6485.C[19]
.sym 53470 picorv32.reg_pc[18]
.sym 53472 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 53474 $auto$alumacc.cc:474:replace_alu$6485.C[20]
.sym 53476 picorv32.reg_pc[19]
.sym 53478 $auto$alumacc.cc:474:replace_alu$6485.C[19]
.sym 53480 $auto$alumacc.cc:474:replace_alu$6485.C[21]
.sym 53483 picorv32.reg_pc[20]
.sym 53484 $auto$alumacc.cc:474:replace_alu$6485.C[20]
.sym 53486 $auto$alumacc.cc:474:replace_alu$6485.C[22]
.sym 53488 picorv32.reg_pc[21]
.sym 53490 $auto$alumacc.cc:474:replace_alu$6485.C[21]
.sym 53492 $auto$alumacc.cc:474:replace_alu$6485.C[23]
.sym 53495 picorv32.reg_pc[22]
.sym 53496 $auto$alumacc.cc:474:replace_alu$6485.C[22]
.sym 53498 $auto$alumacc.cc:474:replace_alu$6485.C[24]
.sym 53501 picorv32.reg_pc[23]
.sym 53502 $auto$alumacc.cc:474:replace_alu$6485.C[23]
.sym 53504 $auto$alumacc.cc:474:replace_alu$6485.C[25]
.sym 53507 picorv32.reg_pc[24]
.sym 53508 $auto$alumacc.cc:474:replace_alu$6485.C[24]
.sym 53510 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 53512 picorv32.reg_pc[25]
.sym 53514 $auto$alumacc.cc:474:replace_alu$6485.C[25]
.sym 53518 picorv32.reg_pc[20]
.sym 53519 $abc$36366$n3856_1
.sym 53520 picorv32.reg_pc[21]
.sym 53521 picorv32.reg_pc[19]
.sym 53522 picorv32.reg_pc[10]
.sym 53523 picorv32.reg_pc[18]
.sym 53524 picorv32.reg_pc[22]
.sym 53525 picorv32.reg_pc[31]
.sym 53530 picorv32.mem_wordsize[0]
.sym 53531 $abc$36366$n5395
.sym 53532 $abc$36366$n3002
.sym 53533 spram_bus_adr[14]
.sym 53534 $abc$36366$n2956_1
.sym 53535 $abc$36366$n4720
.sym 53536 $abc$36366$n3854_1
.sym 53537 spram_bus_adr[14]
.sym 53538 $abc$36366$n5971
.sym 53539 picorv32.cpuregs_rs1[15]
.sym 53540 picorv32.reg_next_pc[30]
.sym 53541 $abc$36366$n3836_1
.sym 53542 picorv32.reg_pc[6]
.sym 53544 picorv32.reg_pc[3]
.sym 53545 picorv32.reg_pc[18]
.sym 53546 picorv32.reg_pc[9]
.sym 53548 picorv32.reg_out[1]
.sym 53549 picorv32.decoded_imm[8]
.sym 53550 picorv32.reg_pc[30]
.sym 53551 picorv32.decoded_imm[3]
.sym 53552 picorv32.decoded_imm[8]
.sym 53553 picorv32.decoded_imm_uj[28]
.sym 53554 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 53560 $abc$36366$n5967
.sym 53561 $abc$36366$n207
.sym 53564 picorv32.reg_pc[29]
.sym 53565 picorv32.reg_next_pc[18]
.sym 53566 picorv32.irq_state[0]
.sym 53567 $abc$36366$n5965
.sym 53573 picorv32.reg_next_pc[19]
.sym 53574 picorv32.irq_state[0]
.sym 53575 picorv32.reg_pc[27]
.sym 53576 picorv32.reg_pc[30]
.sym 53582 picorv32.reg_pc[31]
.sym 53584 picorv32.reg_pc[28]
.sym 53585 picorv32.reg_pc[26]
.sym 53591 $auto$alumacc.cc:474:replace_alu$6485.C[27]
.sym 53593 picorv32.reg_pc[26]
.sym 53595 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 53597 $auto$alumacc.cc:474:replace_alu$6485.C[28]
.sym 53599 picorv32.reg_pc[27]
.sym 53601 $auto$alumacc.cc:474:replace_alu$6485.C[27]
.sym 53603 $auto$alumacc.cc:474:replace_alu$6485.C[29]
.sym 53606 picorv32.reg_pc[28]
.sym 53607 $auto$alumacc.cc:474:replace_alu$6485.C[28]
.sym 53609 $auto$alumacc.cc:474:replace_alu$6485.C[30]
.sym 53612 picorv32.reg_pc[29]
.sym 53613 $auto$alumacc.cc:474:replace_alu$6485.C[29]
.sym 53615 $auto$alumacc.cc:474:replace_alu$6485.C[31]
.sym 53617 picorv32.reg_pc[30]
.sym 53619 $auto$alumacc.cc:474:replace_alu$6485.C[30]
.sym 53622 picorv32.reg_pc[31]
.sym 53625 $auto$alumacc.cc:474:replace_alu$6485.C[31]
.sym 53628 $abc$36366$n207
.sym 53629 $abc$36366$n5967
.sym 53630 picorv32.irq_state[0]
.sym 53631 picorv32.reg_next_pc[19]
.sym 53634 picorv32.irq_state[0]
.sym 53635 $abc$36366$n207
.sym 53636 $abc$36366$n5965
.sym 53637 picorv32.reg_next_pc[18]
.sym 53641 picorv32.reg_pc[27]
.sym 53642 picorv32.reg_pc[28]
.sym 53643 picorv32.reg_pc[26]
.sym 53644 picorv32.reg_pc[15]
.sym 53645 picorv32.reg_pc[4]
.sym 53646 $abc$36366$n5163
.sym 53647 $abc$36366$n5172
.sym 53648 $abc$36366$n5773
.sym 53652 serial_rx
.sym 53653 $abc$36366$n3032
.sym 53654 $abc$36366$n4745_1
.sym 53655 $abc$36366$n5991
.sym 53656 $abc$36366$n2925_1
.sym 53657 $abc$36366$n2845
.sym 53658 $abc$36366$n5205
.sym 53660 picorv32.reg_pc[20]
.sym 53661 $abc$36366$n2845
.sym 53662 $abc$36366$n3856_1
.sym 53663 picorv32.irq_state[1]
.sym 53664 $abc$36366$n5969
.sym 53665 picorv32.reg_pc[21]
.sym 53666 picorv32.cpuregs_wrdata[7]
.sym 53667 picorv32.reg_pc[19]
.sym 53668 $abc$36366$n5241
.sym 53669 picorv32.reg_pc[10]
.sym 53670 $abc$36366$n5172
.sym 53671 picorv32.decoded_imm[4]
.sym 53672 picorv32.reg_pc[11]
.sym 53673 picorv32.reg_pc[13]
.sym 53674 picorv32.reg_pc[12]
.sym 53675 picorv32.decoded_imm[14]
.sym 53683 picorv32.reg_next_pc[10]
.sym 53684 $abc$36366$n5523
.sym 53685 $abc$36366$n2845
.sym 53686 $abc$36366$n3896_1
.sym 53687 picorv32.reg_out[7]
.sym 53690 $abc$36366$n5937
.sym 53692 picorv32.alu_out_q[7]
.sym 53693 $abc$36366$n2845
.sym 53694 picorv32.reg_op1[7]
.sym 53695 picorv32.reg_out[10]
.sym 53696 $abc$36366$n5959
.sym 53697 $abc$36366$n5943
.sym 53698 picorv32.latched_stalu
.sym 53700 $abc$36366$n3870
.sym 53701 $abc$36366$n3991_1
.sym 53702 picorv32.reg_op1[10]
.sym 53703 $abc$36366$n3997_1
.sym 53706 picorv32.reg_next_pc[7]
.sym 53707 $abc$36366$n3836_1
.sym 53708 $abc$36366$n3851_1
.sym 53709 $abc$36366$n3002
.sym 53710 $abc$36366$n3864_1
.sym 53715 $abc$36366$n3870
.sym 53717 picorv32.reg_op1[10]
.sym 53718 $abc$36366$n3997_1
.sym 53721 $abc$36366$n3991_1
.sym 53722 $abc$36366$n3870
.sym 53723 picorv32.reg_op1[7]
.sym 53727 $abc$36366$n5943
.sym 53728 $abc$36366$n2845
.sym 53729 $abc$36366$n5523
.sym 53730 $abc$36366$n3864_1
.sym 53733 picorv32.reg_next_pc[7]
.sym 53735 picorv32.reg_out[7]
.sym 53736 $abc$36366$n3836_1
.sym 53740 picorv32.reg_out[7]
.sym 53741 picorv32.latched_stalu
.sym 53742 picorv32.alu_out_q[7]
.sym 53745 picorv32.reg_next_pc[10]
.sym 53746 picorv32.reg_out[10]
.sym 53748 $abc$36366$n3836_1
.sym 53751 $abc$36366$n2845
.sym 53752 $abc$36366$n5937
.sym 53753 $abc$36366$n5523
.sym 53754 $abc$36366$n3851_1
.sym 53757 $abc$36366$n5959
.sym 53758 $abc$36366$n5523
.sym 53759 $abc$36366$n2845
.sym 53760 $abc$36366$n3896_1
.sym 53761 $abc$36366$n3002
.sym 53762 sys_clk_$glb_clk
.sym 53765 $abc$36366$n7106
.sym 53766 $abc$36366$n7107
.sym 53767 $abc$36366$n7108
.sym 53768 $abc$36366$n7109
.sym 53769 $abc$36366$n7110
.sym 53770 $abc$36366$n7111
.sym 53771 $abc$36366$n7112
.sym 53777 $abc$36366$n4746
.sym 53778 $abc$36366$n5523
.sym 53779 $abc$36366$n4251_1
.sym 53780 spram_bus_adr[5]
.sym 53781 $abc$36366$n2988
.sym 53783 picorv32.reg_out[7]
.sym 53784 picorv32.reg_op1[6]
.sym 53785 $abc$36366$n3838_1
.sym 53786 picorv32.reg_pc[29]
.sym 53788 picorv32.reg_pc[8]
.sym 53789 picorv32.decoded_imm[12]
.sym 53790 picorv32.reg_pc[15]
.sym 53791 spram_bus_adr[28]
.sym 53792 picorv32.mem_wordsize[2]
.sym 53793 picorv32.reg_op1[30]
.sym 53794 $abc$36366$n3851_1
.sym 53795 $abc$36366$n7124
.sym 53796 picorv32.decoded_imm[25]
.sym 53797 picorv32.decoded_imm[23]
.sym 53798 $abc$36366$n4064_1
.sym 53799 picorv32.decoded_imm[28]
.sym 53805 $abc$36366$n3870
.sym 53806 $abc$36366$n4301_1
.sym 53807 $abc$36366$n4309_1
.sym 53808 $abc$36366$n5979
.sym 53809 picorv32.reg_next_pc[6]
.sym 53810 picorv32.reg_next_pc[7]
.sym 53811 $abc$36366$n4300_1
.sym 53812 picorv32.irq_state[0]
.sym 53813 picorv32.reg_out[6]
.sym 53814 $abc$36366$n4365_1
.sym 53815 picorv32.reg_op1[8]
.sym 53816 $abc$36366$n4364
.sym 53817 $abc$36366$n3989_1
.sym 53818 $abc$36366$n4310_1
.sym 53820 picorv32.reg_next_pc[30]
.sym 53821 $abc$36366$n3983_1
.sym 53822 $abc$36366$n3838_1
.sym 53823 $abc$36366$n3002
.sym 53825 picorv32.reg_op1[6]
.sym 53828 $abc$36366$n3956_1
.sym 53829 picorv32.reg_op1[3]
.sym 53831 $abc$36366$n207
.sym 53833 $abc$36366$n3993_1
.sym 53835 $abc$36366$n3836_1
.sym 53836 picorv32.reg_next_pc[4]
.sym 53838 $abc$36366$n3870
.sym 53839 picorv32.reg_op1[3]
.sym 53840 $abc$36366$n3983_1
.sym 53844 picorv32.reg_op1[8]
.sym 53845 $abc$36366$n3870
.sym 53846 $abc$36366$n3993_1
.sym 53850 $abc$36366$n3870
.sym 53851 $abc$36366$n3989_1
.sym 53852 picorv32.reg_op1[6]
.sym 53856 $abc$36366$n5979
.sym 53857 $abc$36366$n4365_1
.sym 53858 $abc$36366$n207
.sym 53859 $abc$36366$n4364
.sym 53862 picorv32.reg_next_pc[6]
.sym 53863 picorv32.reg_out[6]
.sym 53865 $abc$36366$n3836_1
.sym 53868 picorv32.irq_state[0]
.sym 53869 picorv32.reg_next_pc[4]
.sym 53870 $abc$36366$n4301_1
.sym 53871 $abc$36366$n4300_1
.sym 53874 $abc$36366$n4310_1
.sym 53875 picorv32.irq_state[0]
.sym 53876 $abc$36366$n4309_1
.sym 53877 picorv32.reg_next_pc[7]
.sym 53880 $abc$36366$n3956_1
.sym 53882 $abc$36366$n3838_1
.sym 53883 picorv32.reg_next_pc[30]
.sym 53884 $abc$36366$n3002
.sym 53885 sys_clk_$glb_clk
.sym 53887 $abc$36366$n7113
.sym 53888 $abc$36366$n7114
.sym 53889 $abc$36366$n7115
.sym 53890 $abc$36366$n7116
.sym 53891 $abc$36366$n7117
.sym 53892 $abc$36366$n7118
.sym 53893 $abc$36366$n7119
.sym 53894 $abc$36366$n7120
.sym 53896 $abc$36366$n4301_1
.sym 53899 picorv32.cpuregs_wrdata[11]
.sym 53900 picorv32.irq_state[0]
.sym 53901 picorv32.decoded_imm[18]
.sym 53902 $abc$36366$n7108
.sym 53903 picorv32.cpuregs_rs1[5]
.sym 53904 $abc$36366$n4364
.sym 53905 $abc$36366$n3896_1
.sym 53907 $abc$36366$n4709
.sym 53908 picorv32.reg_op1[8]
.sym 53909 $abc$36366$n3870
.sym 53910 $abc$36366$n4365_1
.sym 53912 $abc$36366$n5981
.sym 53913 picorv32.reg_pc[31]
.sym 53914 picorv32.alu_out_q[7]
.sym 53915 $abc$36366$n5141
.sym 53916 picorv32.reg_pc[4]
.sym 53917 picorv32.decoded_imm[24]
.sym 53919 $abc$36366$n3836_1
.sym 53920 picorv32.decoded_imm[30]
.sym 53921 $abc$36366$n3836_1
.sym 53922 picorv32.reg_out[26]
.sym 53928 $abc$36366$n3836_1
.sym 53930 picorv32.reg_next_pc[30]
.sym 53932 picorv32.reg_pc[4]
.sym 53935 picorv32.cpuregs_rs1[12]
.sym 53936 picorv32.cpu_state[2]
.sym 53939 $abc$36366$n3002
.sym 53940 picorv32.reg_out[30]
.sym 53941 picorv32.reg_pc[10]
.sym 53942 $abc$36366$n3985_1
.sym 53943 picorv32.cpuregs_rs1[15]
.sym 53944 picorv32.reg_pc[12]
.sym 53945 picorv32.reg_op1[4]
.sym 53946 $abc$36366$n4053_1
.sym 53947 $abc$36366$n4105_1
.sym 53948 $abc$36366$n3870
.sym 53950 picorv32.reg_pc[15]
.sym 53951 $abc$36366$n4080_1
.sym 53952 $abc$36366$n4063_1
.sym 53953 picorv32.reg_op1[30]
.sym 53954 $abc$36366$n4029_1
.sym 53955 picorv32.cpuregs_rs1[4]
.sym 53956 $abc$36366$n4037_1
.sym 53958 $abc$36366$n4064_1
.sym 53959 $abc$36366$n4080_1
.sym 53962 $abc$36366$n4064_1
.sym 53963 picorv32.cpuregs_rs1[4]
.sym 53964 $abc$36366$n4037_1
.sym 53967 picorv32.cpu_state[2]
.sym 53968 picorv32.reg_pc[4]
.sym 53969 $abc$36366$n4063_1
.sym 53970 $abc$36366$n4053_1
.sym 53973 $abc$36366$n3836_1
.sym 53975 picorv32.reg_next_pc[30]
.sym 53976 picorv32.reg_out[30]
.sym 53979 $abc$36366$n4037_1
.sym 53980 picorv32.reg_pc[15]
.sym 53981 $abc$36366$n4080_1
.sym 53982 picorv32.cpuregs_rs1[15]
.sym 53985 $abc$36366$n4080_1
.sym 53986 $abc$36366$n4037_1
.sym 53987 picorv32.reg_pc[12]
.sym 53988 picorv32.cpuregs_rs1[12]
.sym 53991 $abc$36366$n3985_1
.sym 53992 $abc$36366$n3870
.sym 53993 picorv32.reg_op1[4]
.sym 53997 picorv32.reg_pc[10]
.sym 53998 picorv32.cpu_state[2]
.sym 53999 $abc$36366$n4053_1
.sym 54000 $abc$36366$n4105_1
.sym 54004 picorv32.reg_op1[30]
.sym 54005 $abc$36366$n4029_1
.sym 54006 $abc$36366$n3870
.sym 54007 $abc$36366$n3002
.sym 54008 sys_clk_$glb_clk
.sym 54010 $abc$36366$n7121
.sym 54011 $abc$36366$n7122
.sym 54012 $abc$36366$n7123
.sym 54013 $abc$36366$n7124
.sym 54014 $abc$36366$n7125
.sym 54015 $abc$36366$n7126
.sym 54016 $abc$36366$n7127
.sym 54017 $abc$36366$n7128
.sym 54018 picorv32.cpu_state[2]
.sym 54022 picorv32.reg_out[4]
.sym 54023 picorv32.reg_op1[12]
.sym 54024 spram_bus_adr[2]
.sym 54025 picorv32.cpuregs_rs1[11]
.sym 54026 picorv32.cpuregs_rs1[30]
.sym 54027 $abc$36366$n7120
.sym 54028 picorv32.irq_state[1]
.sym 54029 $abc$36366$n7113
.sym 54030 $abc$36366$n4142
.sym 54031 $abc$36366$n4325_1
.sym 54032 picorv32.irq_pending[0]
.sym 54033 $abc$36366$n5520_1
.sym 54034 picorv32.reg_op1[3]
.sym 54035 $abc$36366$n3024
.sym 54037 picorv32.decoded_imm[11]
.sym 54038 $abc$36366$n7129
.sym 54040 picorv32.decoded_imm[11]
.sym 54041 $abc$36366$n3089
.sym 54042 picorv32.decoded_imm[9]
.sym 54043 picorv32.decoded_imm[3]
.sym 54044 picorv32.decoded_imm[8]
.sym 54045 picorv32.reg_pc[18]
.sym 54053 $abc$36366$n207
.sym 54054 $abc$36366$n2845
.sym 54055 picorv32.alu_out_q[26]
.sym 54056 $abc$36366$n4346
.sym 54057 $abc$36366$n4368_1
.sym 54058 $abc$36366$n4367
.sym 54060 $abc$36366$n5431_1
.sym 54062 $abc$36366$n4343_1
.sym 54063 $abc$36366$n4882
.sym 54064 $abc$36366$n3024
.sym 54065 $abc$36366$n5443_1
.sym 54067 $abc$36366$n4888
.sym 54068 picorv32.alu_out_q[4]
.sym 54071 $abc$36366$n4345_1
.sym 54072 $abc$36366$n5981
.sym 54073 $abc$36366$n4342_1
.sym 54074 picorv32.latched_stalu
.sym 54075 $abc$36366$n5141
.sym 54078 picorv32.reg_out[4]
.sym 54079 $abc$36366$n3836_1
.sym 54082 picorv32.reg_out[26]
.sym 54084 picorv32.alu_out_q[26]
.sym 54085 $abc$36366$n3836_1
.sym 54086 picorv32.reg_out[26]
.sym 54087 picorv32.latched_stalu
.sym 54090 $abc$36366$n5141
.sym 54091 $abc$36366$n5431_1
.sym 54092 $abc$36366$n4882
.sym 54093 $abc$36366$n3024
.sym 54097 $abc$36366$n4346
.sym 54098 $abc$36366$n4345_1
.sym 54102 picorv32.alu_out_q[4]
.sym 54104 picorv32.latched_stalu
.sym 54105 picorv32.reg_out[4]
.sym 54108 $abc$36366$n3024
.sym 54109 $abc$36366$n5443_1
.sym 54110 $abc$36366$n4888
.sym 54111 $abc$36366$n5141
.sym 54114 $abc$36366$n4367
.sym 54115 $abc$36366$n207
.sym 54116 $abc$36366$n5981
.sym 54117 $abc$36366$n4368_1
.sym 54120 $abc$36366$n4343_1
.sym 54122 $abc$36366$n4342_1
.sym 54126 $abc$36366$n2845
.sym 54127 picorv32.reg_out[26]
.sym 54128 picorv32.latched_stalu
.sym 54129 picorv32.alu_out_q[26]
.sym 54133 $abc$36366$n7129
.sym 54134 $abc$36366$n7130
.sym 54135 $abc$36366$n7131
.sym 54136 $abc$36366$n7132
.sym 54137 $abc$36366$n7133
.sym 54138 $abc$36366$n7134
.sym 54139 picorv32.reg_op1[3]
.sym 54140 $abc$36366$n5424_1
.sym 54144 spram_bus_adr[4]
.sym 54147 $abc$36366$n3002
.sym 54148 spram_bus_adr[0]
.sym 54149 spram_bus_adr[1]
.sym 54150 picorv32.irq_mask[0]
.sym 54151 picorv32.irq_pending[0]
.sym 54152 picorv32.cpuregs_wrdata[20]
.sym 54153 picorv32.cpuregs_rs1[2]
.sym 54154 picorv32.cpuregs_wrdata[29]
.sym 54155 picorv32.cpuregs_rs1[20]
.sym 54157 picorv32.decoded_imm[4]
.sym 54158 $abc$36366$n4053_1
.sym 54159 $abc$36366$n2988
.sym 54160 $abc$36366$n4037_1
.sym 54161 picorv32.cpuregs_wrdata[17]
.sym 54162 picorv32.reg_pc[21]
.sym 54163 picorv32.decoded_imm[14]
.sym 54164 picorv32.cpuregs_wrdata[26]
.sym 54165 $abc$36366$n4037_1
.sym 54166 $abc$36366$n4038_1
.sym 54167 picorv32.reg_pc[19]
.sym 54174 picorv32.reg_op1[6]
.sym 54176 picorv32.reg_op1[1]
.sym 54177 picorv32.decoded_imm[1]
.sym 54179 picorv32.decoded_imm[6]
.sym 54180 picorv32.decoded_imm[5]
.sym 54183 picorv32.decoded_imm[4]
.sym 54184 picorv32.decoded_imm[2]
.sym 54186 picorv32.reg_op1[4]
.sym 54188 picorv32.reg_op1[7]
.sym 54189 picorv32.decoded_imm[7]
.sym 54192 picorv32.reg_op1[2]
.sym 54194 picorv32.reg_op1[0]
.sym 54198 picorv32.reg_op1[5]
.sym 54200 picorv32.decoded_imm[0]
.sym 54203 picorv32.decoded_imm[3]
.sym 54204 picorv32.reg_op1[3]
.sym 54206 $auto$alumacc.cc:474:replace_alu$6497.C[1]
.sym 54208 picorv32.decoded_imm[0]
.sym 54209 picorv32.reg_op1[0]
.sym 54212 $auto$alumacc.cc:474:replace_alu$6497.C[2]
.sym 54214 picorv32.reg_op1[1]
.sym 54215 picorv32.decoded_imm[1]
.sym 54216 $auto$alumacc.cc:474:replace_alu$6497.C[1]
.sym 54218 $auto$alumacc.cc:474:replace_alu$6497.C[3]
.sym 54220 picorv32.decoded_imm[2]
.sym 54221 picorv32.reg_op1[2]
.sym 54222 $auto$alumacc.cc:474:replace_alu$6497.C[2]
.sym 54224 $auto$alumacc.cc:474:replace_alu$6497.C[4]
.sym 54226 picorv32.decoded_imm[3]
.sym 54227 picorv32.reg_op1[3]
.sym 54228 $auto$alumacc.cc:474:replace_alu$6497.C[3]
.sym 54230 $auto$alumacc.cc:474:replace_alu$6497.C[5]
.sym 54232 picorv32.reg_op1[4]
.sym 54233 picorv32.decoded_imm[4]
.sym 54234 $auto$alumacc.cc:474:replace_alu$6497.C[4]
.sym 54236 $auto$alumacc.cc:474:replace_alu$6497.C[6]
.sym 54238 picorv32.decoded_imm[5]
.sym 54239 picorv32.reg_op1[5]
.sym 54240 $auto$alumacc.cc:474:replace_alu$6497.C[5]
.sym 54242 $auto$alumacc.cc:474:replace_alu$6497.C[7]
.sym 54244 picorv32.decoded_imm[6]
.sym 54245 picorv32.reg_op1[6]
.sym 54246 $auto$alumacc.cc:474:replace_alu$6497.C[6]
.sym 54248 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 54250 picorv32.decoded_imm[7]
.sym 54251 picorv32.reg_op1[7]
.sym 54252 $auto$alumacc.cc:474:replace_alu$6497.C[7]
.sym 54256 $abc$36366$n4442
.sym 54257 $abc$36366$n5441
.sym 54258 $abc$36366$n5469_1
.sym 54259 $abc$36366$n5497_1
.sym 54260 $abc$36366$n4160
.sym 54261 $abc$36366$n4181
.sym 54262 $abc$36366$n4249_1
.sym 54263 $abc$36366$n5496_1
.sym 54268 $abc$36366$n3024
.sym 54269 picorv32.reg_op1[2]
.sym 54270 picorv32.decoded_imm[2]
.sym 54271 $abc$36366$n3021
.sym 54272 picorv32.reg_op1[1]
.sym 54273 $abc$36366$n4045
.sym 54274 picorv32.reg_op1[4]
.sym 54275 picorv32.cpu_state[4]
.sym 54276 picorv32.reg_op1[7]
.sym 54277 picorv32.alu_out_q[16]
.sym 54278 $abc$36366$n3021
.sym 54279 $abc$36366$n7131
.sym 54280 picorv32.decoded_imm[28]
.sym 54281 picorv32.decoded_imm[25]
.sym 54282 $abc$36366$n4036_1
.sym 54283 $abc$36366$n4181
.sym 54284 picorv32.reg_op1[5]
.sym 54285 picorv32.reg_op1[30]
.sym 54286 picorv32.cpuregs_wrdata[28]
.sym 54287 picorv32.reg_op2[29]
.sym 54288 picorv32.reg_op1[3]
.sym 54289 $abc$36366$n4442
.sym 54290 $abc$36366$n4080_1
.sym 54291 picorv32.reg_op1[17]
.sym 54292 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 54298 picorv32.decoded_imm[10]
.sym 54299 picorv32.reg_op1[14]
.sym 54301 picorv32.reg_op1[12]
.sym 54302 picorv32.decoded_imm[13]
.sym 54308 picorv32.reg_op1[8]
.sym 54310 picorv32.reg_op1[15]
.sym 54311 picorv32.decoded_imm[15]
.sym 54312 picorv32.decoded_imm[11]
.sym 54313 picorv32.reg_op1[9]
.sym 54314 picorv32.decoded_imm[9]
.sym 54316 picorv32.decoded_imm[8]
.sym 54319 picorv32.reg_op1[10]
.sym 54320 picorv32.reg_op1[11]
.sym 54321 picorv32.decoded_imm[12]
.sym 54322 picorv32.reg_op1[13]
.sym 54323 picorv32.decoded_imm[14]
.sym 54329 $auto$alumacc.cc:474:replace_alu$6497.C[9]
.sym 54331 picorv32.decoded_imm[8]
.sym 54332 picorv32.reg_op1[8]
.sym 54333 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 54335 $auto$alumacc.cc:474:replace_alu$6497.C[10]
.sym 54337 picorv32.reg_op1[9]
.sym 54338 picorv32.decoded_imm[9]
.sym 54339 $auto$alumacc.cc:474:replace_alu$6497.C[9]
.sym 54341 $auto$alumacc.cc:474:replace_alu$6497.C[11]
.sym 54343 picorv32.decoded_imm[10]
.sym 54344 picorv32.reg_op1[10]
.sym 54345 $auto$alumacc.cc:474:replace_alu$6497.C[10]
.sym 54347 $auto$alumacc.cc:474:replace_alu$6497.C[12]
.sym 54349 picorv32.decoded_imm[11]
.sym 54350 picorv32.reg_op1[11]
.sym 54351 $auto$alumacc.cc:474:replace_alu$6497.C[11]
.sym 54353 $auto$alumacc.cc:474:replace_alu$6497.C[13]
.sym 54355 picorv32.decoded_imm[12]
.sym 54356 picorv32.reg_op1[12]
.sym 54357 $auto$alumacc.cc:474:replace_alu$6497.C[12]
.sym 54359 $auto$alumacc.cc:474:replace_alu$6497.C[14]
.sym 54361 picorv32.reg_op1[13]
.sym 54362 picorv32.decoded_imm[13]
.sym 54363 $auto$alumacc.cc:474:replace_alu$6497.C[13]
.sym 54365 $auto$alumacc.cc:474:replace_alu$6497.C[15]
.sym 54367 picorv32.decoded_imm[14]
.sym 54368 picorv32.reg_op1[14]
.sym 54369 $auto$alumacc.cc:474:replace_alu$6497.C[14]
.sym 54371 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 54373 picorv32.reg_op1[15]
.sym 54374 picorv32.decoded_imm[15]
.sym 54375 $auto$alumacc.cc:474:replace_alu$6497.C[15]
.sym 54379 $abc$36366$n5466_1
.sym 54380 $abc$36366$n5462
.sym 54381 $abc$36366$n5477
.sym 54382 $abc$36366$n5470_1
.sym 54383 $abc$36366$n4155
.sym 54384 $abc$36366$n4154
.sym 54385 spram_datain0[3]
.sym 54386 $abc$36366$n4098_1
.sym 54391 picorv32.cpuregs_rs1[27]
.sym 54393 picorv32.reg_op1[14]
.sym 54394 picorv32.reg_op1[18]
.sym 54395 picorv32.cpuregs_rs1[13]
.sym 54396 picorv32.cpuregs_wrdata[29]
.sym 54397 $abc$36366$n3007_1
.sym 54398 picorv32.reg_op1[15]
.sym 54399 picorv32.cpuregs_rs1[30]
.sym 54400 picorv32.cpuregs_rs1[28]
.sym 54401 $abc$36366$n208
.sym 54403 picorv32.reg_op2[5]
.sym 54404 picorv32.reg_op2[4]
.sym 54405 picorv32.reg_op1[10]
.sym 54406 $abc$36366$n4909
.sym 54407 $abc$36366$n5141
.sym 54408 picorv32.decoded_imm[30]
.sym 54409 picorv32.reg_op2[3]
.sym 54410 $abc$36366$n4631
.sym 54411 picorv32.reg_op1[0]
.sym 54412 $abc$36366$n5547
.sym 54413 picorv32.alu_out_q[7]
.sym 54414 picorv32.decoded_imm[24]
.sym 54415 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 54420 picorv32.reg_op1[22]
.sym 54421 picorv32.reg_op1[20]
.sym 54422 picorv32.decoded_imm[20]
.sym 54423 picorv32.decoded_imm[19]
.sym 54428 picorv32.reg_op1[23]
.sym 54430 picorv32.decoded_imm[22]
.sym 54431 picorv32.reg_op1[16]
.sym 54433 picorv32.decoded_imm[23]
.sym 54434 picorv32.decoded_imm[21]
.sym 54437 picorv32.reg_op1[18]
.sym 54438 picorv32.decoded_imm[17]
.sym 54441 picorv32.reg_op1[17]
.sym 54445 picorv32.reg_op1[19]
.sym 54449 picorv32.decoded_imm[18]
.sym 54450 picorv32.decoded_imm[16]
.sym 54451 picorv32.reg_op1[21]
.sym 54452 $auto$alumacc.cc:474:replace_alu$6497.C[17]
.sym 54454 picorv32.decoded_imm[16]
.sym 54455 picorv32.reg_op1[16]
.sym 54456 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 54458 $auto$alumacc.cc:474:replace_alu$6497.C[18]
.sym 54460 picorv32.decoded_imm[17]
.sym 54461 picorv32.reg_op1[17]
.sym 54462 $auto$alumacc.cc:474:replace_alu$6497.C[17]
.sym 54464 $auto$alumacc.cc:474:replace_alu$6497.C[19]
.sym 54466 picorv32.reg_op1[18]
.sym 54467 picorv32.decoded_imm[18]
.sym 54468 $auto$alumacc.cc:474:replace_alu$6497.C[18]
.sym 54470 $auto$alumacc.cc:474:replace_alu$6497.C[20]
.sym 54472 picorv32.reg_op1[19]
.sym 54473 picorv32.decoded_imm[19]
.sym 54474 $auto$alumacc.cc:474:replace_alu$6497.C[19]
.sym 54476 $auto$alumacc.cc:474:replace_alu$6497.C[21]
.sym 54478 picorv32.reg_op1[20]
.sym 54479 picorv32.decoded_imm[20]
.sym 54480 $auto$alumacc.cc:474:replace_alu$6497.C[20]
.sym 54482 $auto$alumacc.cc:474:replace_alu$6497.C[22]
.sym 54484 picorv32.reg_op1[21]
.sym 54485 picorv32.decoded_imm[21]
.sym 54486 $auto$alumacc.cc:474:replace_alu$6497.C[21]
.sym 54488 $auto$alumacc.cc:474:replace_alu$6497.C[23]
.sym 54490 picorv32.decoded_imm[22]
.sym 54491 picorv32.reg_op1[22]
.sym 54492 $auto$alumacc.cc:474:replace_alu$6497.C[22]
.sym 54494 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 54496 picorv32.decoded_imm[23]
.sym 54497 picorv32.reg_op1[23]
.sym 54498 $auto$alumacc.cc:474:replace_alu$6497.C[23]
.sym 54502 $abc$36366$n4211
.sym 54503 picorv32.reg_op1[19]
.sym 54504 $abc$36366$n5467_1
.sym 54505 picorv32.reg_op1[27]
.sym 54506 $abc$36366$n5478_1
.sym 54507 picorv32.reg_op1[17]
.sym 54508 picorv32.reg_op1[31]
.sym 54509 picorv32.reg_op1[21]
.sym 54511 $abc$36366$n4073_1
.sym 54514 $abc$36366$n4894
.sym 54515 picorv32.mem_wordsize[0]
.sym 54516 $abc$36366$n4080_1
.sym 54517 picorv32.mem_wordsize[0]
.sym 54518 picorv32.cpu_state[4]
.sym 54519 picorv32.reg_op1[16]
.sym 54521 picorv32.cpuregs_rs1[28]
.sym 54522 picorv32.reg_op1[28]
.sym 54523 picorv32.reg_op2[2]
.sym 54524 picorv32.reg_op1[22]
.sym 54525 $abc$36366$n3007_1
.sym 54526 picorv32.reg_op1[3]
.sym 54527 $abc$36366$n4419_1
.sym 54528 $abc$36366$n4045
.sym 54530 $abc$36366$n4421
.sym 54531 $abc$36366$n3024
.sym 54532 picorv32.reg_op2[8]
.sym 54534 $abc$36366$n3024
.sym 54535 $abc$36366$n4045
.sym 54536 picorv32.reg_op1[11]
.sym 54537 $abc$36366$n3089
.sym 54538 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 54550 picorv32.reg_op1[24]
.sym 54551 picorv32.decoded_imm[25]
.sym 54552 picorv32.decoded_imm[28]
.sym 54553 picorv32.reg_op1[29]
.sym 54554 picorv32.decoded_imm[26]
.sym 54555 picorv32.decoded_imm[31]
.sym 54557 picorv32.reg_op1[30]
.sym 54559 picorv32.reg_op1[25]
.sym 54562 picorv32.reg_op1[28]
.sym 54564 picorv32.reg_op1[26]
.sym 54565 picorv32.reg_op1[31]
.sym 54568 picorv32.decoded_imm[30]
.sym 54570 picorv32.reg_op1[27]
.sym 54572 picorv32.decoded_imm[29]
.sym 54573 picorv32.decoded_imm[27]
.sym 54574 picorv32.decoded_imm[24]
.sym 54575 $auto$alumacc.cc:474:replace_alu$6497.C[25]
.sym 54577 picorv32.reg_op1[24]
.sym 54578 picorv32.decoded_imm[24]
.sym 54579 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 54581 $auto$alumacc.cc:474:replace_alu$6497.C[26]
.sym 54583 picorv32.reg_op1[25]
.sym 54584 picorv32.decoded_imm[25]
.sym 54585 $auto$alumacc.cc:474:replace_alu$6497.C[25]
.sym 54587 $auto$alumacc.cc:474:replace_alu$6497.C[27]
.sym 54589 picorv32.reg_op1[26]
.sym 54590 picorv32.decoded_imm[26]
.sym 54591 $auto$alumacc.cc:474:replace_alu$6497.C[26]
.sym 54593 $auto$alumacc.cc:474:replace_alu$6497.C[28]
.sym 54595 picorv32.reg_op1[27]
.sym 54596 picorv32.decoded_imm[27]
.sym 54597 $auto$alumacc.cc:474:replace_alu$6497.C[27]
.sym 54599 $auto$alumacc.cc:474:replace_alu$6497.C[29]
.sym 54601 picorv32.reg_op1[28]
.sym 54602 picorv32.decoded_imm[28]
.sym 54603 $auto$alumacc.cc:474:replace_alu$6497.C[28]
.sym 54605 $auto$alumacc.cc:474:replace_alu$6497.C[30]
.sym 54607 picorv32.decoded_imm[29]
.sym 54608 picorv32.reg_op1[29]
.sym 54609 $auto$alumacc.cc:474:replace_alu$6497.C[29]
.sym 54611 $auto$alumacc.cc:474:replace_alu$6497.C[31]
.sym 54613 picorv32.reg_op1[30]
.sym 54614 picorv32.decoded_imm[30]
.sym 54615 $auto$alumacc.cc:474:replace_alu$6497.C[30]
.sym 54619 picorv32.reg_op1[31]
.sym 54620 picorv32.decoded_imm[31]
.sym 54621 $auto$alumacc.cc:474:replace_alu$6497.C[31]
.sym 54625 $abc$36366$n4629
.sym 54626 sram_bus_dat_w[3]
.sym 54627 $abc$36366$n3180
.sym 54628 $abc$36366$n3182
.sym 54629 $abc$36366$n3181
.sym 54630 $abc$36366$n4586
.sym 54631 $abc$36366$n4585
.sym 54632 $abc$36366$n4630_1
.sym 54634 spram_bus_adr[2]
.sym 54637 $abc$36366$n4902
.sym 54638 picorv32.reg_op1[31]
.sym 54639 picorv32.reg_op2[0]
.sym 54640 picorv32.reg_op1[27]
.sym 54641 picorv32.reg_op1[29]
.sym 54642 picorv32.reg_op1[21]
.sym 54643 $abc$36366$n4036_1
.sym 54644 $abc$36366$n2995
.sym 54646 picorv32.reg_op1[24]
.sym 54647 $abc$36366$n2995
.sym 54648 picorv32.reg_op1[13]
.sym 54649 picorv32.reg_op1[9]
.sym 54650 picorv32.reg_op2[17]
.sym 54651 picorv32.reg_op1[27]
.sym 54652 picorv32.reg_op2[21]
.sym 54653 picorv32.reg_op2[20]
.sym 54654 $abc$36366$n5486
.sym 54655 picorv32.reg_op1[17]
.sym 54657 picorv32.reg_op1[31]
.sym 54658 $abc$36366$n4908
.sym 54659 picorv32.reg_op1[21]
.sym 54660 sram_bus_dat_w[3]
.sym 54666 picorv32.reg_op1[1]
.sym 54667 $abc$36366$n4542
.sym 54668 picorv32.reg_op1[4]
.sym 54669 $abc$36366$n4544
.sym 54670 $abc$36366$n4511
.sym 54671 $abc$36366$n3164
.sym 54672 picorv32.reg_op1[7]
.sym 54674 picorv32.reg_op1[7]
.sym 54676 picorv32.reg_op1[4]
.sym 54677 $abc$36366$n4420_1
.sym 54678 picorv32.reg_op2[4]
.sym 54679 $abc$36366$n4535
.sym 54681 $abc$36366$n4421
.sym 54683 picorv32.reg_op2[1]
.sym 54684 $abc$36366$n5506_1
.sym 54685 picorv32.reg_op2[7]
.sym 54686 $abc$36366$n3167
.sym 54693 $abc$36366$n5503_1
.sym 54694 $abc$36366$n4419_1
.sym 54695 $abc$36366$n4420_1
.sym 54696 $abc$36366$n4510_1
.sym 54697 $abc$36366$n4543
.sym 54699 $abc$36366$n3167
.sym 54700 picorv32.reg_op2[7]
.sym 54701 picorv32.reg_op1[7]
.sym 54702 $abc$36366$n3164
.sym 54705 picorv32.reg_op2[7]
.sym 54706 $abc$36366$n4420_1
.sym 54707 picorv32.reg_op1[7]
.sym 54711 $abc$36366$n5503_1
.sym 54713 $abc$36366$n5506_1
.sym 54714 $abc$36366$n4510_1
.sym 54717 picorv32.reg_op1[4]
.sym 54718 $abc$36366$n4511
.sym 54719 picorv32.reg_op2[4]
.sym 54720 $abc$36366$n4420_1
.sym 54723 picorv32.reg_op1[4]
.sym 54724 picorv32.reg_op2[4]
.sym 54725 picorv32.reg_op1[1]
.sym 54726 picorv32.reg_op2[1]
.sym 54729 $abc$36366$n4542
.sym 54730 $abc$36366$n4543
.sym 54731 $abc$36366$n4544
.sym 54732 $abc$36366$n4535
.sym 54735 $abc$36366$n4421
.sym 54736 picorv32.reg_op2[4]
.sym 54737 picorv32.reg_op1[4]
.sym 54738 $abc$36366$n4419_1
.sym 54741 picorv32.reg_op2[7]
.sym 54742 $abc$36366$n4421
.sym 54743 $abc$36366$n4419_1
.sym 54744 picorv32.reg_op1[7]
.sym 54746 sys_clk_$glb_clk
.sym 54748 $abc$36366$n3184
.sym 54749 $abc$36366$n4667
.sym 54750 $abc$36366$n3176
.sym 54751 $abc$36366$n4668
.sym 54753 $abc$36366$n3178
.sym 54754 $abc$36366$n3183
.sym 54755 $abc$36366$n3177
.sym 54760 picorv32.reg_op1[1]
.sym 54761 $abc$36366$n4604
.sym 54762 picorv32.reg_op2[4]
.sym 54764 picorv32.reg_op1[8]
.sym 54765 picorv32.reg_op1[24]
.sym 54766 picorv32.alu_out_q[1]
.sym 54767 $abc$36366$n4535
.sym 54768 picorv32.reg_op1[7]
.sym 54769 $abc$36366$n4522
.sym 54770 $abc$36366$n3169
.sym 54771 picorv32.cpuregs_rs1[23]
.sym 54773 picorv32.reg_op1[3]
.sym 54774 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54776 picorv32.reg_op1[30]
.sym 54777 picorv32.reg_op2[30]
.sym 54779 picorv32.reg_op2[29]
.sym 54780 picorv32.reg_op1[26]
.sym 54781 picorv32.reg_op2[27]
.sym 54782 $abc$36366$n5437
.sym 54783 picorv32.reg_op2[25]
.sym 54789 $abc$36366$n5437
.sym 54790 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54793 $abc$36366$n5409
.sym 54794 $abc$36366$n5413
.sym 54795 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54797 picorv32.instr_sub
.sym 54798 $abc$36366$n5401
.sym 54801 $abc$36366$n5410
.sym 54804 $abc$36366$n5419
.sym 54805 $abc$36366$n5436
.sym 54807 $abc$36366$n5412
.sym 54811 $abc$36366$n5418
.sym 54813 picorv32.reg_op2[3]
.sym 54814 regs0
.sym 54815 $abc$36366$n5400
.sym 54817 serial_rx
.sym 54822 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54823 picorv32.instr_sub
.sym 54824 $abc$36366$n5401
.sym 54825 $abc$36366$n5400
.sym 54828 serial_rx
.sym 54834 $abc$36366$n5436
.sym 54835 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54836 $abc$36366$n5437
.sym 54837 picorv32.instr_sub
.sym 54840 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54841 $abc$36366$n5419
.sym 54842 picorv32.instr_sub
.sym 54843 $abc$36366$n5418
.sym 54846 $abc$36366$n5409
.sym 54847 $abc$36366$n5410
.sym 54848 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54849 picorv32.instr_sub
.sym 54852 picorv32.instr_sub
.sym 54853 $abc$36366$n5412
.sym 54854 $abc$36366$n5413
.sym 54855 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54859 picorv32.reg_op2[3]
.sym 54867 regs0
.sym 54869 sys_clk_$glb_clk
.sym 54871 picorv32.alu_out_q[24]
.sym 54872 $abc$36366$n6695
.sym 54873 picorv32.alu_out_q[28]
.sym 54874 $abc$36366$n4573
.sym 54875 $abc$36366$n6698
.sym 54876 $abc$36366$n4558
.sym 54877 $abc$36366$n6700
.sym 54878 $abc$36366$n6697
.sym 54883 $abc$36366$n4421
.sym 54884 picorv32.reg_op1[12]
.sym 54885 picorv32.reg_op1[23]
.sym 54886 picorv32.reg_op1[18]
.sym 54887 spram_bus_adr[12]
.sym 54888 picorv32.reg_op2[0]
.sym 54889 $abc$36366$n4421
.sym 54892 $abc$36366$n4667
.sym 54893 picorv32.instr_sub
.sym 54894 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 54897 $abc$36366$n4631
.sym 54899 $abc$36366$n4420_1
.sym 54900 picorv32.reg_op2[5]
.sym 54901 picorv32.reg_op2[9]
.sym 54902 $abc$36366$n4669_1
.sym 54903 picorv32.reg_op1[0]
.sym 54904 picorv32.reg_op2[4]
.sym 54906 regs1
.sym 54914 picorv32.reg_op1[0]
.sym 54915 $abc$36366$n6699
.sym 54918 $abc$36366$n6696
.sym 54921 $abc$36366$n6694
.sym 54922 picorv32.reg_op1[5]
.sym 54925 picorv32.reg_op1[6]
.sym 54926 picorv32.reg_op1[1]
.sym 54928 picorv32.reg_op1[7]
.sym 54931 picorv32.reg_op1[2]
.sym 54932 $abc$36366$n6698
.sym 54933 picorv32.reg_op1[3]
.sym 54934 picorv32.reg_op1[4]
.sym 54935 $abc$36366$n6697
.sym 54936 $abc$36366$n6693
.sym 54937 $abc$36366$n6695
.sym 54942 $abc$36366$n6700
.sym 54944 $auto$alumacc.cc:474:replace_alu$6530.C[1]
.sym 54946 $abc$36366$n6693
.sym 54947 picorv32.reg_op1[0]
.sym 54950 $auto$alumacc.cc:474:replace_alu$6530.C[2]
.sym 54952 $abc$36366$n6694
.sym 54953 picorv32.reg_op1[1]
.sym 54954 $auto$alumacc.cc:474:replace_alu$6530.C[1]
.sym 54956 $auto$alumacc.cc:474:replace_alu$6530.C[3]
.sym 54958 picorv32.reg_op1[2]
.sym 54959 $abc$36366$n6695
.sym 54960 $auto$alumacc.cc:474:replace_alu$6530.C[2]
.sym 54962 $auto$alumacc.cc:474:replace_alu$6530.C[4]
.sym 54964 $abc$36366$n6696
.sym 54965 picorv32.reg_op1[3]
.sym 54966 $auto$alumacc.cc:474:replace_alu$6530.C[3]
.sym 54968 $auto$alumacc.cc:474:replace_alu$6530.C[5]
.sym 54970 $abc$36366$n6697
.sym 54971 picorv32.reg_op1[4]
.sym 54972 $auto$alumacc.cc:474:replace_alu$6530.C[4]
.sym 54974 $auto$alumacc.cc:474:replace_alu$6530.C[6]
.sym 54976 $abc$36366$n6698
.sym 54977 picorv32.reg_op1[5]
.sym 54978 $auto$alumacc.cc:474:replace_alu$6530.C[5]
.sym 54980 $auto$alumacc.cc:474:replace_alu$6530.C[7]
.sym 54982 $abc$36366$n6699
.sym 54983 picorv32.reg_op1[6]
.sym 54984 $auto$alumacc.cc:474:replace_alu$6530.C[6]
.sym 54986 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 54988 picorv32.reg_op1[7]
.sym 54989 $abc$36366$n6700
.sym 54990 $auto$alumacc.cc:474:replace_alu$6530.C[7]
.sym 54994 $abc$36366$n6702
.sym 54995 $abc$36366$n4622
.sym 54996 $abc$36366$n4641
.sym 54997 $abc$36366$n6706
.sym 54998 $abc$36366$n6712
.sym 54999 $abc$36366$n4636_1
.sym 55000 $abc$36366$n6704
.sym 55001 $abc$36366$n4631
.sym 55006 $abc$36366$n4419_1
.sym 55007 $abc$36366$n5424
.sym 55008 picorv32.reg_op1[5]
.sym 55009 sys_rst
.sym 55010 sys_rst
.sym 55011 picorv32.instr_bge
.sym 55012 picorv32.reg_op2[2]
.sym 55013 $abc$36366$n4539
.sym 55015 picorv32.alu_out_q[20]
.sym 55016 picorv32.instr_bgeu
.sym 55019 $abc$36366$n4644
.sym 55021 picorv32.reg_op1[25]
.sym 55022 $abc$36366$n4646
.sym 55024 $abc$36366$n4558
.sym 55026 sram_bus_dat_w[4]
.sym 55028 picorv32.reg_op2[7]
.sym 55029 picorv32.reg_op2[8]
.sym 55030 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 55037 picorv32.reg_op1[15]
.sym 55038 picorv32.reg_op1[11]
.sym 55039 $abc$36366$n6710
.sym 55042 picorv32.reg_op1[8]
.sym 55043 picorv32.reg_op1[10]
.sym 55047 picorv32.reg_op1[12]
.sym 55048 picorv32.reg_op1[13]
.sym 55049 $abc$36366$n6714
.sym 55051 $abc$36366$n6702
.sym 55053 picorv32.reg_op1[14]
.sym 55057 $abc$36366$n6708
.sym 55058 $abc$36366$n6716
.sym 55060 picorv32.reg_op1[9]
.sym 55062 $abc$36366$n6706
.sym 55063 $abc$36366$n6712
.sym 55065 $abc$36366$n6704
.sym 55067 $auto$alumacc.cc:474:replace_alu$6530.C[9]
.sym 55069 picorv32.reg_op1[8]
.sym 55070 $abc$36366$n6702
.sym 55071 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 55073 $auto$alumacc.cc:474:replace_alu$6530.C[10]
.sym 55075 picorv32.reg_op1[9]
.sym 55076 $abc$36366$n6704
.sym 55077 $auto$alumacc.cc:474:replace_alu$6530.C[9]
.sym 55079 $auto$alumacc.cc:474:replace_alu$6530.C[11]
.sym 55081 picorv32.reg_op1[10]
.sym 55082 $abc$36366$n6706
.sym 55083 $auto$alumacc.cc:474:replace_alu$6530.C[10]
.sym 55085 $auto$alumacc.cc:474:replace_alu$6530.C[12]
.sym 55087 $abc$36366$n6708
.sym 55088 picorv32.reg_op1[11]
.sym 55089 $auto$alumacc.cc:474:replace_alu$6530.C[11]
.sym 55091 $auto$alumacc.cc:474:replace_alu$6530.C[13]
.sym 55093 picorv32.reg_op1[12]
.sym 55094 $abc$36366$n6710
.sym 55095 $auto$alumacc.cc:474:replace_alu$6530.C[12]
.sym 55097 $auto$alumacc.cc:474:replace_alu$6530.C[14]
.sym 55099 picorv32.reg_op1[13]
.sym 55100 $abc$36366$n6712
.sym 55101 $auto$alumacc.cc:474:replace_alu$6530.C[13]
.sym 55103 $auto$alumacc.cc:474:replace_alu$6530.C[15]
.sym 55105 $abc$36366$n6714
.sym 55106 picorv32.reg_op1[14]
.sym 55107 $auto$alumacc.cc:474:replace_alu$6530.C[14]
.sym 55109 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 55111 picorv32.reg_op1[15]
.sym 55112 $abc$36366$n6716
.sym 55113 $auto$alumacc.cc:474:replace_alu$6530.C[15]
.sym 55117 $abc$36366$n4646
.sym 55118 $abc$36366$n4661
.sym 55119 $abc$36366$n6726
.sym 55120 $abc$36366$n6732
.sym 55121 $abc$36366$n4678_1
.sym 55122 $abc$36366$n6730
.sym 55123 $abc$36366$n4397_1
.sym 55124 csrbank1_scratch0_w[0]
.sym 55129 $abc$36366$n5463
.sym 55130 $abc$36366$n4420_1
.sym 55131 picorv32.reg_op1[11]
.sym 55132 picorv32.instr_sub
.sym 55133 picorv32.reg_op1[15]
.sym 55134 picorv32.reg_op1[11]
.sym 55135 $abc$36366$n4456_1
.sym 55136 picorv32.reg_op1[13]
.sym 55138 $abc$36366$n4622
.sym 55139 picorv32.instr_sub
.sym 55140 $abc$36366$n5466
.sym 55141 sram_bus_dat_w[3]
.sym 55142 picorv32.reg_op2[28]
.sym 55143 picorv32.reg_op1[17]
.sym 55145 $abc$36366$n2685
.sym 55146 picorv32.reg_op1[9]
.sym 55147 $abc$36366$n2687
.sym 55148 picorv32.reg_op1[27]
.sym 55150 picorv32.reg_op2[20]
.sym 55151 picorv32.reg_op1[21]
.sym 55152 $abc$36366$n2685
.sym 55153 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 55158 picorv32.reg_op1[22]
.sym 55159 picorv32.reg_op1[23]
.sym 55160 picorv32.reg_op1[20]
.sym 55161 $abc$36366$n6720
.sym 55165 picorv32.reg_op1[18]
.sym 55168 $abc$36366$n6718
.sym 55169 picorv32.reg_op1[17]
.sym 55171 $abc$36366$n6722
.sym 55172 $abc$36366$n6724
.sym 55174 picorv32.reg_op1[16]
.sym 55176 picorv32.reg_op1[19]
.sym 55177 picorv32.reg_op1[21]
.sym 55179 $abc$36366$n6730
.sym 55184 $abc$36366$n6726
.sym 55185 $abc$36366$n6732
.sym 55187 $abc$36366$n6728
.sym 55190 $auto$alumacc.cc:474:replace_alu$6530.C[17]
.sym 55192 $abc$36366$n6718
.sym 55193 picorv32.reg_op1[16]
.sym 55194 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 55196 $auto$alumacc.cc:474:replace_alu$6530.C[18]
.sym 55198 picorv32.reg_op1[17]
.sym 55199 $abc$36366$n6720
.sym 55200 $auto$alumacc.cc:474:replace_alu$6530.C[17]
.sym 55202 $auto$alumacc.cc:474:replace_alu$6530.C[19]
.sym 55204 picorv32.reg_op1[18]
.sym 55205 $abc$36366$n6722
.sym 55206 $auto$alumacc.cc:474:replace_alu$6530.C[18]
.sym 55208 $auto$alumacc.cc:474:replace_alu$6530.C[20]
.sym 55210 picorv32.reg_op1[19]
.sym 55211 $abc$36366$n6724
.sym 55212 $auto$alumacc.cc:474:replace_alu$6530.C[19]
.sym 55214 $auto$alumacc.cc:474:replace_alu$6530.C[21]
.sym 55216 $abc$36366$n6726
.sym 55217 picorv32.reg_op1[20]
.sym 55218 $auto$alumacc.cc:474:replace_alu$6530.C[20]
.sym 55220 $auto$alumacc.cc:474:replace_alu$6530.C[22]
.sym 55222 $abc$36366$n6728
.sym 55223 picorv32.reg_op1[21]
.sym 55224 $auto$alumacc.cc:474:replace_alu$6530.C[21]
.sym 55226 $auto$alumacc.cc:474:replace_alu$6530.C[23]
.sym 55228 $abc$36366$n6730
.sym 55229 picorv32.reg_op1[22]
.sym 55230 $auto$alumacc.cc:474:replace_alu$6530.C[22]
.sym 55232 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 55234 $abc$36366$n6732
.sym 55235 picorv32.reg_op1[23]
.sym 55236 $auto$alumacc.cc:474:replace_alu$6530.C[23]
.sym 55240 $abc$36366$n6748
.sym 55241 $abc$36366$n92
.sym 55242 $abc$36366$n6742
.sym 55243 $abc$36366$n4665
.sym 55244 $abc$36366$n4656
.sym 55246 $abc$36366$n4664
.sym 55247 $abc$36366$n4663_1
.sym 55253 sram_bus_dat_w[0]
.sym 55255 picorv32.reg_op1[24]
.sym 55260 picorv32.instr_bne
.sym 55261 $abc$36366$n4661
.sym 55262 picorv32.reg_op1[25]
.sym 55263 basesoc_uart_rx_pending
.sym 55264 picorv32.reg_op2[25]
.sym 55265 picorv32.reg_op1[26]
.sym 55266 $abc$36366$n3279
.sym 55268 picorv32.reg_op1[30]
.sym 55272 picorv32.reg_op2[29]
.sym 55273 $abc$36366$n2685
.sym 55274 csrbank1_scratch0_w[0]
.sym 55276 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 55281 $abc$36366$n6744
.sym 55282 $abc$36366$n6740
.sym 55283 $abc$36366$n6746
.sym 55286 picorv32.reg_op1[30]
.sym 55287 $abc$36366$n6736
.sym 55288 $abc$36366$n6734
.sym 55289 picorv32.reg_op1[26]
.sym 55290 $abc$36366$n6738
.sym 55291 picorv32.reg_op1[25]
.sym 55295 picorv32.reg_op1[28]
.sym 55297 $abc$36366$n6748
.sym 55299 $abc$36366$n6742
.sym 55300 picorv32.reg_op1[29]
.sym 55303 picorv32.reg_op1[24]
.sym 55307 picorv32.reg_op1[31]
.sym 55308 picorv32.reg_op1[27]
.sym 55313 $auto$alumacc.cc:474:replace_alu$6530.C[25]
.sym 55315 $abc$36366$n6734
.sym 55316 picorv32.reg_op1[24]
.sym 55317 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 55319 $auto$alumacc.cc:474:replace_alu$6530.C[26]
.sym 55321 $abc$36366$n6736
.sym 55322 picorv32.reg_op1[25]
.sym 55323 $auto$alumacc.cc:474:replace_alu$6530.C[25]
.sym 55325 $auto$alumacc.cc:474:replace_alu$6530.C[27]
.sym 55327 picorv32.reg_op1[26]
.sym 55328 $abc$36366$n6738
.sym 55329 $auto$alumacc.cc:474:replace_alu$6530.C[26]
.sym 55331 $auto$alumacc.cc:474:replace_alu$6530.C[28]
.sym 55333 picorv32.reg_op1[27]
.sym 55334 $abc$36366$n6740
.sym 55335 $auto$alumacc.cc:474:replace_alu$6530.C[27]
.sym 55337 $auto$alumacc.cc:474:replace_alu$6530.C[29]
.sym 55339 picorv32.reg_op1[28]
.sym 55340 $abc$36366$n6742
.sym 55341 $auto$alumacc.cc:474:replace_alu$6530.C[28]
.sym 55343 $auto$alumacc.cc:474:replace_alu$6530.C[30]
.sym 55345 $abc$36366$n6744
.sym 55346 picorv32.reg_op1[29]
.sym 55347 $auto$alumacc.cc:474:replace_alu$6530.C[29]
.sym 55349 $auto$alumacc.cc:474:replace_alu$6530.C[31]
.sym 55351 picorv32.reg_op1[30]
.sym 55352 $abc$36366$n6746
.sym 55353 $auto$alumacc.cc:474:replace_alu$6530.C[30]
.sym 55357 $abc$36366$n6748
.sym 55358 picorv32.reg_op1[31]
.sym 55359 $auto$alumacc.cc:474:replace_alu$6530.C[31]
.sym 55363 interface1_bank_bus_dat_r[7]
.sym 55364 basesoc_uart_rx_fifo_wrport_we
.sym 55365 $abc$36366$n5038
.sym 55366 $abc$36366$n2847
.sym 55367 interface1_bank_bus_dat_r[0]
.sym 55368 sram_bus_dat_w[6]
.sym 55369 $abc$36366$n5037_1
.sym 55370 basesoc_uart_rx_fifo_syncfifo_we
.sym 55377 waittimer1_wait
.sym 55378 basesoc_uart_rx_fifo_level0[4]
.sym 55379 $abc$36366$n9
.sym 55380 $abc$36366$n4421
.sym 55381 sram_bus_dat_w[5]
.sym 55382 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 55384 spram_datain0[5]
.sym 55385 $abc$36366$n3279
.sym 55386 $abc$36366$n6740
.sym 55387 $abc$36366$n4419_1
.sym 55389 csrbank1_scratch0_w[1]
.sym 55390 $abc$36366$n5052
.sym 55391 $abc$36366$n4420_1
.sym 55394 basesoc_uart_rx_fifo_level0[4]
.sym 55398 $abc$36366$n5083_1
.sym 55405 sram_bus_dat_w[7]
.sym 55407 csrbank1_scratch0_w[7]
.sym 55408 sys_rst
.sym 55410 picorv32.reg_op2[24]
.sym 55416 $abc$36366$n3311
.sym 55418 sram_bus_dat_w[1]
.sym 55419 csrbank1_bus_errors0_w[7]
.sym 55422 $abc$36366$n2685
.sym 55423 $abc$36366$n2847
.sym 55424 picorv32.reg_op2[25]
.sym 55429 $abc$36366$n3209
.sym 55432 picorv32.reg_op2[29]
.sym 55438 picorv32.reg_op2[29]
.sym 55443 $abc$36366$n3311
.sym 55444 csrbank1_bus_errors0_w[7]
.sym 55445 csrbank1_scratch0_w[7]
.sym 55446 $abc$36366$n3209
.sym 55449 $abc$36366$n3209
.sym 55451 sys_rst
.sym 55452 $abc$36366$n2847
.sym 55455 sram_bus_dat_w[7]
.sym 55469 sram_bus_dat_w[1]
.sym 55475 picorv32.reg_op2[25]
.sym 55480 picorv32.reg_op2[24]
.sym 55483 $abc$36366$n2685
.sym 55484 sys_clk_$glb_clk
.sym 55485 sys_rst_$glb_sr
.sym 55486 $abc$36366$n5075_1
.sym 55487 $abc$36366$n5041
.sym 55488 $abc$36366$n5073_1
.sym 55489 $abc$36366$n5074
.sym 55490 $abc$36366$n5050
.sym 55491 $abc$36366$n2850_1
.sym 55492 csrbank1_scratch3_w[6]
.sym 55493 $abc$36366$n5058_1
.sym 55499 sys_rst
.sym 55500 $abc$36366$n7
.sym 55501 $abc$36366$n2847
.sym 55504 $abc$36366$n2685
.sym 55505 interface1_bank_bus_dat_r[7]
.sym 55506 $abc$36366$n5039_1
.sym 55508 sys_rst
.sym 55509 $abc$36366$n2701
.sym 55511 sram_bus_dat_w[4]
.sym 55513 $abc$36366$n2850_1
.sym 55514 $abc$36366$n3212
.sym 55516 sram_bus_dat_w[6]
.sym 55517 $abc$36366$n3209
.sym 55518 basesoc_timer0_zero_trigger
.sym 55520 csrbank1_bus_errors3_w[6]
.sym 55521 csrbank1_scratch3_w[2]
.sym 55537 csrbank1_bus_errors0_w[0]
.sym 55539 csrbank1_bus_errors0_w[4]
.sym 55540 csrbank1_bus_errors0_w[5]
.sym 55541 csrbank1_bus_errors0_w[6]
.sym 55542 csrbank1_bus_errors0_w[7]
.sym 55546 csrbank1_bus_errors0_w[3]
.sym 55553 csrbank1_bus_errors0_w[2]
.sym 55554 $abc$36366$n2705
.sym 55558 csrbank1_bus_errors0_w[1]
.sym 55559 $nextpnr_ICESTORM_LC_1$O
.sym 55561 csrbank1_bus_errors0_w[0]
.sym 55565 $auto$alumacc.cc:474:replace_alu$6422.C[2]
.sym 55567 csrbank1_bus_errors0_w[1]
.sym 55571 $auto$alumacc.cc:474:replace_alu$6422.C[3]
.sym 55573 csrbank1_bus_errors0_w[2]
.sym 55575 $auto$alumacc.cc:474:replace_alu$6422.C[2]
.sym 55577 $auto$alumacc.cc:474:replace_alu$6422.C[4]
.sym 55580 csrbank1_bus_errors0_w[3]
.sym 55581 $auto$alumacc.cc:474:replace_alu$6422.C[3]
.sym 55583 $auto$alumacc.cc:474:replace_alu$6422.C[5]
.sym 55585 csrbank1_bus_errors0_w[4]
.sym 55587 $auto$alumacc.cc:474:replace_alu$6422.C[4]
.sym 55589 $auto$alumacc.cc:474:replace_alu$6422.C[6]
.sym 55591 csrbank1_bus_errors0_w[5]
.sym 55593 $auto$alumacc.cc:474:replace_alu$6422.C[5]
.sym 55595 $auto$alumacc.cc:474:replace_alu$6422.C[7]
.sym 55597 csrbank1_bus_errors0_w[6]
.sym 55599 $auto$alumacc.cc:474:replace_alu$6422.C[6]
.sym 55601 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 55603 csrbank1_bus_errors0_w[7]
.sym 55605 $auto$alumacc.cc:474:replace_alu$6422.C[7]
.sym 55606 $abc$36366$n2705
.sym 55607 sys_clk_$glb_clk
.sym 55608 sys_rst_$glb_sr
.sym 55609 interface3_bank_bus_dat_r[0]
.sym 55610 interface1_bank_bus_dat_r[5]
.sym 55611 $abc$36366$n5053_1
.sym 55612 $abc$36366$n3229
.sym 55613 $abc$36366$n5071_1
.sym 55614 $abc$36366$n5083_1
.sym 55615 $abc$36366$n5550
.sym 55616 $abc$36366$n5047
.sym 55621 $abc$36366$n3304
.sym 55622 sram_bus_adr[3]
.sym 55623 eventsourceprocess0_trigger
.sym 55624 $abc$36366$n3290
.sym 55625 sram_bus_adr[4]
.sym 55626 $abc$36366$n2851_1
.sym 55627 csrbank1_bus_errors0_w[2]
.sym 55628 sram_bus_dat_w[1]
.sym 55629 basesoc_uart_phy_rx_busy
.sym 55631 $abc$36366$n3311
.sym 55633 sram_bus_dat_w[3]
.sym 55634 csrbank1_bus_errors2_w[6]
.sym 55635 csrbank1_bus_errors3_w[1]
.sym 55636 csrbank1_scratch1_w[3]
.sym 55637 csrbank1_bus_errors3_w[2]
.sym 55638 sram_bus_dat_w[3]
.sym 55639 $abc$36366$n2691
.sym 55640 $abc$36366$n3307
.sym 55642 $abc$36366$n2848
.sym 55643 $abc$36366$n3307
.sym 55645 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 55652 $abc$36366$n2705
.sym 55657 csrbank1_bus_errors1_w[7]
.sym 55658 csrbank1_bus_errors1_w[0]
.sym 55662 csrbank1_bus_errors1_w[4]
.sym 55663 csrbank1_bus_errors1_w[5]
.sym 55672 csrbank1_bus_errors1_w[6]
.sym 55675 csrbank1_bus_errors1_w[1]
.sym 55676 csrbank1_bus_errors1_w[2]
.sym 55677 csrbank1_bus_errors1_w[3]
.sym 55682 $auto$alumacc.cc:474:replace_alu$6422.C[9]
.sym 55684 csrbank1_bus_errors1_w[0]
.sym 55686 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 55688 $auto$alumacc.cc:474:replace_alu$6422.C[10]
.sym 55690 csrbank1_bus_errors1_w[1]
.sym 55692 $auto$alumacc.cc:474:replace_alu$6422.C[9]
.sym 55694 $auto$alumacc.cc:474:replace_alu$6422.C[11]
.sym 55696 csrbank1_bus_errors1_w[2]
.sym 55698 $auto$alumacc.cc:474:replace_alu$6422.C[10]
.sym 55700 $auto$alumacc.cc:474:replace_alu$6422.C[12]
.sym 55702 csrbank1_bus_errors1_w[3]
.sym 55704 $auto$alumacc.cc:474:replace_alu$6422.C[11]
.sym 55706 $auto$alumacc.cc:474:replace_alu$6422.C[13]
.sym 55708 csrbank1_bus_errors1_w[4]
.sym 55710 $auto$alumacc.cc:474:replace_alu$6422.C[12]
.sym 55712 $auto$alumacc.cc:474:replace_alu$6422.C[14]
.sym 55714 csrbank1_bus_errors1_w[5]
.sym 55716 $auto$alumacc.cc:474:replace_alu$6422.C[13]
.sym 55718 $auto$alumacc.cc:474:replace_alu$6422.C[15]
.sym 55721 csrbank1_bus_errors1_w[6]
.sym 55722 $auto$alumacc.cc:474:replace_alu$6422.C[14]
.sym 55724 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 55727 csrbank1_bus_errors1_w[7]
.sym 55728 $auto$alumacc.cc:474:replace_alu$6422.C[15]
.sym 55729 $abc$36366$n2705
.sym 55730 sys_clk_$glb_clk
.sym 55731 sys_rst_$glb_sr
.sym 55732 $abc$36366$n3222
.sym 55733 $abc$36366$n5070
.sym 55734 $abc$36366$n3221
.sym 55735 csrbank3_value1_w[0]
.sym 55736 $abc$36366$n3225
.sym 55737 $abc$36366$n3224
.sym 55738 $abc$36366$n3328
.sym 55739 $abc$36366$n5551_1
.sym 55744 $abc$36366$n3301
.sym 55746 $abc$36366$n5
.sym 55747 $abc$36366$n3229
.sym 55748 $abc$36366$n2848
.sym 55752 csrbank1_bus_errors1_w[3]
.sym 55756 sram_bus_dat_w[7]
.sym 55757 $abc$36366$n3290
.sym 55759 csrbank1_bus_errors3_w[7]
.sym 55760 interface3_bank_bus_dat_r[6]
.sym 55761 csrbank1_bus_errors3_w[0]
.sym 55762 csrbank3_en0_w
.sym 55764 $abc$36366$n5549
.sym 55766 sram_bus_adr[4]
.sym 55768 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 55777 csrbank1_bus_errors2_w[4]
.sym 55780 csrbank1_bus_errors2_w[7]
.sym 55781 csrbank1_bus_errors2_w[0]
.sym 55782 csrbank1_bus_errors2_w[1]
.sym 55784 $abc$36366$n2705
.sym 55792 csrbank1_bus_errors2_w[3]
.sym 55794 csrbank1_bus_errors2_w[5]
.sym 55799 csrbank1_bus_errors2_w[2]
.sym 55803 csrbank1_bus_errors2_w[6]
.sym 55805 $auto$alumacc.cc:474:replace_alu$6422.C[17]
.sym 55807 csrbank1_bus_errors2_w[0]
.sym 55809 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 55811 $auto$alumacc.cc:474:replace_alu$6422.C[18]
.sym 55813 csrbank1_bus_errors2_w[1]
.sym 55815 $auto$alumacc.cc:474:replace_alu$6422.C[17]
.sym 55817 $auto$alumacc.cc:474:replace_alu$6422.C[19]
.sym 55819 csrbank1_bus_errors2_w[2]
.sym 55821 $auto$alumacc.cc:474:replace_alu$6422.C[18]
.sym 55823 $auto$alumacc.cc:474:replace_alu$6422.C[20]
.sym 55826 csrbank1_bus_errors2_w[3]
.sym 55827 $auto$alumacc.cc:474:replace_alu$6422.C[19]
.sym 55829 $auto$alumacc.cc:474:replace_alu$6422.C[21]
.sym 55832 csrbank1_bus_errors2_w[4]
.sym 55833 $auto$alumacc.cc:474:replace_alu$6422.C[20]
.sym 55835 $auto$alumacc.cc:474:replace_alu$6422.C[22]
.sym 55838 csrbank1_bus_errors2_w[5]
.sym 55839 $auto$alumacc.cc:474:replace_alu$6422.C[21]
.sym 55841 $auto$alumacc.cc:474:replace_alu$6422.C[23]
.sym 55843 csrbank1_bus_errors2_w[6]
.sym 55845 $auto$alumacc.cc:474:replace_alu$6422.C[22]
.sym 55847 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 55850 csrbank1_bus_errors2_w[7]
.sym 55851 $auto$alumacc.cc:474:replace_alu$6422.C[23]
.sym 55852 $abc$36366$n2705
.sym 55853 sys_clk_$glb_clk
.sym 55854 sys_rst_$glb_sr
.sym 55855 interface3_bank_bus_dat_r[6]
.sym 55856 interface3_bank_bus_dat_r[4]
.sym 55857 $abc$36366$n4955
.sym 55858 $abc$36366$n5002_1
.sym 55859 basesoc_timer0_value[9]
.sym 55860 $abc$36366$n3325
.sym 55861 $abc$36366$n4975_1
.sym 55862 $abc$36366$n5171
.sym 55867 $abc$36366$n3294
.sym 55868 $abc$36366$n4959_1
.sym 55869 basesoc_uart_phy_tx_busy
.sym 55871 $abc$36366$n3304
.sym 55872 $abc$36366$n7
.sym 55873 interface3_bank_bus_dat_r[5]
.sym 55875 csrbank1_bus_errors2_w[3]
.sym 55876 $abc$36366$n3329_1
.sym 55877 interface3_bank_bus_dat_r[7]
.sym 55878 $abc$36366$n3221
.sym 55879 basesoc_timer0_value[8]
.sym 55881 csrbank3_value1_w[0]
.sym 55883 interface3_bank_bus_dat_r[2]
.sym 55885 $abc$36366$n3292
.sym 55891 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 55897 csrbank1_bus_errors3_w[1]
.sym 55898 $abc$36366$n2705
.sym 55901 csrbank1_bus_errors3_w[5]
.sym 55903 csrbank1_bus_errors3_w[7]
.sym 55908 csrbank1_bus_errors3_w[4]
.sym 55910 csrbank1_bus_errors3_w[6]
.sym 55912 csrbank1_bus_errors3_w[0]
.sym 55922 csrbank1_bus_errors3_w[2]
.sym 55923 csrbank1_bus_errors3_w[3]
.sym 55928 $auto$alumacc.cc:474:replace_alu$6422.C[25]
.sym 55931 csrbank1_bus_errors3_w[0]
.sym 55932 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 55934 $auto$alumacc.cc:474:replace_alu$6422.C[26]
.sym 55937 csrbank1_bus_errors3_w[1]
.sym 55938 $auto$alumacc.cc:474:replace_alu$6422.C[25]
.sym 55940 $auto$alumacc.cc:474:replace_alu$6422.C[27]
.sym 55942 csrbank1_bus_errors3_w[2]
.sym 55944 $auto$alumacc.cc:474:replace_alu$6422.C[26]
.sym 55946 $auto$alumacc.cc:474:replace_alu$6422.C[28]
.sym 55948 csrbank1_bus_errors3_w[3]
.sym 55950 $auto$alumacc.cc:474:replace_alu$6422.C[27]
.sym 55952 $auto$alumacc.cc:474:replace_alu$6422.C[29]
.sym 55954 csrbank1_bus_errors3_w[4]
.sym 55956 $auto$alumacc.cc:474:replace_alu$6422.C[28]
.sym 55958 $auto$alumacc.cc:474:replace_alu$6422.C[30]
.sym 55961 csrbank1_bus_errors3_w[5]
.sym 55962 $auto$alumacc.cc:474:replace_alu$6422.C[29]
.sym 55964 $auto$alumacc.cc:474:replace_alu$6422.C[31]
.sym 55966 csrbank1_bus_errors3_w[6]
.sym 55968 $auto$alumacc.cc:474:replace_alu$6422.C[30]
.sym 55971 csrbank1_bus_errors3_w[7]
.sym 55974 $auto$alumacc.cc:474:replace_alu$6422.C[31]
.sym 55975 $abc$36366$n2705
.sym 55976 sys_clk_$glb_clk
.sym 55977 sys_rst_$glb_sr
.sym 55978 $abc$36366$n4960_1
.sym 55979 $abc$36366$n5019
.sym 55980 $abc$36366$n5018
.sym 55981 $abc$36366$n5185_1
.sym 55982 csrbank3_value2_w[0]
.sym 55983 $abc$36366$n4992_1
.sym 55984 $abc$36366$n3309
.sym 55985 csrbank3_value0_w[3]
.sym 55990 sram_bus_dat_w[2]
.sym 55993 $abc$36366$n3307
.sym 55994 csrbank3_load1_w[4]
.sym 55995 csrbank3_en0_w
.sym 55996 $abc$36366$n3289
.sym 55998 $abc$36366$n3296
.sym 55999 $abc$36366$n2881
.sym 56000 csrbank3_load2_w[4]
.sym 56002 basesoc_timer0_value[1]
.sym 56004 basesoc_timer0_value[10]
.sym 56005 csrbank3_load1_w[1]
.sym 56006 $abc$36366$n4961
.sym 56007 $abc$36366$n3309
.sym 56008 sram_bus_dat_w[6]
.sym 56009 basesoc_timer0_zero_trigger
.sym 56010 $abc$36366$n3303
.sym 56011 csrbank1_bus_errors3_w[6]
.sym 56019 $abc$36366$n3322
.sym 56024 $abc$36366$n3325
.sym 56025 $abc$36366$n3323
.sym 56026 $abc$36366$n4999_1
.sym 56027 csrbank3_reload2_w[4]
.sym 56028 basesoc_timer0_zero_trigger
.sym 56029 sram_bus_dat_w[1]
.sym 56030 $abc$36366$n4996_1
.sym 56031 sram_bus_dat_w[4]
.sym 56032 csrbank3_load0_w[4]
.sym 56033 csrbank3_reload2_w[7]
.sym 56034 sram_bus_dat_w[6]
.sym 56036 $abc$36366$n3303
.sym 56037 $abc$36366$n2877
.sym 56039 csrbank3_reload1_w[4]
.sym 56041 $abc$36366$n6516
.sym 56042 $abc$36366$n3324
.sym 56044 $abc$36366$n3309
.sym 56045 $abc$36366$n3292
.sym 56046 $abc$36366$n4998_1
.sym 56047 $abc$36366$n3306
.sym 56048 $abc$36366$n4997
.sym 56049 csrbank3_reload3_w[4]
.sym 56053 sram_bus_dat_w[1]
.sym 56058 csrbank3_reload3_w[4]
.sym 56059 $abc$36366$n4996_1
.sym 56060 $abc$36366$n4999_1
.sym 56061 $abc$36366$n3309
.sym 56066 sram_bus_dat_w[6]
.sym 56070 csrbank3_reload2_w[4]
.sym 56071 $abc$36366$n4997
.sym 56072 $abc$36366$n3306
.sym 56073 $abc$36366$n4998_1
.sym 56076 $abc$36366$n6516
.sym 56077 csrbank3_reload2_w[7]
.sym 56078 basesoc_timer0_zero_trigger
.sym 56082 $abc$36366$n3292
.sym 56083 csrbank3_reload1_w[4]
.sym 56084 $abc$36366$n3303
.sym 56085 csrbank3_load0_w[4]
.sym 56091 sram_bus_dat_w[4]
.sym 56094 $abc$36366$n3324
.sym 56095 $abc$36366$n3322
.sym 56096 $abc$36366$n3325
.sym 56097 $abc$36366$n3323
.sym 56098 $abc$36366$n2877
.sym 56099 sys_clk_$glb_clk
.sym 56100 sys_rst_$glb_sr
.sym 56101 basesoc_timer0_value[13]
.sym 56102 basesoc_timer0_value[16]
.sym 56103 basesoc_timer0_value[3]
.sym 56104 $abc$36366$n5006
.sym 56105 $abc$36366$n5179_1
.sym 56106 $abc$36366$n5540
.sym 56107 $abc$36366$n5173_1
.sym 56108 basesoc_timer0_value[10]
.sym 56113 $abc$36366$n4962_1
.sym 56114 sram_bus_dat_w[1]
.sym 56115 sram_bus_adr[4]
.sym 56117 $abc$36366$n2865
.sym 56118 csrbank3_load0_w[3]
.sym 56120 $abc$36366$n3212
.sym 56121 csrbank3_reload2_w[7]
.sym 56123 csrbank3_reload2_w[4]
.sym 56124 $abc$36366$n3292
.sym 56128 sys_rst
.sym 56129 $abc$36366$n3306
.sym 56130 $abc$36366$n3300
.sym 56131 sram_bus_dat_w[3]
.sym 56132 $abc$36366$n2863
.sym 56133 $abc$36366$n3309
.sym 56134 $abc$36366$n4991
.sym 56136 csrbank3_reload3_w[3]
.sym 56142 basesoc_timer0_value[18]
.sym 56143 basesoc_timer0_zero_trigger
.sym 56144 basesoc_timer0_value[19]
.sym 56145 $abc$36366$n4963_1
.sym 56146 $abc$36366$n6531
.sym 56147 $abc$36366$n3290
.sym 56148 $abc$36366$n4983_1
.sym 56149 $abc$36366$n6456
.sym 56150 basesoc_timer0_value[1]
.sym 56152 $abc$36366$n3316
.sym 56153 $abc$36366$n4953_1
.sym 56154 csrbank3_load0_w[0]
.sym 56156 $abc$36366$n3309
.sym 56157 $abc$36366$n3321
.sym 56158 basesoc_timer0_value[2]
.sym 56159 basesoc_timer0_value[16]
.sym 56160 $abc$36366$n3292
.sym 56161 $abc$36366$n4980_1
.sym 56162 csrbank3_reload3_w[0]
.sym 56164 csrbank3_reload1_w[0]
.sym 56167 csrbank3_reload3_w[4]
.sym 56168 basesoc_timer0_value[3]
.sym 56169 basesoc_timer0_value[0]
.sym 56170 $abc$36366$n3303
.sym 56171 $abc$36366$n4977_1
.sym 56172 basesoc_timer0_value[17]
.sym 56173 csrbank3_reload0_w[3]
.sym 56175 basesoc_timer0_value[18]
.sym 56176 basesoc_timer0_value[17]
.sym 56177 basesoc_timer0_value[19]
.sym 56178 basesoc_timer0_value[16]
.sym 56182 $abc$36366$n3321
.sym 56183 $abc$36366$n3316
.sym 56187 $abc$36366$n4977_1
.sym 56188 $abc$36366$n4980_1
.sym 56189 $abc$36366$n4983_1
.sym 56190 $abc$36366$n3290
.sym 56193 $abc$36366$n3309
.sym 56194 csrbank3_reload3_w[0]
.sym 56195 csrbank3_load0_w[0]
.sym 56196 $abc$36366$n3292
.sym 56199 csrbank3_reload0_w[3]
.sym 56200 basesoc_timer0_zero_trigger
.sym 56202 $abc$36366$n6456
.sym 56205 $abc$36366$n4963_1
.sym 56206 $abc$36366$n4953_1
.sym 56207 $abc$36366$n3303
.sym 56208 csrbank3_reload1_w[0]
.sym 56211 basesoc_timer0_value[0]
.sym 56212 basesoc_timer0_value[3]
.sym 56213 basesoc_timer0_value[2]
.sym 56214 basesoc_timer0_value[1]
.sym 56218 csrbank3_reload3_w[4]
.sym 56219 basesoc_timer0_zero_trigger
.sym 56220 $abc$36366$n6531
.sym 56222 sys_clk_$glb_clk
.sym 56223 sys_rst_$glb_sr
.sym 56224 $abc$36366$n5004_1
.sym 56225 $abc$36366$n4970
.sym 56226 $abc$36366$n5187_1
.sym 56227 $abc$36366$n5025
.sym 56228 $abc$36366$n4969_1
.sym 56229 csrbank3_reload1_w[5]
.sym 56230 csrbank3_reload1_w[2]
.sym 56231 $abc$36366$n5026
.sym 56238 basesoc_timer0_value[19]
.sym 56240 basesoc_timer0_zero_trigger
.sym 56241 basesoc_timer0_value[10]
.sym 56243 basesoc_timer0_value[13]
.sym 56246 basesoc_timer0_value[18]
.sym 56251 $abc$36366$n6501
.sym 56252 csrbank3_reload2_w[1]
.sym 56254 $abc$36366$n6498
.sym 56255 $abc$36366$n5549
.sym 56258 basesoc_timer0_value[17]
.sym 56259 csrbank3_en0_w
.sym 56265 csrbank3_value0_w[2]
.sym 56266 basesoc_timer0_zero_trigger
.sym 56267 $abc$36366$n2893
.sym 56273 csrbank3_reload3_w[1]
.sym 56274 $abc$36366$n4959_1
.sym 56275 $abc$36366$n6501
.sym 56276 basesoc_timer0_value[0]
.sym 56278 csrbank3_en0_w
.sym 56279 csrbank3_load0_w[1]
.sym 56280 $abc$36366$n3289
.sym 56281 basesoc_timer0_value[1]
.sym 56282 $abc$36366$n3292
.sym 56283 csrbank3_reload2_w[2]
.sym 56284 csrbank3_reload0_w[3]
.sym 56285 $abc$36366$n4969_1
.sym 56286 $abc$36366$n5155
.sym 56287 $abc$36366$n4972_1
.sym 56288 sys_rst
.sym 56289 $abc$36366$n3306
.sym 56290 $abc$36366$n3300
.sym 56291 csrbank3_reload2_w[2]
.sym 56293 $abc$36366$n3309
.sym 56294 csrbank3_reload0_w[1]
.sym 56296 csrbank3_reload3_w[3]
.sym 56299 $abc$36366$n5155
.sym 56300 csrbank3_en0_w
.sym 56301 csrbank3_load0_w[1]
.sym 56304 $abc$36366$n3292
.sym 56306 sys_rst
.sym 56307 $abc$36366$n3289
.sym 56310 basesoc_timer0_value[0]
.sym 56311 sys_rst
.sym 56312 csrbank3_en0_w
.sym 56316 csrbank3_reload0_w[3]
.sym 56317 $abc$36366$n3300
.sym 56318 $abc$36366$n3309
.sym 56319 csrbank3_reload3_w[3]
.sym 56323 basesoc_timer0_zero_trigger
.sym 56324 csrbank3_reload2_w[2]
.sym 56325 $abc$36366$n6501
.sym 56329 basesoc_timer0_value[1]
.sym 56330 basesoc_timer0_zero_trigger
.sym 56331 csrbank3_reload0_w[1]
.sym 56334 $abc$36366$n4959_1
.sym 56335 csrbank3_reload2_w[2]
.sym 56336 csrbank3_value0_w[2]
.sym 56337 $abc$36366$n3306
.sym 56340 $abc$36366$n3309
.sym 56341 $abc$36366$n4969_1
.sym 56342 csrbank3_reload3_w[1]
.sym 56343 $abc$36366$n4972_1
.sym 56344 $abc$36366$n2893
.sym 56345 sys_clk_$glb_clk
.sym 56346 sys_rst_$glb_sr
.sym 56350 basesoc_timer0_value[17]
.sym 56359 basesoc_timer0_value[1]
.sym 56360 eventsourceprocess2_pending
.sym 56362 $abc$36366$n4959_1
.sym 56363 $abc$36366$n2863
.sym 56365 basesoc_timer0_value[11]
.sym 56368 csrbank3_reload3_w[7]
.sym 56404 basesoc_timer0_value[2]
.sym 56421 basesoc_timer0_value[2]
.sym 56467 $abc$36366$n2881_$glb_ce
.sym 56468 sys_clk_$glb_clk
.sym 56469 sys_rst_$glb_sr
.sym 56478 csrbank3_load0_w[0]
.sym 56481 basesoc_timer0_value[17]
.sym 56486 csrbank3_en0_w
.sym 56488 eventsourceprocess0_pending
.sym 56502 $abc$36366$n2881
.sym 56514 $abc$36366$n2881
.sym 56536 $abc$36366$n2881
.sym 56592 picorv32.reg_pc[18]
.sym 56601 serial_tx
.sym 56697 $abc$36366$n3853_1
.sym 56698 $abc$36366$n3866
.sym 56699 picorv32.reg_next_pc[8]
.sym 56700 $abc$36366$n3870_1
.sym 56701 picorv32.reg_next_pc[7]
.sym 56702 picorv32.reg_next_pc[4]
.sym 56703 picorv32.reg_next_pc[6]
.sym 56704 picorv32.reg_next_pc[5]
.sym 56708 picorv32.reg_pc[22]
.sym 56714 $abc$36366$n57
.sym 56719 $abc$36366$n3380
.sym 56739 $abc$36366$n5175
.sym 56741 $abc$36366$n5366
.sym 56747 slave_sel[0]
.sym 56750 spram_bus_adr[27]
.sym 56751 $abc$36366$n5184
.sym 56752 picorv32.reg_next_pc[7]
.sym 56754 picorv32.reg_op1[1]
.sym 56757 $abc$36366$n3854_1
.sym 56758 $abc$36366$n5163
.sym 56759 picorv32.decoded_imm_uj[6]
.sym 56760 picorv32.reg_next_pc[10]
.sym 56761 $abc$36366$n5178
.sym 56763 $abc$36366$n3854_1
.sym 56779 spram_bus_adr[28]
.sym 56786 slave_sel[1]
.sym 56791 slave_sel[2]
.sym 56803 spram_bus_adr[26]
.sym 56804 spram_bus_adr[27]
.sym 56813 spram_bus_adr[27]
.sym 56814 spram_bus_adr[26]
.sym 56815 spram_bus_adr[28]
.sym 56819 spram_bus_adr[26]
.sym 56820 spram_bus_adr[28]
.sym 56822 spram_bus_adr[27]
.sym 56825 slave_sel[1]
.sym 56831 spram_bus_adr[26]
.sym 56832 spram_bus_adr[28]
.sym 56834 spram_bus_adr[27]
.sym 56839 slave_sel[2]
.sym 56854 sys_clk_$glb_clk
.sym 56855 sys_rst_$glb_sr
.sym 56856 $abc$36366$n3894_1
.sym 56857 $abc$36366$n3878
.sym 56858 picorv32.reg_next_pc[10]
.sym 56859 $abc$36366$n3886_1
.sym 56860 $abc$36366$n4729
.sym 56861 picorv32.reg_next_pc[11]
.sym 56862 picorv32.reg_next_pc[14]
.sym 56863 $abc$36366$n3882_1
.sym 56864 $abc$36366$n5172
.sym 56866 picorv32.reg_pc[31]
.sym 56867 $abc$36366$n5172
.sym 56868 $abc$36366$n5178
.sym 56869 $abc$36366$n3862
.sym 56870 slave_sel_r[2]
.sym 56872 slave_sel[2]
.sym 56873 $abc$36366$n5166
.sym 56874 $abc$36366$n5312
.sym 56875 $abc$36366$n5160
.sym 56876 slave_sel_r[1]
.sym 56877 $abc$36366$n5172
.sym 56880 picorv32.reg_pc[2]
.sym 56884 $abc$36366$n5773
.sym 56885 picorv32.reg_next_pc[14]
.sym 56886 picorv32.reg_next_pc[4]
.sym 56887 slave_sel_r[2]
.sym 56888 $abc$36366$n4728
.sym 56889 spram_bus_adr[26]
.sym 56890 $abc$36366$n5386
.sym 56891 picorv32.decoded_imm_uj[7]
.sym 56897 picorv32.decoded_imm_uj[5]
.sym 56898 picorv32.decoded_imm_uj[7]
.sym 56899 picorv32.decoded_imm_uj[8]
.sym 56900 $abc$36366$n5163
.sym 56906 picorv32.decoded_imm_uj[4]
.sym 56909 $abc$36366$n5169
.sym 56910 $abc$36366$n5773
.sym 56914 picorv32.decoded_imm_uj[2]
.sym 56916 picorv32.decoded_imm_uj[1]
.sym 56918 $abc$36366$n5160
.sym 56920 $abc$36366$n5166
.sym 56922 $abc$36366$n5157
.sym 56923 $abc$36366$n5175
.sym 56924 picorv32.decoded_imm_uj[6]
.sym 56926 picorv32.decoded_imm_uj[3]
.sym 56928 $abc$36366$n5172
.sym 56929 $auto$alumacc.cc:474:replace_alu$6491.C[2]
.sym 56931 picorv32.decoded_imm_uj[1]
.sym 56932 $abc$36366$n5773
.sym 56935 $auto$alumacc.cc:474:replace_alu$6491.C[3]
.sym 56937 $abc$36366$n5157
.sym 56938 picorv32.decoded_imm_uj[2]
.sym 56939 $auto$alumacc.cc:474:replace_alu$6491.C[2]
.sym 56941 $auto$alumacc.cc:474:replace_alu$6491.C[4]
.sym 56943 $abc$36366$n5160
.sym 56944 picorv32.decoded_imm_uj[3]
.sym 56945 $auto$alumacc.cc:474:replace_alu$6491.C[3]
.sym 56947 $auto$alumacc.cc:474:replace_alu$6491.C[5]
.sym 56949 picorv32.decoded_imm_uj[4]
.sym 56950 $abc$36366$n5163
.sym 56951 $auto$alumacc.cc:474:replace_alu$6491.C[4]
.sym 56953 $auto$alumacc.cc:474:replace_alu$6491.C[6]
.sym 56955 $abc$36366$n5166
.sym 56956 picorv32.decoded_imm_uj[5]
.sym 56957 $auto$alumacc.cc:474:replace_alu$6491.C[5]
.sym 56959 $auto$alumacc.cc:474:replace_alu$6491.C[7]
.sym 56961 picorv32.decoded_imm_uj[6]
.sym 56962 $abc$36366$n5169
.sym 56963 $auto$alumacc.cc:474:replace_alu$6491.C[6]
.sym 56965 $auto$alumacc.cc:474:replace_alu$6491.C[8]
.sym 56967 picorv32.decoded_imm_uj[7]
.sym 56968 $abc$36366$n5172
.sym 56969 $auto$alumacc.cc:474:replace_alu$6491.C[7]
.sym 56971 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 56973 picorv32.decoded_imm_uj[8]
.sym 56974 $abc$36366$n5175
.sym 56975 $auto$alumacc.cc:474:replace_alu$6491.C[8]
.sym 56979 $abc$36366$n3890_1
.sym 56980 $abc$36366$n3926_1
.sym 56981 $abc$36366$n4728
.sym 56982 picorv32.reg_next_pc[22]
.sym 56983 $abc$36366$n3898_1
.sym 56984 picorv32.reg_pc[5]
.sym 56985 picorv32.reg_pc[2]
.sym 56986 picorv32.reg_next_pc[13]
.sym 56989 $abc$36366$n2995
.sym 56990 picorv32.reg_pc[20]
.sym 56991 $abc$36366$n2967
.sym 56992 $abc$36366$n3854_1
.sym 56993 $abc$36366$n5370
.sym 56994 slave_sel_r[1]
.sym 56995 $abc$36366$n2818
.sym 56996 $abc$36366$n2900
.sym 56997 $abc$36366$n3854_1
.sym 56998 $abc$36366$n2868
.sym 57000 spiflash_sr[17]
.sym 57001 $abc$36366$n5369
.sym 57002 picorv32.decoded_imm_uj[4]
.sym 57003 $abc$36366$n5166
.sym 57005 $abc$36366$n5187
.sym 57006 picorv32.reg_pc[5]
.sym 57007 $abc$36366$n5223
.sym 57008 $abc$36366$n5157
.sym 57009 picorv32.reg_pc[16]
.sym 57010 $abc$36366$n3846_1
.sym 57011 $abc$36366$n5220
.sym 57012 $abc$36366$n3848_1
.sym 57013 $abc$36366$n5190
.sym 57014 $abc$36366$n5157
.sym 57015 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 57021 $abc$36366$n5181
.sym 57024 picorv32.decoded_imm_uj[16]
.sym 57025 picorv32.decoded_imm_uj[15]
.sym 57027 picorv32.decoded_imm_uj[14]
.sym 57029 picorv32.decoded_imm_uj[10]
.sym 57031 $abc$36366$n5187
.sym 57033 $abc$36366$n5193
.sym 57034 picorv32.decoded_imm_uj[12]
.sym 57036 $abc$36366$n5178
.sym 57038 picorv32.decoded_imm_uj[13]
.sym 57039 $abc$36366$n5190
.sym 57043 picorv32.decoded_imm_uj[9]
.sym 57044 $abc$36366$n5199
.sym 57047 $abc$36366$n5196
.sym 57048 $abc$36366$n5184
.sym 57051 picorv32.decoded_imm_uj[11]
.sym 57052 $auto$alumacc.cc:474:replace_alu$6491.C[10]
.sym 57054 picorv32.decoded_imm_uj[9]
.sym 57055 $abc$36366$n5178
.sym 57056 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 57058 $auto$alumacc.cc:474:replace_alu$6491.C[11]
.sym 57060 picorv32.decoded_imm_uj[10]
.sym 57061 $abc$36366$n5181
.sym 57062 $auto$alumacc.cc:474:replace_alu$6491.C[10]
.sym 57064 $auto$alumacc.cc:474:replace_alu$6491.C[12]
.sym 57066 $abc$36366$n5184
.sym 57067 picorv32.decoded_imm_uj[11]
.sym 57068 $auto$alumacc.cc:474:replace_alu$6491.C[11]
.sym 57070 $auto$alumacc.cc:474:replace_alu$6491.C[13]
.sym 57072 $abc$36366$n5187
.sym 57073 picorv32.decoded_imm_uj[12]
.sym 57074 $auto$alumacc.cc:474:replace_alu$6491.C[12]
.sym 57076 $auto$alumacc.cc:474:replace_alu$6491.C[14]
.sym 57078 $abc$36366$n5190
.sym 57079 picorv32.decoded_imm_uj[13]
.sym 57080 $auto$alumacc.cc:474:replace_alu$6491.C[13]
.sym 57082 $auto$alumacc.cc:474:replace_alu$6491.C[15]
.sym 57084 $abc$36366$n5193
.sym 57085 picorv32.decoded_imm_uj[14]
.sym 57086 $auto$alumacc.cc:474:replace_alu$6491.C[14]
.sym 57088 $auto$alumacc.cc:474:replace_alu$6491.C[16]
.sym 57090 picorv32.decoded_imm_uj[15]
.sym 57091 $abc$36366$n5196
.sym 57092 $auto$alumacc.cc:474:replace_alu$6491.C[15]
.sym 57094 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 57096 picorv32.decoded_imm_uj[16]
.sym 57097 $abc$36366$n5199
.sym 57098 $auto$alumacc.cc:474:replace_alu$6491.C[16]
.sym 57102 picorv32.reg_next_pc[24]
.sym 57103 picorv32.reg_pc[16]
.sym 57104 $abc$36366$n3914_1
.sym 57105 $abc$36366$n3910_1
.sym 57106 picorv32.reg_next_pc[15]
.sym 57107 picorv32.reg_next_pc[19]
.sym 57108 picorv32.reg_pc[17]
.sym 57109 $abc$36366$n3934_1
.sym 57114 $abc$36366$n2904
.sym 57117 $abc$36366$n2881_1
.sym 57118 $PACKER_GND_NET
.sym 57119 $abc$36366$n2982_1
.sym 57120 $abc$36366$n2896
.sym 57123 picorv32.decoded_imm_uj[14]
.sym 57125 spram_bus_adr[11]
.sym 57126 $abc$36366$n5175
.sym 57127 $abc$36366$n5217
.sym 57128 picorv32.reg_next_pc[22]
.sym 57130 $abc$36366$n5199
.sym 57131 picorv32.reg_pc[17]
.sym 57133 $abc$36366$n3854_1
.sym 57135 picorv32.reg_pc[9]
.sym 57136 $abc$36366$n5205
.sym 57138 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 57143 picorv32.decoded_imm_uj[24]
.sym 57144 picorv32.decoded_imm_uj[19]
.sym 57149 picorv32.decoded_imm_uj[23]
.sym 57151 $abc$36366$n5217
.sym 57152 picorv32.decoded_imm_uj[22]
.sym 57153 $abc$36366$n5202
.sym 57160 picorv32.decoded_imm_uj[21]
.sym 57162 $abc$36366$n5205
.sym 57165 $abc$36366$n5214
.sym 57167 $abc$36366$n5223
.sym 57168 $abc$36366$n5208
.sym 57169 picorv32.decoded_imm_uj[20]
.sym 57170 $abc$36366$n5211
.sym 57171 $abc$36366$n5220
.sym 57172 picorv32.decoded_imm_uj[18]
.sym 57174 picorv32.decoded_imm_uj[17]
.sym 57175 $auto$alumacc.cc:474:replace_alu$6491.C[18]
.sym 57177 $abc$36366$n5202
.sym 57178 picorv32.decoded_imm_uj[17]
.sym 57179 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 57181 $auto$alumacc.cc:474:replace_alu$6491.C[19]
.sym 57183 picorv32.decoded_imm_uj[18]
.sym 57184 $abc$36366$n5205
.sym 57185 $auto$alumacc.cc:474:replace_alu$6491.C[18]
.sym 57187 $auto$alumacc.cc:474:replace_alu$6491.C[20]
.sym 57189 picorv32.decoded_imm_uj[19]
.sym 57190 $abc$36366$n5208
.sym 57191 $auto$alumacc.cc:474:replace_alu$6491.C[19]
.sym 57193 $auto$alumacc.cc:474:replace_alu$6491.C[21]
.sym 57195 $abc$36366$n5211
.sym 57196 picorv32.decoded_imm_uj[20]
.sym 57197 $auto$alumacc.cc:474:replace_alu$6491.C[20]
.sym 57199 $auto$alumacc.cc:474:replace_alu$6491.C[22]
.sym 57201 picorv32.decoded_imm_uj[21]
.sym 57202 $abc$36366$n5214
.sym 57203 $auto$alumacc.cc:474:replace_alu$6491.C[21]
.sym 57205 $auto$alumacc.cc:474:replace_alu$6491.C[23]
.sym 57207 picorv32.decoded_imm_uj[22]
.sym 57208 $abc$36366$n5217
.sym 57209 $auto$alumacc.cc:474:replace_alu$6491.C[22]
.sym 57211 $auto$alumacc.cc:474:replace_alu$6491.C[24]
.sym 57213 $abc$36366$n5220
.sym 57214 picorv32.decoded_imm_uj[23]
.sym 57215 $auto$alumacc.cc:474:replace_alu$6491.C[23]
.sym 57217 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 57219 picorv32.decoded_imm_uj[24]
.sym 57220 $abc$36366$n5223
.sym 57221 $auto$alumacc.cc:474:replace_alu$6491.C[24]
.sym 57225 picorv32.reg_next_pc[30]
.sym 57226 $abc$36366$n3942_1
.sym 57227 picorv32.reg_pc[13]
.sym 57228 picorv32.reg_next_pc[26]
.sym 57229 $abc$36366$n3950_1
.sym 57230 $abc$36366$n3946_1
.sym 57231 $abc$36366$n3958_1
.sym 57232 picorv32.reg_pc[24]
.sym 57235 picorv32.reg_pc[28]
.sym 57237 $abc$36366$n5381
.sym 57238 $abc$36366$n2939
.sym 57239 $abc$36366$n5202
.sym 57240 $abc$36366$n2952
.sym 57241 $abc$36366$n5947
.sym 57242 picorv32.mem_wordsize[0]
.sym 57243 picorv32.instr_maskirq
.sym 57244 $abc$36366$n5961
.sym 57245 $abc$36366$n5384
.sym 57247 $abc$36366$n5385
.sym 57248 $abc$36366$n2896
.sym 57249 $abc$36366$n5184
.sym 57250 picorv32.reg_next_pc[7]
.sym 57251 $abc$36366$n3838_1
.sym 57252 $abc$36366$n4746
.sym 57253 picorv32.reg_next_pc[15]
.sym 57254 $abc$36366$n5232
.sym 57255 $abc$36366$n3836_1
.sym 57256 picorv32.reg_op1[1]
.sym 57257 picorv32.reg_next_pc[10]
.sym 57258 $abc$36366$n5235
.sym 57259 $abc$36366$n5163
.sym 57260 picorv32.reg_pc[7]
.sym 57261 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 57267 $abc$36366$n4724_1
.sym 57268 $abc$36366$n5241
.sym 57269 $abc$36366$n5235
.sym 57270 $abc$36366$n5232
.sym 57272 $abc$36366$n4720
.sym 57273 picorv32.decoded_imm_uj[26]
.sym 57275 $abc$36366$n5244
.sym 57279 picorv32.decoded_imm_uj[31]
.sym 57283 picorv32.decoded_imm_uj[30]
.sym 57285 $abc$36366$n5238
.sym 57288 picorv32.decoded_imm_uj[25]
.sym 57289 picorv32.decoded_imm_uj[27]
.sym 57290 $abc$36366$n5226
.sym 57291 $abc$36366$n3829_1
.sym 57293 $abc$36366$n5229
.sym 57295 picorv32.decoded_imm_uj[29]
.sym 57297 picorv32.decoded_imm_uj[28]
.sym 57298 $auto$alumacc.cc:474:replace_alu$6491.C[26]
.sym 57300 $abc$36366$n5226
.sym 57301 picorv32.decoded_imm_uj[25]
.sym 57302 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 57304 $auto$alumacc.cc:474:replace_alu$6491.C[27]
.sym 57306 $abc$36366$n5229
.sym 57307 picorv32.decoded_imm_uj[26]
.sym 57308 $auto$alumacc.cc:474:replace_alu$6491.C[26]
.sym 57310 $auto$alumacc.cc:474:replace_alu$6491.C[28]
.sym 57312 picorv32.decoded_imm_uj[27]
.sym 57313 $abc$36366$n5232
.sym 57314 $auto$alumacc.cc:474:replace_alu$6491.C[27]
.sym 57316 $auto$alumacc.cc:474:replace_alu$6491.C[29]
.sym 57318 picorv32.decoded_imm_uj[28]
.sym 57319 $abc$36366$n5235
.sym 57320 $auto$alumacc.cc:474:replace_alu$6491.C[28]
.sym 57322 $auto$alumacc.cc:474:replace_alu$6491.C[30]
.sym 57324 $abc$36366$n5238
.sym 57325 picorv32.decoded_imm_uj[29]
.sym 57326 $auto$alumacc.cc:474:replace_alu$6491.C[29]
.sym 57328 $auto$alumacc.cc:474:replace_alu$6491.C[31]
.sym 57330 $abc$36366$n5241
.sym 57331 picorv32.decoded_imm_uj[30]
.sym 57332 $auto$alumacc.cc:474:replace_alu$6491.C[30]
.sym 57335 $abc$36366$n5244
.sym 57337 picorv32.decoded_imm_uj[31]
.sym 57338 $auto$alumacc.cc:474:replace_alu$6491.C[31]
.sym 57341 $abc$36366$n4724_1
.sym 57342 $abc$36366$n4720
.sym 57344 $abc$36366$n3829_1
.sym 57346 sys_clk_$glb_clk
.sym 57348 $abc$36366$n5217
.sym 57349 picorv32.reg_next_pc[18]
.sym 57350 $abc$36366$n4768
.sym 57351 picorv32.cpuregs_wrdata[22]
.sym 57352 picorv32.reg_next_pc[27]
.sym 57353 $abc$36366$n4354_1
.sym 57354 picorv32.reg_next_pc[28]
.sym 57355 $abc$36366$n4372_1
.sym 57356 $abc$36366$n5393
.sym 57358 picorv32.reg_pc[19]
.sym 57359 picorv32.reg_pc[26]
.sym 57360 $abc$36366$n5389
.sym 57361 $abc$36366$n4724_1
.sym 57362 $abc$36366$n2988
.sym 57363 $abc$36366$n3846_1
.sym 57364 $abc$36366$n5241
.sym 57365 picorv32.reg_pc[24]
.sym 57367 $abc$36366$n5975
.sym 57369 $abc$36366$n2978
.sym 57370 $abc$36366$n5963
.sym 57371 picorv32.reg_pc[13]
.sym 57372 picorv32.decoded_imm[5]
.sym 57373 picorv32.alu_out_q[1]
.sym 57374 $abc$36366$n5951
.sym 57375 $abc$36366$n5773
.sym 57376 picorv32.reg_pc[22]
.sym 57377 picorv32.reg_pc[2]
.sym 57378 picorv32.reg_out[15]
.sym 57379 $abc$36366$n5229
.sym 57380 $abc$36366$n4728
.sym 57381 picorv32.reg_pc[26]
.sym 57382 picorv32.reg_pc[24]
.sym 57383 picorv32.reg_next_pc[4]
.sym 57390 $abc$36366$n5208
.sym 57395 $abc$36366$n5205
.sym 57396 picorv32.reg_out[5]
.sym 57398 $abc$36366$n5214
.sym 57401 $abc$36366$n5244
.sym 57403 $abc$36366$n5211
.sym 57405 $abc$36366$n5217
.sym 57413 $abc$36366$n5181
.sym 57414 picorv32.latched_stalu
.sym 57420 picorv32.alu_out_q[5]
.sym 57425 $abc$36366$n5211
.sym 57429 picorv32.alu_out_q[5]
.sym 57430 picorv32.reg_out[5]
.sym 57431 picorv32.latched_stalu
.sym 57434 $abc$36366$n5214
.sym 57440 $abc$36366$n5208
.sym 57447 $abc$36366$n5181
.sym 57453 $abc$36366$n5205
.sym 57458 $abc$36366$n5217
.sym 57464 $abc$36366$n5244
.sym 57468 $abc$36366$n3020_$glb_ce
.sym 57469 sys_clk_$glb_clk
.sym 57470 $abc$36366$n208_$glb_sr
.sym 57471 picorv32.reg_pc[29]
.sym 57472 $abc$36366$n5196
.sym 57473 $abc$36366$n5232
.sym 57474 $abc$36366$n4318_1
.sym 57475 $abc$36366$n5235
.sym 57476 picorv32.reg_pc[7]
.sym 57477 $abc$36366$n4312_1
.sym 57478 picorv32.reg_pc[25]
.sym 57484 $abc$36366$n5214
.sym 57485 picorv32.mem_wordsize[2]
.sym 57486 $abc$36366$n7124
.sym 57488 picorv32.cpuregs_wrdata[21]
.sym 57489 $abc$36366$n5244
.sym 57491 $abc$36366$n5211
.sym 57492 $abc$36366$n4769_1
.sym 57493 picorv32.irq_state[1]
.sym 57494 $abc$36366$n5208
.sym 57495 picorv32.alu_out_q[28]
.sym 57496 $abc$36366$n5973
.sym 57497 picorv32.cpuregs_wrdata[22]
.sym 57498 picorv32.reg_pc[7]
.sym 57499 picorv32.reg_pc[5]
.sym 57500 picorv32.reg_pc[10]
.sym 57501 picorv32.reg_pc[16]
.sym 57502 picorv32.reg_next_pc[30]
.sym 57503 picorv32.reg_pc[27]
.sym 57504 picorv32.reg_pc[29]
.sym 57505 picorv32.reg_pc[28]
.sym 57506 picorv32.alu_out_q[5]
.sym 57514 picorv32.reg_out[1]
.sym 57515 $abc$36366$n3836_1
.sym 57516 $abc$36366$n3864_1
.sym 57520 picorv32.reg_next_pc[7]
.sym 57525 $abc$36366$n5163
.sym 57528 $abc$36366$n3836_1
.sym 57530 $abc$36366$n5232
.sym 57531 $abc$36366$n5229
.sym 57532 $abc$36366$n5235
.sym 57533 picorv32.alu_out_q[1]
.sym 57536 picorv32.latched_stalu
.sym 57537 $abc$36366$n5196
.sym 57538 $abc$36366$n3851_1
.sym 57540 $abc$36366$n3838_1
.sym 57541 picorv32.irq_state[0]
.sym 57543 picorv32.reg_next_pc[4]
.sym 57545 $abc$36366$n5232
.sym 57554 $abc$36366$n5235
.sym 57560 $abc$36366$n5229
.sym 57564 $abc$36366$n5196
.sym 57569 $abc$36366$n5163
.sym 57575 $abc$36366$n3836_1
.sym 57576 picorv32.irq_state[0]
.sym 57577 $abc$36366$n3851_1
.sym 57578 picorv32.reg_next_pc[4]
.sym 57581 $abc$36366$n3836_1
.sym 57582 picorv32.reg_next_pc[7]
.sym 57583 $abc$36366$n3864_1
.sym 57584 $abc$36366$n3838_1
.sym 57587 picorv32.alu_out_q[1]
.sym 57588 picorv32.reg_out[1]
.sym 57589 picorv32.latched_stalu
.sym 57590 $abc$36366$n3836_1
.sym 57591 $abc$36366$n3020_$glb_ce
.sym 57592 sys_clk_$glb_clk
.sym 57593 $abc$36366$n208_$glb_sr
.sym 57594 $abc$36366$n4327_1
.sym 57595 $abc$36366$n4321_1
.sym 57596 picorv32.reg_pc[30]
.sym 57597 $abc$36366$n5229
.sym 57598 picorv32.cpuregs_wrdata[11]
.sym 57599 picorv32.reg_pc[14]
.sym 57600 $abc$36366$n3896_1
.sym 57601 $abc$36366$n4751_1
.sym 57602 $abc$36366$n3059
.sym 57605 spram_datain0[3]
.sym 57606 $abc$36366$n3836_1
.sym 57607 $abc$36366$n2988
.sym 57608 $abc$36366$n4298_1
.sym 57609 $abc$36366$n3836_1
.sym 57610 $abc$36366$n3836_1
.sym 57611 picorv32.cpuregs_rs1[14]
.sym 57612 picorv32.reg_out[26]
.sym 57613 picorv32.latched_is_lu
.sym 57614 $abc$36366$n5238
.sym 57615 $abc$36366$n3829_1
.sym 57616 picorv32.latched_is_lh
.sym 57617 $abc$36366$n2939
.sym 57619 $abc$36366$n7119
.sym 57620 $abc$36366$n3948_1
.sym 57621 $abc$36366$n3940_1
.sym 57622 picorv32.alu_out_q[22]
.sym 57623 picorv32.reg_pc[9]
.sym 57624 picorv32.reg_pc[17]
.sym 57625 $abc$36366$n5444
.sym 57627 picorv32.irq_state[0]
.sym 57628 picorv32.reg_pc[25]
.sym 57629 picorv32.decoded_imm[6]
.sym 57636 picorv32.reg_pc[6]
.sym 57639 picorv32.reg_pc[4]
.sym 57640 picorv32.reg_pc[9]
.sym 57641 picorv32.decoded_imm[8]
.sym 57643 picorv32.decoded_imm[3]
.sym 57644 picorv32.decoded_imm[5]
.sym 57645 picorv32.decoded_imm[4]
.sym 57646 picorv32.reg_pc[3]
.sym 57647 picorv32.reg_pc[2]
.sym 57648 picorv32.reg_pc[7]
.sym 57650 picorv32.decoded_imm[9]
.sym 57652 picorv32.reg_pc[8]
.sym 57653 picorv32.decoded_imm[6]
.sym 57659 picorv32.reg_pc[5]
.sym 57663 picorv32.decoded_imm[7]
.sym 57666 picorv32.decoded_imm[2]
.sym 57667 $auto$alumacc.cc:474:replace_alu$6494.C[3]
.sym 57669 picorv32.reg_pc[2]
.sym 57670 picorv32.decoded_imm[2]
.sym 57673 $auto$alumacc.cc:474:replace_alu$6494.C[4]
.sym 57675 picorv32.reg_pc[3]
.sym 57676 picorv32.decoded_imm[3]
.sym 57677 $auto$alumacc.cc:474:replace_alu$6494.C[3]
.sym 57679 $auto$alumacc.cc:474:replace_alu$6494.C[5]
.sym 57681 picorv32.decoded_imm[4]
.sym 57682 picorv32.reg_pc[4]
.sym 57683 $auto$alumacc.cc:474:replace_alu$6494.C[4]
.sym 57685 $auto$alumacc.cc:474:replace_alu$6494.C[6]
.sym 57687 picorv32.decoded_imm[5]
.sym 57688 picorv32.reg_pc[5]
.sym 57689 $auto$alumacc.cc:474:replace_alu$6494.C[5]
.sym 57691 $auto$alumacc.cc:474:replace_alu$6494.C[7]
.sym 57693 picorv32.reg_pc[6]
.sym 57694 picorv32.decoded_imm[6]
.sym 57695 $auto$alumacc.cc:474:replace_alu$6494.C[6]
.sym 57697 $auto$alumacc.cc:474:replace_alu$6494.C[8]
.sym 57699 picorv32.reg_pc[7]
.sym 57700 picorv32.decoded_imm[7]
.sym 57701 $auto$alumacc.cc:474:replace_alu$6494.C[7]
.sym 57703 $auto$alumacc.cc:474:replace_alu$6494.C[9]
.sym 57705 picorv32.reg_pc[8]
.sym 57706 picorv32.decoded_imm[8]
.sym 57707 $auto$alumacc.cc:474:replace_alu$6494.C[8]
.sym 57709 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 57711 picorv32.decoded_imm[9]
.sym 57712 picorv32.reg_pc[9]
.sym 57713 $auto$alumacc.cc:474:replace_alu$6494.C[9]
.sym 57717 $abc$36366$n5438
.sym 57718 $abc$36366$n3985_1
.sym 57719 $abc$36366$n4381_1
.sym 57720 picorv32.cpuregs_wrdata[13]
.sym 57721 picorv32.reg_out[4]
.sym 57722 $abc$36366$n4620
.sym 57723 $abc$36366$n4102_1
.sym 57724 $abc$36366$n3948_1
.sym 57725 $abc$36366$n7109
.sym 57730 picorv32.cpu_state[0]
.sym 57731 picorv32.cpu_state[0]
.sym 57732 picorv32.cpuregs_rs1[9]
.sym 57733 $abc$36366$n7106
.sym 57735 $abc$36366$n7107
.sym 57736 $abc$36366$n4703
.sym 57737 picorv32.cpuregs_rs1[7]
.sym 57738 picorv32.decoded_imm[9]
.sym 57739 picorv32.cpuregs_rs1[10]
.sym 57740 picorv32.reg_pc[30]
.sym 57741 picorv32.reg_pc[30]
.sym 57742 $abc$36366$n5193
.sym 57743 picorv32.reg_op1[1]
.sym 57744 $abc$36366$n4620
.sym 57745 picorv32.latched_stalu
.sym 57746 picorv32.reg_op1[10]
.sym 57747 picorv32.reg_pc[14]
.sym 57748 $abc$36366$n7110
.sym 57749 $abc$36366$n3838_1
.sym 57750 $abc$36366$n5438
.sym 57751 $abc$36366$n3829_1
.sym 57752 $abc$36366$n7112
.sym 57753 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 57758 picorv32.reg_pc[12]
.sym 57761 picorv32.decoded_imm[14]
.sym 57763 picorv32.decoded_imm[12]
.sym 57764 picorv32.reg_pc[11]
.sym 57767 picorv32.reg_pc[13]
.sym 57769 picorv32.decoded_imm[10]
.sym 57770 picorv32.reg_pc[10]
.sym 57771 picorv32.reg_pc[14]
.sym 57772 picorv32.reg_pc[15]
.sym 57773 picorv32.reg_pc[16]
.sym 57774 picorv32.decoded_imm[17]
.sym 57777 picorv32.decoded_imm[13]
.sym 57781 picorv32.decoded_imm[11]
.sym 57784 picorv32.reg_pc[17]
.sym 57786 picorv32.decoded_imm[16]
.sym 57787 picorv32.decoded_imm[15]
.sym 57790 $auto$alumacc.cc:474:replace_alu$6494.C[11]
.sym 57792 picorv32.reg_pc[10]
.sym 57793 picorv32.decoded_imm[10]
.sym 57794 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 57796 $auto$alumacc.cc:474:replace_alu$6494.C[12]
.sym 57798 picorv32.reg_pc[11]
.sym 57799 picorv32.decoded_imm[11]
.sym 57800 $auto$alumacc.cc:474:replace_alu$6494.C[11]
.sym 57802 $auto$alumacc.cc:474:replace_alu$6494.C[13]
.sym 57804 picorv32.decoded_imm[12]
.sym 57805 picorv32.reg_pc[12]
.sym 57806 $auto$alumacc.cc:474:replace_alu$6494.C[12]
.sym 57808 $auto$alumacc.cc:474:replace_alu$6494.C[14]
.sym 57810 picorv32.reg_pc[13]
.sym 57811 picorv32.decoded_imm[13]
.sym 57812 $auto$alumacc.cc:474:replace_alu$6494.C[13]
.sym 57814 $auto$alumacc.cc:474:replace_alu$6494.C[15]
.sym 57816 picorv32.decoded_imm[14]
.sym 57817 picorv32.reg_pc[14]
.sym 57818 $auto$alumacc.cc:474:replace_alu$6494.C[14]
.sym 57820 $auto$alumacc.cc:474:replace_alu$6494.C[16]
.sym 57822 picorv32.decoded_imm[15]
.sym 57823 picorv32.reg_pc[15]
.sym 57824 $auto$alumacc.cc:474:replace_alu$6494.C[15]
.sym 57826 $auto$alumacc.cc:474:replace_alu$6494.C[17]
.sym 57828 picorv32.decoded_imm[16]
.sym 57829 picorv32.reg_pc[16]
.sym 57830 $auto$alumacc.cc:474:replace_alu$6494.C[16]
.sym 57832 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 57834 picorv32.decoded_imm[17]
.sym 57835 picorv32.reg_pc[17]
.sym 57836 $auto$alumacc.cc:474:replace_alu$6494.C[17]
.sym 57840 $abc$36366$n5455_1
.sym 57841 spram_bus_adr[27]
.sym 57842 spram_bus_adr[26]
.sym 57843 $abc$36366$n4375_1
.sym 57844 $abc$36366$n4374_1
.sym 57845 $abc$36366$n4025_1
.sym 57846 picorv32.cpuregs_wrdata[28]
.sym 57847 $abc$36366$n4368_1
.sym 57848 $abc$36366$n7117
.sym 57849 $abc$36366$n3053
.sym 57852 spram_bus_adr[16]
.sym 57854 $abc$36366$n7118
.sym 57855 picorv32.cpuregs_wrdata[17]
.sym 57856 $abc$36366$n7114
.sym 57857 $abc$36366$n4085_1
.sym 57858 $abc$36366$n7115
.sym 57859 picorv32.reg_out[14]
.sym 57860 $abc$36366$n7116
.sym 57862 $abc$36366$n3070
.sym 57863 $abc$36366$n4037_1
.sym 57864 picorv32.reg_pc[22]
.sym 57865 picorv32.reg_op1[3]
.sym 57866 picorv32.reg_op1[7]
.sym 57867 picorv32.reg_pc[24]
.sym 57868 picorv32.cpu_state[4]
.sym 57869 picorv32.decoded_imm[26]
.sym 57870 $abc$36366$n7128
.sym 57871 picorv32.cpuregs_rs1[9]
.sym 57872 picorv32.alu_out_q[1]
.sym 57873 $abc$36366$n5455_1
.sym 57874 picorv32.reg_pc[26]
.sym 57875 $abc$36366$n7132
.sym 57876 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 57883 picorv32.decoded_imm[24]
.sym 57885 picorv32.decoded_imm[19]
.sym 57889 picorv32.decoded_imm[23]
.sym 57890 picorv32.decoded_imm[25]
.sym 57891 picorv32.reg_pc[24]
.sym 57897 picorv32.reg_pc[20]
.sym 57898 picorv32.reg_pc[21]
.sym 57900 picorv32.reg_pc[25]
.sym 57903 picorv32.decoded_imm[22]
.sym 57904 picorv32.decoded_imm[20]
.sym 57906 picorv32.decoded_imm[18]
.sym 57907 picorv32.reg_pc[18]
.sym 57908 picorv32.reg_pc[23]
.sym 57909 picorv32.reg_pc[22]
.sym 57910 picorv32.decoded_imm[21]
.sym 57911 picorv32.reg_pc[19]
.sym 57913 $auto$alumacc.cc:474:replace_alu$6494.C[19]
.sym 57915 picorv32.reg_pc[18]
.sym 57916 picorv32.decoded_imm[18]
.sym 57917 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 57919 $auto$alumacc.cc:474:replace_alu$6494.C[20]
.sym 57921 picorv32.decoded_imm[19]
.sym 57922 picorv32.reg_pc[19]
.sym 57923 $auto$alumacc.cc:474:replace_alu$6494.C[19]
.sym 57925 $auto$alumacc.cc:474:replace_alu$6494.C[21]
.sym 57927 picorv32.decoded_imm[20]
.sym 57928 picorv32.reg_pc[20]
.sym 57929 $auto$alumacc.cc:474:replace_alu$6494.C[20]
.sym 57931 $auto$alumacc.cc:474:replace_alu$6494.C[22]
.sym 57933 picorv32.decoded_imm[21]
.sym 57934 picorv32.reg_pc[21]
.sym 57935 $auto$alumacc.cc:474:replace_alu$6494.C[21]
.sym 57937 $auto$alumacc.cc:474:replace_alu$6494.C[23]
.sym 57939 picorv32.reg_pc[22]
.sym 57940 picorv32.decoded_imm[22]
.sym 57941 $auto$alumacc.cc:474:replace_alu$6494.C[22]
.sym 57943 $auto$alumacc.cc:474:replace_alu$6494.C[24]
.sym 57945 picorv32.reg_pc[23]
.sym 57946 picorv32.decoded_imm[23]
.sym 57947 $auto$alumacc.cc:474:replace_alu$6494.C[23]
.sym 57949 $auto$alumacc.cc:474:replace_alu$6494.C[25]
.sym 57951 picorv32.reg_pc[24]
.sym 57952 picorv32.decoded_imm[24]
.sym 57953 $auto$alumacc.cc:474:replace_alu$6494.C[24]
.sym 57955 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 57957 picorv32.decoded_imm[25]
.sym 57958 picorv32.reg_pc[25]
.sym 57959 $auto$alumacc.cc:474:replace_alu$6494.C[25]
.sym 57963 $abc$36366$n4074_1
.sym 57964 $abc$36366$n4701
.sym 57965 picorv32.reg_op1[10]
.sym 57966 picorv32.cpuregs_wrdata[27]
.sym 57967 $abc$36366$n5439_1
.sym 57968 picorv32.reg_op1[1]
.sym 57969 picorv32.reg_op1[4]
.sym 57970 picorv32.reg_op1[7]
.sym 57975 $abc$36366$n7121
.sym 57976 picorv32.cpuregs_wrdata[28]
.sym 57977 $abc$36366$n7126
.sym 57978 picorv32.reg_op1[5]
.sym 57979 $abc$36366$n7122
.sym 57980 picorv32.reg_op1[17]
.sym 57981 picorv32.decoded_imm[19]
.sym 57982 picorv32.cpuregs_rs1[18]
.sym 57983 $abc$36366$n4064_1
.sym 57984 picorv32.mem_wordsize[2]
.sym 57985 picorv32.reg_out[29]
.sym 57986 picorv32.reg_op1[3]
.sym 57987 $abc$36366$n4045
.sym 57988 picorv32.reg_pc[27]
.sym 57989 picorv32.decoded_imm[22]
.sym 57990 picorv32.reg_pc[28]
.sym 57991 picorv32.alu_out_q[28]
.sym 57992 picorv32.reg_op1[4]
.sym 57993 $abc$36366$n4053_1
.sym 57995 $abc$36366$n4037_1
.sym 57996 picorv32.reg_pc[29]
.sym 57997 picorv32.cpuregs_wrdata[22]
.sym 57998 picorv32.reg_op1[29]
.sym 57999 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 58004 picorv32.reg_pc[27]
.sym 58005 $abc$36366$n4879
.sym 58007 picorv32.reg_pc[31]
.sym 58008 $abc$36366$n4041_1
.sym 58009 $abc$36366$n5141
.sym 58010 picorv32.reg_op1[3]
.sym 58012 picorv32.decoded_imm[30]
.sym 58013 picorv32.reg_pc[30]
.sym 58015 $abc$36366$n3089
.sym 58017 $abc$36366$n3024
.sym 58018 $abc$36366$n4045
.sym 58019 $abc$36366$n3021
.sym 58020 picorv32.reg_pc[29]
.sym 58023 picorv32.decoded_imm[27]
.sym 58024 picorv32.decoded_imm[28]
.sym 58025 picorv32.decoded_imm[29]
.sym 58026 picorv32.decoded_imm[31]
.sym 58029 picorv32.decoded_imm[26]
.sym 58030 picorv32.reg_pc[28]
.sym 58032 picorv32.reg_pc[26]
.sym 58034 $abc$36366$n5429
.sym 58036 $auto$alumacc.cc:474:replace_alu$6494.C[27]
.sym 58038 picorv32.reg_pc[26]
.sym 58039 picorv32.decoded_imm[26]
.sym 58040 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 58042 $auto$alumacc.cc:474:replace_alu$6494.C[28]
.sym 58044 picorv32.reg_pc[27]
.sym 58045 picorv32.decoded_imm[27]
.sym 58046 $auto$alumacc.cc:474:replace_alu$6494.C[27]
.sym 58048 $auto$alumacc.cc:474:replace_alu$6494.C[29]
.sym 58050 picorv32.reg_pc[28]
.sym 58051 picorv32.decoded_imm[28]
.sym 58052 $auto$alumacc.cc:474:replace_alu$6494.C[28]
.sym 58054 $auto$alumacc.cc:474:replace_alu$6494.C[30]
.sym 58056 picorv32.reg_pc[29]
.sym 58057 picorv32.decoded_imm[29]
.sym 58058 $auto$alumacc.cc:474:replace_alu$6494.C[29]
.sym 58060 $auto$alumacc.cc:474:replace_alu$6494.C[31]
.sym 58062 picorv32.decoded_imm[30]
.sym 58063 picorv32.reg_pc[30]
.sym 58064 $auto$alumacc.cc:474:replace_alu$6494.C[30]
.sym 58067 picorv32.reg_pc[31]
.sym 58068 picorv32.decoded_imm[31]
.sym 58070 $auto$alumacc.cc:474:replace_alu$6494.C[31]
.sym 58073 picorv32.reg_op1[3]
.sym 58074 $abc$36366$n4045
.sym 58075 $abc$36366$n3021
.sym 58076 $abc$36366$n5429
.sym 58079 $abc$36366$n4879
.sym 58080 $abc$36366$n4041_1
.sym 58081 $abc$36366$n5141
.sym 58082 $abc$36366$n3024
.sym 58083 $abc$36366$n3089
.sym 58084 sys_clk_$glb_clk
.sym 58086 $abc$36366$n5456
.sym 58087 picorv32.reg_op1[14]
.sym 58088 $abc$36366$n4232
.sym 58089 $abc$36366$n4189
.sym 58090 $abc$36366$n4166
.sym 58091 $abc$36366$n4239_1
.sym 58092 $abc$36366$n4238
.sym 58093 $abc$36366$n4130
.sym 58094 $abc$36366$n7133
.sym 58098 $abc$36366$n3412
.sym 58099 picorv32.reg_op2[15]
.sym 58100 $abc$36366$n7134
.sym 58101 picorv32.cpuregs_wrdata[27]
.sym 58102 picorv32.reg_op2[3]
.sym 58103 picorv32.cpuregs_wrdata[16]
.sym 58104 picorv32.reg_op2[5]
.sym 58105 $abc$36366$n5141
.sym 58106 picorv32.reg_op2[4]
.sym 58107 picorv32.reg_op2[6]
.sym 58108 picorv32.reg_op2[7]
.sym 58109 picorv32.reg_op1[10]
.sym 58111 $abc$36366$n4906
.sym 58112 $abc$36366$n5432
.sym 58113 picorv32.alu_out_q[22]
.sym 58114 picorv32.reg_op1[22]
.sym 58116 picorv32.reg_op1[18]
.sym 58117 $abc$36366$n5444
.sym 58118 $abc$36366$n2995
.sym 58119 $abc$36366$n4080_1
.sym 58121 picorv32.reg_op1[14]
.sym 58128 picorv32.reg_pc[21]
.sym 58130 picorv32.cpuregs_rs1[18]
.sym 58132 $abc$36366$n4053_1
.sym 58133 picorv32.reg_pc[19]
.sym 58134 $abc$36366$n4037_1
.sym 58135 $abc$36366$n3024
.sym 58136 picorv32.cpuregs_rs1[21]
.sym 58137 picorv32.reg_pc[18]
.sym 58138 picorv32.cpuregs_wrdata[26]
.sym 58139 $abc$36366$n4093_1
.sym 58140 $abc$36366$n4038_1
.sym 58141 $abc$36366$n4249_1
.sym 58142 $abc$36366$n4037_1
.sym 58143 $abc$36366$n5141
.sym 58145 picorv32.cpuregs_rs1[31]
.sym 58147 $abc$36366$n4045
.sym 58148 picorv32.reg_op1[31]
.sym 58149 picorv32.cpu_state[2]
.sym 58150 $abc$36366$n4909
.sym 58152 $abc$36366$n3021
.sym 58153 picorv32.reg_pc[31]
.sym 58154 $abc$36366$n4080_1
.sym 58155 $abc$36366$n4166
.sym 58157 picorv32.reg_op1[8]
.sym 58162 picorv32.cpuregs_wrdata[26]
.sym 58166 $abc$36366$n4093_1
.sym 58167 $abc$36366$n4045
.sym 58168 picorv32.reg_op1[8]
.sym 58169 $abc$36366$n3021
.sym 58172 picorv32.cpu_state[2]
.sym 58173 $abc$36366$n4166
.sym 58174 picorv32.reg_pc[19]
.sym 58175 $abc$36366$n4053_1
.sym 58178 picorv32.reg_op1[31]
.sym 58179 $abc$36366$n4038_1
.sym 58180 $abc$36366$n4249_1
.sym 58181 $abc$36366$n3021
.sym 58184 $abc$36366$n4037_1
.sym 58185 picorv32.cpuregs_rs1[18]
.sym 58186 $abc$36366$n4080_1
.sym 58187 picorv32.reg_pc[18]
.sym 58190 $abc$36366$n4037_1
.sym 58191 picorv32.cpuregs_rs1[21]
.sym 58192 picorv32.reg_pc[21]
.sym 58193 $abc$36366$n4080_1
.sym 58196 picorv32.cpuregs_rs1[31]
.sym 58197 $abc$36366$n3024
.sym 58198 $abc$36366$n4037_1
.sym 58199 $abc$36366$n4909
.sym 58202 $abc$36366$n4909
.sym 58203 $abc$36366$n5141
.sym 58204 picorv32.reg_pc[31]
.sym 58205 $abc$36366$n4080_1
.sym 58207 sys_clk_$glb_clk
.sym 58209 picorv32.reg_op1[22]
.sym 58210 $abc$36366$n4227_1
.sym 58211 $abc$36366$n5488_1
.sym 58212 $abc$36366$n4240_1
.sym 58213 $abc$36366$n4099_1
.sym 58214 $abc$36366$n5480
.sym 58215 $abc$36366$n4188
.sym 58216 picorv32.reg_op1[28]
.sym 58217 $abc$36366$n4823
.sym 58218 picorv32.mem_wordsize[0]
.sym 58219 sram_bus_dat_w[3]
.sym 58221 picorv32.reg_op1[15]
.sym 58222 picorv32.cpuregs_rs1[22]
.sym 58223 $abc$36366$n3007_1
.sym 58224 $abc$36366$n7129
.sym 58225 $abc$36366$n4893
.sym 58226 picorv32.cpuregs_rs1[26]
.sym 58227 picorv32.cpu_state[3]
.sym 58228 $abc$36366$n3007_1
.sym 58229 picorv32.reg_op1[11]
.sym 58230 picorv32.reg_op1[14]
.sym 58231 $abc$36366$n4045
.sym 58232 picorv32.cpuregs_rs1[16]
.sym 58233 picorv32.reg_op2[12]
.sym 58234 picorv32.reg_op1[31]
.sym 58235 picorv32.reg_op2[1]
.sym 58236 $abc$36366$n5497_1
.sym 58237 picorv32.reg_op1[6]
.sym 58238 $abc$36366$n3021
.sym 58239 picorv32.reg_op1[10]
.sym 58240 picorv32.reg_op1[19]
.sym 58241 $abc$36366$n4238
.sym 58242 picorv32.reg_op1[22]
.sym 58244 $abc$36366$n5496_1
.sym 58251 $abc$36366$n4895
.sym 58252 $abc$36366$n5469_1
.sym 58253 $abc$36366$n4897
.sym 58254 $abc$36366$n4160
.sym 58255 $abc$36366$n4154
.sym 58256 picorv32.reg_op1[16]
.sym 58259 $abc$36366$n4037_1
.sym 58261 $abc$36366$n2988
.sym 58262 $abc$36366$n4155
.sym 58263 $abc$36366$n4899
.sym 58264 $abc$36366$n4036_1
.sym 58265 $abc$36366$n4181
.sym 58266 $abc$36366$n4156
.sym 58267 $abc$36366$n4887
.sym 58268 $abc$36366$n2995
.sym 58270 $abc$36366$n4099_1
.sym 58271 $abc$36366$n5141
.sym 58275 $abc$36366$n4896
.sym 58276 picorv32.reg_op1[18]
.sym 58277 $abc$36366$n3007_1
.sym 58278 $abc$36366$n3024
.sym 58279 $abc$36366$n5141
.sym 58280 picorv32.cpuregs_rs1[17]
.sym 58281 picorv32.reg_op2[3]
.sym 58283 $abc$36366$n4160
.sym 58284 $abc$36366$n3024
.sym 58285 $abc$36366$n4896
.sym 58286 $abc$36366$n5141
.sym 58289 $abc$36366$n4895
.sym 58290 $abc$36366$n5141
.sym 58291 $abc$36366$n4154
.sym 58292 $abc$36366$n4156
.sym 58295 $abc$36366$n4181
.sym 58296 $abc$36366$n5141
.sym 58297 $abc$36366$n4899
.sym 58298 $abc$36366$n3024
.sym 58301 $abc$36366$n3024
.sym 58302 $abc$36366$n5141
.sym 58303 $abc$36366$n4897
.sym 58304 $abc$36366$n5469_1
.sym 58307 $abc$36366$n2995
.sym 58308 picorv32.reg_op1[18]
.sym 58309 picorv32.reg_op1[16]
.sym 58310 $abc$36366$n4036_1
.sym 58313 picorv32.cpuregs_rs1[17]
.sym 58314 $abc$36366$n3007_1
.sym 58315 $abc$36366$n4155
.sym 58316 $abc$36366$n4037_1
.sym 58321 picorv32.reg_op2[3]
.sym 58325 $abc$36366$n4887
.sym 58326 $abc$36366$n5141
.sym 58327 $abc$36366$n3024
.sym 58328 $abc$36366$n4099_1
.sym 58329 $abc$36366$n2988
.sym 58330 sys_clk_$glb_clk
.sym 58332 $abc$36366$n5490_1
.sym 58333 $abc$36366$n5492
.sym 58334 picorv32.reg_op1[26]
.sym 58335 picorv32.reg_op1[30]
.sym 58336 $abc$36366$n4191
.sym 58337 picorv32.reg_op1[29]
.sym 58338 $abc$36366$n4190
.sym 58339 $abc$36366$n4231_1
.sym 58344 $abc$36366$n3159
.sym 58345 $abc$36366$n4908
.sym 58346 picorv32.cpuregs_rs1[23]
.sym 58347 $abc$36366$n4901
.sym 58348 picorv32.cpuregs_rs1[24]
.sym 58349 $abc$36366$n4037_1
.sym 58350 $abc$36366$n4036_1
.sym 58351 picorv32.reg_op2[21]
.sym 58352 picorv32.cpuregs_rs1[24]
.sym 58353 picorv32.reg_op2[17]
.sym 58354 picorv32.reg_op2[20]
.sym 58355 $abc$36366$n4100_1
.sym 58356 picorv32.alu_out_q[1]
.sym 58357 picorv32.reg_op1[3]
.sym 58358 $abc$36366$n3089
.sym 58360 picorv32.reg_op1[31]
.sym 58361 picorv32.reg_op1[8]
.sym 58362 picorv32.reg_op1[21]
.sym 58363 $abc$36366$n3089
.sym 58365 spram_datain0[3]
.sym 58366 picorv32.reg_op1[13]
.sym 58367 picorv32.cpu_state[4]
.sym 58373 $abc$36366$n5466_1
.sym 58374 picorv32.cpu_state[4]
.sym 58375 $abc$36366$n4904
.sym 58376 $abc$36366$n5470_1
.sym 58377 $abc$36366$n4212_1
.sym 58380 picorv32.reg_op1[21]
.sym 58381 $abc$36366$n5141
.sym 58382 $abc$36366$n5462
.sym 58383 $abc$36366$n5477
.sym 58385 $abc$36366$n5478_1
.sym 58386 $abc$36366$n5547
.sym 58390 picorv32.reg_op1[19]
.sym 58391 $abc$36366$n3089
.sym 58392 picorv32.reg_op1[27]
.sym 58393 $abc$36366$n5476_1
.sym 58394 picorv32.reg_op1[17]
.sym 58395 $abc$36366$n3021
.sym 58396 $abc$36366$n5497_1
.sym 58397 $abc$36366$n4045
.sym 58398 $abc$36366$n5486
.sym 58399 picorv32.reg_op1[18]
.sym 58400 $abc$36366$n4045
.sym 58401 $abc$36366$n3024
.sym 58403 $abc$36366$n3021
.sym 58404 $abc$36366$n5496_1
.sym 58406 $abc$36366$n4212_1
.sym 58407 $abc$36366$n3024
.sym 58408 $abc$36366$n4904
.sym 58409 $abc$36366$n5141
.sym 58412 $abc$36366$n5470_1
.sym 58413 $abc$36366$n4045
.sym 58414 picorv32.reg_op1[19]
.sym 58415 $abc$36366$n3021
.sym 58418 $abc$36366$n5466_1
.sym 58419 picorv32.reg_op1[18]
.sym 58420 $abc$36366$n3021
.sym 58421 $abc$36366$n4045
.sym 58424 $abc$36366$n3021
.sym 58425 $abc$36366$n5486
.sym 58426 picorv32.reg_op1[27]
.sym 58427 $abc$36366$n4045
.sym 58430 $abc$36366$n3021
.sym 58431 picorv32.reg_op1[21]
.sym 58432 $abc$36366$n4045
.sym 58433 $abc$36366$n5477
.sym 58436 $abc$36366$n4045
.sym 58437 $abc$36366$n5462
.sym 58438 picorv32.reg_op1[17]
.sym 58439 $abc$36366$n3021
.sym 58442 $abc$36366$n5496_1
.sym 58443 picorv32.cpu_state[4]
.sym 58444 $abc$36366$n5547
.sym 58445 $abc$36366$n5497_1
.sym 58450 $abc$36366$n5478_1
.sym 58451 $abc$36366$n5476_1
.sym 58452 $abc$36366$n3089
.sym 58453 sys_clk_$glb_clk
.sym 58455 $abc$36366$n3162
.sym 58456 $abc$36366$n4460_1
.sym 58458 $abc$36366$n3170
.sym 58459 picorv32.alu_out_q[5]
.sym 58460 $abc$36366$n4521_1
.sym 58461 picorv32.alu_out_q[1]
.sym 58462 $abc$36366$n4520_1
.sym 58467 picorv32.reg_op2[29]
.sym 58469 picorv32.reg_op2[19]
.sym 58470 picorv32.reg_op1[30]
.sym 58471 picorv32.reg_op1[19]
.sym 58472 picorv32.reg_op1[3]
.sym 58473 picorv32.reg_op2[30]
.sym 58475 picorv32.reg_op2[27]
.sym 58476 picorv32.reg_op2[24]
.sym 58477 picorv32.reg_op2[25]
.sym 58478 picorv32.reg_op1[26]
.sym 58479 $abc$36366$n4045
.sym 58480 picorv32.reg_op1[20]
.sym 58481 picorv32.reg_op1[30]
.sym 58482 picorv32.reg_op1[27]
.sym 58483 picorv32.alu_out_q[28]
.sym 58484 picorv32.reg_op2[11]
.sym 58485 picorv32.reg_op1[29]
.sym 58486 picorv32.reg_op1[23]
.sym 58488 picorv32.reg_op1[31]
.sym 58489 picorv32.reg_op2[23]
.sym 58490 picorv32.reg_op1[9]
.sym 58496 $abc$36366$n4421
.sym 58500 $abc$36366$n3181
.sym 58501 $abc$36366$n4586
.sym 58503 picorv32.reg_op1[21]
.sym 58504 picorv32.reg_op1[20]
.sym 58508 $abc$36366$n4420_1
.sym 58509 $abc$36366$n4419_1
.sym 58510 $abc$36366$n4631
.sym 58511 picorv32.reg_op1[10]
.sym 58512 picorv32.reg_op1[22]
.sym 58514 $abc$36366$n4587
.sym 58515 picorv32.reg_op2[13]
.sym 58516 picorv32.reg_op2[10]
.sym 58517 picorv32.reg_op2[20]
.sym 58518 $abc$36366$n3166
.sym 58519 picorv32.reg_op2[22]
.sym 58522 picorv32.reg_op2[21]
.sym 58523 $abc$36366$n3182
.sym 58524 $abc$36366$n3181
.sym 58525 spram_datain0[3]
.sym 58526 picorv32.reg_op1[13]
.sym 58527 $abc$36366$n4630_1
.sym 58529 $abc$36366$n3181
.sym 58530 $abc$36366$n4631
.sym 58531 $abc$36366$n4630_1
.sym 58532 $abc$36366$n4420_1
.sym 58536 spram_datain0[3]
.sym 58541 picorv32.reg_op1[22]
.sym 58542 $abc$36366$n3181
.sym 58543 $abc$36366$n3182
.sym 58544 picorv32.reg_op2[22]
.sym 58547 picorv32.reg_op2[20]
.sym 58548 picorv32.reg_op1[10]
.sym 58549 picorv32.reg_op1[20]
.sym 58550 picorv32.reg_op2[10]
.sym 58554 picorv32.reg_op2[21]
.sym 58556 picorv32.reg_op1[21]
.sym 58559 picorv32.reg_op1[13]
.sym 58560 $abc$36366$n4421
.sym 58561 picorv32.reg_op2[13]
.sym 58562 $abc$36366$n4419_1
.sym 58565 $abc$36366$n4587
.sym 58566 $abc$36366$n4420_1
.sym 58567 $abc$36366$n3166
.sym 58568 $abc$36366$n4586
.sym 58571 picorv32.reg_op2[21]
.sym 58572 $abc$36366$n4421
.sym 58573 picorv32.reg_op1[21]
.sym 58574 $abc$36366$n4419_1
.sym 58576 sys_clk_$glb_clk
.sym 58577 sys_rst_$glb_sr
.sym 58578 $abc$36366$n4600_1
.sym 58579 $abc$36366$n3168
.sym 58580 $abc$36366$n4458
.sym 58582 $abc$36366$n4557
.sym 58583 picorv32.alu_out_q[15]
.sym 58584 $abc$36366$n4599_1
.sym 58588 $abc$36366$n2850_1
.sym 58590 $abc$36366$n4629
.sym 58591 picorv32.reg_op2[5]
.sym 58592 picorv32.reg_op2[9]
.sym 58593 $abc$36366$n4420_1
.sym 58594 sram_bus_dat_w[3]
.sym 58595 $abc$36366$n4513
.sym 58596 $abc$36366$n4419_1
.sym 58597 $abc$36366$n4419_1
.sym 58598 picorv32.mem_wordsize[0]
.sym 58599 picorv32.reg_op2[3]
.sym 58600 $abc$36366$n4421
.sym 58601 picorv32.reg_op1[0]
.sym 58602 picorv32.reg_op1[22]
.sym 58604 $abc$36366$n3185
.sym 58605 picorv32.alu_out_q[22]
.sym 58608 picorv32.reg_op2[31]
.sym 58609 picorv32.reg_op1[14]
.sym 58610 picorv32.reg_op2[26]
.sym 58611 picorv32.reg_op1[25]
.sym 58612 picorv32.reg_op2[15]
.sym 58613 $abc$36366$n4663_1
.sym 58621 $abc$36366$n3180
.sym 58624 $abc$36366$n3178
.sym 58625 picorv32.reg_op1[18]
.sym 58626 picorv32.reg_op2[8]
.sym 58627 $abc$36366$n3184
.sym 58628 $abc$36366$n4421
.sym 58629 picorv32.reg_op1[17]
.sym 58630 picorv32.reg_op1[11]
.sym 58631 picorv32.reg_op1[8]
.sym 58632 picorv32.reg_op2[17]
.sym 58633 $abc$36366$n3183
.sym 58634 $abc$36366$n3177
.sym 58636 $abc$36366$n3179
.sym 58638 $abc$36366$n4668
.sym 58639 picorv32.reg_op2[18]
.sym 58641 picorv32.reg_op1[30]
.sym 58643 $abc$36366$n4420_1
.sym 58644 picorv32.reg_op2[11]
.sym 58645 picorv32.reg_op1[29]
.sym 58646 $abc$36366$n4669_1
.sym 58647 picorv32.reg_op2[30]
.sym 58648 $abc$36366$n3178
.sym 58649 picorv32.reg_op2[29]
.sym 58650 $abc$36366$n4419_1
.sym 58652 picorv32.reg_op2[17]
.sym 58653 picorv32.reg_op1[17]
.sym 58654 picorv32.reg_op1[30]
.sym 58655 picorv32.reg_op2[30]
.sym 58658 $abc$36366$n4420_1
.sym 58659 $abc$36366$n3178
.sym 58660 $abc$36366$n4668
.sym 58661 $abc$36366$n4669_1
.sym 58664 $abc$36366$n3177
.sym 58665 $abc$36366$n3183
.sym 58666 $abc$36366$n3180
.sym 58667 $abc$36366$n3184
.sym 58670 picorv32.reg_op2[29]
.sym 58671 $abc$36366$n4419_1
.sym 58672 picorv32.reg_op1[29]
.sym 58673 $abc$36366$n4421
.sym 58682 picorv32.reg_op2[29]
.sym 58684 picorv32.reg_op1[29]
.sym 58688 picorv32.reg_op1[11]
.sym 58689 picorv32.reg_op2[8]
.sym 58690 picorv32.reg_op2[11]
.sym 58691 picorv32.reg_op1[8]
.sym 58694 $abc$36366$n3179
.sym 58695 picorv32.reg_op1[18]
.sym 58696 $abc$36366$n3178
.sym 58697 picorv32.reg_op2[18]
.sym 58701 $abc$36366$n3161
.sym 58702 picorv32.alu_out_q[23]
.sym 58703 picorv32.alu_out_q[31]
.sym 58704 $abc$36366$n4639_1
.sym 58705 $abc$36366$n4640
.sym 58706 $abc$36366$n4596_1
.sym 58707 $abc$36366$n4638
.sym 58708 $abc$36366$n4597_1
.sym 58713 sram_bus_dat_w[4]
.sym 58715 $abc$36366$n3089
.sym 58716 picorv32.reg_op2[14]
.sym 58717 picorv32.reg_op1[25]
.sym 58721 picorv32.reg_op2[2]
.sym 58722 $abc$36366$n4558
.sym 58724 picorv32.is_slti_blt_slt
.sym 58726 picorv32.reg_op1[31]
.sym 58728 picorv32.reg_op1[19]
.sym 58731 picorv32.reg_op2[13]
.sym 58732 picorv32.reg_op2[1]
.sym 58733 $abc$36366$n4604
.sym 58734 picorv32.instr_sub
.sym 58735 picorv32.reg_op1[22]
.sym 58736 picorv32.reg_op2[9]
.sym 58743 picorv32.reg_op2[2]
.sym 58744 $abc$36366$n4604
.sym 58745 picorv32.instr_sub
.sym 58748 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58753 $abc$36366$n5430
.sym 58754 $abc$36366$n5424
.sym 58756 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58758 picorv32.reg_op2[4]
.sym 58759 $abc$36366$n4577
.sym 58762 $abc$36366$n4643
.sym 58763 $abc$36366$n4644
.sym 58764 picorv32.reg_op2[7]
.sym 58766 $abc$36366$n4646
.sym 58767 $abc$36366$n5425
.sym 58768 picorv32.reg_op2[4]
.sym 58769 $abc$36366$n5431
.sym 58770 picorv32.reg_op2[5]
.sym 58773 $abc$36366$n4663_1
.sym 58776 $abc$36366$n4644
.sym 58777 $abc$36366$n4643
.sym 58778 $abc$36366$n4646
.sym 58781 picorv32.reg_op2[2]
.sym 58787 $abc$36366$n4604
.sym 58788 picorv32.reg_op2[4]
.sym 58789 $abc$36366$n4663_1
.sym 58790 $abc$36366$n4577
.sym 58793 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58794 $abc$36366$n5430
.sym 58795 picorv32.instr_sub
.sym 58796 $abc$36366$n5431
.sym 58800 picorv32.reg_op2[5]
.sym 58805 picorv32.instr_sub
.sym 58806 $abc$36366$n5425
.sym 58807 $abc$36366$n5424
.sym 58808 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58813 picorv32.reg_op2[7]
.sym 58818 picorv32.reg_op2[4]
.sym 58822 sys_clk_$glb_clk
.sym 58824 $abc$36366$n4634
.sym 58825 picorv32.alu_out_q[22]
.sym 58826 $abc$36366$n4572_1
.sym 58827 $abc$36366$n4633_1
.sym 58828 $abc$36366$n4635
.sym 58829 $abc$36366$n3174
.sym 58830 $abc$36366$n4571
.sym 58836 picorv32.alu_out_q[24]
.sym 58837 picorv32.reg_op1[17]
.sym 58838 sram_bus_dat_w[3]
.sym 58839 $abc$36366$n5430
.sym 58840 picorv32.reg_op2[21]
.sym 58842 picorv32.instr_beq
.sym 58844 $abc$36366$n4573
.sym 58845 picorv32.alu_out_q[23]
.sym 58847 $abc$36366$n4490_1
.sym 58849 picorv32.reg_op2[4]
.sym 58851 picorv32.reg_op2[25]
.sym 58852 picorv32.reg_op1[31]
.sym 58853 picorv32.reg_op2[22]
.sym 58854 picorv32.reg_op2[4]
.sym 58855 $abc$36366$n4421
.sym 58858 picorv32.reg_op2[22]
.sym 58867 picorv32.reg_op2[9]
.sym 58870 $abc$36366$n5463
.sym 58871 picorv32.instr_sub
.sym 58876 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58877 $abc$36366$n5466
.sym 58878 picorv32.instr_sub
.sym 58879 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58883 picorv32.reg_op2[8]
.sym 58884 $abc$36366$n5454
.sym 58886 $abc$36366$n5461
.sym 58888 $abc$36366$n5467
.sym 58891 picorv32.reg_op2[13]
.sym 58892 $abc$36366$n5455
.sym 58894 picorv32.reg_op2[10]
.sym 58895 $abc$36366$n5464
.sym 58896 $abc$36366$n5460
.sym 58898 picorv32.reg_op2[8]
.sym 58904 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58905 picorv32.instr_sub
.sym 58906 $abc$36366$n5454
.sym 58907 $abc$36366$n5455
.sym 58910 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58911 $abc$36366$n5466
.sym 58912 picorv32.instr_sub
.sym 58913 $abc$36366$n5467
.sym 58917 picorv32.reg_op2[10]
.sym 58925 picorv32.reg_op2[13]
.sym 58928 $abc$36366$n5463
.sym 58929 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58930 $abc$36366$n5464
.sym 58931 picorv32.instr_sub
.sym 58934 picorv32.reg_op2[9]
.sym 58940 $abc$36366$n5461
.sym 58941 picorv32.instr_sub
.sym 58942 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58943 $abc$36366$n5460
.sym 58947 basesoc_uart_rx_fifo_source_valid
.sym 58949 $abc$36366$n3172
.sym 58950 $abc$36366$n2833
.sym 58951 $abc$36366$n4677
.sym 58952 $abc$36366$n3171
.sym 58953 $abc$36366$n3173
.sym 58954 $abc$36366$n4676
.sym 58959 picorv32.instr_bge
.sym 58961 picorv32.reg_op2[25]
.sym 58962 sram_bus_adr[1]
.sym 58964 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58965 $PACKER_VCC_NET
.sym 58967 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58968 $abc$36366$n4419_1
.sym 58969 picorv32.reg_op2[27]
.sym 58974 sram_bus_dat_w[0]
.sym 58975 picorv32.reg_op2[28]
.sym 58976 picorv32.reg_op1[31]
.sym 58977 $abc$36366$n2691
.sym 58981 picorv32.reg_op2[23]
.sym 58982 $abc$36366$n13
.sym 58988 picorv32.reg_op2[23]
.sym 58990 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58994 picorv32.reg_op1[24]
.sym 58995 picorv32.reg_op1[25]
.sym 58998 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 58999 $abc$36366$n5490
.sym 59004 picorv32.reg_op2[20]
.sym 59006 $abc$36366$n2685
.sym 59007 $abc$36366$n5478
.sym 59008 picorv32.instr_sub
.sym 59009 $abc$36366$n5469
.sym 59011 sram_bus_dat_w[0]
.sym 59012 $abc$36366$n5470
.sym 59013 picorv32.reg_op2[22]
.sym 59014 picorv32.reg_op2[0]
.sym 59015 $abc$36366$n5479
.sym 59018 picorv32.instr_sub
.sym 59019 $abc$36366$n5491
.sym 59021 picorv32.instr_sub
.sym 59022 $abc$36366$n5469
.sym 59023 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59024 $abc$36366$n5470
.sym 59027 picorv32.instr_sub
.sym 59028 $abc$36366$n5479
.sym 59029 $abc$36366$n5478
.sym 59030 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59035 picorv32.reg_op2[20]
.sym 59040 picorv32.reg_op2[23]
.sym 59045 $abc$36366$n5491
.sym 59046 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59047 $abc$36366$n5490
.sym 59048 picorv32.instr_sub
.sym 59054 picorv32.reg_op2[22]
.sym 59057 picorv32.reg_op1[24]
.sym 59058 picorv32.reg_op2[0]
.sym 59060 picorv32.reg_op1[25]
.sym 59063 sram_bus_dat_w[0]
.sym 59067 $abc$36366$n2685
.sym 59068 sys_clk_$glb_clk
.sym 59069 sys_rst_$glb_sr
.sym 59070 $abc$36366$n3267
.sym 59071 basesoc_uart_rx_fifo_syncfifo_re
.sym 59073 $abc$36366$n106
.sym 59074 $abc$36366$n3262
.sym 59075 $abc$36366$n4650
.sym 59076 $abc$36366$n3175
.sym 59083 $abc$36366$n4420_1
.sym 59084 regs1
.sym 59085 $abc$36366$n4419_1
.sym 59086 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59087 $abc$36366$n5490
.sym 59088 $abc$36366$n4419_1
.sym 59089 basesoc_uart_rx_fifo_source_valid
.sym 59090 picorv32.reg_op2[19]
.sym 59091 $abc$36366$n4421
.sym 59094 $abc$36366$n3211
.sym 59100 $abc$36366$n4663_1
.sym 59101 basesoc_uart_rx_fifo_wrport_we
.sym 59102 sram_bus_we
.sym 59104 basesoc_uart_tx_fifo_wrport_we
.sym 59105 picorv32.reg_op2[31]
.sym 59111 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59112 picorv32.reg_op2[31]
.sym 59113 $abc$36366$n2687
.sym 59115 $abc$36366$n5482
.sym 59117 $abc$36366$n4421
.sym 59119 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59121 $abc$36366$n5476
.sym 59122 $abc$36366$n4665
.sym 59124 picorv32.reg_op2[28]
.sym 59125 $abc$36366$n4664
.sym 59127 $abc$36366$n4420_1
.sym 59129 $abc$36366$n5475
.sym 59131 $abc$36366$n5481
.sym 59134 picorv32.instr_sub
.sym 59135 picorv32.reg_op2[28]
.sym 59138 picorv32.reg_op1[28]
.sym 59139 $abc$36366$n4419_1
.sym 59141 $abc$36366$n3175
.sym 59142 $abc$36366$n13
.sym 59145 picorv32.reg_op2[31]
.sym 59151 $abc$36366$n13
.sym 59156 picorv32.reg_op2[28]
.sym 59162 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59163 $abc$36366$n5482
.sym 59164 picorv32.instr_sub
.sym 59165 $abc$36366$n5481
.sym 59168 $abc$36366$n5475
.sym 59169 $abc$36366$n5476
.sym 59170 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 59171 picorv32.instr_sub
.sym 59180 $abc$36366$n4421
.sym 59181 picorv32.reg_op2[28]
.sym 59182 picorv32.reg_op1[28]
.sym 59183 $abc$36366$n4419_1
.sym 59186 $abc$36366$n4664
.sym 59187 $abc$36366$n4665
.sym 59188 $abc$36366$n3175
.sym 59189 $abc$36366$n4420_1
.sym 59190 $abc$36366$n2687
.sym 59191 sys_clk_$glb_clk
.sym 59193 csrbank1_scratch2_w[1]
.sym 59195 csrbank1_scratch2_w[6]
.sym 59196 basesoc_uart_tx_fifo_wrport_we
.sym 59197 csrbank1_scratch2_w[0]
.sym 59198 $abc$36366$n5045
.sym 59200 $abc$36366$n5044
.sym 59205 picorv32.reg_op1[25]
.sym 59207 $abc$36366$n205
.sym 59213 $abc$36366$n2852
.sym 59217 $abc$36366$n5481
.sym 59219 sram_bus_dat_w[6]
.sym 59221 $abc$36366$n3311
.sym 59224 $abc$36366$n5044
.sym 59226 $abc$36366$n3217
.sym 59227 basesoc_uart_rx_fifo_wrport_we
.sym 59228 $abc$36366$n3217
.sym 59235 $abc$36366$n5079_1
.sym 59237 $abc$36366$n5039_1
.sym 59240 csrbank1_scratch0_w[0]
.sym 59242 $abc$36366$n2848
.sym 59243 $abc$36366$n5041
.sym 59248 $abc$36366$n3279
.sym 59249 basesoc_uart_rx_fifo_syncfifo_we
.sym 59252 $abc$36366$n5083_1
.sym 59254 csrbank1_scratch2_w[0]
.sym 59255 $abc$36366$n6270
.sym 59256 basesoc_uart_rx_fifo_level0[4]
.sym 59257 $abc$36366$n3214
.sym 59258 $abc$36366$n5040
.sym 59259 $abc$36366$n5080
.sym 59260 $abc$36366$n5038
.sym 59261 $abc$36366$n3209
.sym 59262 sram_bus_we
.sym 59264 $abc$36366$n5037_1
.sym 59265 spram_datain0[6]
.sym 59267 $abc$36366$n5080
.sym 59268 $abc$36366$n5079_1
.sym 59269 $abc$36366$n5083_1
.sym 59270 $abc$36366$n2848
.sym 59273 $abc$36366$n3279
.sym 59274 basesoc_uart_rx_fifo_level0[4]
.sym 59276 basesoc_uart_rx_fifo_syncfifo_we
.sym 59280 $abc$36366$n3214
.sym 59281 csrbank1_scratch2_w[0]
.sym 59282 $abc$36366$n5039_1
.sym 59285 sram_bus_we
.sym 59287 $abc$36366$n2848
.sym 59292 $abc$36366$n5037_1
.sym 59293 $abc$36366$n5041
.sym 59294 $abc$36366$n2848
.sym 59300 spram_datain0[6]
.sym 59303 $abc$36366$n3209
.sym 59304 $abc$36366$n5040
.sym 59305 csrbank1_scratch0_w[0]
.sym 59306 $abc$36366$n5038
.sym 59309 $abc$36366$n6270
.sym 59314 sys_clk_$glb_clk
.sym 59315 sys_rst_$glb_sr
.sym 59316 $abc$36366$n3311
.sym 59317 $abc$36366$n5065_1
.sym 59318 interface1_bank_bus_dat_r[2]
.sym 59319 interface1_bank_bus_dat_r[6]
.sym 59320 $abc$36366$n5076
.sym 59321 $abc$36366$n5077_1
.sym 59322 $abc$36366$n5049
.sym 59323 interface1_bank_bus_dat_r[4]
.sym 59324 interface1_bank_bus_dat_r[0]
.sym 59328 basesoc_uart_phy_rx_busy
.sym 59329 sram_bus_dat_w[3]
.sym 59330 $abc$36366$n2691
.sym 59331 basesoc_uart_tx_fifo_wrport_we
.sym 59335 $abc$36366$n2685
.sym 59336 picorv32.reg_op2[28]
.sym 59338 $abc$36366$n2848
.sym 59341 csrbank1_scratch2_w[7]
.sym 59343 $abc$36366$n3214
.sym 59344 $abc$36366$n3212
.sym 59345 $abc$36366$n3303
.sym 59347 sram_bus_dat_w[6]
.sym 59349 sram_bus_dat_w[5]
.sym 59350 csrbank1_scratch0_w[2]
.sym 59357 $abc$36366$n5075_1
.sym 59360 csrbank1_bus_errors0_w[3]
.sym 59361 csrbank1_bus_errors3_w[0]
.sym 59362 sram_bus_dat_w[6]
.sym 59363 csrbank1_bus_errors0_w[6]
.sym 59364 $abc$36366$n5052
.sym 59365 sram_bus_adr[3]
.sym 59366 $abc$36366$n3211
.sym 59368 $abc$36366$n5051
.sym 59370 $abc$36366$n3304
.sym 59371 $abc$36366$n2851_1
.sym 59373 $abc$36366$n3311
.sym 59374 $abc$36366$n3307
.sym 59375 $abc$36366$n2691
.sym 59376 $abc$36366$n5074
.sym 59377 $abc$36366$n3301
.sym 59378 csrbank1_bus_errors2_w[6]
.sym 59380 csrbank1_scratch1_w[3]
.sym 59381 $abc$36366$n3311
.sym 59383 csrbank1_scratch3_w[2]
.sym 59384 csrbank1_bus_errors3_w[6]
.sym 59385 csrbank1_bus_errors0_w[0]
.sym 59387 csrbank1_bus_errors1_w[6]
.sym 59388 $abc$36366$n3217
.sym 59392 csrbank1_bus_errors3_w[6]
.sym 59393 $abc$36366$n3307
.sym 59396 csrbank1_bus_errors0_w[0]
.sym 59397 $abc$36366$n3311
.sym 59398 $abc$36366$n3307
.sym 59399 csrbank1_bus_errors3_w[0]
.sym 59402 $abc$36366$n5075_1
.sym 59403 csrbank1_bus_errors2_w[6]
.sym 59404 $abc$36366$n3304
.sym 59405 $abc$36366$n5074
.sym 59408 $abc$36366$n3311
.sym 59409 csrbank1_bus_errors0_w[6]
.sym 59410 csrbank1_bus_errors1_w[6]
.sym 59411 $abc$36366$n3301
.sym 59414 $abc$36366$n3217
.sym 59415 $abc$36366$n5052
.sym 59416 $abc$36366$n5051
.sym 59417 csrbank1_scratch3_w[2]
.sym 59420 sram_bus_adr[3]
.sym 59422 $abc$36366$n2851_1
.sym 59429 sram_bus_dat_w[6]
.sym 59432 csrbank1_scratch1_w[3]
.sym 59433 $abc$36366$n3311
.sym 59434 csrbank1_bus_errors0_w[3]
.sym 59435 $abc$36366$n3211
.sym 59436 $abc$36366$n2691
.sym 59437 sys_clk_$glb_clk
.sym 59438 sys_rst_$glb_sr
.sym 59439 $abc$36366$n5057_1
.sym 59440 $abc$36366$n5056_1
.sym 59441 $abc$36366$n5055
.sym 59442 $abc$36366$n5043
.sym 59443 $abc$36366$n3301
.sym 59444 interface1_bank_bus_dat_r[3]
.sym 59445 interface1_bank_bus_dat_r[1]
.sym 59451 $abc$36366$n3236
.sym 59452 $abc$36366$n3253
.sym 59455 $abc$36366$n2685
.sym 59456 picorv32.reg_op2[29]
.sym 59457 csrbank1_bus_errors3_w[0]
.sym 59458 interface3_bank_bus_dat_r[6]
.sym 59459 $abc$36366$n3290
.sym 59460 $abc$36366$n6270
.sym 59461 sram_bus_adr[3]
.sym 59462 sram_bus_dat_w[7]
.sym 59463 $abc$36366$n3209
.sym 59464 sram_bus_dat_w[7]
.sym 59466 $abc$36366$n13
.sym 59467 $abc$36366$n4955
.sym 59469 $abc$36366$n2691
.sym 59470 $abc$36366$n2689
.sym 59471 $abc$36366$n5067_1
.sym 59473 $abc$36366$n4961
.sym 59482 csrbank1_bus_errors1_w[2]
.sym 59483 csrbank1_scratch0_w[1]
.sym 59484 basesoc_timer0_zero_trigger
.sym 59485 $abc$36366$n4955
.sym 59486 $abc$36366$n88
.sym 59487 $abc$36366$n5551_1
.sym 59488 $abc$36366$n3212
.sym 59489 $abc$36366$n5070
.sym 59491 $abc$36366$n5535
.sym 59492 csrbank1_bus_errors1_w[4]
.sym 59493 csrbank1_bus_errors1_w[5]
.sym 59494 csrbank1_bus_errors1_w[6]
.sym 59495 csrbank1_bus_errors1_w[7]
.sym 59497 $abc$36366$n5067_1
.sym 59499 $abc$36366$n3307
.sym 59500 $abc$36366$n5071_1
.sym 59501 csrbank1_bus_errors3_w[2]
.sym 59502 $abc$36366$n3307
.sym 59503 $abc$36366$n3215
.sym 59504 $abc$36366$n2848
.sym 59505 basesoc_timer0_zero_pending
.sym 59507 csrbank1_bus_errors3_w[1]
.sym 59508 $abc$36366$n3301
.sym 59509 $abc$36366$n3290
.sym 59510 $abc$36366$n3209
.sym 59511 csrbank1_bus_errors3_w[7]
.sym 59513 $abc$36366$n5535
.sym 59514 $abc$36366$n5551_1
.sym 59515 $abc$36366$n3290
.sym 59516 $abc$36366$n4955
.sym 59519 $abc$36366$n2848
.sym 59520 $abc$36366$n5070
.sym 59521 $abc$36366$n5067_1
.sym 59522 $abc$36366$n5071_1
.sym 59525 csrbank1_bus_errors1_w[2]
.sym 59526 $abc$36366$n3301
.sym 59527 $abc$36366$n3307
.sym 59528 csrbank1_bus_errors3_w[2]
.sym 59531 csrbank1_bus_errors1_w[4]
.sym 59532 csrbank1_bus_errors1_w[5]
.sym 59533 csrbank1_bus_errors1_w[6]
.sym 59534 csrbank1_bus_errors1_w[7]
.sym 59537 csrbank1_bus_errors1_w[5]
.sym 59538 $abc$36366$n3209
.sym 59539 $abc$36366$n88
.sym 59540 $abc$36366$n3301
.sym 59543 $abc$36366$n3307
.sym 59544 csrbank1_bus_errors3_w[7]
.sym 59545 $abc$36366$n3301
.sym 59546 csrbank1_bus_errors1_w[7]
.sym 59549 basesoc_timer0_zero_trigger
.sym 59550 $abc$36366$n3212
.sym 59551 basesoc_timer0_zero_pending
.sym 59552 $abc$36366$n3215
.sym 59555 $abc$36366$n3209
.sym 59556 csrbank1_bus_errors3_w[1]
.sym 59557 csrbank1_scratch0_w[1]
.sym 59558 $abc$36366$n3307
.sym 59560 sys_clk_$glb_clk
.sym 59561 sys_rst_$glb_sr
.sym 59562 csrbank1_scratch2_w[7]
.sym 59563 $abc$36366$n3214
.sym 59564 $abc$36366$n3303
.sym 59565 $abc$36366$n4961
.sym 59566 $abc$36366$n3294
.sym 59567 csrbank1_scratch2_w[3]
.sym 59568 $abc$36366$n3209
.sym 59569 $abc$36366$n5059_1
.sym 59574 interface3_bank_bus_dat_r[0]
.sym 59575 interface1_bank_bus_dat_r[1]
.sym 59576 $abc$36366$n3289
.sym 59577 sram_bus_adr[3]
.sym 59578 interface1_bank_bus_dat_r[5]
.sym 59579 $abc$36366$n5535
.sym 59580 $abc$36366$n3217
.sym 59581 interface3_bank_bus_dat_r[2]
.sym 59582 $abc$36366$n88
.sym 59583 csrbank1_scratch3_w[3]
.sym 59584 sram_bus_adr[3]
.sym 59586 $abc$36366$n3211
.sym 59587 $abc$36366$n3294
.sym 59590 $abc$36366$n3328
.sym 59591 $abc$36366$n3209
.sym 59592 sram_bus_adr[4]
.sym 59593 interface3_bank_bus_dat_r[4]
.sym 59596 $abc$36366$n3306
.sym 59605 $abc$36366$n3329_1
.sym 59607 $abc$36366$n3225
.sym 59608 $abc$36366$n3212
.sym 59609 $abc$36366$n5550
.sym 59610 $abc$36366$n3304
.sym 59611 $abc$36366$n3222
.sym 59613 $abc$36366$n3329_1
.sym 59614 $abc$36366$n3307
.sym 59615 csrbank1_bus_errors2_w[4]
.sym 59616 csrbank1_bus_errors2_w[5]
.sym 59617 csrbank1_bus_errors2_w[6]
.sym 59618 csrbank1_bus_errors2_w[7]
.sym 59619 csrbank1_bus_errors3_w[0]
.sym 59620 $abc$36366$n5549
.sym 59622 csrbank1_bus_errors3_w[3]
.sym 59623 basesoc_timer0_value[8]
.sym 59624 csrbank1_bus_errors3_w[5]
.sym 59625 csrbank1_bus_errors3_w[6]
.sym 59628 csrbank1_bus_errors3_w[1]
.sym 59629 csrbank1_bus_errors3_w[2]
.sym 59630 sram_bus_adr[4]
.sym 59631 csrbank1_bus_errors3_w[4]
.sym 59632 $abc$36366$n3224
.sym 59633 $abc$36366$n3223
.sym 59634 csrbank1_bus_errors3_w[7]
.sym 59636 csrbank1_bus_errors2_w[5]
.sym 59637 csrbank1_bus_errors2_w[6]
.sym 59638 csrbank1_bus_errors2_w[7]
.sym 59639 csrbank1_bus_errors2_w[4]
.sym 59642 $abc$36366$n3304
.sym 59643 $abc$36366$n3307
.sym 59644 csrbank1_bus_errors3_w[5]
.sym 59645 csrbank1_bus_errors2_w[5]
.sym 59648 $abc$36366$n3225
.sym 59649 $abc$36366$n3223
.sym 59650 $abc$36366$n3224
.sym 59651 $abc$36366$n3222
.sym 59655 basesoc_timer0_value[8]
.sym 59660 csrbank1_bus_errors3_w[0]
.sym 59661 csrbank1_bus_errors3_w[3]
.sym 59662 csrbank1_bus_errors3_w[1]
.sym 59663 csrbank1_bus_errors3_w[2]
.sym 59666 csrbank1_bus_errors3_w[5]
.sym 59667 csrbank1_bus_errors3_w[6]
.sym 59668 csrbank1_bus_errors3_w[4]
.sym 59669 csrbank1_bus_errors3_w[7]
.sym 59672 sram_bus_adr[4]
.sym 59674 $abc$36366$n3329_1
.sym 59675 $abc$36366$n3212
.sym 59678 $abc$36366$n5549
.sym 59679 $abc$36366$n5550
.sym 59680 $abc$36366$n3329_1
.sym 59681 sram_bus_adr[4]
.sym 59682 $abc$36366$n2881_$glb_ce
.sym 59683 sys_clk_$glb_clk
.sym 59684 sys_rst_$glb_sr
.sym 59685 $abc$36366$n5538
.sym 59686 csrbank3_load2_w[0]
.sym 59687 csrbank3_load2_w[2]
.sym 59688 $abc$36366$n3306
.sym 59689 csrbank3_load2_w[3]
.sym 59690 csrbank3_load2_w[1]
.sym 59691 $abc$36366$n3211
.sym 59692 $abc$36366$n3296
.sym 59694 sram_bus_dat_w[3]
.sym 59697 sram_bus_dat_w[4]
.sym 59698 $abc$36366$n3209
.sym 59699 csrbank1_scratch3_w[2]
.sym 59700 $abc$36366$n4961
.sym 59704 $abc$36366$n3212
.sym 59705 $abc$36366$n2895
.sym 59706 $abc$36366$n2852
.sym 59707 csrbank3_load1_w[1]
.sym 59708 $abc$36366$n3303
.sym 59709 $abc$36366$n3303
.sym 59710 csrbank3_load2_w[3]
.sym 59711 $abc$36366$n4961
.sym 59713 $abc$36366$n3294
.sym 59714 $abc$36366$n3211
.sym 59717 $abc$36366$n3209
.sym 59719 sram_bus_dat_w[6]
.sym 59720 csrbank3_load2_w[0]
.sym 59726 $abc$36366$n4960_1
.sym 59727 basesoc_timer0_value[11]
.sym 59728 $abc$36366$n6474
.sym 59730 $abc$36366$n3294
.sym 59731 csrbank3_load2_w[4]
.sym 59732 csrbank3_en0_w
.sym 59733 csrbank3_load1_w[4]
.sym 59734 $abc$36366$n5001_1
.sym 59736 $abc$36366$n5018
.sym 59737 $abc$36366$n5002_1
.sym 59738 $abc$36366$n3294
.sym 59739 $abc$36366$n3290
.sym 59741 $abc$36366$n5171
.sym 59742 $abc$36366$n5013
.sym 59743 $abc$36366$n4995_1
.sym 59744 $abc$36366$n4956_1
.sym 59745 $abc$36366$n3306
.sym 59747 $abc$36366$n5544
.sym 59748 basesoc_timer0_value[10]
.sym 59749 csrbank3_load1_w[1]
.sym 59750 csrbank3_reload1_w[1]
.sym 59751 basesoc_timer0_value[8]
.sym 59753 basesoc_timer0_zero_trigger
.sym 59754 basesoc_timer0_value[9]
.sym 59755 csrbank3_load2_w[1]
.sym 59756 csrbank3_reload2_w[0]
.sym 59757 $abc$36366$n3296
.sym 59759 $abc$36366$n5013
.sym 59760 $abc$36366$n5544
.sym 59761 $abc$36366$n3290
.sym 59762 $abc$36366$n5018
.sym 59765 $abc$36366$n4995_1
.sym 59766 $abc$36366$n3290
.sym 59767 $abc$36366$n5001_1
.sym 59768 $abc$36366$n5002_1
.sym 59771 $abc$36366$n4960_1
.sym 59772 csrbank3_reload2_w[0]
.sym 59773 $abc$36366$n4956_1
.sym 59774 $abc$36366$n3306
.sym 59777 csrbank3_load1_w[4]
.sym 59778 $abc$36366$n3296
.sym 59779 csrbank3_load2_w[4]
.sym 59780 $abc$36366$n3294
.sym 59783 $abc$36366$n5171
.sym 59784 csrbank3_load1_w[1]
.sym 59785 csrbank3_en0_w
.sym 59789 basesoc_timer0_value[9]
.sym 59790 basesoc_timer0_value[10]
.sym 59791 basesoc_timer0_value[11]
.sym 59792 basesoc_timer0_value[8]
.sym 59795 $abc$36366$n3296
.sym 59796 $abc$36366$n3294
.sym 59797 csrbank3_load2_w[1]
.sym 59798 csrbank3_load1_w[1]
.sym 59802 basesoc_timer0_zero_trigger
.sym 59803 csrbank3_reload1_w[1]
.sym 59804 $abc$36366$n6474
.sym 59806 sys_clk_$glb_clk
.sym 59807 sys_rst_$glb_sr
.sym 59808 csrbank3_reload2_w[4]
.sym 59809 csrbank3_reload2_w[6]
.sym 59810 csrbank3_reload2_w[3]
.sym 59811 csrbank3_reload2_w[1]
.sym 59812 $abc$36366$n5191_1
.sym 59813 $abc$36366$n2865
.sym 59814 csrbank3_reload2_w[0]
.sym 59815 csrbank3_reload2_w[7]
.sym 59820 $abc$36366$n5001_1
.sym 59822 $abc$36366$n6474
.sym 59823 $abc$36366$n3306
.sym 59825 sram_bus_adr[4]
.sym 59826 sram_bus_dat_w[3]
.sym 59827 sys_rst
.sym 59828 $abc$36366$n3307
.sym 59829 sram_bus_dat_w[3]
.sym 59830 basesoc_uart_phy_rx_busy
.sym 59831 basesoc_timer0_value[11]
.sym 59833 $abc$36366$n3212
.sym 59834 $abc$36366$n3306
.sym 59835 csrbank3_reload1_w[6]
.sym 59836 csrbank3_reload1_w[1]
.sym 59837 csrbank3_load1_w[2]
.sym 59838 $abc$36366$n3303
.sym 59839 $abc$36366$n5189
.sym 59840 $abc$36366$n4959_1
.sym 59841 sram_bus_dat_w[5]
.sym 59842 csrbank3_load1_w[2]
.sym 59843 $abc$36366$n3303
.sym 59850 basesoc_timer0_value[16]
.sym 59851 basesoc_timer0_value[3]
.sym 59853 $abc$36366$n3292
.sym 59854 $abc$36366$n4962_1
.sym 59855 csrbank3_value1_w[0]
.sym 59857 $abc$36366$n3294
.sym 59858 $abc$36366$n5019
.sym 59859 csrbank3_reload1_w[6]
.sym 59861 $abc$36366$n3209
.sym 59863 csrbank3_load0_w[3]
.sym 59864 sram_bus_adr[4]
.sym 59866 $abc$36366$n4959_1
.sym 59869 $abc$36366$n3303
.sym 59871 $abc$36366$n4961
.sym 59872 csrbank3_load0_w[6]
.sym 59874 basesoc_timer0_zero_trigger
.sym 59876 csrbank3_load1_w[6]
.sym 59877 csrbank3_value2_w[0]
.sym 59878 $abc$36366$n6495
.sym 59879 csrbank3_reload2_w[0]
.sym 59880 csrbank3_value0_w[3]
.sym 59882 $abc$36366$n4961
.sym 59883 $abc$36366$n4962_1
.sym 59884 csrbank3_value1_w[0]
.sym 59885 csrbank3_value2_w[0]
.sym 59888 $abc$36366$n3294
.sym 59889 csrbank3_load1_w[6]
.sym 59890 csrbank3_reload1_w[6]
.sym 59891 $abc$36366$n3303
.sym 59894 $abc$36366$n5019
.sym 59895 csrbank3_load0_w[6]
.sym 59896 $abc$36366$n3292
.sym 59901 $abc$36366$n6495
.sym 59902 csrbank3_reload2_w[0]
.sym 59903 basesoc_timer0_zero_trigger
.sym 59907 basesoc_timer0_value[16]
.sym 59912 $abc$36366$n4959_1
.sym 59913 $abc$36366$n3292
.sym 59914 csrbank3_load0_w[3]
.sym 59915 csrbank3_value0_w[3]
.sym 59919 $abc$36366$n3209
.sym 59920 sram_bus_adr[4]
.sym 59927 basesoc_timer0_value[3]
.sym 59928 $abc$36366$n2881_$glb_ce
.sym 59929 sys_clk_$glb_clk
.sym 59930 sys_rst_$glb_sr
.sym 59931 basesoc_timer0_value[18]
.sym 59932 basesoc_timer0_value[19]
.sym 59933 $abc$36366$n5539_1
.sym 59934 $abc$36366$n4981_1
.sym 59935 interface3_bank_bus_dat_r[3]
.sym 59936 $abc$36366$n4989_1
.sym 59937 $abc$36366$n4982
.sym 59938 $abc$36366$n4980_1
.sym 59944 sram_bus_dat_w[7]
.sym 59946 csrbank3_reload2_w[1]
.sym 59952 eventsourceprocess2_trigger
.sym 59956 $abc$36366$n4962_1
.sym 59957 $abc$36366$n6486
.sym 59960 $abc$36366$n6477
.sym 59962 $abc$36366$n3292
.sym 59963 basesoc_timer0_value[13]
.sym 59964 sram_bus_adr[4]
.sym 59965 csrbank3_reload2_w[7]
.sym 59966 csrbank3_load2_w[1]
.sym 59973 basesoc_timer0_zero_trigger
.sym 59975 $abc$36366$n5185_1
.sym 59976 $abc$36366$n6477
.sym 59977 $abc$36366$n4992_1
.sym 59978 $abc$36366$n5173_1
.sym 59981 $abc$36366$n3303
.sym 59983 $abc$36366$n6486
.sym 59984 $abc$36366$n5159
.sym 59985 csrbank3_reload1_w[5]
.sym 59986 csrbank3_reload1_w[2]
.sym 59990 csrbank3_load2_w[0]
.sym 59991 csrbank3_load0_w[3]
.sym 59993 $abc$36366$n3294
.sym 59996 $abc$36366$n4991
.sym 59998 csrbank3_load1_w[5]
.sym 59999 $abc$36366$n4993_1
.sym 60000 $abc$36366$n5179_1
.sym 60001 $abc$36366$n4989_1
.sym 60002 csrbank3_load1_w[2]
.sym 60003 csrbank3_en0_w
.sym 60005 csrbank3_en0_w
.sym 60006 $abc$36366$n5179_1
.sym 60008 csrbank3_load1_w[5]
.sym 60011 $abc$36366$n5185_1
.sym 60012 csrbank3_load2_w[0]
.sym 60014 csrbank3_en0_w
.sym 60018 $abc$36366$n5159
.sym 60019 csrbank3_en0_w
.sym 60020 csrbank3_load0_w[3]
.sym 60023 $abc$36366$n3294
.sym 60024 $abc$36366$n3303
.sym 60025 csrbank3_load1_w[5]
.sym 60026 csrbank3_reload1_w[5]
.sym 60029 csrbank3_reload1_w[5]
.sym 60030 basesoc_timer0_zero_trigger
.sym 60031 $abc$36366$n6486
.sym 60035 $abc$36366$n4991
.sym 60036 $abc$36366$n4993_1
.sym 60037 $abc$36366$n4992_1
.sym 60038 $abc$36366$n4989_1
.sym 60041 $abc$36366$n6477
.sym 60042 basesoc_timer0_zero_trigger
.sym 60044 csrbank3_reload1_w[2]
.sym 60048 csrbank3_en0_w
.sym 60049 csrbank3_load1_w[2]
.sym 60050 $abc$36366$n5173_1
.sym 60052 sys_clk_$glb_clk
.sym 60053 sys_rst_$glb_sr
.sym 60054 csrbank3_value2_w[3]
.sym 60055 csrbank3_value0_w[7]
.sym 60056 csrbank3_value1_w[5]
.sym 60057 $abc$36366$n2875
.sym 60058 $abc$36366$n2873
.sym 60059 csrbank3_value0_w[1]
.sym 60060 csrbank3_value1_w[3]
.sym 60061 $abc$36366$n4971_1
.sym 60068 $abc$36366$n4990_1
.sym 60071 $abc$36366$n4980_1
.sym 60075 $abc$36366$n5
.sym 60079 $abc$36366$n3294
.sym 60097 csrbank3_reload3_w[7]
.sym 60098 $abc$36366$n5006
.sym 60099 $abc$36366$n3309
.sym 60102 $abc$36366$n5026
.sym 60103 csrbank3_reload1_w[1]
.sym 60104 $abc$36366$n4970
.sym 60106 $abc$36366$n3306
.sym 60108 $abc$36366$n4961
.sym 60109 $abc$36366$n4959_1
.sym 60110 $abc$36366$n3303
.sym 60111 sram_bus_dat_w[5]
.sym 60112 csrbank3_value0_w[7]
.sym 60113 $abc$36366$n2873
.sym 60114 csrbank3_load0_w[1]
.sym 60115 $abc$36366$n5005_1
.sym 60116 csrbank3_reload2_w[1]
.sym 60117 sram_bus_dat_w[2]
.sym 60118 $abc$36366$n4971_1
.sym 60120 basesoc_timer0_zero_trigger
.sym 60121 csrbank3_value1_w[5]
.sym 60122 $abc$36366$n3292
.sym 60125 csrbank3_reload2_w[7]
.sym 60126 $abc$36366$n6498
.sym 60128 $abc$36366$n5005_1
.sym 60129 csrbank3_value1_w[5]
.sym 60130 $abc$36366$n4961
.sym 60131 $abc$36366$n5006
.sym 60134 csrbank3_reload1_w[1]
.sym 60135 $abc$36366$n3292
.sym 60136 csrbank3_load0_w[1]
.sym 60137 $abc$36366$n3303
.sym 60140 basesoc_timer0_zero_trigger
.sym 60142 $abc$36366$n6498
.sym 60143 csrbank3_reload2_w[1]
.sym 60146 csrbank3_reload2_w[7]
.sym 60147 $abc$36366$n3306
.sym 60148 $abc$36366$n5026
.sym 60152 $abc$36366$n4970
.sym 60153 $abc$36366$n4971_1
.sym 60154 $abc$36366$n3306
.sym 60155 csrbank3_reload2_w[1]
.sym 60159 sram_bus_dat_w[5]
.sym 60166 sram_bus_dat_w[2]
.sym 60170 $abc$36366$n4959_1
.sym 60171 csrbank3_reload3_w[7]
.sym 60172 csrbank3_value0_w[7]
.sym 60173 $abc$36366$n3309
.sym 60174 $abc$36366$n2873
.sym 60175 sys_clk_$glb_clk
.sym 60176 sys_rst_$glb_sr
.sym 60181 csrbank3_load0_w[0]
.sym 60192 $abc$36366$n2875
.sym 60199 csrbank3_reload1_w[1]
.sym 60221 csrbank3_en0_w
.sym 60228 $abc$36366$n5187_1
.sym 60236 csrbank3_load2_w[1]
.sym 60269 $abc$36366$n5187_1
.sym 60270 csrbank3_load2_w[1]
.sym 60271 csrbank3_en0_w
.sym 60298 sys_clk_$glb_clk
.sym 60299 sys_rst_$glb_sr
.sym 60316 $abc$36366$n2863
.sym 60374 serial_tx
.sym 60387 serial_tx
.sym 60402 $abc$36366$n6799
.sym 60413 $abc$36366$n3910_1
.sym 60417 picorv32.alu_out_q[15]
.sym 60422 spram_bus_adr[27]
.sym 60523 user_btn_n
.sym 60529 $abc$36366$n5308
.sym 60530 $abc$36366$n5309
.sym 60531 $abc$36366$n5310
.sym 60532 $abc$36366$n5311
.sym 60533 $abc$36366$n5312
.sym 60534 $abc$36366$n5313
.sym 60538 spram_bus_adr[26]
.sym 60545 waittimer0_wait
.sym 60547 slave_sel_r[2]
.sym 60552 $abc$36366$n3020
.sym 60567 spram_bus_adr[14]
.sym 60572 $abc$36366$n5175
.sym 60576 $PACKER_VCC_NET
.sym 60577 picorv32.reg_next_pc[8]
.sym 60581 $abc$36366$n5193
.sym 60583 $abc$36366$n5196
.sym 60591 picorv32.reg_next_pc[10]
.sym 60592 picorv32.reg_pc[5]
.sym 60593 $abc$36366$n5163
.sym 60604 $abc$36366$n3853_1
.sym 60605 $abc$36366$n5312
.sym 60607 $abc$36366$n3870_1
.sym 60608 $abc$36366$n5175
.sym 60610 $abc$36366$n5166
.sym 60612 $abc$36366$n3858_1
.sym 60613 $abc$36366$n3866
.sym 60614 $abc$36366$n5172
.sym 60616 $abc$36366$n3862
.sym 60618 $abc$36366$n3846_1
.sym 60620 $abc$36366$n5169
.sym 60622 $abc$36366$n5308
.sym 60623 $abc$36366$n5368
.sym 60624 $abc$36366$n3854_1
.sym 60626 $abc$36366$n3848_1
.sym 60627 $abc$36366$n5372
.sym 60630 $abc$36366$n3854_1
.sym 60633 $abc$36366$n5311
.sym 60634 $abc$36366$n5371
.sym 60635 $abc$36366$n5163
.sym 60637 $abc$36366$n5308
.sym 60638 $abc$36366$n3854_1
.sym 60639 $abc$36366$n3848_1
.sym 60640 $abc$36366$n5368
.sym 60643 $abc$36366$n5371
.sym 60644 $abc$36366$n3848_1
.sym 60645 $abc$36366$n3854_1
.sym 60646 $abc$36366$n5311
.sym 60649 $abc$36366$n5175
.sym 60650 $abc$36366$n3846_1
.sym 60652 $abc$36366$n3870_1
.sym 60655 $abc$36366$n5312
.sym 60656 $abc$36366$n3854_1
.sym 60657 $abc$36366$n5372
.sym 60658 $abc$36366$n3848_1
.sym 60662 $abc$36366$n5172
.sym 60663 $abc$36366$n3866
.sym 60664 $abc$36366$n3846_1
.sym 60667 $abc$36366$n3846_1
.sym 60668 $abc$36366$n3853_1
.sym 60670 $abc$36366$n5163
.sym 60674 $abc$36366$n3846_1
.sym 60675 $abc$36366$n5169
.sym 60676 $abc$36366$n3862
.sym 60679 $abc$36366$n3858_1
.sym 60680 $abc$36366$n5166
.sym 60681 $abc$36366$n3846_1
.sym 60683 $abc$36366$n3020_$glb_ce
.sym 60684 sys_clk_$glb_clk
.sym 60685 $abc$36366$n208_$glb_sr
.sym 60686 $abc$36366$n5314
.sym 60687 $abc$36366$n5315
.sym 60688 $abc$36366$n5316
.sym 60689 $abc$36366$n5317
.sym 60690 $abc$36366$n5318
.sym 60691 $abc$36366$n5319
.sym 60692 $abc$36366$n5320
.sym 60693 $abc$36366$n5321
.sym 60696 $abc$36366$n4372_1
.sym 60699 waittimer0_wait
.sym 60700 picorv32.reg_next_pc[4]
.sym 60701 spram_maskwren1[1]
.sym 60702 spiflash_i
.sym 60703 $abc$36366$n3429
.sym 60704 $abc$36366$n5157
.sym 60706 $abc$36366$n3846_1
.sym 60707 $abc$36366$n3373_1
.sym 60708 $abc$36366$n3858_1
.sym 60709 spram_bus_adr[7]
.sym 60711 picorv32.reg_next_pc[8]
.sym 60712 picorv32.reg_next_pc[11]
.sym 60715 spram_bus_adr[14]
.sym 60719 picorv32.reg_op1[0]
.sym 60728 $abc$36366$n3854_1
.sym 60730 picorv32.reg_op1[0]
.sym 60731 $abc$36366$n3854_1
.sym 60734 $abc$36366$n2908
.sym 60735 $abc$36366$n3894_1
.sym 60736 $abc$36366$n3878
.sym 60738 $abc$36366$n3846_1
.sym 60739 $abc$36366$n5184
.sym 60742 picorv32.reg_op1[1]
.sym 60743 $abc$36366$n3429
.sym 60744 $abc$36366$n5315
.sym 60745 $abc$36366$n5316
.sym 60746 $abc$36366$n5376
.sym 60747 $abc$36366$n5193
.sym 60748 $abc$36366$n5378
.sym 60750 $abc$36366$n3882_1
.sym 60751 $abc$36366$n5314
.sym 60752 $abc$36366$n5374
.sym 60753 $abc$36366$n5375
.sym 60755 $abc$36366$n5318
.sym 60756 $abc$36366$n3848_1
.sym 60757 $abc$36366$n5181
.sym 60760 $abc$36366$n3848_1
.sym 60761 $abc$36366$n5378
.sym 60762 $abc$36366$n3854_1
.sym 60763 $abc$36366$n5318
.sym 60766 $abc$36366$n5314
.sym 60767 $abc$36366$n5374
.sym 60768 $abc$36366$n3854_1
.sym 60769 $abc$36366$n3848_1
.sym 60772 $abc$36366$n3846_1
.sym 60773 $abc$36366$n5181
.sym 60774 $abc$36366$n3878
.sym 60778 $abc$36366$n3854_1
.sym 60779 $abc$36366$n3848_1
.sym 60780 $abc$36366$n5376
.sym 60781 $abc$36366$n5316
.sym 60784 picorv32.reg_op1[1]
.sym 60785 $abc$36366$n2908
.sym 60786 $abc$36366$n3429
.sym 60787 picorv32.reg_op1[0]
.sym 60790 $abc$36366$n5184
.sym 60792 $abc$36366$n3882_1
.sym 60793 $abc$36366$n3846_1
.sym 60796 $abc$36366$n5193
.sym 60798 $abc$36366$n3846_1
.sym 60799 $abc$36366$n3894_1
.sym 60802 $abc$36366$n5375
.sym 60803 $abc$36366$n3854_1
.sym 60804 $abc$36366$n5315
.sym 60805 $abc$36366$n3848_1
.sym 60806 $abc$36366$n3020_$glb_ce
.sym 60807 sys_clk_$glb_clk
.sym 60808 $abc$36366$n208_$glb_sr
.sym 60809 $abc$36366$n5322
.sym 60810 $abc$36366$n5323
.sym 60811 $abc$36366$n5324
.sym 60812 $abc$36366$n5325
.sym 60813 $abc$36366$n5326
.sym 60814 $abc$36366$n5327
.sym 60815 $abc$36366$n5328
.sym 60816 $abc$36366$n5329
.sym 60819 picorv32.cpuregs_wrdata[27]
.sym 60821 $abc$36366$n3373_1
.sym 60823 $abc$36366$n5178
.sym 60824 $abc$36366$n3846_1
.sym 60825 spiflash_sr[17]
.sym 60828 $abc$36366$n5199
.sym 60830 $abc$36366$n2908
.sym 60831 slave_sel[0]
.sym 60833 spram_bus_adr[13]
.sym 60835 $abc$36366$n3848_1
.sym 60836 spram_bus_adr[10]
.sym 60837 picorv32.reg_pc[2]
.sym 60838 picorv32.reg_next_pc[24]
.sym 60839 picorv32.reg_next_pc[13]
.sym 60840 picorv32.reg_next_pc[11]
.sym 60841 $abc$36366$n5235
.sym 60842 picorv32.reg_next_pc[14]
.sym 60844 $abc$36366$n5187
.sym 60850 $abc$36366$n3890_1
.sym 60854 $abc$36366$n5377
.sym 60856 $abc$36366$n5386
.sym 60860 $abc$36366$n3854_1
.sym 60861 $abc$36366$n5317
.sym 60862 $abc$36366$n4729
.sym 60863 $abc$36366$n5319
.sym 60864 $abc$36366$n5379
.sym 60866 $abc$36366$n3848_1
.sym 60867 $abc$36366$n3926_1
.sym 60868 $abc$36366$n5157
.sym 60869 $abc$36366$n5190
.sym 60871 $abc$36366$n4730_1
.sym 60874 $abc$36366$n3848_1
.sym 60875 $abc$36366$n5166
.sym 60878 $abc$36366$n5326
.sym 60879 $abc$36366$n5217
.sym 60880 $abc$36366$n3846_1
.sym 60881 $abc$36366$n4251_1
.sym 60883 $abc$36366$n5317
.sym 60884 $abc$36366$n3848_1
.sym 60885 $abc$36366$n5377
.sym 60886 $abc$36366$n3854_1
.sym 60889 $abc$36366$n3854_1
.sym 60890 $abc$36366$n5386
.sym 60891 $abc$36366$n5326
.sym 60892 $abc$36366$n3848_1
.sym 60896 $abc$36366$n4730_1
.sym 60897 $abc$36366$n4251_1
.sym 60898 $abc$36366$n4729
.sym 60901 $abc$36366$n3926_1
.sym 60902 $abc$36366$n5217
.sym 60903 $abc$36366$n3846_1
.sym 60907 $abc$36366$n5319
.sym 60908 $abc$36366$n5379
.sym 60909 $abc$36366$n3848_1
.sym 60910 $abc$36366$n3854_1
.sym 60916 $abc$36366$n5166
.sym 60921 $abc$36366$n5157
.sym 60925 $abc$36366$n5190
.sym 60926 $abc$36366$n3890_1
.sym 60927 $abc$36366$n3846_1
.sym 60929 $abc$36366$n3020_$glb_ce
.sym 60930 sys_clk_$glb_clk
.sym 60931 $abc$36366$n208_$glb_sr
.sym 60932 $abc$36366$n5330
.sym 60933 $abc$36366$n5331
.sym 60934 $abc$36366$n5332
.sym 60935 $abc$36366$n5333
.sym 60936 $abc$36366$n5334
.sym 60937 $abc$36366$n5335
.sym 60938 $abc$36366$n3918_1
.sym 60939 $abc$36366$n3906_1
.sym 60943 picorv32.reg_pc[13]
.sym 60944 $abc$36366$n2973_1
.sym 60946 $abc$36366$n3854_1
.sym 60947 $abc$36366$n2904
.sym 60949 $abc$36366$n5178
.sym 60952 picorv32.reg_next_pc[22]
.sym 60953 spiflash_sr[16]
.sym 60955 waittimer0_wait
.sym 60956 $abc$36366$n5217
.sym 60958 picorv32.reg_next_pc[19]
.sym 60959 picorv32.reg_pc[24]
.sym 60960 picorv32.reg_pc[17]
.sym 60961 $PACKER_VCC_NET
.sym 60962 picorv32.reg_pc[23]
.sym 60963 $abc$36366$n5208
.sym 60965 $abc$36366$n5175
.sym 60966 picorv32.reg_pc[16]
.sym 60967 picorv32.reg_next_pc[13]
.sym 60974 $abc$36366$n5323
.sym 60975 $abc$36366$n5383
.sym 60976 $abc$36366$n3846_1
.sym 60977 $abc$36366$n3898_1
.sym 60979 $abc$36366$n5208
.sym 60980 $abc$36366$n5202
.sym 60981 $abc$36366$n5322
.sym 60982 $abc$36366$n5382
.sym 60986 $abc$36366$n3848_1
.sym 60987 $abc$36366$n5328
.sym 60988 $abc$36366$n5388
.sym 60989 $abc$36366$n5223
.sym 60991 $abc$36366$n3914_1
.sym 60994 $abc$36366$n5199
.sym 60995 $abc$36366$n5196
.sym 61003 $abc$36366$n3854_1
.sym 61004 $abc$36366$n3934_1
.sym 61006 $abc$36366$n5223
.sym 61007 $abc$36366$n3846_1
.sym 61008 $abc$36366$n3934_1
.sym 61012 $abc$36366$n5199
.sym 61018 $abc$36366$n5383
.sym 61019 $abc$36366$n5323
.sym 61020 $abc$36366$n3848_1
.sym 61021 $abc$36366$n3854_1
.sym 61024 $abc$36366$n5322
.sym 61025 $abc$36366$n5382
.sym 61026 $abc$36366$n3854_1
.sym 61027 $abc$36366$n3848_1
.sym 61030 $abc$36366$n3898_1
.sym 61032 $abc$36366$n5196
.sym 61033 $abc$36366$n3846_1
.sym 61036 $abc$36366$n3846_1
.sym 61037 $abc$36366$n5208
.sym 61039 $abc$36366$n3914_1
.sym 61043 $abc$36366$n5202
.sym 61048 $abc$36366$n3854_1
.sym 61049 $abc$36366$n3848_1
.sym 61050 $abc$36366$n5328
.sym 61051 $abc$36366$n5388
.sym 61052 $abc$36366$n3020_$glb_ce
.sym 61053 sys_clk_$glb_clk
.sym 61054 $abc$36366$n208_$glb_sr
.sym 61055 $abc$36366$n5223
.sym 61056 picorv32.reg_pc[23]
.sym 61057 $abc$36366$n3962_1
.sym 61058 picorv32.reg_next_pc[29]
.sym 61059 picorv32.reg_next_pc[25]
.sym 61060 $abc$36366$n3954_1
.sym 61061 $abc$36366$n3938_1
.sym 61062 picorv32.reg_next_pc[20]
.sym 61065 picorv32.reg_op1[1]
.sym 61066 $abc$36366$n4713
.sym 61069 picorv32.decoded_imm_uj[7]
.sym 61071 picorv32.instr_maskirq
.sym 61074 $abc$36366$n4762
.sym 61075 picorv32.instr_maskirq
.sym 61076 picorv32.decoded_imm[5]
.sym 61078 $abc$36366$n5387
.sym 61080 picorv32.reg_next_pc[28]
.sym 61081 $abc$36366$n5196
.sym 61082 $abc$36366$n5163
.sym 61083 $abc$36366$n5232
.sym 61084 picorv32.reg_next_pc[10]
.sym 61085 picorv32.reg_pc[5]
.sym 61086 picorv32.reg_next_pc[18]
.sym 61087 $abc$36366$n207
.sym 61088 $abc$36366$n3836_1
.sym 61089 $abc$36366$n5205
.sym 61090 $abc$36366$n3944_1
.sym 61096 $abc$36366$n5330
.sym 61097 $abc$36366$n5390
.sym 61098 $abc$36366$n5332
.sym 61099 $abc$36366$n5392
.sym 61100 $abc$36366$n5334
.sym 61102 $abc$36366$n5190
.sym 61103 $abc$36366$n3854_1
.sym 61104 $abc$36366$n3848_1
.sym 61105 $abc$36366$n5331
.sym 61106 $abc$36366$n5391
.sym 61109 $abc$36366$n5394
.sym 61110 $abc$36366$n3846_1
.sym 61111 $abc$36366$n5241
.sym 61116 $abc$36366$n3854_1
.sym 61120 $abc$36366$n5223
.sym 61121 $abc$36366$n3942_1
.sym 61122 $abc$36366$n3848_1
.sym 61123 $abc$36366$n5229
.sym 61126 $abc$36366$n3958_1
.sym 61130 $abc$36366$n3958_1
.sym 61131 $abc$36366$n5241
.sym 61132 $abc$36366$n3846_1
.sym 61135 $abc$36366$n5390
.sym 61136 $abc$36366$n5330
.sym 61137 $abc$36366$n3848_1
.sym 61138 $abc$36366$n3854_1
.sym 61143 $abc$36366$n5190
.sym 61148 $abc$36366$n5229
.sym 61149 $abc$36366$n3846_1
.sym 61150 $abc$36366$n3942_1
.sym 61153 $abc$36366$n5332
.sym 61154 $abc$36366$n5392
.sym 61155 $abc$36366$n3854_1
.sym 61156 $abc$36366$n3848_1
.sym 61159 $abc$36366$n5391
.sym 61160 $abc$36366$n5331
.sym 61161 $abc$36366$n3848_1
.sym 61162 $abc$36366$n3854_1
.sym 61165 $abc$36366$n5334
.sym 61166 $abc$36366$n3848_1
.sym 61167 $abc$36366$n5394
.sym 61168 $abc$36366$n3854_1
.sym 61171 $abc$36366$n5223
.sym 61175 $abc$36366$n3020_$glb_ce
.sym 61176 sys_clk_$glb_clk
.sym 61177 $abc$36366$n208_$glb_sr
.sym 61178 $abc$36366$n4348_1
.sym 61179 $abc$36366$n3924_1
.sym 61180 $abc$36366$n4745_1
.sym 61181 $abc$36366$n5205
.sym 61182 $abc$36366$n4737
.sym 61183 picorv32.reg_next_pc[31]
.sym 61184 $abc$36366$n5244
.sym 61185 $abc$36366$n5211
.sym 61190 picorv32.reg_next_pc[30]
.sym 61191 $abc$36366$n3848_1
.sym 61193 $abc$36366$n3870
.sym 61196 $abc$36366$n5220
.sym 61197 $abc$36366$n5223
.sym 61198 $abc$36366$n5190
.sym 61200 $abc$36366$n3848_1
.sym 61201 spram_bus_adr[3]
.sym 61202 spram_bus_adr[14]
.sym 61203 picorv32.reg_next_pc[8]
.sym 61204 picorv32.reg_next_pc[29]
.sym 61205 picorv32.reg_next_pc[26]
.sym 61206 picorv32.reg_next_pc[28]
.sym 61207 $abc$36366$n5955
.sym 61208 $abc$36366$n5229
.sym 61209 picorv32.reg_next_pc[11]
.sym 61210 $abc$36366$n5241
.sym 61211 picorv32.reg_op1[0]
.sym 61212 picorv32.reg_pc[14]
.sym 61213 $abc$36366$n4739_1
.sym 61219 $abc$36366$n3846_1
.sym 61221 $abc$36366$n3836_1
.sym 61222 picorv32.reg_next_pc[22]
.sym 61223 $abc$36366$n3950_1
.sym 61224 $abc$36366$n3946_1
.sym 61225 $abc$36366$n3838_1
.sym 61226 $abc$36366$n4746
.sym 61227 $abc$36366$n4355
.sym 61229 $abc$36366$n4769_1
.sym 61230 picorv32.reg_next_pc[22]
.sym 61231 $abc$36366$n5235
.sym 61232 $abc$36366$n5523
.sym 61233 picorv32.irq_state[0]
.sym 61236 $abc$36366$n3924_1
.sym 61237 $abc$36366$n5983
.sym 61238 $abc$36366$n5205
.sym 61239 picorv32.reg_next_pc[27]
.sym 61240 $abc$36366$n5973
.sym 61241 $abc$36366$n2845
.sym 61243 $abc$36366$n5232
.sym 61245 $abc$36366$n3910_1
.sym 61247 $abc$36366$n207
.sym 61248 $abc$36366$n4354_1
.sym 61252 $abc$36366$n3836_1
.sym 61253 $abc$36366$n3924_1
.sym 61254 $abc$36366$n3838_1
.sym 61255 picorv32.reg_next_pc[22]
.sym 61258 $abc$36366$n3910_1
.sym 61259 $abc$36366$n3846_1
.sym 61260 $abc$36366$n5205
.sym 61265 $abc$36366$n4769_1
.sym 61267 $abc$36366$n4746
.sym 61270 $abc$36366$n4355
.sym 61271 $abc$36366$n4354_1
.sym 61272 picorv32.irq_state[0]
.sym 61273 picorv32.reg_next_pc[22]
.sym 61277 $abc$36366$n3946_1
.sym 61278 $abc$36366$n3846_1
.sym 61279 $abc$36366$n5232
.sym 61282 $abc$36366$n3924_1
.sym 61283 $abc$36366$n2845
.sym 61284 $abc$36366$n5973
.sym 61285 $abc$36366$n5523
.sym 61288 $abc$36366$n3846_1
.sym 61289 $abc$36366$n5235
.sym 61290 $abc$36366$n3950_1
.sym 61294 $abc$36366$n207
.sym 61295 $abc$36366$n5983
.sym 61296 picorv32.irq_state[0]
.sym 61297 picorv32.reg_next_pc[27]
.sym 61298 $abc$36366$n3020_$glb_ce
.sym 61299 sys_clk_$glb_clk
.sym 61300 $abc$36366$n208_$glb_sr
.sym 61301 $abc$36366$n5226
.sym 61302 picorv32.reg_out[10]
.sym 61303 picorv32.cpuregs_wrdata[20]
.sym 61304 $abc$36366$n4349
.sym 61305 picorv32.reg_out[7]
.sym 61306 $abc$36366$n5514_1
.sym 61307 $abc$36366$n5184
.sym 61308 $abc$36366$n5238
.sym 61310 $abc$36366$n3872
.sym 61312 picorv32.reg_pc[30]
.sym 61313 $abc$36366$n5199
.sym 61314 $abc$36366$n4304_1
.sym 61315 $abc$36366$n3066
.sym 61316 $abc$36366$n5205
.sym 61317 picorv32.cpuregs_wrdata[9]
.sym 61319 picorv32.latched_stalu
.sym 61320 picorv32.alu_out_q[22]
.sym 61321 picorv32.irq_state[0]
.sym 61323 $abc$36366$n3846_1
.sym 61324 $abc$36366$n4745_1
.sym 61325 $abc$36366$n5235
.sym 61326 $abc$36366$n4768
.sym 61327 picorv32.reg_next_pc[13]
.sym 61328 sram_bus_we
.sym 61329 picorv32.reg_pc[2]
.sym 61330 $abc$36366$n3051
.sym 61331 picorv32.reg_pc[25]
.sym 61332 spram_bus_adr[10]
.sym 61333 picorv32.reg_next_pc[11]
.sym 61334 $abc$36366$n5226
.sym 61336 spram_bus_adr[13]
.sym 61342 $abc$36366$n3838_1
.sym 61343 picorv32.reg_next_pc[10]
.sym 61345 $abc$36366$n3059
.sym 61346 picorv32.reg_next_pc[27]
.sym 61347 picorv32.reg_next_pc[15]
.sym 61348 $abc$36366$n3896_1
.sym 61349 $abc$36366$n3836_1
.sym 61350 $abc$36366$n3838_1
.sym 61354 $abc$36366$n3051
.sym 61356 $abc$36366$n5172
.sym 61358 $abc$36366$n5226
.sym 61360 $abc$36366$n3944_1
.sym 61362 picorv32.irq_state[1]
.sym 61363 picorv32.reg_next_pc[8]
.sym 61366 picorv32.reg_next_pc[28]
.sym 61371 picorv32.irq_state[0]
.sym 61372 $abc$36366$n3948_1
.sym 61373 $abc$36366$n5238
.sym 61375 $abc$36366$n5238
.sym 61381 $abc$36366$n3836_1
.sym 61382 $abc$36366$n3838_1
.sym 61383 picorv32.reg_next_pc[15]
.sym 61384 $abc$36366$n3896_1
.sym 61387 picorv32.reg_next_pc[27]
.sym 61389 $abc$36366$n3944_1
.sym 61390 $abc$36366$n3838_1
.sym 61393 $abc$36366$n3051
.sym 61394 picorv32.irq_state[1]
.sym 61395 picorv32.reg_next_pc[10]
.sym 61396 picorv32.irq_state[0]
.sym 61399 $abc$36366$n3838_1
.sym 61400 picorv32.reg_next_pc[28]
.sym 61402 $abc$36366$n3948_1
.sym 61407 $abc$36366$n5172
.sym 61411 picorv32.irq_state[1]
.sym 61412 $abc$36366$n3059
.sym 61413 picorv32.irq_state[0]
.sym 61414 picorv32.reg_next_pc[8]
.sym 61420 $abc$36366$n5226
.sym 61421 $abc$36366$n3020_$glb_ce
.sym 61422 sys_clk_$glb_clk
.sym 61423 $abc$36366$n208_$glb_sr
.sym 61424 $abc$36366$n4333_1
.sym 61425 $abc$36366$n3880_1
.sym 61426 picorv32.reg_out[11]
.sym 61427 $abc$36366$n4364
.sym 61428 $abc$36366$n4007_1
.sym 61429 $abc$36366$n3936_1
.sym 61430 $abc$36366$n4365_1
.sym 61431 $abc$36366$n3999_1
.sym 61435 picorv32.alu_out_q[5]
.sym 61436 $abc$36366$n3838_1
.sym 61437 $abc$36366$n5184
.sym 61438 picorv32.cpuregs_wrdata[23]
.sym 61439 $abc$36366$n7110
.sym 61440 $abc$36366$n3829_1
.sym 61441 $abc$36366$n7112
.sym 61442 picorv32.reg_op1[10]
.sym 61443 $abc$36366$n4746
.sym 61444 picorv32.reg_out[20]
.sym 61446 picorv32.latched_stalu
.sym 61447 picorv32.cpuregs_wrdata[20]
.sym 61448 picorv32.irq_state[1]
.sym 61449 picorv32.reg_op1[22]
.sym 61450 $abc$36366$n4133
.sym 61451 $abc$36366$n3054
.sym 61452 picorv32.reg_pc[24]
.sym 61453 $abc$36366$n3870
.sym 61454 picorv32.reg_pc[16]
.sym 61455 picorv32.reg_next_pc[13]
.sym 61456 $abc$36366$n5985
.sym 61457 $PACKER_VCC_NET
.sym 61458 $abc$36366$n5987
.sym 61459 picorv32.reg_pc[23]
.sym 61467 $abc$36366$n4322_1
.sym 61470 picorv32.cpu_state[4]
.sym 61471 $abc$36366$n7111
.sym 61472 picorv32.reg_out[15]
.sym 61474 $abc$36366$n4321_1
.sym 61475 picorv32.reg_next_pc[26]
.sym 61476 $abc$36366$n5951
.sym 61477 $abc$36366$n5955
.sym 61479 picorv32.reg_next_pc[11]
.sym 61481 picorv32.irq_state[0]
.sym 61482 picorv32.cpu_state[3]
.sym 61483 picorv32.alu_out_q[15]
.sym 61485 $abc$36366$n3838_1
.sym 61487 picorv32.reg_next_pc[13]
.sym 61488 picorv32.latched_stalu
.sym 61490 picorv32.irq_state[0]
.sym 61491 $abc$36366$n3940_1
.sym 61493 $abc$36366$n207
.sym 61494 $abc$36366$n5193
.sym 61495 $abc$36366$n5241
.sym 61496 picorv32.reg_op1[8]
.sym 61498 picorv32.reg_next_pc[13]
.sym 61499 $abc$36366$n207
.sym 61500 picorv32.irq_state[0]
.sym 61501 $abc$36366$n5955
.sym 61504 $abc$36366$n207
.sym 61505 picorv32.irq_state[0]
.sym 61506 picorv32.reg_next_pc[11]
.sym 61507 $abc$36366$n5951
.sym 61513 $abc$36366$n5241
.sym 61516 picorv32.reg_next_pc[26]
.sym 61517 $abc$36366$n3838_1
.sym 61518 $abc$36366$n3940_1
.sym 61522 $abc$36366$n4322_1
.sym 61524 $abc$36366$n4321_1
.sym 61531 $abc$36366$n5193
.sym 61534 picorv32.alu_out_q[15]
.sym 61535 picorv32.reg_out[15]
.sym 61537 picorv32.latched_stalu
.sym 61540 picorv32.cpu_state[3]
.sym 61541 $abc$36366$n7111
.sym 61542 picorv32.cpu_state[4]
.sym 61543 picorv32.reg_op1[8]
.sym 61544 $abc$36366$n3020_$glb_ce
.sym 61545 sys_clk_$glb_clk
.sym 61546 $abc$36366$n208_$glb_sr
.sym 61547 $abc$36366$n4013_1
.sym 61548 $abc$36366$n5517_1
.sym 61549 spram_bus_adr[14]
.sym 61550 spram_bus_adr[10]
.sym 61551 spram_bus_adr[16]
.sym 61552 spram_bus_adr[13]
.sym 61553 spram_bus_adr[9]
.sym 61554 $abc$36366$n4377_1
.sym 61557 picorv32.reg_op1[28]
.sym 61559 picorv32.reg_op1[3]
.sym 61560 $abc$36366$n3058
.sym 61561 $abc$36366$n4322_1
.sym 61563 picorv32.reg_out[15]
.sym 61564 $abc$36366$n4728
.sym 61565 picorv32.reg_next_pc[4]
.sym 61566 picorv32.cpu_state[4]
.sym 61567 $abc$36366$n3055
.sym 61568 $abc$36366$n4307_1
.sym 61569 picorv32.cpuregs_wrdata[11]
.sym 61570 picorv32.cpuregs_rs1[9]
.sym 61571 $abc$36366$n3836_1
.sym 61572 picorv32.reg_next_pc[28]
.sym 61573 picorv32.reg_out[28]
.sym 61574 picorv32.alu_out_q[17]
.sym 61575 $abc$36366$n4102_1
.sym 61576 $abc$36366$n3056
.sym 61577 picorv32.reg_pc[5]
.sym 61578 picorv32.reg_next_pc[18]
.sym 61579 $abc$36366$n207
.sym 61580 $abc$36366$n3836_1
.sym 61581 $abc$36366$n2845
.sym 61582 $abc$36366$n4751_1
.sym 61588 $abc$36366$n4327_1
.sym 61589 picorv32.alu_out_q[28]
.sym 61590 picorv32.reg_pc[7]
.sym 61591 picorv32.reg_out[28]
.sym 61592 picorv32.cpuregs_wrdata[11]
.sym 61594 picorv32.reg_next_pc[30]
.sym 61595 $abc$36366$n4037_1
.sym 61596 $abc$36366$n4328_1
.sym 61597 picorv32.reg_pc[9]
.sym 61598 picorv32.reg_next_pc[4]
.sym 61599 $abc$36366$n4716
.sym 61600 picorv32.cpu_state[2]
.sym 61601 $abc$36366$n4053_1
.sym 61602 $abc$36366$n4085_1
.sym 61604 $abc$36366$n3836_1
.sym 61607 $abc$36366$n3829_1
.sym 61608 picorv32.irq_state[1]
.sym 61611 $abc$36366$n3054
.sym 61612 picorv32.irq_state[0]
.sym 61615 picorv32.cpuregs_rs1[9]
.sym 61616 picorv32.reg_out[4]
.sym 61617 picorv32.latched_stalu
.sym 61618 $abc$36366$n4080_1
.sym 61619 $abc$36366$n4713
.sym 61621 $abc$36366$n4053_1
.sym 61622 $abc$36366$n4085_1
.sym 61623 picorv32.reg_pc[7]
.sym 61624 picorv32.cpu_state[2]
.sym 61627 picorv32.reg_next_pc[4]
.sym 61628 $abc$36366$n3836_1
.sym 61629 picorv32.reg_out[4]
.sym 61633 picorv32.irq_state[1]
.sym 61634 $abc$36366$n3054
.sym 61635 picorv32.reg_next_pc[30]
.sym 61636 picorv32.irq_state[0]
.sym 61639 $abc$36366$n4328_1
.sym 61640 $abc$36366$n4327_1
.sym 61645 $abc$36366$n4713
.sym 61646 $abc$36366$n3829_1
.sym 61647 $abc$36366$n4716
.sym 61652 picorv32.cpuregs_wrdata[11]
.sym 61657 picorv32.cpuregs_rs1[9]
.sym 61658 $abc$36366$n4037_1
.sym 61659 picorv32.reg_pc[9]
.sym 61660 $abc$36366$n4080_1
.sym 61663 picorv32.reg_out[28]
.sym 61664 $abc$36366$n3836_1
.sym 61665 picorv32.alu_out_q[28]
.sym 61666 picorv32.latched_stalu
.sym 61668 sys_clk_$glb_clk
.sym 61670 $abc$36366$n4343_1
.sym 61671 $abc$36366$n3908_1
.sym 61672 $abc$36366$n3952_1
.sym 61673 picorv32.irq_mask[0]
.sym 61674 $abc$36366$n4384_1
.sym 61675 picorv32.cpuregs_wrdata[29]
.sym 61676 picorv32.cpuregs_wrdata[31]
.sym 61677 $abc$36366$n4027_1
.sym 61679 spram_bus_adr[13]
.sym 61680 picorv32.alu_out_q[15]
.sym 61682 $abc$36366$n4037_1
.sym 61683 $abc$36366$n5516_1
.sym 61684 picorv32.reg_next_pc[4]
.sym 61685 $abc$36366$n4716
.sym 61686 picorv32.cpuregs_rs1[4]
.sym 61687 $abc$36366$n4772_1
.sym 61688 picorv32.cpuregs_rs1[17]
.sym 61689 $abc$36366$n4053_1
.sym 61690 picorv32.cpuregs_wrdata[13]
.sym 61691 $abc$36366$n4037_1
.sym 61692 $abc$36366$n4328_1
.sym 61693 spram_bus_adr[14]
.sym 61694 spram_bus_adr[14]
.sym 61696 $abc$36366$n3046
.sym 61697 picorv32.instr_maskirq
.sym 61698 picorv32.reg_next_pc[26]
.sym 61699 picorv32.alu_out_q[18]
.sym 61700 $abc$36366$n4700
.sym 61701 picorv32.reg_op1[16]
.sym 61703 picorv32.cpu_state[3]
.sym 61704 picorv32.cpuregs_rs1[21]
.sym 61705 $abc$36366$n4001_1
.sym 61711 picorv32.irq_state[0]
.sym 61713 picorv32.reg_pc[14]
.sym 61714 $abc$36366$n3046
.sym 61715 $abc$36366$n4374_1
.sym 61716 picorv32.reg_next_pc[26]
.sym 61719 picorv32.irq_state[0]
.sym 61720 picorv32.irq_state[1]
.sym 61721 picorv32.latched_stalu
.sym 61722 $abc$36366$n4133
.sym 61723 $abc$36366$n3870
.sym 61724 $abc$36366$n4025_1
.sym 61727 picorv32.alu_out_q[28]
.sym 61728 $abc$36366$n5985
.sym 61729 $abc$36366$n3002
.sym 61730 picorv32.cpu_state[2]
.sym 61731 $abc$36366$n3836_1
.sym 61732 picorv32.reg_next_pc[28]
.sym 61733 picorv32.reg_out[28]
.sym 61734 $abc$36366$n4027_1
.sym 61736 $abc$36366$n3056
.sym 61737 $abc$36366$n4053_1
.sym 61738 $abc$36366$n4375_1
.sym 61739 $abc$36366$n207
.sym 61740 picorv32.reg_op1[28]
.sym 61741 $abc$36366$n2845
.sym 61742 picorv32.reg_op1[29]
.sym 61744 picorv32.reg_pc[14]
.sym 61745 $abc$36366$n4053_1
.sym 61746 $abc$36366$n4133
.sym 61747 picorv32.cpu_state[2]
.sym 61750 $abc$36366$n3870
.sym 61752 $abc$36366$n4027_1
.sym 61753 picorv32.reg_op1[29]
.sym 61756 $abc$36366$n4025_1
.sym 61758 picorv32.reg_op1[28]
.sym 61759 $abc$36366$n3870
.sym 61762 $abc$36366$n3046
.sym 61763 picorv32.irq_state[0]
.sym 61764 picorv32.reg_next_pc[28]
.sym 61765 picorv32.irq_state[1]
.sym 61768 picorv32.alu_out_q[28]
.sym 61769 $abc$36366$n2845
.sym 61770 picorv32.reg_out[28]
.sym 61771 picorv32.latched_stalu
.sym 61775 $abc$36366$n3836_1
.sym 61776 picorv32.reg_next_pc[28]
.sym 61777 picorv32.reg_out[28]
.sym 61780 $abc$36366$n4375_1
.sym 61781 $abc$36366$n207
.sym 61782 $abc$36366$n4374_1
.sym 61783 $abc$36366$n5985
.sym 61786 picorv32.reg_next_pc[26]
.sym 61787 $abc$36366$n3056
.sym 61788 picorv32.irq_state[0]
.sym 61789 picorv32.irq_state[1]
.sym 61790 $abc$36366$n3002
.sym 61791 sys_clk_$glb_clk
.sym 61793 $abc$36366$n4209_1
.sym 61794 $abc$36366$n4700
.sym 61795 $abc$36366$n4371_1
.sym 61796 $abc$36366$n3960_1
.sym 61797 $abc$36366$n3412
.sym 61798 $abc$36366$n4383_1
.sym 61799 $abc$36366$n3944_1
.sym 61800 picorv32.irq_mask[2]
.sym 61802 $abc$36366$n4816
.sym 61805 picorv32.cpuregs_rs1[26]
.sym 61806 picorv32.cpuregs_wrdata[31]
.sym 61807 picorv32.latched_stalu
.sym 61808 picorv32.irq_mask[0]
.sym 61809 $abc$36366$n2995
.sym 61810 picorv32.latched_stalu
.sym 61812 picorv32.reg_op1[22]
.sym 61813 $abc$36366$n7119
.sym 61814 $abc$36366$n4846
.sym 61815 $abc$36366$n7125
.sym 61816 $abc$36366$n4830
.sym 61817 picorv32.reg_pc[2]
.sym 61818 $abc$36366$n3412
.sym 61819 picorv32.reg_op1[1]
.sym 61820 sram_bus_we
.sym 61821 picorv32.reg_op1[13]
.sym 61822 $abc$36366$n4080_1
.sym 61823 picorv32.reg_pc[25]
.sym 61824 picorv32.reg_op1[14]
.sym 61825 $abc$36366$n3021
.sym 61826 picorv32.alu_out_q[31]
.sym 61827 picorv32.cpuregs_rs1[25]
.sym 61828 $abc$36366$n3089
.sym 61834 $abc$36366$n5438
.sym 61835 picorv32.reg_pc[2]
.sym 61839 picorv32.reg_op1[1]
.sym 61840 picorv32.reg_op1[4]
.sym 61841 $abc$36366$n5424_1
.sym 61842 $abc$36366$n5141
.sym 61843 $abc$36366$n4045
.sym 61844 picorv32.reg_op1[10]
.sym 61846 $abc$36366$n3024
.sym 61847 $abc$36366$n4370
.sym 61848 picorv32.reg_op1[7]
.sym 61849 picorv32.reg_pc[5]
.sym 61852 $abc$36366$n3089
.sym 61853 $abc$36366$n5444
.sym 61855 $abc$36366$n4372_1
.sym 61856 $abc$36366$n4885
.sym 61857 picorv32.cpu_state[2]
.sym 61858 $abc$36366$n3021
.sym 61860 picorv32.decoded_imm[2]
.sym 61861 $abc$36366$n3021
.sym 61862 $abc$36366$n5439_1
.sym 61863 picorv32.cpu_state[3]
.sym 61864 $abc$36366$n5432
.sym 61865 $abc$36366$n4053_1
.sym 61867 picorv32.reg_pc[5]
.sym 61868 picorv32.cpu_state[2]
.sym 61869 $abc$36366$n4053_1
.sym 61873 picorv32.decoded_imm[2]
.sym 61875 picorv32.reg_pc[2]
.sym 61876 picorv32.cpu_state[3]
.sym 61879 $abc$36366$n4045
.sym 61880 $abc$36366$n5444
.sym 61881 $abc$36366$n3021
.sym 61882 picorv32.reg_op1[10]
.sym 61887 $abc$36366$n4372_1
.sym 61888 $abc$36366$n4370
.sym 61891 $abc$36366$n4885
.sym 61892 $abc$36366$n3024
.sym 61893 $abc$36366$n5438
.sym 61894 $abc$36366$n5141
.sym 61897 picorv32.reg_op1[1]
.sym 61898 $abc$36366$n4045
.sym 61899 $abc$36366$n5424_1
.sym 61900 $abc$36366$n3021
.sym 61903 picorv32.reg_op1[4]
.sym 61904 $abc$36366$n3021
.sym 61905 $abc$36366$n4045
.sym 61906 $abc$36366$n5432
.sym 61909 picorv32.reg_op1[7]
.sym 61910 $abc$36366$n4045
.sym 61911 $abc$36366$n5439_1
.sym 61912 $abc$36366$n3021
.sym 61913 $abc$36366$n3089
.sym 61914 sys_clk_$glb_clk
.sym 61916 picorv32.reg_op1[13]
.sym 61917 $abc$36366$n5458_1
.sym 61918 $abc$36366$n4168
.sym 61919 $abc$36366$n4167
.sym 61920 picorv32.reg_op1[15]
.sym 61921 $abc$36366$n5453
.sym 61922 $abc$36366$n4127
.sym 61923 $abc$36366$n4141
.sym 61927 sram_bus_dat_w[0]
.sym 61928 $abc$36366$n4074_1
.sym 61929 picorv32.reg_op1[6]
.sym 61930 picorv32.reg_op1[1]
.sym 61931 picorv32.latched_stalu
.sym 61932 $abc$36366$n4883
.sym 61933 picorv32.reg_out[31]
.sym 61934 picorv32.reg_op1[10]
.sym 61935 $abc$36366$n4370
.sym 61936 picorv32.reg_op2[1]
.sym 61937 picorv32.reg_op2[0]
.sym 61938 picorv32.reg_op2[9]
.sym 61939 picorv32.reg_out[27]
.sym 61940 picorv32.reg_op1[20]
.sym 61941 picorv32.reg_op1[10]
.sym 61942 picorv32.reg_pc[16]
.sym 61943 $abc$36366$n5141
.sym 61944 picorv32.reg_pc[24]
.sym 61945 picorv32.reg_op1[22]
.sym 61947 picorv32.reg_op1[1]
.sym 61948 $abc$36366$n3021
.sym 61949 picorv32.reg_op1[4]
.sym 61950 $abc$36366$n4036_1
.sym 61951 picorv32.cpu_state[2]
.sym 61957 $abc$36366$n5455_1
.sym 61958 picorv32.reg_pc[22]
.sym 61959 $abc$36366$n4053_1
.sym 61961 $abc$36366$n4045
.sym 61962 $abc$36366$n4239_1
.sym 61965 $abc$36366$n5456
.sym 61966 picorv32.cpuregs_rs1[22]
.sym 61967 $abc$36366$n5141
.sym 61968 $abc$36366$n3089
.sym 61969 $abc$36366$n4037_1
.sym 61970 picorv32.reg_pc[29]
.sym 61972 picorv32.reg_op1[29]
.sym 61973 $abc$36366$n4080_1
.sym 61974 $abc$36366$n2995
.sym 61975 picorv32.cpu_state[2]
.sym 61976 $abc$36366$n4036_1
.sym 61977 $abc$36366$n3007_1
.sym 61978 picorv32.cpuregs_rs1[19]
.sym 61979 picorv32.cpuregs_rs1[30]
.sym 61980 picorv32.reg_pc[13]
.sym 61981 picorv32.cpuregs_rs1[29]
.sym 61982 $abc$36366$n3021
.sym 61983 picorv32.reg_op1[14]
.sym 61984 $abc$36366$n4167
.sym 61985 $abc$36366$n4892
.sym 61986 picorv32.reg_op1[31]
.sym 61988 $abc$36366$n3024
.sym 61990 $abc$36366$n5455_1
.sym 61991 $abc$36366$n4892
.sym 61992 $abc$36366$n3024
.sym 61993 $abc$36366$n5141
.sym 61996 $abc$36366$n5456
.sym 61997 $abc$36366$n3021
.sym 61998 picorv32.reg_op1[14]
.sym 61999 $abc$36366$n4045
.sym 62002 $abc$36366$n4080_1
.sym 62003 picorv32.cpuregs_rs1[29]
.sym 62004 picorv32.reg_pc[29]
.sym 62005 $abc$36366$n4037_1
.sym 62008 $abc$36366$n4037_1
.sym 62009 picorv32.cpuregs_rs1[22]
.sym 62010 picorv32.reg_pc[22]
.sym 62011 $abc$36366$n4080_1
.sym 62015 picorv32.cpuregs_rs1[19]
.sym 62016 $abc$36366$n4167
.sym 62017 $abc$36366$n4037_1
.sym 62020 $abc$36366$n4036_1
.sym 62021 picorv32.reg_op1[29]
.sym 62022 $abc$36366$n2995
.sym 62023 picorv32.reg_op1[31]
.sym 62026 picorv32.cpuregs_rs1[30]
.sym 62027 $abc$36366$n4037_1
.sym 62028 $abc$36366$n3007_1
.sym 62029 $abc$36366$n4239_1
.sym 62033 picorv32.cpu_state[2]
.sym 62034 picorv32.reg_pc[13]
.sym 62035 $abc$36366$n4053_1
.sym 62036 $abc$36366$n3089
.sym 62037 sys_clk_$glb_clk
.sym 62040 $abc$36366$n4226
.sym 62041 $abc$36366$n5460_1
.sym 62042 picorv32.reg_op1[16]
.sym 62043 $abc$36366$n4150
.sym 62044 $abc$36366$n4197_1
.sym 62045 $abc$36366$n4225_1
.sym 62046 $abc$36366$n4203_1
.sym 62050 picorv32.reg_op1[26]
.sym 62051 $abc$36366$n3089
.sym 62052 $abc$36366$n7128
.sym 62053 picorv32.cpuregs_rs1[25]
.sym 62054 picorv32.reg_op2[10]
.sym 62055 picorv32.reg_op2[8]
.sym 62056 $abc$36366$n3089
.sym 62057 $abc$36366$n7132
.sym 62058 picorv32.reg_op1[13]
.sym 62059 picorv32.cpuregs_rs1[20]
.sym 62060 picorv32.cpuregs_rs1[31]
.sym 62061 picorv32.cpu_state[4]
.sym 62062 $abc$36366$n4037_1
.sym 62063 picorv32.reg_op2[3]
.sym 62064 $abc$36366$n4232
.sym 62067 picorv32.reg_op1[15]
.sym 62068 picorv32.reg_op2[11]
.sym 62070 picorv32.alu_out_q[17]
.sym 62071 picorv32.reg_op1[22]
.sym 62072 $abc$36366$n4102_1
.sym 62074 $abc$36366$n3024
.sym 62081 $abc$36366$n3024
.sym 62082 picorv32.reg_pc[28]
.sym 62084 $abc$36366$n4908
.sym 62085 $abc$36366$n4906
.sym 62086 $abc$36366$n4188
.sym 62087 picorv32.reg_op1[9]
.sym 62089 $abc$36366$n4045
.sym 62090 $abc$36366$n5488_1
.sym 62091 $abc$36366$n4189
.sym 62092 $abc$36366$n4100_1
.sym 62093 $abc$36366$n4080_1
.sym 62094 $abc$36366$n4190
.sym 62096 $abc$36366$n4102_1
.sym 62098 $abc$36366$n3024
.sym 62099 picorv32.reg_pc[30]
.sym 62100 $abc$36366$n4900
.sym 62102 $abc$36366$n4225_1
.sym 62103 $abc$36366$n5141
.sym 62104 picorv32.reg_op1[22]
.sym 62105 $abc$36366$n4227_1
.sym 62106 $abc$36366$n4080_1
.sym 62107 $abc$36366$n3089
.sym 62108 $abc$36366$n3021
.sym 62109 $abc$36366$n5480
.sym 62111 picorv32.reg_op1[28]
.sym 62113 $abc$36366$n5480
.sym 62114 $abc$36366$n5141
.sym 62115 $abc$36366$n4900
.sym 62119 $abc$36366$n4906
.sym 62120 picorv32.reg_pc[28]
.sym 62121 $abc$36366$n3024
.sym 62122 $abc$36366$n4080_1
.sym 62125 $abc$36366$n4225_1
.sym 62126 $abc$36366$n5141
.sym 62127 $abc$36366$n4227_1
.sym 62128 $abc$36366$n4906
.sym 62131 $abc$36366$n4080_1
.sym 62132 $abc$36366$n3024
.sym 62133 picorv32.reg_pc[30]
.sym 62134 $abc$36366$n4908
.sym 62137 $abc$36366$n4045
.sym 62138 picorv32.reg_op1[9]
.sym 62139 $abc$36366$n4102_1
.sym 62140 $abc$36366$n4100_1
.sym 62143 picorv32.reg_op1[22]
.sym 62144 $abc$36366$n4045
.sym 62145 $abc$36366$n3021
.sym 62146 $abc$36366$n4188
.sym 62149 $abc$36366$n4189
.sym 62150 $abc$36366$n3024
.sym 62151 $abc$36366$n4900
.sym 62152 $abc$36366$n4190
.sym 62155 $abc$36366$n3021
.sym 62156 $abc$36366$n4045
.sym 62157 $abc$36366$n5488_1
.sym 62158 picorv32.reg_op1[28]
.sym 62159 $abc$36366$n3089
.sym 62160 sys_clk_$glb_clk
.sym 62163 $abc$36366$n4234_1
.sym 62167 $abc$36366$n4233_1
.sym 62174 picorv32.reg_op1[23]
.sym 62176 picorv32.reg_op2[16]
.sym 62177 picorv32.reg_op1[16]
.sym 62178 picorv32.reg_op1[27]
.sym 62179 picorv32.reg_op1[20]
.sym 62180 $abc$36366$n4148
.sym 62182 picorv32.reg_op2[23]
.sym 62183 picorv32.reg_op2[11]
.sym 62184 picorv32.reg_op2[18]
.sym 62185 $abc$36366$n4037_1
.sym 62186 picorv32.reg_op1[5]
.sym 62188 picorv32.reg_op1[16]
.sym 62189 picorv32.reg_op1[15]
.sym 62192 picorv32.reg_op1[5]
.sym 62193 $abc$36366$n5501_1
.sym 62195 picorv32.alu_out_q[18]
.sym 62197 picorv32.reg_op1[28]
.sym 62203 $abc$36366$n5490_1
.sym 62204 $abc$36366$n3021
.sym 62205 picorv32.reg_op1[26]
.sym 62207 $abc$36366$n4191
.sym 62209 picorv32.reg_op1[30]
.sym 62210 picorv32.reg_op1[21]
.sym 62211 $abc$36366$n4211
.sym 62212 $abc$36366$n5492
.sym 62213 $abc$36366$n5141
.sym 62214 $abc$36366$n4240_1
.sym 62215 $abc$36366$n4238
.sym 62216 picorv32.reg_op1[29]
.sym 62217 $abc$36366$n4907
.sym 62218 $abc$36366$n4231_1
.sym 62219 $abc$36366$n2995
.sym 62222 picorv32.reg_op1[23]
.sym 62223 $abc$36366$n4908
.sym 62224 $abc$36366$n4232
.sym 62227 $abc$36366$n4036_1
.sym 62228 $abc$36366$n3007_1
.sym 62230 $abc$36366$n3089
.sym 62231 $abc$36366$n4045
.sym 62232 $abc$36366$n4233_1
.sym 62234 $abc$36366$n3024
.sym 62236 picorv32.reg_op1[29]
.sym 62237 $abc$36366$n3021
.sym 62238 $abc$36366$n4231_1
.sym 62239 $abc$36366$n4045
.sym 62242 $abc$36366$n4238
.sym 62243 $abc$36366$n4908
.sym 62244 $abc$36366$n5141
.sym 62245 $abc$36366$n4240_1
.sym 62249 $abc$36366$n3021
.sym 62250 picorv32.reg_op1[26]
.sym 62251 $abc$36366$n4211
.sym 62254 $abc$36366$n3021
.sym 62255 picorv32.reg_op1[30]
.sym 62256 $abc$36366$n4045
.sym 62257 $abc$36366$n5492
.sym 62260 $abc$36366$n2995
.sym 62261 picorv32.reg_op1[21]
.sym 62266 $abc$36366$n5141
.sym 62267 $abc$36366$n5490_1
.sym 62268 $abc$36366$n4907
.sym 62272 $abc$36366$n3007_1
.sym 62273 picorv32.reg_op1[23]
.sym 62274 $abc$36366$n4191
.sym 62275 $abc$36366$n4036_1
.sym 62278 $abc$36366$n4232
.sym 62279 $abc$36366$n4233_1
.sym 62280 $abc$36366$n4907
.sym 62281 $abc$36366$n3024
.sym 62282 $abc$36366$n3089
.sym 62283 sys_clk_$glb_clk
.sym 62285 $abc$36366$n4610
.sym 62286 $abc$36366$n4426_1
.sym 62287 $abc$36366$n4604
.sym 62288 picorv32.alu_out_q[17]
.sym 62289 $abc$36366$n4609_1
.sym 62290 picorv32.alu_out_q[29]
.sym 62291 $abc$36366$n4611_1
.sym 62292 picorv32.alu_out_q[21]
.sym 62297 $abc$36366$n2995
.sym 62298 $abc$36366$n6764
.sym 62299 picorv32.reg_op1[18]
.sym 62300 picorv32.reg_op1[22]
.sym 62301 picorv32.reg_op1[21]
.sym 62302 picorv32.reg_op1[18]
.sym 62303 picorv32.reg_op1[26]
.sym 62304 picorv32.reg_op2[31]
.sym 62305 picorv32.reg_op1[30]
.sym 62306 picorv32.reg_op2[26]
.sym 62307 picorv32.reg_op1[25]
.sym 62308 $abc$36366$n2995
.sym 62309 picorv32.reg_op1[24]
.sym 62310 picorv32.reg_op1[26]
.sym 62311 picorv32.reg_op1[1]
.sym 62313 picorv32.alu_out_q[31]
.sym 62314 $abc$36366$n3007_1
.sym 62316 picorv32.reg_op1[29]
.sym 62317 $abc$36366$n3162
.sym 62318 $abc$36366$n4601_1
.sym 62319 $abc$36366$n4420_1
.sym 62320 sram_bus_we
.sym 62327 picorv32.reg_op2[12]
.sym 62328 $abc$36366$n4458
.sym 62329 picorv32.reg_op2[1]
.sym 62330 picorv32.reg_op2[5]
.sym 62331 $abc$36366$n4421
.sym 62332 $abc$36366$n4420_1
.sym 62333 $abc$36366$n4420_1
.sym 62334 $abc$36366$n4419_1
.sym 62335 $abc$36366$n3168
.sym 62336 picorv32.reg_op2[3]
.sym 62338 $abc$36366$n3163
.sym 62339 picorv32.reg_op1[3]
.sym 62340 $abc$36366$n4513
.sym 62341 $abc$36366$n4520_1
.sym 62342 $abc$36366$n3169
.sym 62343 $abc$36366$n4426_1
.sym 62345 $abc$36366$n3170
.sym 62346 picorv32.reg_op1[5]
.sym 62348 picorv32.reg_op1[12]
.sym 62351 $abc$36366$n4460_1
.sym 62352 picorv32.reg_op1[5]
.sym 62353 picorv32.reg_op1[1]
.sym 62354 $abc$36366$n4417_1
.sym 62355 $abc$36366$n4521_1
.sym 62357 $abc$36366$n4522
.sym 62359 $abc$36366$n3169
.sym 62360 $abc$36366$n3170
.sym 62361 $abc$36366$n3168
.sym 62362 $abc$36366$n3163
.sym 62365 $abc$36366$n4421
.sym 62366 picorv32.reg_op1[1]
.sym 62367 picorv32.reg_op2[1]
.sym 62368 $abc$36366$n4420_1
.sym 62377 picorv32.reg_op2[3]
.sym 62378 picorv32.reg_op1[3]
.sym 62379 picorv32.reg_op2[12]
.sym 62380 picorv32.reg_op1[12]
.sym 62383 $abc$36366$n4521_1
.sym 62384 $abc$36366$n4417_1
.sym 62385 $abc$36366$n4520_1
.sym 62386 $abc$36366$n4513
.sym 62389 picorv32.reg_op1[5]
.sym 62390 picorv32.reg_op2[5]
.sym 62391 $abc$36366$n4419_1
.sym 62392 $abc$36366$n4522
.sym 62395 $abc$36366$n4460_1
.sym 62396 $abc$36366$n4426_1
.sym 62397 $abc$36366$n4458
.sym 62398 $abc$36366$n4417_1
.sym 62401 $abc$36366$n4420_1
.sym 62402 picorv32.reg_op2[5]
.sym 62403 $abc$36366$n4421
.sym 62404 picorv32.reg_op1[5]
.sym 62406 sys_clk_$glb_clk
.sym 62408 $abc$36366$n4553
.sym 62409 $abc$36366$n4649
.sym 62410 $abc$36366$n4556
.sym 62411 $abc$36366$n5501_1
.sym 62412 $abc$36366$n4555
.sym 62413 picorv32.alu_out_q[9]
.sym 62414 $abc$36366$n4648_1
.sym 62415 picorv32.alu_out_q[25]
.sym 62420 picorv32.reg_op2[1]
.sym 62421 sram_bus_dat_w[0]
.sym 62422 picorv32.reg_op2[13]
.sym 62423 picorv32.reg_op1[6]
.sym 62426 sys_rst
.sym 62427 $abc$36366$n4456_1
.sym 62428 picorv32.reg_op1[31]
.sym 62429 picorv32.reg_op2[12]
.sym 62430 sram_bus_dat_w[1]
.sym 62431 $abc$36366$n4604
.sym 62432 $abc$36366$n4604
.sym 62433 picorv32.reg_op1[10]
.sym 62437 $abc$36366$n4612_1
.sym 62438 picorv32.reg_op1[17]
.sym 62439 picorv32.reg_op1[1]
.sym 62440 $abc$36366$n5500_1
.sym 62441 picorv32.reg_op1[30]
.sym 62442 $abc$36366$n4650
.sym 62449 $abc$36366$n4600_1
.sym 62454 $abc$36366$n4596_1
.sym 62456 picorv32.reg_op1[9]
.sym 62459 picorv32.reg_op1[15]
.sym 62463 picorv32.reg_op1[1]
.sym 62466 $abc$36366$n3168
.sym 62467 $abc$36366$n4419_1
.sym 62468 picorv32.reg_op2[15]
.sym 62469 $abc$36366$n4421
.sym 62471 $abc$36366$n4599_1
.sym 62472 picorv32.reg_op2[9]
.sym 62473 $abc$36366$n4459_1
.sym 62476 picorv32.reg_op2[1]
.sym 62478 $abc$36366$n4601_1
.sym 62479 $abc$36366$n4420_1
.sym 62482 $abc$36366$n4419_1
.sym 62483 picorv32.reg_op1[15]
.sym 62484 $abc$36366$n4421
.sym 62485 picorv32.reg_op2[15]
.sym 62488 picorv32.reg_op2[15]
.sym 62490 picorv32.reg_op1[15]
.sym 62494 picorv32.reg_op2[1]
.sym 62495 picorv32.reg_op1[1]
.sym 62496 $abc$36366$n4419_1
.sym 62497 $abc$36366$n4459_1
.sym 62506 $abc$36366$n4419_1
.sym 62507 picorv32.reg_op1[9]
.sym 62508 $abc$36366$n4421
.sym 62509 picorv32.reg_op2[9]
.sym 62513 $abc$36366$n4599_1
.sym 62514 $abc$36366$n4596_1
.sym 62518 $abc$36366$n4601_1
.sym 62519 $abc$36366$n4420_1
.sym 62520 $abc$36366$n4600_1
.sym 62521 $abc$36366$n3168
.sym 62529 sys_clk_$glb_clk
.sym 62531 $abc$36366$n4541
.sym 62532 $abc$36366$n4535
.sym 62533 $abc$36366$n5500_1
.sym 62534 $abc$36366$n4569_1
.sym 62535 $abc$36366$n4539
.sym 62536 picorv32.alu_out_q[11]
.sym 62537 $abc$36366$n4598_1
.sym 62538 $abc$36366$n4568
.sym 62545 picorv32.reg_op2[4]
.sym 62546 picorv32.reg_op2[22]
.sym 62549 picorv32.reg_op2[4]
.sym 62550 picorv32.reg_op2[25]
.sym 62551 picorv32.reg_op1[3]
.sym 62552 picorv32.reg_op1[21]
.sym 62553 picorv32.reg_op2[3]
.sym 62555 picorv32.reg_op1[9]
.sym 62558 $abc$36366$n4456_1
.sym 62559 picorv32.reg_op1[22]
.sym 62560 picorv32.reg_op2[3]
.sym 62561 $abc$36366$n4456_1
.sym 62562 $abc$36366$n4417_1
.sym 62563 $abc$36366$n3161
.sym 62565 $abc$36366$n3171
.sym 62566 sram_bus_dat_w[3]
.sym 62572 $abc$36366$n3171
.sym 62575 $abc$36366$n4639_1
.sym 62576 $abc$36366$n4640
.sym 62578 $abc$36366$n3185
.sym 62579 $abc$36366$n4597_1
.sym 62581 picorv32.reg_op2[3]
.sym 62582 $abc$36366$n4456_1
.sym 62583 picorv32.reg_op2[23]
.sym 62586 picorv32.reg_op1[23]
.sym 62588 $abc$36366$n4419_1
.sym 62589 $abc$36366$n3162
.sym 62590 $abc$36366$n4641
.sym 62591 $abc$36366$n4421
.sym 62592 $abc$36366$n4604
.sym 62593 picorv32.reg_op2[4]
.sym 62594 $abc$36366$n4598_1
.sym 62595 $abc$36366$n4676
.sym 62596 $abc$36366$n4420_1
.sym 62597 $abc$36366$n4417_1
.sym 62598 $abc$36366$n3176
.sym 62600 $abc$36366$n4540
.sym 62601 $abc$36366$n4539
.sym 62602 $abc$36366$n4638
.sym 62605 $abc$36366$n3171
.sym 62606 $abc$36366$n3162
.sym 62607 $abc$36366$n3185
.sym 62608 $abc$36366$n3176
.sym 62611 $abc$36366$n4638
.sym 62612 $abc$36366$n4641
.sym 62613 $abc$36366$n4639_1
.sym 62618 $abc$36366$n4597_1
.sym 62619 $abc$36366$n4604
.sym 62620 $abc$36366$n4676
.sym 62623 $abc$36366$n4420_1
.sym 62624 picorv32.reg_op2[23]
.sym 62625 picorv32.reg_op1[23]
.sym 62626 $abc$36366$n4640
.sym 62629 picorv32.reg_op2[23]
.sym 62630 $abc$36366$n4421
.sym 62631 $abc$36366$n4419_1
.sym 62632 picorv32.reg_op1[23]
.sym 62635 picorv32.reg_op2[4]
.sym 62636 $abc$36366$n4598_1
.sym 62637 $abc$36366$n4597_1
.sym 62638 $abc$36366$n4417_1
.sym 62641 $abc$36366$n4539
.sym 62643 $abc$36366$n4604
.sym 62644 picorv32.reg_op2[4]
.sym 62647 $abc$36366$n4540
.sym 62648 picorv32.reg_op2[3]
.sym 62649 $abc$36366$n4456_1
.sym 62652 sys_clk_$glb_clk
.sym 62654 $abc$36366$n4493
.sym 62655 picorv32.alu_out_q[19]
.sym 62656 $abc$36366$n4570
.sym 62657 $abc$36366$n4619_1
.sym 62658 $abc$36366$n4540
.sym 62659 $abc$36366$n4489
.sym 62660 picorv32.alu_out_q[27]
.sym 62661 $abc$36366$n4658
.sym 62666 $abc$36366$n3161
.sym 62667 picorv32.reg_op2[3]
.sym 62669 picorv32.reg_op2[29]
.sym 62670 picorv32.reg_op1[31]
.sym 62671 picorv32.reg_op2[28]
.sym 62672 picorv32.reg_op2[3]
.sym 62673 picorv32.reg_op2[23]
.sym 62674 picorv32.is_slti_blt_slt
.sym 62677 $abc$36366$n4486_1
.sym 62679 picorv32.reg_op2[16]
.sym 62681 $abc$36366$n4676
.sym 62683 basesoc_uart_rx_fifo_source_valid
.sym 62685 picorv32.reg_op1[28]
.sym 62688 picorv32.reg_op1[16]
.sym 62695 picorv32.reg_op1[25]
.sym 62696 picorv32.reg_op2[26]
.sym 62697 $abc$36366$n4419_1
.sym 62701 picorv32.reg_op1[22]
.sym 62703 $abc$36366$n4634
.sym 62704 $abc$36366$n4604
.sym 62706 $abc$36366$n4633_1
.sym 62707 $abc$36366$n4635
.sym 62708 $abc$36366$n4636_1
.sym 62710 picorv32.reg_op2[11]
.sym 62711 picorv32.reg_op2[4]
.sym 62712 $abc$36366$n4420_1
.sym 62713 picorv32.reg_op1[11]
.sym 62714 picorv32.reg_op1[11]
.sym 62715 picorv32.reg_op1[26]
.sym 62716 $abc$36366$n4528_1
.sym 62719 picorv32.reg_op1[22]
.sym 62721 $abc$36366$n4572_1
.sym 62722 picorv32.reg_op2[22]
.sym 62723 picorv32.reg_op2[25]
.sym 62725 $abc$36366$n4421
.sym 62728 picorv32.reg_op1[22]
.sym 62729 $abc$36366$n4635
.sym 62730 picorv32.reg_op2[22]
.sym 62731 $abc$36366$n4420_1
.sym 62735 $abc$36366$n4636_1
.sym 62736 $abc$36366$n4634
.sym 62737 $abc$36366$n4633_1
.sym 62740 $abc$36366$n4419_1
.sym 62741 $abc$36366$n4421
.sym 62742 picorv32.reg_op2[11]
.sym 62743 picorv32.reg_op1[11]
.sym 62747 $abc$36366$n4604
.sym 62748 $abc$36366$n4528_1
.sym 62749 picorv32.reg_op2[4]
.sym 62752 picorv32.reg_op2[22]
.sym 62753 picorv32.reg_op1[22]
.sym 62754 $abc$36366$n4419_1
.sym 62755 $abc$36366$n4421
.sym 62758 picorv32.reg_op2[25]
.sym 62759 picorv32.reg_op1[25]
.sym 62760 picorv32.reg_op2[26]
.sym 62761 picorv32.reg_op1[26]
.sym 62764 picorv32.reg_op1[11]
.sym 62765 $abc$36366$n4572_1
.sym 62766 picorv32.reg_op2[11]
.sym 62767 $abc$36366$n4420_1
.sym 62775 sys_clk_$glb_clk
.sym 62777 $abc$36366$n4620_1
.sym 62779 $abc$36366$n4621
.sym 62780 $abc$36366$n4660_1
.sym 62781 $abc$36366$n2795
.sym 62782 $abc$36366$n4659
.sym 62783 basesoc_uart_rx_pending
.sym 62784 $abc$36366$n2796
.sym 62791 picorv32.instr_beq
.sym 62792 basesoc_uart_rx_fifo_wrport_we
.sym 62794 picorv32.reg_op2[26]
.sym 62795 picorv32.reg_op2[11]
.sym 62798 picorv32.reg_op2[11]
.sym 62803 picorv32.reg_op2[27]
.sym 62804 sram_bus_adr[2]
.sym 62805 $abc$36366$n4420_1
.sym 62806 $abc$36366$n4420_1
.sym 62807 $abc$36366$n13
.sym 62808 basesoc_uart_rx_fifo_syncfifo_re
.sym 62810 sram_bus_adr[2]
.sym 62812 sram_bus_we
.sym 62818 picorv32.reg_op1[31]
.sym 62820 $abc$36366$n4421
.sym 62821 picorv32.reg_op2[19]
.sym 62822 $abc$36366$n4678_1
.sym 62824 $abc$36366$n3175
.sym 62826 $abc$36366$n3267
.sym 62827 basesoc_uart_rx_fifo_syncfifo_re
.sym 62828 picorv32.reg_op1[19]
.sym 62830 $abc$36366$n4420_1
.sym 62831 $abc$36366$n3174
.sym 62832 $abc$36366$n4419_1
.sym 62836 $abc$36366$n3172
.sym 62838 picorv32.reg_op1[31]
.sym 62839 picorv32.reg_op2[16]
.sym 62840 $abc$36366$n3173
.sym 62841 picorv32.reg_op2[31]
.sym 62845 $abc$36366$n2833
.sym 62846 $abc$36366$n4677
.sym 62847 sys_rst
.sym 62848 picorv32.reg_op1[16]
.sym 62851 basesoc_uart_rx_fifo_syncfifo_re
.sym 62863 $abc$36366$n3173
.sym 62864 picorv32.reg_op1[16]
.sym 62865 $abc$36366$n3174
.sym 62866 picorv32.reg_op2[16]
.sym 62869 $abc$36366$n3267
.sym 62870 sys_rst
.sym 62872 basesoc_uart_rx_fifo_syncfifo_re
.sym 62875 picorv32.reg_op1[31]
.sym 62876 $abc$36366$n4419_1
.sym 62877 $abc$36366$n4421
.sym 62878 picorv32.reg_op2[31]
.sym 62881 picorv32.reg_op2[19]
.sym 62882 $abc$36366$n3172
.sym 62883 picorv32.reg_op1[19]
.sym 62884 $abc$36366$n3175
.sym 62889 picorv32.reg_op1[31]
.sym 62890 picorv32.reg_op2[31]
.sym 62893 $abc$36366$n4677
.sym 62894 $abc$36366$n3173
.sym 62895 $abc$36366$n4420_1
.sym 62896 $abc$36366$n4678_1
.sym 62897 $abc$36366$n2833
.sym 62898 sys_clk_$glb_clk
.sym 62899 sys_rst_$glb_sr
.sym 62901 sram_bus_adr[12]
.sym 62903 basesoc_uart_rx_old_trigger
.sym 62904 sram_bus_adr[11]
.sym 62905 $abc$36366$n2851_1
.sym 62910 $abc$36366$n2875
.sym 62915 basesoc_uart_rx_fifo_wrport_we
.sym 62917 $abc$36366$n2796
.sym 62918 picorv32.reg_op2[13]
.sym 62921 $abc$36366$n2796
.sym 62922 picorv32.reg_op1[19]
.sym 62923 $abc$36366$n2840
.sym 62926 $abc$36366$n4650
.sym 62930 sram_bus_dat_w[1]
.sym 62931 csrbank4_txfull_w
.sym 62933 sram_bus_dat_w[0]
.sym 62934 basesoc_uart_rx_fifo_syncfifo_re
.sym 62941 basesoc_uart_rx_fifo_source_valid
.sym 62943 $abc$36366$n2691
.sym 62946 picorv32.reg_op1[25]
.sym 62949 picorv32.reg_op2[28]
.sym 62950 $abc$36366$n4651_1
.sym 62951 picorv32.reg_op2[25]
.sym 62952 $abc$36366$n2852
.sym 62957 $abc$36366$n3279
.sym 62958 picorv32.reg_op1[28]
.sym 62960 basesoc_uart_rx_fifo_level0[4]
.sym 62961 sram_bus_dat_w[1]
.sym 62963 $abc$36366$n3263
.sym 62964 sram_bus_adr[2]
.sym 62965 $abc$36366$n3267
.sym 62966 $abc$36366$n4420_1
.sym 62967 $abc$36366$n13
.sym 62969 $abc$36366$n3262
.sym 62976 sram_bus_dat_w[1]
.sym 62977 $abc$36366$n3262
.sym 62980 $abc$36366$n3267
.sym 62981 basesoc_uart_rx_fifo_source_valid
.sym 62982 basesoc_uart_rx_fifo_level0[4]
.sym 62983 $abc$36366$n3279
.sym 62994 $abc$36366$n13
.sym 62998 $abc$36366$n2852
.sym 62999 sram_bus_adr[2]
.sym 63000 $abc$36366$n3263
.sym 63004 picorv32.reg_op2[25]
.sym 63005 $abc$36366$n4420_1
.sym 63006 picorv32.reg_op1[25]
.sym 63007 $abc$36366$n4651_1
.sym 63011 picorv32.reg_op2[28]
.sym 63013 picorv32.reg_op1[28]
.sym 63020 $abc$36366$n2691
.sym 63021 sys_clk_$glb_clk
.sym 63023 $abc$36366$n2848
.sym 63025 $abc$36366$n2849
.sym 63027 sram_bus_adr[13]
.sym 63028 sram_bus_adr[9]
.sym 63029 $abc$36366$n3263
.sym 63030 sram_bus_adr[10]
.sym 63038 csrbank1_scratch0_w[2]
.sym 63039 basesoc_uart_rx_fifo_syncfifo_re
.sym 63046 $abc$36366$n4651_1
.sym 63047 sram_bus_dat_w[3]
.sym 63049 $abc$36366$n3290
.sym 63050 sram_bus_dat_w[4]
.sym 63053 $abc$36366$n2851_1
.sym 63056 sys_rst
.sym 63066 $abc$36366$n2689
.sym 63068 $abc$36366$n3211
.sym 63069 $abc$36366$n2851_1
.sym 63075 $abc$36366$n106
.sym 63077 sram_bus_dat_w[6]
.sym 63080 csrbank1_scratch2_w[1]
.sym 63081 $abc$36366$n92
.sym 63082 $abc$36366$n3217
.sym 63085 $abc$36366$n5045
.sym 63086 $abc$36366$n3263
.sym 63087 $abc$36366$n3214
.sym 63090 sram_bus_dat_w[1]
.sym 63091 csrbank4_txfull_w
.sym 63093 sram_bus_dat_w[0]
.sym 63098 sram_bus_dat_w[1]
.sym 63111 sram_bus_dat_w[6]
.sym 63115 $abc$36366$n2851_1
.sym 63116 csrbank4_txfull_w
.sym 63118 $abc$36366$n3263
.sym 63121 sram_bus_dat_w[0]
.sym 63127 $abc$36366$n92
.sym 63128 $abc$36366$n3211
.sym 63129 $abc$36366$n3214
.sym 63130 csrbank1_scratch2_w[1]
.sym 63140 $abc$36366$n3217
.sym 63141 $abc$36366$n5045
.sym 63142 $abc$36366$n106
.sym 63143 $abc$36366$n2689
.sym 63144 sys_clk_$glb_clk
.sym 63145 sys_rst_$glb_sr
.sym 63146 $abc$36366$n90
.sym 63147 $abc$36366$n3264
.sym 63148 $abc$36366$n3291
.sym 63149 $abc$36366$n3237
.sym 63150 $abc$36366$n3236
.sym 63151 $abc$36366$n86
.sym 63152 $abc$36366$n3333
.sym 63153 $abc$36366$n3290
.sym 63161 interface5_bank_bus_dat_r[7]
.sym 63162 $abc$36366$n2689
.sym 63168 sram_bus_dat_w[0]
.sym 63170 csrbank1_bus_errors2_w[1]
.sym 63171 $abc$36366$n3215
.sym 63172 $abc$36366$n3214
.sym 63173 basesoc_uart_tx_fifo_wrport_we
.sym 63175 sram_bus_dat_w[2]
.sym 63176 $abc$36366$n3289
.sym 63177 $abc$36366$n3290
.sym 63179 sram_bus_dat_w[1]
.sym 63187 csrbank1_bus_errors0_w[4]
.sym 63188 $abc$36366$n98
.sym 63189 $abc$36366$n5073_1
.sym 63191 $abc$36366$n5076
.sym 63192 sram_bus_adr[3]
.sym 63193 $abc$36366$n5049
.sym 63195 $abc$36366$n2848
.sym 63196 $abc$36366$n3211
.sym 63197 csrbank1_scratch2_w[6]
.sym 63198 $abc$36366$n3214
.sym 63199 $abc$36366$n5050
.sym 63200 $abc$36366$n3217
.sym 63201 csrbank1_scratch3_w[6]
.sym 63203 $abc$36366$n90
.sym 63204 $abc$36366$n5065_1
.sym 63205 $abc$36366$n5053_1
.sym 63207 csrbank1_bus_errors0_w[2]
.sym 63208 $abc$36366$n5077_1
.sym 63211 $abc$36366$n3311
.sym 63213 $abc$36366$n2851_1
.sym 63214 csrbank1_scratch0_w[2]
.sym 63215 $abc$36366$n3209
.sym 63216 $abc$36366$n86
.sym 63218 $abc$36366$n5061_1
.sym 63221 sram_bus_adr[3]
.sym 63223 $abc$36366$n2851_1
.sym 63226 $abc$36366$n3209
.sym 63227 csrbank1_bus_errors0_w[4]
.sym 63228 $abc$36366$n3311
.sym 63229 $abc$36366$n86
.sym 63232 $abc$36366$n5053_1
.sym 63233 $abc$36366$n5050
.sym 63234 $abc$36366$n5049
.sym 63235 $abc$36366$n2848
.sym 63238 $abc$36366$n5077_1
.sym 63239 $abc$36366$n5073_1
.sym 63240 $abc$36366$n2848
.sym 63241 $abc$36366$n5076
.sym 63244 $abc$36366$n90
.sym 63245 csrbank1_scratch3_w[6]
.sym 63246 $abc$36366$n3217
.sym 63247 $abc$36366$n3209
.sym 63250 csrbank1_scratch2_w[6]
.sym 63251 $abc$36366$n3211
.sym 63252 $abc$36366$n98
.sym 63253 $abc$36366$n3214
.sym 63256 csrbank1_scratch0_w[2]
.sym 63257 $abc$36366$n3209
.sym 63258 csrbank1_bus_errors0_w[2]
.sym 63259 $abc$36366$n3311
.sym 63262 $abc$36366$n5065_1
.sym 63264 $abc$36366$n2848
.sym 63265 $abc$36366$n5061_1
.sym 63267 sys_clk_$glb_clk
.sym 63268 sys_rst_$glb_sr
.sym 63269 $abc$36366$n84
.sym 63270 $abc$36366$n3289
.sym 63273 $abc$36366$n3342_1
.sym 63276 $abc$36366$n88
.sym 63282 $abc$36366$n3211
.sym 63284 interface3_bank_bus_dat_r[4]
.sym 63286 $abc$36366$n2705
.sym 63287 interface1_bank_bus_dat_r[2]
.sym 63288 $abc$36366$n11
.sym 63289 interface1_bank_bus_dat_r[6]
.sym 63291 csrbank1_bus_errors0_w[4]
.sym 63292 $abc$36366$n98
.sym 63293 sram_bus_we
.sym 63294 $abc$36366$n3342_1
.sym 63295 interface1_bank_bus_dat_r[3]
.sym 63296 sram_bus_adr[2]
.sym 63297 sram_bus_adr[2]
.sym 63298 $abc$36366$n13
.sym 63299 sram_bus_dat_w[6]
.sym 63300 $abc$36366$n3214
.sym 63302 $abc$36366$n3217
.sym 63303 csrbank1_bus_errors3_w[3]
.sym 63304 interface1_bank_bus_dat_r[4]
.sym 63310 sram_bus_adr[2]
.sym 63312 csrbank1_scratch3_w[3]
.sym 63316 $abc$36366$n3209
.sym 63317 $abc$36366$n5047
.sym 63318 $abc$36366$n3212
.sym 63319 $abc$36366$n3217
.sym 63320 $abc$36366$n5055
.sym 63321 $abc$36366$n5043
.sym 63323 sram_bus_adr[3]
.sym 63324 $abc$36366$n5044
.sym 63325 $abc$36366$n5059_1
.sym 63326 $abc$36366$n84
.sym 63327 $abc$36366$n5056_1
.sym 63329 csrbank1_bus_errors3_w[3]
.sym 63330 csrbank1_bus_errors2_w[1]
.sym 63332 $abc$36366$n3307
.sym 63334 $abc$36366$n5057_1
.sym 63335 $abc$36366$n3304
.sym 63336 $abc$36366$n2848
.sym 63337 $abc$36366$n5046
.sym 63338 $abc$36366$n3301
.sym 63340 csrbank1_bus_errors1_w[3]
.sym 63341 $abc$36366$n5058_1
.sym 63343 $abc$36366$n3217
.sym 63344 csrbank1_bus_errors1_w[3]
.sym 63345 csrbank1_scratch3_w[3]
.sym 63346 $abc$36366$n3301
.sym 63350 $abc$36366$n3209
.sym 63351 $abc$36366$n5057_1
.sym 63352 $abc$36366$n84
.sym 63355 $abc$36366$n3307
.sym 63356 csrbank1_bus_errors3_w[3]
.sym 63358 $abc$36366$n5056_1
.sym 63362 $abc$36366$n3304
.sym 63363 $abc$36366$n5044
.sym 63364 csrbank1_bus_errors2_w[1]
.sym 63367 sram_bus_adr[2]
.sym 63368 $abc$36366$n3212
.sym 63369 sram_bus_adr[3]
.sym 63373 $abc$36366$n5055
.sym 63374 $abc$36366$n5058_1
.sym 63375 $abc$36366$n2848
.sym 63376 $abc$36366$n5059_1
.sym 63379 $abc$36366$n5046
.sym 63380 $abc$36366$n2848
.sym 63381 $abc$36366$n5043
.sym 63382 $abc$36366$n5047
.sym 63390 sys_clk_$glb_clk
.sym 63391 sys_rst_$glb_sr
.sym 63394 $abc$36366$n4959_1
.sym 63395 $abc$36366$n7
.sym 63397 $abc$36366$n3329_1
.sym 63404 sram_bus_adr[2]
.sym 63411 $abc$36366$n3217
.sym 63413 $abc$36366$n11
.sym 63414 $abc$36366$n3217
.sym 63416 sram_bus_adr[3]
.sym 63417 $abc$36366$n3211
.sym 63418 $abc$36366$n3307
.sym 63419 $abc$36366$n3296
.sym 63420 $abc$36366$n3342_1
.sym 63421 sram_bus_dat_w[0]
.sym 63423 $abc$36366$n2867
.sym 63426 $abc$36366$n3214
.sym 63435 sram_bus_dat_w[3]
.sym 63438 sram_bus_dat_w[7]
.sym 63441 $abc$36366$n3215
.sym 63442 sram_bus_adr[3]
.sym 63443 $abc$36366$n2852
.sym 63444 $abc$36366$n2689
.sym 63450 $abc$36366$n3214
.sym 63451 $abc$36366$n3304
.sym 63454 $abc$36366$n3329_1
.sym 63456 sram_bus_adr[2]
.sym 63459 $abc$36366$n3304
.sym 63462 csrbank1_scratch2_w[3]
.sym 63463 csrbank1_bus_errors2_w[3]
.sym 63464 sram_bus_adr[4]
.sym 63469 sram_bus_dat_w[7]
.sym 63472 $abc$36366$n3215
.sym 63474 sram_bus_adr[2]
.sym 63475 sram_bus_adr[3]
.sym 63478 sram_bus_adr[4]
.sym 63481 $abc$36366$n3304
.sym 63484 $abc$36366$n2852
.sym 63485 sram_bus_adr[4]
.sym 63486 $abc$36366$n3329_1
.sym 63490 sram_bus_adr[4]
.sym 63493 $abc$36366$n3214
.sym 63499 sram_bus_dat_w[3]
.sym 63502 sram_bus_adr[3]
.sym 63503 sram_bus_adr[2]
.sym 63505 $abc$36366$n2852
.sym 63508 csrbank1_bus_errors2_w[3]
.sym 63509 csrbank1_scratch2_w[3]
.sym 63510 $abc$36366$n3214
.sym 63511 $abc$36366$n3304
.sym 63512 $abc$36366$n2689
.sym 63513 sys_clk_$glb_clk
.sym 63514 sys_rst_$glb_sr
.sym 63517 $abc$36366$n13
.sym 63518 $abc$36366$n3313
.sym 63520 $abc$36366$n2881
.sym 63522 $abc$36366$n3307
.sym 63527 $abc$36366$n3212
.sym 63529 basesoc_uart_phy_rx_busy
.sym 63530 sram_bus_we
.sym 63531 $abc$36366$n3214
.sym 63533 $abc$36366$n3303
.sym 63535 sram_bus_dat_w[6]
.sym 63537 user_led3
.sym 63538 $abc$36366$n4959_1
.sym 63541 $abc$36366$n3290
.sym 63542 $abc$36366$n3289
.sym 63543 sram_bus_dat_w[4]
.sym 63544 sram_bus_dat_w[3]
.sym 63545 basesoc_timer0_zero_trigger
.sym 63546 $abc$36366$n3290
.sym 63547 $abc$36366$n5538
.sym 63548 sys_rst
.sym 63549 csrbank3_load0_w[3]
.sym 63557 sram_bus_dat_w[3]
.sym 63562 sram_bus_adr[4]
.sym 63566 csrbank3_reload2_w[3]
.sym 63568 csrbank3_load2_w[3]
.sym 63569 sram_bus_adr[2]
.sym 63571 sram_bus_dat_w[1]
.sym 63572 $abc$36366$n3217
.sym 63576 sram_bus_adr[3]
.sym 63577 $abc$36366$n3212
.sym 63580 sram_bus_dat_w[2]
.sym 63581 sram_bus_dat_w[0]
.sym 63583 $abc$36366$n2867
.sym 63587 $abc$36366$n3307
.sym 63589 $abc$36366$n3217
.sym 63590 csrbank3_reload2_w[3]
.sym 63591 $abc$36366$n3307
.sym 63592 csrbank3_load2_w[3]
.sym 63596 sram_bus_dat_w[0]
.sym 63602 sram_bus_dat_w[2]
.sym 63608 sram_bus_adr[4]
.sym 63610 $abc$36366$n3307
.sym 63614 sram_bus_dat_w[3]
.sym 63620 sram_bus_dat_w[1]
.sym 63625 sram_bus_adr[2]
.sym 63627 sram_bus_adr[3]
.sym 63628 $abc$36366$n3212
.sym 63632 sram_bus_adr[4]
.sym 63634 $abc$36366$n3217
.sym 63635 $abc$36366$n2867
.sym 63636 sys_clk_$glb_clk
.sym 63637 sys_rst_$glb_sr
.sym 63641 csrbank3_load0_w[3]
.sym 63645 csrbank3_load0_w[1]
.sym 63646 sys_rst
.sym 63649 sys_rst
.sym 63651 interface3_bank_bus_dat_r[1]
.sym 63652 csrbank3_load2_w[1]
.sym 63661 $abc$36366$n13
.sym 63663 csrbank3_load2_w[2]
.sym 63664 $abc$36366$n2865
.sym 63667 sram_bus_dat_w[1]
.sym 63668 $abc$36366$n3289
.sym 63669 csrbank3_load0_w[1]
.sym 63670 $abc$36366$n2873
.sym 63671 csrbank3_en0_w
.sym 63672 csrbank3_reload2_w[6]
.sym 63673 $abc$36366$n3296
.sym 63683 sram_bus_dat_w[7]
.sym 63685 $abc$36366$n6504
.sym 63687 $abc$36366$n3294
.sym 63689 csrbank3_reload2_w[3]
.sym 63691 sram_bus_dat_w[0]
.sym 63693 sram_bus_dat_w[6]
.sym 63696 sram_bus_dat_w[1]
.sym 63697 $abc$36366$n2875
.sym 63702 $abc$36366$n3289
.sym 63703 sram_bus_dat_w[4]
.sym 63704 sram_bus_dat_w[3]
.sym 63705 basesoc_timer0_zero_trigger
.sym 63710 sys_rst
.sym 63713 sram_bus_dat_w[4]
.sym 63718 sram_bus_dat_w[6]
.sym 63724 sram_bus_dat_w[3]
.sym 63730 sram_bus_dat_w[1]
.sym 63737 csrbank3_reload2_w[3]
.sym 63738 $abc$36366$n6504
.sym 63739 basesoc_timer0_zero_trigger
.sym 63742 $abc$36366$n3294
.sym 63744 $abc$36366$n3289
.sym 63745 sys_rst
.sym 63749 sram_bus_dat_w[0]
.sym 63757 sram_bus_dat_w[7]
.sym 63758 $abc$36366$n2875
.sym 63759 sys_clk_$glb_clk
.sym 63760 sys_rst_$glb_sr
.sym 63763 csrbank3_value1_w[2]
.sym 63768 csrbank3_value2_w[2]
.sym 63781 $abc$36366$n6504
.sym 63791 sram_bus_dat_w[6]
.sym 63793 csrbank3_reload1_w[6]
.sym 63802 csrbank3_value2_w[3]
.sym 63803 $abc$36366$n3303
.sym 63804 $abc$36366$n5539_1
.sym 63805 $abc$36366$n4961
.sym 63806 $abc$36366$n5191_1
.sym 63807 $abc$36366$n5540
.sym 63808 csrbank3_value1_w[3]
.sym 63810 csrbank3_load2_w[3]
.sym 63811 csrbank3_load1_w[2]
.sym 63813 $abc$36366$n5189
.sym 63815 $abc$36366$n3294
.sym 63816 $abc$36366$n3290
.sym 63817 $abc$36366$n4990_1
.sym 63818 sram_bus_adr[4]
.sym 63819 $abc$36366$n5538
.sym 63820 csrbank3_value1_w[2]
.sym 63823 csrbank3_load2_w[2]
.sym 63824 csrbank3_reload1_w[2]
.sym 63825 csrbank3_value2_w[2]
.sym 63826 $abc$36366$n4962_1
.sym 63829 $abc$36366$n4981_1
.sym 63831 csrbank3_en0_w
.sym 63832 $abc$36366$n4982
.sym 63833 $abc$36366$n3296
.sym 63835 csrbank3_en0_w
.sym 63837 $abc$36366$n5189
.sym 63838 csrbank3_load2_w[2]
.sym 63841 csrbank3_load2_w[3]
.sym 63842 csrbank3_en0_w
.sym 63844 $abc$36366$n5191_1
.sym 63847 sram_bus_adr[4]
.sym 63848 $abc$36366$n5538
.sym 63849 csrbank3_value1_w[3]
.sym 63850 $abc$36366$n4961
.sym 63853 $abc$36366$n3303
.sym 63854 csrbank3_reload1_w[2]
.sym 63855 csrbank3_load2_w[2]
.sym 63856 $abc$36366$n3296
.sym 63859 $abc$36366$n4990_1
.sym 63860 $abc$36366$n5540
.sym 63861 $abc$36366$n5539_1
.sym 63862 $abc$36366$n3290
.sym 63866 csrbank3_value2_w[3]
.sym 63867 $abc$36366$n4962_1
.sym 63871 $abc$36366$n3294
.sym 63872 $abc$36366$n4962_1
.sym 63873 csrbank3_load1_w[2]
.sym 63874 csrbank3_value2_w[2]
.sym 63877 $abc$36366$n4982
.sym 63878 $abc$36366$n4981_1
.sym 63879 $abc$36366$n4961
.sym 63880 csrbank3_value1_w[2]
.sym 63882 sys_clk_$glb_clk
.sym 63883 sys_rst_$glb_sr
.sym 63884 csrbank3_reload1_w[1]
.sym 63886 csrbank3_reload1_w[6]
.sym 63896 basesoc_timer0_value[18]
.sym 63900 basesoc_timer0_value[19]
.sym 63902 csrbank3_load1_w[5]
.sym 63906 interface3_bank_bus_dat_r[3]
.sym 63913 sram_bus_dat_w[0]
.sym 63926 basesoc_timer0_value[19]
.sym 63934 $abc$36366$n4959_1
.sym 63935 $abc$36366$n3303
.sym 63936 $abc$36366$n3306
.sym 63937 basesoc_timer0_value[7]
.sym 63938 csrbank3_value0_w[1]
.sym 63940 $abc$36366$n3289
.sym 63941 basesoc_timer0_value[13]
.sym 63944 sys_rst
.sym 63949 basesoc_timer0_value[1]
.sym 63953 basesoc_timer0_value[11]
.sym 63959 basesoc_timer0_value[19]
.sym 63966 basesoc_timer0_value[7]
.sym 63972 basesoc_timer0_value[13]
.sym 63976 sys_rst
.sym 63977 $abc$36366$n3289
.sym 63979 $abc$36366$n3306
.sym 63983 $abc$36366$n3303
.sym 63984 $abc$36366$n3289
.sym 63985 sys_rst
.sym 63990 basesoc_timer0_value[1]
.sym 63997 basesoc_timer0_value[11]
.sym 64001 $abc$36366$n4959_1
.sym 64003 csrbank3_value0_w[1]
.sym 64004 $abc$36366$n2881_$glb_ce
.sym 64005 sys_clk_$glb_clk
.sym 64006 sys_rst_$glb_sr
.sym 64015 $abc$36366$n2873
.sym 64021 basesoc_uart_phy_tx_busy
.sym 64025 basesoc_timer0_value[7]
.sym 64026 csrbank3_reload1_w[1]
.sym 64030 csrbank3_reload1_w[6]
.sym 64031 csrbank3_load0_w[0]
.sym 64059 $abc$36366$n2863
.sym 64073 sram_bus_dat_w[0]
.sym 64105 sram_bus_dat_w[0]
.sym 64127 $abc$36366$n2863
.sym 64128 sys_clk_$glb_clk
.sym 64129 sys_rst_$glb_sr
.sym 64245 $abc$36366$n5226
.sym 64253 picorv32.reg_next_pc[31]
.sym 64254 spram_bus_adr[14]
.sym 64262 $abc$36366$n3020
.sym 64263 $PACKER_VCC_NET
.sym 64272 user_btn_n
.sym 64324 user_btn_n
.sym 64358 $abc$36366$n3858_1
.sym 64360 $abc$36366$n3862
.sym 64368 spram_bus_adr[10]
.sym 64369 picorv32.cpu_state[3]
.sym 64373 $abc$36366$n3380
.sym 64378 $abc$36366$n6799
.sym 64379 $PACKER_GND_NET
.sym 64387 $abc$36366$n3854_1
.sym 64402 $abc$36366$n5169
.sym 64406 $abc$36366$n5190
.sym 64413 picorv32.reg_op1[1]
.sym 64414 spiflash_sr[16]
.sym 64415 $abc$36366$n5193
.sym 64420 spiflash_sr[23]
.sym 64436 $abc$36366$n5157
.sym 64439 $abc$36366$n5172
.sym 64444 $abc$36366$n5175
.sym 64451 $abc$36366$n5178
.sym 64453 $abc$36366$n5163
.sym 64454 $abc$36366$n5166
.sym 64457 $abc$36366$n5169
.sym 64464 $abc$36366$n5160
.sym 64467 $nextpnr_ICESTORM_LC_13$O
.sym 64469 $abc$36366$n5157
.sym 64473 $auto$alumacc.cc:474:replace_alu$6488.C[4]
.sym 64475 $abc$36366$n5160
.sym 64479 $auto$alumacc.cc:474:replace_alu$6488.C[5]
.sym 64482 $abc$36366$n5163
.sym 64483 $auto$alumacc.cc:474:replace_alu$6488.C[4]
.sym 64485 $auto$alumacc.cc:474:replace_alu$6488.C[6]
.sym 64488 $abc$36366$n5166
.sym 64489 $auto$alumacc.cc:474:replace_alu$6488.C[5]
.sym 64491 $auto$alumacc.cc:474:replace_alu$6488.C[7]
.sym 64494 $abc$36366$n5169
.sym 64495 $auto$alumacc.cc:474:replace_alu$6488.C[6]
.sym 64497 $auto$alumacc.cc:474:replace_alu$6488.C[8]
.sym 64499 $abc$36366$n5172
.sym 64501 $auto$alumacc.cc:474:replace_alu$6488.C[7]
.sym 64503 $auto$alumacc.cc:474:replace_alu$6488.C[9]
.sym 64506 $abc$36366$n5175
.sym 64507 $auto$alumacc.cc:474:replace_alu$6488.C[8]
.sym 64509 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 64511 $abc$36366$n5178
.sym 64513 $auto$alumacc.cc:474:replace_alu$6488.C[9]
.sym 64517 $abc$36366$n3967_1
.sym 64518 spiflash_sr[31]
.sym 64519 spiflash_sr[24]
.sym 64521 $abc$36366$n2868
.sym 64522 spiflash_sr[17]
.sym 64523 $abc$36366$n4761
.sym 64529 sys_rst
.sym 64535 $abc$36366$n2950
.sym 64538 $abc$36366$n4783
.sym 64540 spiflash_i
.sym 64542 $abc$36366$n5184
.sym 64543 $abc$36366$n2950
.sym 64544 $abc$36366$n5238
.sym 64546 $abc$36366$n4761
.sym 64547 $abc$36366$n5321
.sym 64552 $abc$36366$n5313
.sym 64553 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 64558 $abc$36366$n5184
.sym 64564 $abc$36366$n5196
.sym 64566 $abc$36366$n5199
.sym 64572 $abc$36366$n5190
.sym 64577 $abc$36366$n5181
.sym 64581 $abc$36366$n5193
.sym 64587 $abc$36366$n5202
.sym 64589 $abc$36366$n5187
.sym 64590 $auto$alumacc.cc:474:replace_alu$6488.C[11]
.sym 64592 $abc$36366$n5181
.sym 64594 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 64596 $auto$alumacc.cc:474:replace_alu$6488.C[12]
.sym 64598 $abc$36366$n5184
.sym 64600 $auto$alumacc.cc:474:replace_alu$6488.C[11]
.sym 64602 $auto$alumacc.cc:474:replace_alu$6488.C[13]
.sym 64605 $abc$36366$n5187
.sym 64606 $auto$alumacc.cc:474:replace_alu$6488.C[12]
.sym 64608 $auto$alumacc.cc:474:replace_alu$6488.C[14]
.sym 64611 $abc$36366$n5190
.sym 64612 $auto$alumacc.cc:474:replace_alu$6488.C[13]
.sym 64614 $auto$alumacc.cc:474:replace_alu$6488.C[15]
.sym 64616 $abc$36366$n5193
.sym 64618 $auto$alumacc.cc:474:replace_alu$6488.C[14]
.sym 64620 $auto$alumacc.cc:474:replace_alu$6488.C[16]
.sym 64622 $abc$36366$n5196
.sym 64624 $auto$alumacc.cc:474:replace_alu$6488.C[15]
.sym 64626 $auto$alumacc.cc:474:replace_alu$6488.C[17]
.sym 64628 $abc$36366$n5199
.sym 64630 $auto$alumacc.cc:474:replace_alu$6488.C[16]
.sym 64632 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 64634 $abc$36366$n5202
.sym 64636 $auto$alumacc.cc:474:replace_alu$6488.C[17]
.sym 64640 $abc$36366$n2872
.sym 64641 $abc$36366$n2889
.sym 64642 picorv32.reg_next_pc[9]
.sym 64643 $abc$36366$n3902_1
.sym 64644 $abc$36366$n3874
.sym 64645 $abc$36366$n2893_1
.sym 64646 $abc$36366$n2876
.sym 64647 $abc$36366$n2881_1
.sym 64650 picorv32.reg_pc[23]
.sym 64656 spram_wren1
.sym 64657 spram_bus_adr[7]
.sym 64662 $abc$36366$n2819
.sym 64664 $abc$36366$n5223
.sym 64665 picorv32.mem_wordsize[0]
.sym 64666 $abc$36366$n3836_1
.sym 64668 spram_bus_adr[14]
.sym 64669 $abc$36366$n3854_1
.sym 64670 $abc$36366$n5329
.sym 64671 $abc$36366$n3848_1
.sym 64672 basesoc_bus_wishbone_dat_r[7]
.sym 64673 $abc$36366$n5202
.sym 64675 $abc$36366$n5211
.sym 64676 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 64682 $abc$36366$n5223
.sym 64692 $abc$36366$n5205
.sym 64697 $abc$36366$n5226
.sym 64699 $abc$36366$n5211
.sym 64700 $abc$36366$n5208
.sym 64701 $abc$36366$n5220
.sym 64706 $abc$36366$n5214
.sym 64709 $abc$36366$n5217
.sym 64713 $auto$alumacc.cc:474:replace_alu$6488.C[19]
.sym 64716 $abc$36366$n5205
.sym 64717 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 64719 $auto$alumacc.cc:474:replace_alu$6488.C[20]
.sym 64722 $abc$36366$n5208
.sym 64723 $auto$alumacc.cc:474:replace_alu$6488.C[19]
.sym 64725 $auto$alumacc.cc:474:replace_alu$6488.C[21]
.sym 64728 $abc$36366$n5211
.sym 64729 $auto$alumacc.cc:474:replace_alu$6488.C[20]
.sym 64731 $auto$alumacc.cc:474:replace_alu$6488.C[22]
.sym 64733 $abc$36366$n5214
.sym 64735 $auto$alumacc.cc:474:replace_alu$6488.C[21]
.sym 64737 $auto$alumacc.cc:474:replace_alu$6488.C[23]
.sym 64739 $abc$36366$n5217
.sym 64741 $auto$alumacc.cc:474:replace_alu$6488.C[22]
.sym 64743 $auto$alumacc.cc:474:replace_alu$6488.C[24]
.sym 64745 $abc$36366$n5220
.sym 64747 $auto$alumacc.cc:474:replace_alu$6488.C[23]
.sym 64749 $auto$alumacc.cc:474:replace_alu$6488.C[25]
.sym 64751 $abc$36366$n5223
.sym 64753 $auto$alumacc.cc:474:replace_alu$6488.C[24]
.sym 64755 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 64757 $abc$36366$n5226
.sym 64759 $auto$alumacc.cc:474:replace_alu$6488.C[25]
.sym 64763 picorv32.reg_next_pc[16]
.sym 64764 $abc$36366$n4315_1
.sym 64765 $abc$36366$n3930_1
.sym 64766 $abc$36366$n4760_1
.sym 64767 $abc$36366$n3922_1
.sym 64768 picorv32.reg_next_pc[21]
.sym 64769 $abc$36366$n4336_1
.sym 64770 picorv32.reg_next_pc[23]
.sym 64774 spram_bus_adr[9]
.sym 64775 $abc$36366$n2962
.sym 64778 $abc$36366$n5205
.sym 64779 spiflash_sr[27]
.sym 64780 spram_bus_adr[19]
.sym 64781 $abc$36366$n2908
.sym 64782 $PACKER_GND_NET
.sym 64783 $abc$36366$n5380
.sym 64784 $abc$36366$n2889
.sym 64786 picorv32.reg_next_pc[9]
.sym 64787 $abc$36366$n5220
.sym 64789 $abc$36366$n5190
.sym 64790 picorv32.reg_next_pc[20]
.sym 64791 $abc$36366$n4745_1
.sym 64792 $abc$36366$n5214
.sym 64794 $abc$36366$n3002
.sym 64796 picorv32.reg_next_pc[16]
.sym 64797 $abc$36366$n2929
.sym 64798 $abc$36366$n4315_1
.sym 64799 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 64805 $abc$36366$n5241
.sym 64806 $abc$36366$n5324
.sym 64808 $abc$36366$n5235
.sym 64811 $abc$36366$n5229
.sym 64814 $abc$36366$n5238
.sym 64818 $abc$36366$n3848_1
.sym 64819 $abc$36366$n5321
.sym 64820 $abc$36366$n5232
.sym 64825 $abc$36366$n5244
.sym 64828 $abc$36366$n5381
.sym 64829 $abc$36366$n3854_1
.sym 64834 $abc$36366$n5384
.sym 64836 $auto$alumacc.cc:474:replace_alu$6488.C[27]
.sym 64838 $abc$36366$n5229
.sym 64840 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 64842 $auto$alumacc.cc:474:replace_alu$6488.C[28]
.sym 64844 $abc$36366$n5232
.sym 64846 $auto$alumacc.cc:474:replace_alu$6488.C[27]
.sym 64848 $auto$alumacc.cc:474:replace_alu$6488.C[29]
.sym 64851 $abc$36366$n5235
.sym 64852 $auto$alumacc.cc:474:replace_alu$6488.C[28]
.sym 64854 $auto$alumacc.cc:474:replace_alu$6488.C[30]
.sym 64857 $abc$36366$n5238
.sym 64858 $auto$alumacc.cc:474:replace_alu$6488.C[29]
.sym 64860 $auto$alumacc.cc:474:replace_alu$6488.C[31]
.sym 64862 $abc$36366$n5241
.sym 64864 $auto$alumacc.cc:474:replace_alu$6488.C[30]
.sym 64869 $abc$36366$n5244
.sym 64870 $auto$alumacc.cc:474:replace_alu$6488.C[31]
.sym 64873 $abc$36366$n5324
.sym 64874 $abc$36366$n3848_1
.sym 64875 $abc$36366$n3854_1
.sym 64876 $abc$36366$n5384
.sym 64879 $abc$36366$n5381
.sym 64880 $abc$36366$n3854_1
.sym 64881 $abc$36366$n3848_1
.sym 64882 $abc$36366$n5321
.sym 64886 $abc$36366$n4339_1
.sym 64887 $abc$36366$n4357_1
.sym 64888 $abc$36366$n4738
.sym 64889 $abc$36366$n4351_1
.sym 64890 $abc$36366$n5202
.sym 64891 picorv32.reg_next_pc[17]
.sym 64892 $abc$36366$n5220
.sym 64893 $abc$36366$n5190
.sym 64896 picorv32.reg_next_pc[29]
.sym 64898 $abc$36366$n3848_1
.sym 64899 spram_bus_adr[14]
.sym 64900 $abc$36366$n2978
.sym 64901 $abc$36366$n3829_1
.sym 64904 sram_bus_dat_w[2]
.sym 64905 $abc$36366$n3848_1
.sym 64906 spiflash_sr[15]
.sym 64907 $abc$36366$n5229
.sym 64908 sram_bus_dat_w[2]
.sym 64909 $abc$36366$n5241
.sym 64910 $abc$36366$n3838_1
.sym 64911 $abc$36366$n5244
.sym 64912 $abc$36366$n4760_1
.sym 64913 spram_bus_adr[5]
.sym 64914 $abc$36366$n4251_1
.sym 64915 picorv32.reg_op1[1]
.sym 64916 $abc$36366$n4746
.sym 64918 $abc$36366$n4336_1
.sym 64919 $abc$36366$n4745_1
.sym 64920 $abc$36366$n3932_1
.sym 64921 $abc$36366$n3960_1
.sym 64931 $abc$36366$n3848_1
.sym 64932 $abc$36366$n3954_1
.sym 64933 $abc$36366$n3918_1
.sym 64934 $abc$36366$n5211
.sym 64935 $abc$36366$n3854_1
.sym 64936 $abc$36366$n3838_1
.sym 64937 $abc$36366$n3848_1
.sym 64938 $abc$36366$n5333
.sym 64939 $abc$36366$n5393
.sym 64940 $abc$36366$n5335
.sym 64942 $abc$36366$n5329
.sym 64943 $abc$36366$n5389
.sym 64944 $abc$36366$n3854_1
.sym 64946 $abc$36366$n3932_1
.sym 64947 $abc$36366$n5226
.sym 64949 $abc$36366$n5220
.sym 64950 $abc$36366$n5238
.sym 64951 picorv32.reg_next_pc[24]
.sym 64954 $abc$36366$n3846_1
.sym 64955 $abc$36366$n5395
.sym 64957 $abc$36366$n3938_1
.sym 64961 picorv32.reg_next_pc[24]
.sym 64962 $abc$36366$n3838_1
.sym 64963 $abc$36366$n3932_1
.sym 64969 $abc$36366$n5220
.sym 64972 $abc$36366$n3848_1
.sym 64973 $abc$36366$n5395
.sym 64974 $abc$36366$n5335
.sym 64975 $abc$36366$n3854_1
.sym 64978 $abc$36366$n5238
.sym 64980 $abc$36366$n3954_1
.sym 64981 $abc$36366$n3846_1
.sym 64984 $abc$36366$n3846_1
.sym 64986 $abc$36366$n5226
.sym 64987 $abc$36366$n3938_1
.sym 64990 $abc$36366$n5393
.sym 64991 $abc$36366$n5333
.sym 64992 $abc$36366$n3854_1
.sym 64993 $abc$36366$n3848_1
.sym 64996 $abc$36366$n5389
.sym 64997 $abc$36366$n3848_1
.sym 64998 $abc$36366$n5329
.sym 64999 $abc$36366$n3854_1
.sym 65002 $abc$36366$n5211
.sym 65003 $abc$36366$n3918_1
.sym 65005 $abc$36366$n3846_1
.sym 65006 $abc$36366$n3020_$glb_ce
.sym 65007 sys_clk_$glb_clk
.sym 65008 $abc$36366$n208_$glb_sr
.sym 65009 $abc$36366$n3920_1
.sym 65010 $abc$36366$n3066
.sym 65011 $abc$36366$n5214
.sym 65012 picorv32.cpuregs_wrdata[21]
.sym 65013 $abc$36366$n5199
.sym 65014 picorv32.cpuregs_wrdata[9]
.sym 65015 $abc$36366$n5208
.sym 65016 $abc$36366$n4796_1
.sym 65020 $abc$36366$n3944_1
.sym 65021 picorv32.reg_pc[25]
.sym 65022 picorv32.reg_next_pc[13]
.sym 65023 $abc$36366$n3848_1
.sym 65026 spram_bus_adr[13]
.sym 65027 $abc$36366$n2967
.sym 65028 picorv32.irq_state[0]
.sym 65029 spram_bus_adr[10]
.sym 65030 picorv32.irq_state[0]
.sym 65034 $abc$36366$n5184
.sym 65035 picorv32.irq_state[0]
.sym 65036 $abc$36366$n5238
.sym 65037 picorv32.reg_next_pc[15]
.sym 65038 picorv32.reg_next_pc[25]
.sym 65039 $abc$36366$n3888_1
.sym 65040 $abc$36366$n207
.sym 65042 spram_bus_adr[9]
.sym 65043 $abc$36366$n3908_1
.sym 65044 picorv32.alu_out_q[21]
.sym 65051 picorv32.reg_next_pc[18]
.sym 65052 $abc$36366$n3962_1
.sym 65053 picorv32.reg_out[22]
.sym 65054 $abc$36366$n4737
.sym 65055 $abc$36366$n3846_1
.sym 65056 $abc$36366$n5244
.sym 65057 picorv32.reg_next_pc[20]
.sym 65058 picorv32.alu_out_q[22]
.sym 65059 picorv32.latched_stalu
.sym 65060 $abc$36366$n4738
.sym 65061 picorv32.irq_state[0]
.sym 65062 $abc$36366$n207
.sym 65063 $abc$36366$n3836_1
.sym 65065 picorv32.reg_next_pc[20]
.sym 65066 picorv32.reg_op1[0]
.sym 65068 $abc$36366$n4739_1
.sym 65069 $abc$36366$n3908_1
.sym 65070 $abc$36366$n3838_1
.sym 65071 picorv32.reg_next_pc[31]
.sym 65073 $abc$36366$n3916_1
.sym 65074 $abc$36366$n4251_1
.sym 65076 $abc$36366$n4746
.sym 65078 $abc$36366$n5969
.sym 65081 $abc$36366$n3960_1
.sym 65083 picorv32.irq_state[0]
.sym 65084 $abc$36366$n5969
.sym 65085 picorv32.reg_next_pc[20]
.sym 65086 $abc$36366$n207
.sym 65089 picorv32.alu_out_q[22]
.sym 65090 picorv32.latched_stalu
.sym 65091 picorv32.reg_out[22]
.sym 65095 $abc$36366$n4737
.sym 65097 $abc$36366$n4739_1
.sym 65098 $abc$36366$n4746
.sym 65101 $abc$36366$n3908_1
.sym 65102 $abc$36366$n3836_1
.sym 65103 picorv32.reg_next_pc[18]
.sym 65104 $abc$36366$n3838_1
.sym 65107 picorv32.reg_op1[0]
.sym 65108 $abc$36366$n4738
.sym 65110 $abc$36366$n4251_1
.sym 65113 $abc$36366$n3846_1
.sym 65114 $abc$36366$n3962_1
.sym 65116 $abc$36366$n5244
.sym 65119 $abc$36366$n3960_1
.sym 65120 picorv32.reg_next_pc[31]
.sym 65121 $abc$36366$n3838_1
.sym 65125 picorv32.reg_next_pc[20]
.sym 65126 $abc$36366$n3838_1
.sym 65127 $abc$36366$n3916_1
.sym 65128 $abc$36366$n3836_1
.sym 65129 $abc$36366$n3020_$glb_ce
.sym 65130 sys_clk_$glb_clk
.sym 65131 $abc$36366$n208_$glb_sr
.sym 65132 picorv32.irq_mask[10]
.sym 65133 picorv32.cpuregs_wrdata[23]
.sym 65134 $abc$36366$n5511_1
.sym 65135 picorv32.irq_mask[8]
.sym 65136 $abc$36366$n5513_1
.sym 65137 $abc$36366$n5510_1
.sym 65138 $abc$36366$n4795
.sym 65139 $abc$36366$n3916_1
.sym 65140 $PACKER_VCC_NET
.sym 65143 $PACKER_VCC_NET
.sym 65144 $abc$36366$n3870
.sym 65145 $abc$36366$n5208
.sym 65146 $abc$36366$n4019_1
.sym 65147 picorv32.reg_out[22]
.sym 65149 picorv32.reg_next_pc[19]
.sym 65150 $abc$36366$n4745_1
.sym 65151 picorv32.reg_op1[22]
.sym 65152 $abc$36366$n3799
.sym 65153 $abc$36366$n3066
.sym 65154 picorv32.irq_state[1]
.sym 65155 $abc$36366$n2819
.sym 65156 picorv32.alu_out_q[25]
.sym 65157 picorv32.cpuregs_rs1[15]
.sym 65158 $abc$36366$n3002
.sym 65159 picorv32.alu_out_q[11]
.sym 65160 spram_bus_adr[14]
.sym 65161 $abc$36366$n3912_1
.sym 65162 spram_bus_adr[10]
.sym 65163 picorv32.alu_out_q[20]
.sym 65164 basesoc_bus_wishbone_dat_r[7]
.sym 65165 picorv32.cpu_state[4]
.sym 65166 $abc$36366$n7113
.sym 65167 $abc$36366$n5211
.sym 65173 $abc$36366$n4765
.sym 65174 $abc$36366$n4740
.sym 65175 $abc$36366$n4745_1
.sym 65176 $abc$36366$n4349
.sym 65177 $abc$36366$n4737
.sym 65178 $abc$36366$n3838_1
.sym 65179 picorv32.reg_next_pc[29]
.sym 65180 $abc$36366$n3829_1
.sym 65181 $abc$36366$n4348_1
.sym 65182 $abc$36366$n3880_1
.sym 65183 $abc$36366$n2845
.sym 65184 $abc$36366$n4760_1
.sym 65185 $abc$36366$n3836_1
.sym 65186 $abc$36366$n3936_1
.sym 65187 $abc$36366$n3050
.sym 65188 $abc$36366$n4739_1
.sym 65190 picorv32.reg_next_pc[11]
.sym 65191 $abc$36366$n3838_1
.sym 65192 $abc$36366$n7113
.sym 65193 picorv32.irq_state[1]
.sym 65194 $abc$36366$n5514_1
.sym 65195 picorv32.irq_state[0]
.sym 65197 $abc$36366$n3952_1
.sym 65198 picorv32.reg_next_pc[25]
.sym 65200 picorv32.cpu_state[3]
.sym 65201 $abc$36366$n5513_1
.sym 65204 $abc$36366$n3916_1
.sym 65206 $abc$36366$n3936_1
.sym 65208 picorv32.reg_next_pc[25]
.sym 65209 $abc$36366$n3838_1
.sym 65212 $abc$36366$n5514_1
.sym 65213 $abc$36366$n4760_1
.sym 65214 $abc$36366$n3829_1
.sym 65215 $abc$36366$n4745_1
.sym 65219 $abc$36366$n4349
.sym 65221 $abc$36366$n4348_1
.sym 65224 $abc$36366$n2845
.sym 65225 picorv32.irq_state[1]
.sym 65226 $abc$36366$n3050
.sym 65227 $abc$36366$n3916_1
.sym 65230 $abc$36366$n4737
.sym 65231 $abc$36366$n4740
.sym 65232 $abc$36366$n4739_1
.sym 65233 $abc$36366$n3829_1
.sym 65236 $abc$36366$n7113
.sym 65237 $abc$36366$n4765
.sym 65238 $abc$36366$n5513_1
.sym 65239 picorv32.cpu_state[3]
.sym 65242 $abc$36366$n3838_1
.sym 65243 picorv32.reg_next_pc[11]
.sym 65244 $abc$36366$n3880_1
.sym 65245 $abc$36366$n3836_1
.sym 65248 $abc$36366$n3836_1
.sym 65249 picorv32.irq_state[0]
.sym 65250 $abc$36366$n3952_1
.sym 65251 picorv32.reg_next_pc[29]
.sym 65253 sys_clk_$glb_clk
.sym 65255 picorv32.reg_out[6]
.sym 65256 $abc$36366$n4322_1
.sym 65257 $abc$36366$n4710
.sym 65258 $abc$36366$n4709
.sym 65259 $abc$36366$n4711_1
.sym 65260 picorv32.reg_out[15]
.sym 65261 $abc$36366$n4734
.sym 65262 $abc$36366$n4298_1
.sym 65267 $abc$36366$n4765
.sym 65268 picorv32.cpuregs_rs1[8]
.sym 65269 $abc$36366$n4358
.sym 65270 picorv32.cpu_state[2]
.sym 65271 picorv32.alu_out_q[17]
.sym 65272 $abc$36366$n4751_1
.sym 65273 $abc$36366$n3836_1
.sym 65274 picorv32.irq_mask[10]
.sym 65275 $abc$36366$n3050
.sym 65276 picorv32.cpuregs_wrdata[23]
.sym 65277 $abc$36366$n3836_1
.sym 65278 $abc$36366$n4740
.sym 65279 picorv32.irq_state[1]
.sym 65280 picorv32.cpuregs_wrdata[20]
.sym 65281 $abc$36366$n5991
.sym 65282 $abc$36366$n3900_1
.sym 65283 $abc$36366$n3952_1
.sym 65284 picorv32.reg_next_pc[16]
.sym 65285 $abc$36366$n2845
.sym 65286 picorv32.alu_out_q[19]
.sym 65287 picorv32.reg_op1[15]
.sym 65288 $abc$36366$n4745_1
.sym 65289 $abc$36366$n2845
.sym 65298 $abc$36366$n3829_1
.sym 65299 $abc$36366$n4745_1
.sym 65300 $abc$36366$n3058
.sym 65301 $abc$36366$n4768
.sym 65302 picorv32.reg_next_pc[11]
.sym 65305 $abc$36366$n5517_1
.sym 65306 picorv32.latched_stalu
.sym 65307 $abc$36366$n3055
.sym 65308 picorv32.reg_next_pc[25]
.sym 65309 picorv32.reg_next_pc[15]
.sym 65310 picorv32.reg_out[25]
.sym 65311 picorv32.reg_out[15]
.sym 65313 picorv32.irq_state[1]
.sym 65314 picorv32.reg_out[11]
.sym 65316 picorv32.alu_out_q[25]
.sym 65317 $abc$36366$n3836_1
.sym 65318 $abc$36366$n2845
.sym 65319 picorv32.alu_out_q[11]
.sym 65321 picorv32.irq_state[1]
.sym 65324 picorv32.irq_state[0]
.sym 65325 $abc$36366$n3836_1
.sym 65329 $abc$36366$n3058
.sym 65330 picorv32.irq_state[0]
.sym 65331 picorv32.reg_next_pc[15]
.sym 65332 picorv32.irq_state[1]
.sym 65335 picorv32.latched_stalu
.sym 65336 picorv32.reg_out[11]
.sym 65337 picorv32.alu_out_q[11]
.sym 65341 $abc$36366$n5517_1
.sym 65342 $abc$36366$n4745_1
.sym 65343 $abc$36366$n3829_1
.sym 65344 $abc$36366$n4768
.sym 65347 picorv32.reg_out[25]
.sym 65348 picorv32.alu_out_q[25]
.sym 65349 picorv32.latched_stalu
.sym 65350 $abc$36366$n2845
.sym 65353 picorv32.reg_out[15]
.sym 65354 $abc$36366$n3836_1
.sym 65355 picorv32.reg_next_pc[15]
.sym 65359 picorv32.reg_out[25]
.sym 65360 $abc$36366$n3836_1
.sym 65361 picorv32.latched_stalu
.sym 65362 picorv32.alu_out_q[25]
.sym 65365 picorv32.irq_state[1]
.sym 65366 picorv32.irq_state[0]
.sym 65367 $abc$36366$n3055
.sym 65368 picorv32.reg_next_pc[25]
.sym 65372 picorv32.reg_out[11]
.sym 65373 $abc$36366$n3836_1
.sym 65374 picorv32.reg_next_pc[11]
.sym 65376 sys_clk_$glb_clk
.sym 65378 $abc$36366$n4328_1
.sym 65379 $abc$36366$n4812
.sym 65380 $abc$36366$n3912_1
.sym 65381 $abc$36366$n4085_1
.sym 65382 picorv32.irq_pending[3]
.sym 65383 $abc$36366$n4009_1
.sym 65384 $abc$36366$n4340_1
.sym 65385 picorv32.cpuregs_wrdata[17]
.sym 65390 $abc$36366$n4310_1
.sym 65391 picorv32.cpu_state[3]
.sym 65392 $abc$36366$n3829_1
.sym 65393 picorv32.cpuregs_rs1[21]
.sym 65394 picorv32.latched_stalu
.sym 65395 picorv32.irq_mask[1]
.sym 65396 picorv32.cpuregs_rs1[3]
.sym 65397 picorv32.reg_out[6]
.sym 65398 picorv32.reg_out[25]
.sym 65399 picorv32.cpu_state[3]
.sym 65401 picorv32.instr_maskirq
.sym 65402 picorv32.alu_out_q[16]
.sym 65403 $abc$36366$n3044
.sym 65404 $abc$36366$n3932_1
.sym 65405 picorv32.alu_out_q[29]
.sym 65406 $abc$36366$n4336_1
.sym 65407 picorv32.alu_out_q[27]
.sym 65408 $abc$36366$n3960_1
.sym 65409 $abc$36366$n3024
.sym 65410 $abc$36366$n3412
.sym 65411 picorv32.reg_op1[1]
.sym 65412 picorv32.reg_op1[6]
.sym 65413 $abc$36366$n3041
.sym 65419 $abc$36366$n4013_1
.sym 65420 $abc$36366$n3870
.sym 65423 $abc$36366$n4007_1
.sym 65425 $abc$36366$n4772_1
.sym 65427 picorv32.reg_op1[11]
.sym 65428 $abc$36366$n3870
.sym 65430 $abc$36366$n3002
.sym 65431 $abc$36366$n5516_1
.sym 65432 picorv32.irq_state[0]
.sym 65433 $abc$36366$n5987
.sym 65434 $abc$36366$n3999_1
.sym 65436 $abc$36366$n207
.sym 65437 $abc$36366$n7114
.sym 65438 picorv32.reg_op1[16]
.sym 65439 picorv32.reg_op1[12]
.sym 65440 picorv32.cpu_state[3]
.sym 65441 picorv32.reg_next_pc[29]
.sym 65443 picorv32.reg_op1[18]
.sym 65444 $abc$36366$n3836_1
.sym 65445 picorv32.reg_out[18]
.sym 65447 picorv32.reg_op1[15]
.sym 65448 $abc$36366$n4009_1
.sym 65449 picorv32.reg_next_pc[18]
.sym 65450 $abc$36366$n4001_1
.sym 65453 picorv32.reg_next_pc[18]
.sym 65454 $abc$36366$n3836_1
.sym 65455 picorv32.reg_out[18]
.sym 65458 picorv32.cpu_state[3]
.sym 65459 $abc$36366$n7114
.sym 65460 $abc$36366$n5516_1
.sym 65461 $abc$36366$n4772_1
.sym 65465 $abc$36366$n3870
.sym 65466 $abc$36366$n4009_1
.sym 65467 picorv32.reg_op1[16]
.sym 65471 $abc$36366$n4001_1
.sym 65472 $abc$36366$n3870
.sym 65473 picorv32.reg_op1[12]
.sym 65476 $abc$36366$n3870
.sym 65477 picorv32.reg_op1[18]
.sym 65478 $abc$36366$n4013_1
.sym 65482 $abc$36366$n3870
.sym 65484 picorv32.reg_op1[15]
.sym 65485 $abc$36366$n4007_1
.sym 65488 $abc$36366$n3999_1
.sym 65489 picorv32.reg_op1[11]
.sym 65490 $abc$36366$n3870
.sym 65494 $abc$36366$n5987
.sym 65495 picorv32.irq_state[0]
.sym 65496 $abc$36366$n207
.sym 65497 picorv32.reg_next_pc[29]
.sym 65498 $abc$36366$n3002
.sym 65499 sys_clk_$glb_clk
.sym 65501 picorv32.reg_out[23]
.sym 65502 $abc$36366$n3900_1
.sym 65503 picorv32.reg_out[18]
.sym 65504 $abc$36366$n4003_1
.sym 65505 $abc$36366$n4086_1
.sym 65506 $abc$36366$n4087_1
.sym 65507 $abc$36366$n3888_1
.sym 65508 $abc$36366$n3932_1
.sym 65513 $abc$36366$n3412
.sym 65514 picorv32.irq_pending[19]
.sym 65515 picorv32.cpuregs_rs1[15]
.sym 65517 picorv32.cpuregs_rs1[12]
.sym 65518 picorv32.cpu_state[0]
.sym 65519 $abc$36366$n3051
.sym 65520 picorv32.irq_state[0]
.sym 65521 picorv32.reg_out[30]
.sym 65522 picorv32.cpu_state[0]
.sym 65523 picorv32.reg_op1[11]
.sym 65524 picorv32.cpuregs_rs1[25]
.sym 65525 picorv32.irq_state[0]
.sym 65526 picorv32.reg_op1[8]
.sym 65527 picorv32.cpuregs_wrdata[29]
.sym 65528 picorv32.cpuregs_rs1[5]
.sym 65529 picorv32.reg_op1[18]
.sym 65530 $abc$36366$n3888_1
.sym 65531 spram_bus_adr[11]
.sym 65532 spram_bus_adr[13]
.sym 65533 $abc$36366$n3070
.sym 65534 spram_bus_adr[9]
.sym 65535 $abc$36366$n3908_1
.sym 65536 picorv32.alu_out_q[21]
.sym 65542 $abc$36366$n4378_1
.sym 65543 picorv32.irq_state[0]
.sym 65544 $abc$36366$n3070
.sym 65545 picorv32.cpuregs_rs1[0]
.sym 65546 $abc$36366$n3836_1
.sym 65547 $abc$36366$n4383_1
.sym 65548 $abc$36366$n2845
.sym 65549 $abc$36366$n4377_1
.sym 65551 picorv32.irq_state[1]
.sym 65552 $abc$36366$n3952_1
.sym 65553 $abc$36366$n5991
.sym 65554 $abc$36366$n207
.sym 65555 $abc$36366$n3037
.sym 65556 $abc$36366$n2845
.sym 65557 picorv32.latched_stalu
.sym 65559 $abc$36366$n3908_1
.sym 65560 picorv32.reg_next_pc[31]
.sym 65562 $abc$36366$n4384_1
.sym 65563 $abc$36366$n3044
.sym 65565 picorv32.alu_out_q[29]
.sym 65566 picorv32.reg_out[29]
.sym 65568 picorv32.reg_out[18]
.sym 65570 picorv32.alu_out_q[18]
.sym 65571 picorv32.reg_next_pc[29]
.sym 65575 $abc$36366$n3037
.sym 65576 $abc$36366$n3908_1
.sym 65577 picorv32.irq_state[1]
.sym 65578 $abc$36366$n2845
.sym 65581 picorv32.alu_out_q[18]
.sym 65582 picorv32.latched_stalu
.sym 65583 picorv32.reg_out[18]
.sym 65588 picorv32.reg_out[29]
.sym 65589 picorv32.latched_stalu
.sym 65590 picorv32.alu_out_q[29]
.sym 65595 picorv32.cpuregs_rs1[0]
.sym 65599 picorv32.irq_state[1]
.sym 65600 picorv32.irq_state[0]
.sym 65601 picorv32.reg_next_pc[31]
.sym 65602 $abc$36366$n3044
.sym 65605 $abc$36366$n3952_1
.sym 65606 $abc$36366$n4378_1
.sym 65607 $abc$36366$n4377_1
.sym 65608 $abc$36366$n2845
.sym 65611 $abc$36366$n5991
.sym 65612 $abc$36366$n4383_1
.sym 65613 $abc$36366$n4384_1
.sym 65614 $abc$36366$n207
.sym 65617 picorv32.reg_out[29]
.sym 65618 picorv32.reg_next_pc[29]
.sym 65620 $abc$36366$n3836_1
.sym 65621 $abc$36366$n3070
.sym 65622 sys_clk_$glb_clk
.sym 65623 $abc$36366$n208_$glb_sr
.sym 65624 $abc$36366$n5434_1
.sym 65625 spram_bus_adr[11]
.sym 65626 spram_bus_adr[21]
.sym 65627 picorv32.cpuregs_wrdata[16]
.sym 65628 $abc$36366$n3928_1
.sym 65629 $abc$36366$n4023_1
.sym 65630 $abc$36366$n4337_1
.sym 65631 $abc$36366$n4071_1
.sym 65632 $abc$36366$n4378_1
.sym 65636 picorv32.reg_next_pc[13]
.sym 65637 picorv32.irq_state[1]
.sym 65638 $abc$36366$n4133
.sym 65639 $abc$36366$n4703
.sym 65640 $abc$36366$n3054
.sym 65641 picorv32.reg_op1[20]
.sym 65642 picorv32.irq_pending[2]
.sym 65643 $abc$36366$n3037
.sym 65644 picorv32.cpu_state[2]
.sym 65645 $abc$36366$n7127
.sym 65646 $abc$36366$n4346
.sym 65648 basesoc_bus_wishbone_dat_r[7]
.sym 65649 picorv32.reg_op1[28]
.sym 65650 $abc$36366$n3007_1
.sym 65651 picorv32.alu_out_q[11]
.sym 65652 picorv32.alu_out_q[25]
.sym 65653 picorv32.irq_state[1]
.sym 65654 picorv32.reg_op1[5]
.sym 65655 $abc$36366$n4142
.sym 65656 $abc$36366$n4209_1
.sym 65657 picorv32.cpu_state[4]
.sym 65658 $abc$36366$n3002
.sym 65659 picorv32.alu_out_q[20]
.sym 65665 $abc$36366$n3836_1
.sym 65666 $abc$36366$n4701
.sym 65668 $abc$36366$n4037_1
.sym 65669 picorv32.reg_out[27]
.sym 65671 picorv32.reg_out[31]
.sym 65672 picorv32.instr_maskirq
.sym 65673 $abc$36366$n3836_1
.sym 65674 $abc$36366$n2845
.sym 65675 $abc$36366$n4702_1
.sym 65677 picorv32.alu_out_q[27]
.sym 65678 picorv32.cpu_state[2]
.sym 65679 picorv32.latched_stalu
.sym 65680 picorv32.irq_mask[2]
.sym 65681 picorv32.alu_out_q[31]
.sym 65683 $abc$36366$n3070
.sym 65685 $abc$36366$n3412
.sym 65689 picorv32.alu_out_q[31]
.sym 65692 picorv32.cpuregs_rs1[25]
.sym 65693 $abc$36366$n4080_1
.sym 65695 picorv32.cpuregs_rs1[2]
.sym 65696 picorv32.reg_pc[25]
.sym 65698 picorv32.cpuregs_rs1[25]
.sym 65699 $abc$36366$n4080_1
.sym 65700 picorv32.reg_pc[25]
.sym 65701 $abc$36366$n4037_1
.sym 65704 $abc$36366$n4702_1
.sym 65705 $abc$36366$n3412
.sym 65706 $abc$36366$n4701
.sym 65707 picorv32.irq_mask[2]
.sym 65710 picorv32.reg_out[27]
.sym 65711 picorv32.latched_stalu
.sym 65712 $abc$36366$n2845
.sym 65713 picorv32.alu_out_q[27]
.sym 65716 picorv32.latched_stalu
.sym 65717 picorv32.reg_out[31]
.sym 65718 $abc$36366$n3836_1
.sym 65719 picorv32.alu_out_q[31]
.sym 65722 picorv32.cpu_state[2]
.sym 65723 picorv32.instr_maskirq
.sym 65728 picorv32.latched_stalu
.sym 65729 picorv32.reg_out[31]
.sym 65730 picorv32.alu_out_q[31]
.sym 65731 $abc$36366$n2845
.sym 65734 picorv32.reg_out[27]
.sym 65735 picorv32.alu_out_q[27]
.sym 65736 $abc$36366$n3836_1
.sym 65737 picorv32.latched_stalu
.sym 65742 picorv32.cpuregs_rs1[2]
.sym 65744 $abc$36366$n3070
.sym 65745 sys_clk_$glb_clk
.sym 65746 $abc$36366$n208_$glb_sr
.sym 65747 $abc$36366$n4144
.sym 65748 picorv32.reg_op1[5]
.sym 65749 $abc$36366$n3070
.sym 65751 $abc$36366$n4143
.sym 65752 $abc$36366$n4860
.sym 65753 $abc$36366$n4866
.sym 65754 $abc$36366$n4878_1
.sym 65758 picorv32.reg_op2[9]
.sym 65759 picorv32.latched_is_lu
.sym 65760 $abc$36366$n3043
.sym 65761 picorv32.reg_out[28]
.sym 65762 $abc$36366$n3056
.sym 65763 $abc$36366$n4702_1
.sym 65764 picorv32.latched_is_lu
.sym 65765 $abc$36366$n4371_1
.sym 65766 picorv32.cpu_state[2]
.sym 65767 $abc$36366$n7130
.sym 65768 $abc$36366$n3836_1
.sym 65769 $abc$36366$n3412
.sym 65770 $abc$36366$n2845
.sym 65771 picorv32.reg_op1[15]
.sym 65772 $abc$36366$n4902
.sym 65773 picorv32.alu_out_q[19]
.sym 65774 spram_bus_adr[1]
.sym 65775 $abc$36366$n2995
.sym 65776 $abc$36366$n4036_1
.sym 65777 picorv32.reg_op1[24]
.sym 65778 $abc$36366$n4902
.sym 65779 picorv32.reg_op1[13]
.sym 65780 $abc$36366$n2995
.sym 65781 picorv32.cpuregs_rs1[2]
.sym 65782 picorv32.irq_mask[2]
.sym 65788 picorv32.reg_op1[15]
.sym 65789 $abc$36366$n5458_1
.sym 65790 $abc$36366$n4168
.sym 65791 $abc$36366$n2995
.sym 65792 $abc$36366$n3021
.sym 65793 $abc$36366$n5453
.sym 65795 $abc$36366$n4130
.sym 65797 $abc$36366$n4891
.sym 65799 $abc$36366$n3089
.sym 65800 $abc$36366$n4037_1
.sym 65801 $abc$36366$n4893
.sym 65802 $abc$36366$n4127
.sym 65804 picorv32.reg_op1[13]
.sym 65805 picorv32.reg_op1[20]
.sym 65806 $abc$36366$n5141
.sym 65807 $abc$36366$n4036_1
.sym 65808 $abc$36366$n4143
.sym 65809 $abc$36366$n3024
.sym 65810 $abc$36366$n4128
.sym 65811 $abc$36366$n4141
.sym 65812 $abc$36366$n4045
.sym 65813 $abc$36366$n3021
.sym 65814 $abc$36366$n4893
.sym 65815 $abc$36366$n4142
.sym 65817 $abc$36366$n3007_1
.sym 65818 picorv32.reg_op1[18]
.sym 65819 picorv32.cpuregs_rs1[13]
.sym 65821 $abc$36366$n3021
.sym 65822 $abc$36366$n4045
.sym 65823 picorv32.reg_op1[13]
.sym 65824 $abc$36366$n5453
.sym 65827 $abc$36366$n4141
.sym 65828 picorv32.reg_op1[15]
.sym 65829 $abc$36366$n4045
.sym 65830 $abc$36366$n3021
.sym 65834 picorv32.reg_op1[18]
.sym 65836 $abc$36366$n2995
.sym 65839 $abc$36366$n4036_1
.sym 65840 $abc$36366$n3007_1
.sym 65841 picorv32.reg_op1[20]
.sym 65842 $abc$36366$n4168
.sym 65845 $abc$36366$n4893
.sym 65846 $abc$36366$n5458_1
.sym 65847 $abc$36366$n5141
.sym 65851 $abc$36366$n4127
.sym 65852 $abc$36366$n4891
.sym 65853 $abc$36366$n3024
.sym 65854 $abc$36366$n5141
.sym 65857 picorv32.cpuregs_rs1[13]
.sym 65858 $abc$36366$n4130
.sym 65859 $abc$36366$n4128
.sym 65860 $abc$36366$n4037_1
.sym 65863 $abc$36366$n3024
.sym 65864 $abc$36366$n4143
.sym 65865 $abc$36366$n4893
.sym 65866 $abc$36366$n4142
.sym 65867 $abc$36366$n3089
.sym 65868 sys_clk_$glb_clk
.sym 65870 $abc$36366$n4129
.sym 65871 picorv32.reg_op1[24]
.sym 65872 $abc$36366$n5484_1
.sym 65873 $abc$36366$n4201_1
.sym 65874 picorv32.reg_op1[23]
.sym 65875 $abc$36366$n5482_1
.sym 65876 $abc$36366$n4128
.sym 65877 $abc$36366$n4202
.sym 65878 picorv32.irq_mask[24]
.sym 65880 spram_bus_adr[10]
.sym 65882 picorv32.cpuregs_rs1[1]
.sym 65883 picorv32.cpuregs_rs1[29]
.sym 65884 $abc$36366$n3046
.sym 65886 picorv32.cpu_state[3]
.sym 65887 picorv32.cpuregs_rs1[19]
.sym 65891 picorv32.reg_op1[5]
.sym 65892 picorv32.reg_op1[15]
.sym 65893 $abc$36366$n3070
.sym 65894 $abc$36366$n3070
.sym 65895 $abc$36366$n3024
.sym 65896 $abc$36366$n4045
.sym 65897 $abc$36366$n7131
.sym 65898 picorv32.reg_op1[25]
.sym 65899 $abc$36366$n3021
.sym 65900 picorv32.reg_op1[1]
.sym 65901 picorv32.reg_op1[7]
.sym 65902 picorv32.reg_op1[4]
.sym 65903 picorv32.alu_out_q[27]
.sym 65904 picorv32.alu_out_q[29]
.sym 65905 picorv32.reg_op1[24]
.sym 65911 picorv32.reg_pc[24]
.sym 65913 $abc$36366$n3089
.sym 65914 picorv32.reg_op1[16]
.sym 65915 $abc$36366$n3021
.sym 65918 $abc$36366$n5141
.sym 65920 $abc$36366$n4148
.sym 65921 $abc$36366$n5460_1
.sym 65922 $abc$36366$n4045
.sym 65923 $abc$36366$n4037_1
.sym 65925 picorv32.reg_pc[16]
.sym 65926 picorv32.reg_op1[27]
.sym 65927 picorv32.cpuregs_rs1[28]
.sym 65928 $abc$36366$n4226
.sym 65929 picorv32.reg_pc[23]
.sym 65930 $abc$36366$n4901
.sym 65931 $abc$36366$n3007_1
.sym 65932 picorv32.reg_op1[29]
.sym 65934 $abc$36366$n4080_1
.sym 65935 $abc$36366$n2995
.sym 65936 $abc$36366$n4036_1
.sym 65937 $abc$36366$n3024
.sym 65938 $abc$36366$n4902
.sym 65939 $abc$36366$n4150
.sym 65940 $abc$36366$n4894
.sym 65942 $abc$36366$n4080_1
.sym 65950 $abc$36366$n2995
.sym 65951 $abc$36366$n4036_1
.sym 65952 picorv32.reg_op1[29]
.sym 65953 picorv32.reg_op1[27]
.sym 65956 $abc$36366$n4894
.sym 65957 $abc$36366$n5141
.sym 65958 $abc$36366$n4148
.sym 65959 $abc$36366$n4150
.sym 65962 picorv32.reg_op1[16]
.sym 65963 $abc$36366$n4045
.sym 65964 $abc$36366$n5460_1
.sym 65965 $abc$36366$n3021
.sym 65968 $abc$36366$n4080_1
.sym 65969 $abc$36366$n3024
.sym 65970 $abc$36366$n4894
.sym 65971 picorv32.reg_pc[16]
.sym 65974 $abc$36366$n4901
.sym 65975 picorv32.reg_pc[23]
.sym 65976 $abc$36366$n3024
.sym 65977 $abc$36366$n4080_1
.sym 65980 picorv32.cpuregs_rs1[28]
.sym 65981 $abc$36366$n4037_1
.sym 65982 $abc$36366$n3007_1
.sym 65983 $abc$36366$n4226
.sym 65986 $abc$36366$n3024
.sym 65987 picorv32.reg_pc[24]
.sym 65988 $abc$36366$n4080_1
.sym 65989 $abc$36366$n4902
.sym 65990 $abc$36366$n3089
.sym 65991 sys_clk_$glb_clk
.sym 65993 picorv32.reg_op1[25]
.sym 65997 $abc$36366$n4206_1
.sym 65998 $abc$36366$n4205
.sym 66001 $abc$36366$n4278_1
.sym 66007 $abc$36366$n3089
.sym 66008 $abc$36366$n3007_1
.sym 66011 picorv32.cpuregs_rs1[16]
.sym 66012 picorv32.reg_op2[13]
.sym 66013 $abc$36366$n3089
.sym 66014 picorv32.reg_op1[24]
.sym 66015 picorv32.reg_op2[8]
.sym 66016 $abc$36366$n3021
.sym 66017 $abc$36366$n4667
.sym 66019 picorv32.reg_op1[14]
.sym 66020 picorv32.alu_out_q[21]
.sym 66021 picorv32.reg_op1[23]
.sym 66022 $abc$36366$n4421
.sym 66023 picorv32.reg_op1[12]
.sym 66024 spram_bus_adr[13]
.sym 66026 picorv32.reg_op1[25]
.sym 66028 picorv32.reg_op1[14]
.sym 66043 $abc$36366$n4234_1
.sym 66045 picorv32.reg_op1[30]
.sym 66047 $abc$36366$n2995
.sym 66051 $abc$36366$n4036_1
.sym 66057 picorv32.reg_op1[28]
.sym 66062 $abc$36366$n3007_1
.sym 66073 picorv32.reg_op1[28]
.sym 66076 $abc$36366$n2995
.sym 66097 $abc$36366$n4036_1
.sym 66098 $abc$36366$n4234_1
.sym 66099 $abc$36366$n3007_1
.sym 66100 picorv32.reg_op1[30]
.sym 66116 $abc$36366$n4519
.sym 66117 $abc$36366$n4428
.sym 66118 $abc$36366$n4517_1
.sym 66119 $abc$36366$n4513
.sym 66120 $abc$36366$n4582
.sym 66121 $abc$36366$n4584
.sym 66122 picorv32.alu_out_q[13]
.sym 66123 $abc$36366$n4427_1
.sym 66128 picorv32.reg_op1[10]
.sym 66130 picorv32.reg_op1[17]
.sym 66132 picorv32.reg_op1[4]
.sym 66134 $abc$36366$n5141
.sym 66135 $abc$36366$n4036_1
.sym 66136 picorv32.reg_op1[1]
.sym 66139 $abc$36366$n3021
.sym 66140 basesoc_bus_wishbone_dat_r[7]
.sym 66141 picorv32.reg_op2[2]
.sym 66143 picorv32.alu_out_q[25]
.sym 66144 $abc$36366$n4209_1
.sym 66146 picorv32.alu_out_q[20]
.sym 66147 picorv32.reg_op1[28]
.sym 66148 $abc$36366$n3007_1
.sym 66149 picorv32.reg_op1[22]
.sym 66150 picorv32.alu_out_q[11]
.sym 66151 picorv32.reg_op1[5]
.sym 66157 $abc$36366$n4610
.sym 66159 $abc$36366$n4604
.sym 66160 picorv32.reg_op2[17]
.sym 66161 $abc$36366$n4609_1
.sym 66163 $abc$36366$n4611_1
.sym 66165 $abc$36366$n4420_1
.sym 66167 $abc$36366$n4417_1
.sym 66170 $abc$36366$n4456_1
.sym 66173 $abc$36366$n4629
.sym 66174 $abc$36366$n4612_1
.sym 66175 picorv32.reg_op1[17]
.sym 66177 $abc$36366$n4667
.sym 66178 $abc$36366$n4584
.sym 66180 picorv32.reg_op2[4]
.sym 66181 $abc$36366$n4442_1
.sym 66182 $abc$36366$n4421
.sym 66183 $abc$36366$n4517_1
.sym 66185 $abc$36366$n4419_1
.sym 66188 $abc$36366$n4427_1
.sym 66190 picorv32.reg_op1[17]
.sym 66191 $abc$36366$n4420_1
.sym 66192 $abc$36366$n4611_1
.sym 66193 picorv32.reg_op2[17]
.sym 66196 $abc$36366$n4442_1
.sym 66197 $abc$36366$n4427_1
.sym 66198 picorv32.reg_op2[4]
.sym 66202 $abc$36366$n4456_1
.sym 66203 $abc$36366$n4417_1
.sym 66205 picorv32.reg_op2[4]
.sym 66209 $abc$36366$n4610
.sym 66210 $abc$36366$n4612_1
.sym 66211 $abc$36366$n4609_1
.sym 66214 $abc$36366$n4604
.sym 66215 picorv32.reg_op2[4]
.sym 66217 $abc$36366$n4442_1
.sym 66220 $abc$36366$n4584
.sym 66221 $abc$36366$n4667
.sym 66222 picorv32.reg_op2[4]
.sym 66223 $abc$36366$n4604
.sym 66226 $abc$36366$n4421
.sym 66227 picorv32.reg_op2[17]
.sym 66228 picorv32.reg_op1[17]
.sym 66229 $abc$36366$n4419_1
.sym 66232 $abc$36366$n4517_1
.sym 66233 $abc$36366$n4629
.sym 66234 picorv32.reg_op2[4]
.sym 66235 $abc$36366$n4604
.sym 66237 sys_clk_$glb_clk
.sym 66239 $abc$36366$n4442_1
.sym 66240 $abc$36366$n4450_1
.sym 66241 $abc$36366$n4430_1
.sym 66242 $abc$36366$n4518_1
.sym 66243 $abc$36366$n4443
.sym 66244 $abc$36366$n4554
.sym 66245 $abc$36366$n4431
.sym 66246 $abc$36366$n4429_1
.sym 66247 $abc$36366$n4420_1
.sym 66250 spram_bus_adr[9]
.sym 66252 sram_bus_dat_w[3]
.sym 66253 picorv32.reg_op2[11]
.sym 66254 picorv32.reg_op2[17]
.sym 66255 $abc$36366$n4514_1
.sym 66256 picorv32.reg_op1[12]
.sym 66257 picorv32.reg_op1[9]
.sym 66258 $abc$36366$n4456_1
.sym 66260 picorv32.reg_op2[10]
.sym 66263 picorv32.reg_op1[31]
.sym 66264 picorv32.reg_op1[13]
.sym 66265 picorv32.alu_out_q[19]
.sym 66267 spram_bus_adr[1]
.sym 66269 picorv32.reg_op1[29]
.sym 66270 picorv32.reg_op1[25]
.sym 66271 picorv32.reg_op1[15]
.sym 66272 picorv32.reg_op1[21]
.sym 66273 picorv32.reg_op1[27]
.sym 66274 picorv32.reg_op2[0]
.sym 66280 picorv32.reg_op2[25]
.sym 66281 picorv32.reg_op2[4]
.sym 66282 $abc$36366$n4604
.sym 66284 $abc$36366$n4557
.sym 66286 $abc$36366$n4648_1
.sym 66287 $abc$36366$n4419_1
.sym 66289 $abc$36366$n4649
.sym 66290 $abc$36366$n4483
.sym 66292 $abc$36366$n4555
.sym 66293 picorv32.reg_op2[3]
.sym 66294 $abc$36366$n4420_1
.sym 66295 picorv32.reg_op2[4]
.sym 66296 picorv32.reg_op1[25]
.sym 66297 $abc$36366$n4450_1
.sym 66298 $abc$36366$n4556
.sym 66299 $abc$36366$n4650
.sym 66300 picorv32.reg_op1[9]
.sym 66301 $abc$36366$n4421
.sym 66303 $abc$36366$n4558
.sym 66304 $abc$36366$n4553
.sym 66305 $abc$36366$n5500_1
.sym 66306 $abc$36366$n4456_1
.sym 66307 $abc$36366$n4417_1
.sym 66309 $abc$36366$n4554
.sym 66310 $abc$36366$n4490_1
.sym 66311 picorv32.reg_op2[9]
.sym 66313 $abc$36366$n4417_1
.sym 66314 picorv32.reg_op2[4]
.sym 66315 $abc$36366$n4554
.sym 66316 $abc$36366$n4555
.sym 66319 $abc$36366$n4419_1
.sym 66320 picorv32.reg_op2[25]
.sym 66321 $abc$36366$n4421
.sym 66322 picorv32.reg_op1[25]
.sym 66325 picorv32.reg_op1[9]
.sym 66326 $abc$36366$n4420_1
.sym 66327 picorv32.reg_op2[9]
.sym 66331 $abc$36366$n4483
.sym 66332 picorv32.reg_op2[3]
.sym 66333 $abc$36366$n4490_1
.sym 66334 $abc$36366$n5500_1
.sym 66337 picorv32.reg_op2[3]
.sym 66338 $abc$36366$n4456_1
.sym 66340 $abc$36366$n4450_1
.sym 66343 $abc$36366$n4553
.sym 66344 $abc$36366$n4556
.sym 66345 $abc$36366$n4558
.sym 66346 $abc$36366$n4557
.sym 66349 picorv32.reg_op2[4]
.sym 66350 $abc$36366$n4555
.sym 66351 $abc$36366$n4604
.sym 66356 $abc$36366$n4648_1
.sym 66357 $abc$36366$n4650
.sym 66358 $abc$36366$n4649
.sym 66360 sys_clk_$glb_clk
.sym 66362 $abc$36366$n4447_1
.sym 66363 $abc$36366$n4491
.sym 66364 $abc$36366$n4448_1
.sym 66365 $abc$36366$n4492_1
.sym 66366 $abc$36366$n4537
.sym 66367 $abc$36366$n4449
.sym 66368 $abc$36366$n4490_1
.sym 66369 $abc$36366$n4536_1
.sym 66375 picorv32.reg_op1[15]
.sym 66376 picorv32.alu_out_q[9]
.sym 66378 $abc$36366$n4483
.sym 66379 picorv32.reg_op1[16]
.sym 66381 picorv32.reg_op2[23]
.sym 66382 picorv32.reg_op2[21]
.sym 66383 $abc$36366$n4419_1
.sym 66384 picorv32.reg_op2[16]
.sym 66385 picorv32.reg_op1[2]
.sym 66386 $abc$36366$n4661
.sym 66387 picorv32.alu_out_q[27]
.sym 66388 sram_bus_adr[1]
.sym 66392 picorv32.reg_op1[1]
.sym 66393 picorv32.reg_op1[24]
.sym 66394 picorv32.reg_op1[4]
.sym 66395 picorv32.reg_op1[25]
.sym 66396 $abc$36366$n4535
.sym 66397 picorv32.reg_op2[4]
.sym 66403 $abc$36366$n4541
.sym 66404 picorv32.reg_op2[4]
.sym 66405 $abc$36366$n4570
.sym 66406 $abc$36366$n4569_1
.sym 66407 $abc$36366$n4540
.sym 66410 $abc$36366$n4417_1
.sym 66411 $abc$36366$n4493
.sym 66412 picorv32.reg_op2[3]
.sym 66415 $abc$36366$n4486_1
.sym 66420 $abc$36366$n4490_1
.sym 66421 picorv32.reg_op2[4]
.sym 66422 $abc$36366$n4495
.sym 66423 $abc$36366$n4539
.sym 66425 $abc$36366$n4571
.sym 66426 $abc$36366$n4568
.sym 66427 $abc$36366$n4541
.sym 66428 picorv32.reg_op2[2]
.sym 66430 $abc$36366$n4492_1
.sym 66431 $abc$36366$n4537
.sym 66433 $abc$36366$n4573
.sym 66434 $abc$36366$n4536_1
.sym 66436 $abc$36366$n4492_1
.sym 66437 $abc$36366$n4495
.sym 66438 picorv32.reg_op2[2]
.sym 66442 picorv32.reg_op2[4]
.sym 66443 $abc$36366$n4536_1
.sym 66444 $abc$36366$n4417_1
.sym 66445 $abc$36366$n4539
.sym 66448 picorv32.reg_op2[4]
.sym 66449 $abc$36366$n4486_1
.sym 66450 picorv32.reg_op2[3]
.sym 66451 $abc$36366$n4493
.sym 66454 $abc$36366$n4490_1
.sym 66456 $abc$36366$n4486_1
.sym 66457 picorv32.reg_op2[3]
.sym 66460 $abc$36366$n4540
.sym 66462 picorv32.reg_op2[3]
.sym 66463 $abc$36366$n4541
.sym 66466 $abc$36366$n4573
.sym 66468 $abc$36366$n4568
.sym 66469 $abc$36366$n4571
.sym 66472 picorv32.reg_op2[3]
.sym 66473 $abc$36366$n4537
.sym 66474 $abc$36366$n4541
.sym 66478 $abc$36366$n4569_1
.sym 66479 $abc$36366$n4570
.sym 66480 $abc$36366$n4417_1
.sym 66481 picorv32.reg_op2[4]
.sym 66483 sys_clk_$glb_clk
.sym 66485 $abc$36366$n4451_1
.sym 66486 $abc$36366$n4455
.sym 66487 $abc$36366$n4454_1
.sym 66488 $abc$36366$n4495
.sym 66489 $abc$36366$n4452
.sym 66490 $abc$36366$n4494_1
.sym 66491 $abc$36366$n4457_1
.sym 66492 sram_bus_adr[1]
.sym 66497 picorv32.reg_op1[26]
.sym 66498 picorv32.reg_op2[27]
.sym 66499 picorv32.reg_op2[24]
.sym 66501 picorv32.reg_op2[26]
.sym 66505 picorv32.reg_op1[29]
.sym 66506 $abc$36366$n4417_1
.sym 66507 sram_bus_adr[2]
.sym 66512 spram_bus_adr[12]
.sym 66514 $abc$36366$n4421
.sym 66516 spram_bus_adr[13]
.sym 66527 $abc$36366$n4604
.sym 66531 $abc$36366$n4489
.sym 66532 $abc$36366$n4490_1
.sym 66534 $abc$36366$n4620_1
.sym 66535 picorv32.reg_op2[3]
.sym 66537 $abc$36366$n4619_1
.sym 66539 $abc$36366$n4659
.sym 66543 $abc$36366$n4456_1
.sym 66544 $abc$36366$n4622
.sym 66545 $abc$36366$n4495
.sym 66546 $abc$36366$n4661
.sym 66549 $abc$36366$n4658
.sym 66550 $abc$36366$n4493
.sym 66552 $abc$36366$n4570
.sym 66554 picorv32.reg_op2[2]
.sym 66555 $abc$36366$n4494_1
.sym 66557 picorv32.reg_op2[4]
.sym 66560 $abc$36366$n4495
.sym 66561 $abc$36366$n4494_1
.sym 66562 picorv32.reg_op2[2]
.sym 66566 $abc$36366$n4622
.sym 66567 $abc$36366$n4620_1
.sym 66568 $abc$36366$n4619_1
.sym 66572 $abc$36366$n4456_1
.sym 66573 picorv32.reg_op2[3]
.sym 66574 $abc$36366$n4493
.sym 66577 $abc$36366$n4489
.sym 66578 picorv32.reg_op2[4]
.sym 66579 $abc$36366$n4604
.sym 66583 $abc$36366$n4494_1
.sym 66584 $abc$36366$n4456_1
.sym 66586 picorv32.reg_op2[2]
.sym 66590 picorv32.reg_op2[3]
.sym 66591 $abc$36366$n4493
.sym 66592 $abc$36366$n4490_1
.sym 66595 $abc$36366$n4661
.sym 66597 $abc$36366$n4659
.sym 66598 $abc$36366$n4658
.sym 66601 $abc$36366$n4570
.sym 66602 picorv32.reg_op2[4]
.sym 66603 $abc$36366$n4604
.sym 66606 sys_clk_$glb_clk
.sym 66608 $abc$36366$n4453_1
.sym 66609 $abc$36366$n2852
.sym 66612 $abc$36366$n4538
.sym 66613 $abc$36366$n4623
.sym 66620 $PACKER_VCC_NET
.sym 66622 sram_bus_dat_w[1]
.sym 66625 sram_bus_adr[1]
.sym 66626 basesoc_uart_rx_fifo_syncfifo_re
.sym 66628 sram_bus_dat_w[0]
.sym 66629 $abc$36366$n2821
.sym 66630 picorv32.reg_op1[30]
.sym 66632 spram_bus_adr[11]
.sym 66635 picorv32.reg_op1[28]
.sym 66636 $abc$36366$n2849
.sym 66637 sram_bus_dat_w[2]
.sym 66638 sys_rst
.sym 66640 picorv32.reg_op2[2]
.sym 66642 sram_bus_adr[1]
.sym 66643 basesoc_bus_wishbone_dat_r[7]
.sym 66649 sys_rst
.sym 66651 $abc$36366$n2796
.sym 66654 picorv32.reg_op1[19]
.sym 66657 basesoc_uart_rx_fifo_source_valid
.sym 66659 $abc$36366$n4621
.sym 66660 basesoc_uart_rx_old_trigger
.sym 66662 picorv32.reg_op1[19]
.sym 66665 $abc$36366$n3267
.sym 66668 picorv32.reg_op2[27]
.sym 66669 $abc$36366$n4419_1
.sym 66674 $abc$36366$n4421
.sym 66675 picorv32.reg_op1[27]
.sym 66676 $abc$36366$n4660_1
.sym 66677 $abc$36366$n2795
.sym 66678 $abc$36366$n4420_1
.sym 66679 picorv32.reg_op2[19]
.sym 66682 picorv32.reg_op1[19]
.sym 66683 picorv32.reg_op2[19]
.sym 66684 $abc$36366$n4420_1
.sym 66685 $abc$36366$n4621
.sym 66694 $abc$36366$n4419_1
.sym 66695 picorv32.reg_op1[19]
.sym 66696 $abc$36366$n4421
.sym 66697 picorv32.reg_op2[19]
.sym 66700 picorv32.reg_op1[27]
.sym 66701 $abc$36366$n4421
.sym 66702 picorv32.reg_op2[27]
.sym 66703 $abc$36366$n4419_1
.sym 66708 basesoc_uart_rx_old_trigger
.sym 66709 basesoc_uart_rx_fifo_source_valid
.sym 66712 picorv32.reg_op1[27]
.sym 66713 $abc$36366$n4660_1
.sym 66714 picorv32.reg_op2[27]
.sym 66715 $abc$36366$n4420_1
.sym 66721 $abc$36366$n2795
.sym 66724 $abc$36366$n2795
.sym 66725 sys_rst
.sym 66727 $abc$36366$n3267
.sym 66728 $abc$36366$n2796
.sym 66729 sys_clk_$glb_clk
.sym 66730 sys_rst_$glb_sr
.sym 66731 $abc$36366$n5235_1
.sym 66732 basesoc_bus_wishbone_dat_r[0]
.sym 66733 $abc$36366$n5233_1
.sym 66734 $abc$36366$n5243
.sym 66735 basesoc_bus_wishbone_dat_r[6]
.sym 66736 basesoc_bus_wishbone_dat_r[5]
.sym 66737 $abc$36366$n5240
.sym 66738 $abc$36366$n5246
.sym 66743 sys_rst
.sym 66746 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 66748 $abc$36366$n3161
.sym 66749 sram_bus_adr[2]
.sym 66750 sram_bus_dat_w[4]
.sym 66753 basesoc_uart_tx_pending
.sym 66755 sram_bus_adr[11]
.sym 66757 $abc$36366$n2851_1
.sym 66760 $abc$36366$n5240
.sym 66761 picorv32.reg_op1[27]
.sym 66762 $abc$36366$n5251
.sym 66765 sram_bus_adr[12]
.sym 66766 picorv32.reg_op2[0]
.sym 66773 $abc$36366$n2852
.sym 66782 spram_bus_adr[12]
.sym 66785 sram_bus_adr[2]
.sym 66792 spram_bus_adr[11]
.sym 66796 basesoc_uart_rx_fifo_source_valid
.sym 66813 spram_bus_adr[12]
.sym 66823 basesoc_uart_rx_fifo_source_valid
.sym 66831 spram_bus_adr[11]
.sym 66835 $abc$36366$n2852
.sym 66838 sram_bus_adr[2]
.sym 66852 sys_clk_$glb_clk
.sym 66853 sys_rst_$glb_sr
.sym 66854 basesoc_bus_wishbone_dat_r[4]
.sym 66855 $abc$36366$n3370
.sym 66856 basesoc_bus_wishbone_dat_r[3]
.sym 66857 $abc$36366$n5232_1
.sym 66858 sel_r
.sym 66859 basesoc_bus_wishbone_dat_r[7]
.sym 66860 interface0_bank_bus_dat_r[4]
.sym 66867 $PACKER_VCC_NET
.sym 66868 $abc$36366$n2851_1
.sym 66872 basesoc_uart_rx_fifo_source_valid
.sym 66873 $abc$36366$n5238_1
.sym 66879 $abc$36366$n5249
.sym 66882 $abc$36366$n3263
.sym 66885 sram_bus_dat_w[0]
.sym 66886 $abc$36366$n2848
.sym 66887 $abc$36366$n2852
.sym 66896 $abc$36366$n3264
.sym 66897 sram_bus_we
.sym 66899 sram_bus_adr[11]
.sym 66902 sram_bus_adr[10]
.sym 66904 sram_bus_adr[12]
.sym 66915 sram_bus_adr[13]
.sym 66916 sram_bus_adr[9]
.sym 66921 $abc$36366$n2849
.sym 66922 spram_bus_adr[13]
.sym 66923 spram_bus_adr[9]
.sym 66925 spram_bus_adr[10]
.sym 66928 sram_bus_adr[11]
.sym 66929 $abc$36366$n2849
.sym 66930 sram_bus_adr[12]
.sym 66941 sram_bus_adr[9]
.sym 66942 sram_bus_adr[13]
.sym 66943 sram_bus_adr[10]
.sym 66954 spram_bus_adr[13]
.sym 66958 spram_bus_adr[9]
.sym 66965 $abc$36366$n3264
.sym 66966 sram_bus_we
.sym 66970 spram_bus_adr[10]
.sym 66975 sys_clk_$glb_clk
.sym 66976 sys_rst_$glb_sr
.sym 66978 interface0_bank_bus_dat_r[0]
.sym 66979 $abc$36366$n5247
.sym 66980 $abc$36366$n5251
.sym 66981 interface0_bank_bus_dat_r[3]
.sym 66982 $abc$36366$n9
.sym 66983 basesoc_bus_wishbone_dat_r[2]
.sym 66993 sram_bus_dat_w[6]
.sym 66994 interface1_bank_bus_dat_r[4]
.sym 66995 sram_bus_dat_w[5]
.sym 66998 $abc$36366$n3370
.sym 66999 interface1_bank_bus_dat_r[3]
.sym 67000 interface4_bank_bus_dat_r[0]
.sym 67001 $abc$36366$n3236
.sym 67004 $abc$36366$n9
.sym 67005 $abc$36366$n3333
.sym 67006 sram_bus_dat_w[5]
.sym 67007 $abc$36366$n7
.sym 67008 spram_bus_adr[13]
.sym 67010 interface3_bank_bus_dat_r[7]
.sym 67011 $abc$36366$n3264
.sym 67012 interface3_bank_bus_dat_r[5]
.sym 67018 $abc$36366$n11
.sym 67020 $abc$36366$n3291
.sym 67025 $abc$36366$n7
.sym 67027 sram_bus_adr[11]
.sym 67029 $abc$36366$n3237
.sym 67030 sram_bus_adr[13]
.sym 67031 sram_bus_adr[9]
.sym 67033 sram_bus_adr[10]
.sym 67036 $abc$36366$n2685
.sym 67037 sram_bus_adr[12]
.sym 67051 $abc$36366$n11
.sym 67057 sram_bus_adr[13]
.sym 67058 sram_bus_adr[9]
.sym 67060 $abc$36366$n3237
.sym 67063 sram_bus_adr[9]
.sym 67065 sram_bus_adr[10]
.sym 67066 sram_bus_adr[13]
.sym 67070 sram_bus_adr[11]
.sym 67071 sram_bus_adr[12]
.sym 67072 sram_bus_adr[10]
.sym 67075 $abc$36366$n3237
.sym 67076 sram_bus_adr[13]
.sym 67077 sram_bus_adr[9]
.sym 67083 $abc$36366$n7
.sym 67087 $abc$36366$n3291
.sym 67088 sram_bus_adr[12]
.sym 67089 sram_bus_adr[11]
.sym 67094 sram_bus_adr[11]
.sym 67095 sram_bus_adr[12]
.sym 67096 $abc$36366$n3291
.sym 67097 $abc$36366$n2685
.sym 67098 sys_clk_$glb_clk
.sym 67100 $abc$36366$n5249
.sym 67101 $abc$36366$n2895
.sym 67105 interface0_bank_bus_dat_r[1]
.sym 67112 csrbank4_txfull_w
.sym 67114 basesoc_uart_phy_uart_clk_rxen
.sym 67116 $abc$36366$n3264
.sym 67118 interface5_bank_bus_dat_r[2]
.sym 67120 sram_bus_dat_w[5]
.sym 67122 $abc$36366$n3236
.sym 67124 sys_rst
.sym 67125 sram_bus_dat_w[2]
.sym 67126 sys_rst
.sym 67127 interface0_bank_bus_dat_r[2]
.sym 67130 sram_bus_adr[1]
.sym 67131 sys_rst
.sym 67132 $abc$36366$n2685
.sym 67133 $abc$36366$n3333
.sym 67134 $abc$36366$n3289
.sym 67135 $abc$36366$n7
.sym 67141 sys_rst
.sym 67143 $abc$36366$n2685
.sym 67147 $abc$36366$n3333
.sym 67148 $abc$36366$n3290
.sym 67150 sram_bus_dat_w[3]
.sym 67154 $abc$36366$n9
.sym 67156 $abc$36366$n3215
.sym 67158 sram_bus_we
.sym 67174 sram_bus_dat_w[3]
.sym 67176 sys_rst
.sym 67180 $abc$36366$n3290
.sym 67182 sram_bus_we
.sym 67198 $abc$36366$n3215
.sym 67200 $abc$36366$n3333
.sym 67201 sram_bus_we
.sym 67217 $abc$36366$n9
.sym 67220 $abc$36366$n2685
.sym 67221 sys_clk_$glb_clk
.sym 67223 user_led3
.sym 67224 $abc$36366$n5088
.sym 67225 user_led1
.sym 67226 user_led2
.sym 67227 $abc$36366$n3212
.sym 67228 $abc$36366$n2936
.sym 67229 user_led0
.sym 67230 $abc$36366$n5089_1
.sym 67236 $abc$36366$n4928
.sym 67238 eventsourceprocess1_trigger
.sym 67239 $abc$36366$n3289
.sym 67240 $abc$36366$n3217
.sym 67242 interface5_bank_bus_dat_r[5]
.sym 67244 $abc$36366$n3215
.sym 67245 sys_rst
.sym 67247 sram_bus_adr[3]
.sym 67248 $abc$36366$n3212
.sym 67249 $abc$36366$n3218
.sym 67250 sram_bus_adr[4]
.sym 67252 eventmanager_storage_full[1]
.sym 67254 $abc$36366$n5085_1
.sym 67256 $abc$36366$n13
.sym 67257 basesoc_uart_phy_rx_busy
.sym 67258 sram_bus_dat_w[1]
.sym 67265 sram_bus_adr[3]
.sym 67274 sram_bus_adr[4]
.sym 67275 $abc$36366$n3218
.sym 67279 sram_bus_adr[2]
.sym 67280 sram_bus_dat_w[4]
.sym 67284 sys_rst
.sym 67293 $abc$36366$n3329_1
.sym 67309 $abc$36366$n3218
.sym 67310 sram_bus_adr[4]
.sym 67311 $abc$36366$n3329_1
.sym 67316 sys_rst
.sym 67318 sram_bus_dat_w[4]
.sym 67327 sram_bus_adr[3]
.sym 67330 sram_bus_adr[2]
.sym 67347 interface0_bank_bus_dat_r[2]
.sym 67358 $abc$36366$n3215
.sym 67359 csrbank5_tuning_word3_w[7]
.sym 67360 sram_bus_dat_w[2]
.sym 67363 $abc$36366$n2865
.sym 67364 eventsourceprocess1_pending
.sym 67365 basesoc_uart_phy_tx_busy
.sym 67366 $abc$36366$n7
.sym 67372 user_led2
.sym 67373 sram_bus_dat_w[0]
.sym 67376 $abc$36366$n2936
.sym 67378 user_led0
.sym 67381 $abc$36366$n5
.sym 67395 sram_bus_dat_w[1]
.sym 67397 sram_bus_adr[2]
.sym 67398 sys_rst
.sym 67406 $abc$36366$n3289
.sym 67407 sram_bus_adr[3]
.sym 67409 $abc$36366$n3218
.sym 67410 sram_bus_adr[4]
.sym 67414 $abc$36366$n3313
.sym 67434 sys_rst
.sym 67435 sram_bus_dat_w[1]
.sym 67438 sram_bus_adr[2]
.sym 67439 $abc$36366$n3218
.sym 67440 sram_bus_adr[4]
.sym 67441 sram_bus_adr[3]
.sym 67451 sys_rst
.sym 67452 $abc$36366$n3289
.sym 67453 $abc$36366$n3313
.sym 67463 $abc$36366$n3218
.sym 67464 sram_bus_adr[2]
.sym 67465 sram_bus_adr[3]
.sym 67469 $abc$36366$n5092
.sym 67470 eventmanager_storage_full[0]
.sym 67471 eventmanager_storage_full[1]
.sym 67472 $abc$36366$n5085_1
.sym 67474 $abc$36366$n5086
.sym 67475 $abc$36366$n5091_1
.sym 67476 eventmanager_storage_full[2]
.sym 67486 csrbank3_load1_w[4]
.sym 67487 $abc$36366$n13
.sym 67490 sram_bus_dat_w[7]
.sym 67491 $abc$36366$n3217
.sym 67493 eventsourceprocess2_pending
.sym 67494 sram_bus_adr[0]
.sym 67496 $abc$36366$n2863
.sym 67499 sram_bus_dat_w[5]
.sym 67500 $abc$36366$n4959_1
.sym 67511 sram_bus_dat_w[3]
.sym 67512 $abc$36366$n2863
.sym 67528 sram_bus_dat_w[1]
.sym 67561 sram_bus_dat_w[3]
.sym 67588 sram_bus_dat_w[1]
.sym 67589 $abc$36366$n2863
.sym 67590 sys_clk_$glb_clk
.sym 67591 sys_rst_$glb_sr
.sym 67597 $abc$36366$n5
.sym 67598 csrbank3_load1_w[5]
.sym 67606 sram_bus_dat_w[0]
.sym 67608 csrbank3_load1_w[6]
.sym 67613 csrbank3_load1_w[6]
.sym 67625 eventsourceprocess0_pending
.sym 67641 basesoc_timer0_value[18]
.sym 67655 basesoc_timer0_value[10]
.sym 67680 basesoc_timer0_value[10]
.sym 67708 basesoc_timer0_value[18]
.sym 67712 $abc$36366$n2881_$glb_ce
.sym 67713 sys_clk_$glb_clk
.sym 67714 sys_rst_$glb_sr
.sym 67737 sys_rst
.sym 67745 $abc$36366$n2865
.sym 67758 sram_bus_dat_w[6]
.sym 67767 $abc$36366$n2873
.sym 67768 sram_bus_dat_w[1]
.sym 67792 sram_bus_dat_w[1]
.sym 67803 sram_bus_dat_w[6]
.sym 67835 $abc$36366$n2873
.sym 67836 sys_clk_$glb_clk
.sym 67837 sys_rst_$glb_sr
.sym 67856 basesoc_uart_phy_uart_clk_txen
.sym 67869 user_led2
.sym 68064 $abc$36366$n2947
.sym 68067 $abc$36366$n176
.sym 68075 picorv32.mem_wordsize[0]
.sym 68079 basesoc_bus_wishbone_dat_r[0]
.sym 68080 basesoc_bus_wishbone_dat_r[4]
.sym 68084 picorv32.reg_next_pc[23]
.sym 68085 basesoc_bus_wishbone_dat_r[3]
.sym 68096 user_led4
.sym 68200 basesoc_bus_wishbone_dat_r[6]
.sym 68202 $abc$36366$n176
.sym 68203 $abc$36366$n2913
.sym 68212 $abc$36366$n2950
.sym 68230 picorv32.mem_wordsize[2]
.sym 68232 $abc$36366$n5369
.sym 68234 $abc$36366$n5370
.sym 68243 basesoc_bus_wishbone_dat_r[2]
.sym 68250 $abc$36366$n2904
.sym 68266 $abc$36366$n3854_1
.sym 68270 $abc$36366$n5310
.sym 68277 $abc$36366$n5309
.sym 68278 $abc$36366$n3854_1
.sym 68280 $abc$36366$n3848_1
.sym 68289 $abc$36366$n5369
.sym 68291 $abc$36366$n5370
.sym 68299 $abc$36366$n3854_1
.sym 68300 $abc$36366$n3848_1
.sym 68301 $abc$36366$n5309
.sym 68302 $abc$36366$n5369
.sym 68311 $abc$36366$n5310
.sym 68312 $abc$36366$n3848_1
.sym 68313 $abc$36366$n5370
.sym 68314 $abc$36366$n3854_1
.sym 68349 $abc$36366$n2904
.sym 68350 slave_sel_r[0]
.sym 68355 $abc$36366$n2905_1
.sym 68358 basesoc_bus_wishbone_dat_r[5]
.sym 68359 sram_bus_dat_w[2]
.sym 68360 spram_maskwren1[3]
.sym 68364 slave_sel_r[1]
.sym 68366 $abc$36366$n3854_1
.sym 68367 spram_bus_adr[14]
.sym 68368 $abc$36366$n3848_1
.sym 68372 $abc$36366$n3380
.sym 68376 $abc$36366$n2906_1
.sym 68378 spram_bus_adr[21]
.sym 68383 $abc$36366$n2904
.sym 68392 spiflash_sr[23]
.sym 68393 $abc$36366$n3975_1
.sym 68394 picorv32.reg_op1[1]
.sym 68395 spram_bus_adr[7]
.sym 68396 spram_bus_adr[21]
.sym 68397 picorv32.mem_wordsize[2]
.sym 68398 $abc$36366$n3380
.sym 68403 spiflash_sr[16]
.sym 68405 $abc$36366$n3373_1
.sym 68409 basesoc_bus_wishbone_dat_r[6]
.sym 68411 slave_sel_r[1]
.sym 68413 spram_bus_adr[14]
.sym 68414 spiflash_sr[31]
.sym 68415 slave_sel_r[0]
.sym 68416 $abc$36366$n2950
.sym 68417 basesoc_bus_wishbone_dat_r[7]
.sym 68418 picorv32.mem_wordsize[0]
.sym 68419 spiflash_sr[30]
.sym 68422 slave_sel_r[1]
.sym 68423 slave_sel_r[0]
.sym 68424 spiflash_sr[31]
.sym 68425 basesoc_bus_wishbone_dat_r[7]
.sym 68428 spiflash_sr[30]
.sym 68429 $abc$36366$n3380
.sym 68430 spram_bus_adr[21]
.sym 68431 $abc$36366$n3373_1
.sym 68434 $abc$36366$n3373_1
.sym 68435 spiflash_sr[23]
.sym 68436 $abc$36366$n3380
.sym 68437 spram_bus_adr[14]
.sym 68446 slave_sel_r[1]
.sym 68447 slave_sel_r[0]
.sym 68448 basesoc_bus_wishbone_dat_r[6]
.sym 68449 spiflash_sr[30]
.sym 68453 $abc$36366$n3380
.sym 68454 spiflash_sr[16]
.sym 68455 spram_bus_adr[7]
.sym 68458 picorv32.mem_wordsize[0]
.sym 68459 picorv32.mem_wordsize[2]
.sym 68460 $abc$36366$n3975_1
.sym 68461 picorv32.reg_op1[1]
.sym 68468 $abc$36366$n2950
.sym 68469 sys_clk_$glb_clk
.sym 68470 sys_rst_$glb_sr
.sym 68471 spiflash_sr[28]
.sym 68472 spiflash_sr[26]
.sym 68473 $abc$36366$n2885_1
.sym 68475 spiflash_sr[29]
.sym 68476 spiflash_sr[27]
.sym 68477 spiflash_sr[30]
.sym 68478 spiflash_sr[25]
.sym 68483 $abc$36366$n3967_1
.sym 68484 $abc$36366$n3002
.sym 68485 $abc$36366$n2821
.sym 68487 spiflash_sr[31]
.sym 68489 $abc$36366$n3975_1
.sym 68493 spram_bus_adr[3]
.sym 68495 $abc$36366$n4339_1
.sym 68496 $abc$36366$n5178
.sym 68497 spram_bus_adr[16]
.sym 68498 $abc$36366$n2979
.sym 68499 $abc$36366$n3846_1
.sym 68501 $abc$36366$n2978
.sym 68502 slave_sel_r[1]
.sym 68505 $abc$36366$n3846_1
.sym 68512 $abc$36366$n5373
.sym 68514 spiflash_sr[24]
.sym 68515 $abc$36366$n5380
.sym 68516 $abc$36366$n3874
.sym 68518 slave_sel_r[1]
.sym 68519 $abc$36366$n5313
.sym 68520 $abc$36366$n5178
.sym 68521 basesoc_bus_wishbone_dat_r[2]
.sym 68522 slave_sel_r[0]
.sym 68525 $abc$36366$n3846_1
.sym 68526 slave_sel_r[1]
.sym 68527 spiflash_sr[27]
.sym 68528 basesoc_bus_wishbone_dat_r[3]
.sym 68529 spiflash_sr[26]
.sym 68530 $abc$36366$n3854_1
.sym 68532 basesoc_bus_wishbone_dat_r[4]
.sym 68533 basesoc_bus_wishbone_dat_r[0]
.sym 68534 $abc$36366$n5320
.sym 68536 spiflash_sr[28]
.sym 68540 spiflash_sr[29]
.sym 68541 basesoc_bus_wishbone_dat_r[5]
.sym 68542 $abc$36366$n3848_1
.sym 68545 basesoc_bus_wishbone_dat_r[5]
.sym 68546 spiflash_sr[29]
.sym 68547 slave_sel_r[1]
.sym 68548 slave_sel_r[0]
.sym 68551 spiflash_sr[26]
.sym 68552 basesoc_bus_wishbone_dat_r[2]
.sym 68553 slave_sel_r[0]
.sym 68554 slave_sel_r[1]
.sym 68557 $abc$36366$n3846_1
.sym 68558 $abc$36366$n5178
.sym 68559 $abc$36366$n3874
.sym 68563 $abc$36366$n5380
.sym 68564 $abc$36366$n3854_1
.sym 68565 $abc$36366$n3848_1
.sym 68566 $abc$36366$n5320
.sym 68569 $abc$36366$n3854_1
.sym 68570 $abc$36366$n5313
.sym 68571 $abc$36366$n5373
.sym 68572 $abc$36366$n3848_1
.sym 68575 slave_sel_r[1]
.sym 68576 basesoc_bus_wishbone_dat_r[3]
.sym 68577 slave_sel_r[0]
.sym 68578 spiflash_sr[27]
.sym 68581 basesoc_bus_wishbone_dat_r[4]
.sym 68582 spiflash_sr[28]
.sym 68583 slave_sel_r[1]
.sym 68584 slave_sel_r[0]
.sym 68587 basesoc_bus_wishbone_dat_r[0]
.sym 68588 spiflash_sr[24]
.sym 68589 slave_sel_r[0]
.sym 68590 slave_sel_r[1]
.sym 68591 $abc$36366$n3020_$glb_ce
.sym 68592 sys_clk_$glb_clk
.sym 68593 $abc$36366$n208_$glb_sr
.sym 68594 $abc$36366$n4789
.sym 68595 $abc$36366$n2978
.sym 68596 $abc$36366$n4863
.sym 68598 $abc$36366$n4762
.sym 68599 $abc$36366$n4857
.sym 68600 $abc$36366$n4790_1
.sym 68601 $abc$36366$n4887_1
.sym 68605 $abc$36366$n3928_1
.sym 68606 spram_bus_adr[8]
.sym 68610 spram_bus_adr[5]
.sym 68611 spiflash_sr[16]
.sym 68612 spram_bus_adr[17]
.sym 68615 $abc$36366$n2917
.sym 68616 $abc$36366$n5373
.sym 68617 $abc$36366$n2885_1
.sym 68619 picorv32.reg_next_pc[9]
.sym 68620 $abc$36366$n3066
.sym 68621 $abc$36366$n2818
.sym 68622 $abc$36366$n5214
.sym 68623 picorv32.mem_wordsize[2]
.sym 68624 spram_bus_adr[18]
.sym 68625 $abc$36366$n2900
.sym 68626 $abc$36366$n5199
.sym 68636 $abc$36366$n3854_1
.sym 68637 $abc$36366$n3930_1
.sym 68639 $abc$36366$n3922_1
.sym 68640 $abc$36366$n5214
.sym 68641 $abc$36366$n2921
.sym 68642 picorv32.irq_state[0]
.sym 68643 $abc$36366$n3848_1
.sym 68644 $abc$36366$n207
.sym 68645 picorv32.reg_next_pc[9]
.sym 68646 $abc$36366$n3902_1
.sym 68647 $abc$36366$n4761
.sym 68648 $abc$36366$n3848_1
.sym 68649 $abc$36366$n5220
.sym 68650 picorv32.irq_state[0]
.sym 68651 $abc$36366$n5961
.sym 68652 $abc$36366$n5199
.sym 68653 $abc$36366$n4746
.sym 68656 $abc$36366$n5385
.sym 68658 $abc$36366$n5947
.sym 68659 picorv32.reg_next_pc[16]
.sym 68660 $abc$36366$n5387
.sym 68662 $abc$36366$n5325
.sym 68663 $abc$36366$n4762
.sym 68664 $abc$36366$n5327
.sym 68665 $abc$36366$n3846_1
.sym 68669 $abc$36366$n3846_1
.sym 68670 $abc$36366$n3902_1
.sym 68671 $abc$36366$n5199
.sym 68674 picorv32.reg_next_pc[9]
.sym 68675 $abc$36366$n207
.sym 68676 $abc$36366$n5947
.sym 68677 picorv32.irq_state[0]
.sym 68680 $abc$36366$n5327
.sym 68681 $abc$36366$n3854_1
.sym 68682 $abc$36366$n5387
.sym 68683 $abc$36366$n3848_1
.sym 68686 $abc$36366$n4761
.sym 68687 $abc$36366$n4746
.sym 68688 $abc$36366$n4762
.sym 68689 $abc$36366$n2921
.sym 68692 $abc$36366$n5325
.sym 68693 $abc$36366$n3854_1
.sym 68694 $abc$36366$n3848_1
.sym 68695 $abc$36366$n5385
.sym 68698 $abc$36366$n3846_1
.sym 68699 $abc$36366$n3922_1
.sym 68700 $abc$36366$n5214
.sym 68704 $abc$36366$n5961
.sym 68705 picorv32.reg_next_pc[16]
.sym 68706 $abc$36366$n207
.sym 68707 picorv32.irq_state[0]
.sym 68710 $abc$36366$n3846_1
.sym 68711 $abc$36366$n3930_1
.sym 68712 $abc$36366$n5220
.sym 68714 $abc$36366$n3020_$glb_ce
.sym 68715 sys_clk_$glb_clk
.sym 68716 $abc$36366$n208_$glb_sr
.sym 68717 $abc$36366$n5178
.sym 68719 $abc$36366$n4886_1
.sym 68720 $abc$36366$n4844
.sym 68723 $abc$36366$n4874
.sym 68724 $abc$36366$n4845
.sym 68728 sram_bus_we
.sym 68729 spram_bus_adr[4]
.sym 68730 spram_bus_adr[9]
.sym 68732 $abc$36366$n2921
.sym 68733 spram_bus_adr[6]
.sym 68734 picorv32.irq_state[0]
.sym 68736 spram_bus_adr[1]
.sym 68737 $abc$36366$n2921
.sym 68738 picorv32.irq_state[0]
.sym 68740 $abc$36366$n207
.sym 68741 $abc$36366$n4863
.sym 68742 $abc$36366$n3836_1
.sym 68743 spram_bus_adr[11]
.sym 68744 $abc$36366$n3904_1
.sym 68745 picorv32.latched_is_lu
.sym 68746 $abc$36366$n4802_1
.sym 68747 $abc$36366$n4857
.sym 68748 picorv32.reg_next_pc[21]
.sym 68750 $abc$36366$n208
.sym 68751 $abc$36366$n4357_1
.sym 68752 basesoc_bus_wishbone_dat_r[2]
.sym 68760 picorv32.irq_state[0]
.sym 68762 $abc$36366$n5202
.sym 68763 picorv32.reg_next_pc[21]
.sym 68764 $abc$36366$n5971
.sym 68765 picorv32.reg_next_pc[23]
.sym 68766 picorv32.irq_state[0]
.sym 68767 $abc$36366$n3836_1
.sym 68768 $abc$36366$n3904_1
.sym 68769 $abc$36366$n3836_1
.sym 68770 picorv32.reg_next_pc[13]
.sym 68771 picorv32.reg_next_pc[17]
.sym 68772 $abc$36366$n2929
.sym 68773 picorv32.reg_next_pc[23]
.sym 68775 $abc$36366$n3838_1
.sym 68776 $abc$36366$n3888_1
.sym 68777 $abc$36366$n207
.sym 68778 $abc$36366$n3928_1
.sym 68781 $abc$36366$n3906_1
.sym 68782 $abc$36366$n5975
.sym 68785 $abc$36366$n2900
.sym 68786 picorv32.reg_op1[1]
.sym 68787 $abc$36366$n5963
.sym 68788 $abc$36366$n3846_1
.sym 68791 picorv32.reg_next_pc[17]
.sym 68792 picorv32.irq_state[0]
.sym 68793 $abc$36366$n5963
.sym 68794 $abc$36366$n207
.sym 68797 $abc$36366$n207
.sym 68798 picorv32.reg_next_pc[23]
.sym 68799 $abc$36366$n5975
.sym 68800 picorv32.irq_state[0]
.sym 68803 $abc$36366$n2900
.sym 68804 $abc$36366$n2929
.sym 68806 picorv32.reg_op1[1]
.sym 68809 $abc$36366$n207
.sym 68810 $abc$36366$n5971
.sym 68811 picorv32.reg_next_pc[21]
.sym 68812 picorv32.irq_state[0]
.sym 68815 $abc$36366$n3836_1
.sym 68816 picorv32.irq_state[0]
.sym 68817 picorv32.reg_next_pc[17]
.sym 68818 $abc$36366$n3904_1
.sym 68821 $abc$36366$n3906_1
.sym 68823 $abc$36366$n3846_1
.sym 68824 $abc$36366$n5202
.sym 68827 $abc$36366$n3928_1
.sym 68828 $abc$36366$n3838_1
.sym 68829 $abc$36366$n3836_1
.sym 68830 picorv32.reg_next_pc[23]
.sym 68833 $abc$36366$n3838_1
.sym 68834 $abc$36366$n3836_1
.sym 68835 picorv32.reg_next_pc[13]
.sym 68836 $abc$36366$n3888_1
.sym 68837 $abc$36366$n3020_$glb_ce
.sym 68838 sys_clk_$glb_clk
.sym 68839 $abc$36366$n208_$glb_sr
.sym 68840 spram_bus_adr[20]
.sym 68841 $abc$36366$n4019_1
.sym 68842 $abc$36366$n4021_1
.sym 68843 $abc$36366$n4856
.sym 68844 $abc$36366$n4862
.sym 68845 $abc$36366$n4015_1
.sym 68846 $abc$36366$n4316_1
.sym 68847 $abc$36366$n4868
.sym 68851 picorv32.reg_op1[23]
.sym 68852 picorv32.mem_wordsize[0]
.sym 68854 picorv32.reg_next_pc[17]
.sym 68856 $abc$36366$n2956_1
.sym 68857 picorv32.mem_wordsize[0]
.sym 68859 spram_bus_adr[14]
.sym 68860 $abc$36366$n5971
.sym 68861 spram_bus_adr[10]
.sym 68862 $abc$36366$n4875
.sym 68863 $abc$36366$n3836_1
.sym 68864 picorv32.cpu_state[0]
.sym 68866 $abc$36366$n4844
.sym 68867 picorv32.cpuregs_rs1[10]
.sym 68869 $abc$36366$n5202
.sym 68870 picorv32.cpu_state[0]
.sym 68871 picorv32.instr_maskirq
.sym 68872 $abc$36366$n4874
.sym 68874 spram_bus_adr[21]
.sym 68875 picorv32.cpu_state[0]
.sym 68881 picorv32.reg_next_pc[16]
.sym 68882 picorv32.reg_out[21]
.sym 68883 $abc$36366$n4738
.sym 68884 $abc$36366$n4351_1
.sym 68886 picorv32.irq_state[1]
.sym 68887 picorv32.reg_next_pc[19]
.sym 68888 picorv32.cpu_state[0]
.sym 68889 $abc$36366$n3920_1
.sym 68890 $abc$36366$n4352
.sym 68891 $abc$36366$n4315_1
.sym 68892 $abc$36366$n2929
.sym 68893 $abc$36366$n3838_1
.sym 68894 $abc$36366$n2845
.sym 68896 $abc$36366$n3900_1
.sym 68897 $abc$36366$n3920_1
.sym 68899 picorv32.alu_out_q[21]
.sym 68901 picorv32.latched_stalu
.sym 68902 $abc$36366$n3836_1
.sym 68903 $abc$36366$n4316_1
.sym 68904 picorv32.mem_wordsize[2]
.sym 68906 $abc$36366$n3912_1
.sym 68907 picorv32.mem_wordsize[0]
.sym 68908 picorv32.reg_next_pc[21]
.sym 68910 $abc$36366$n208
.sym 68914 picorv32.alu_out_q[21]
.sym 68915 picorv32.reg_out[21]
.sym 68916 picorv32.latched_stalu
.sym 68920 picorv32.irq_state[1]
.sym 68922 picorv32.cpu_state[0]
.sym 68923 $abc$36366$n208
.sym 68926 $abc$36366$n3920_1
.sym 68927 $abc$36366$n3836_1
.sym 68928 picorv32.reg_next_pc[21]
.sym 68929 $abc$36366$n3838_1
.sym 68932 $abc$36366$n4351_1
.sym 68933 $abc$36366$n4352
.sym 68934 $abc$36366$n3920_1
.sym 68935 $abc$36366$n2845
.sym 68938 picorv32.reg_next_pc[16]
.sym 68939 $abc$36366$n3838_1
.sym 68940 $abc$36366$n3900_1
.sym 68941 $abc$36366$n3836_1
.sym 68946 $abc$36366$n4315_1
.sym 68947 $abc$36366$n4316_1
.sym 68950 picorv32.reg_next_pc[19]
.sym 68951 $abc$36366$n3836_1
.sym 68952 $abc$36366$n3912_1
.sym 68953 $abc$36366$n3838_1
.sym 68956 picorv32.mem_wordsize[2]
.sym 68957 $abc$36366$n4738
.sym 68958 picorv32.mem_wordsize[0]
.sym 68959 $abc$36366$n2929
.sym 68963 $abc$36366$n3059
.sym 68964 $abc$36366$n3904_1
.sym 68965 $abc$36366$n4802_1
.sym 68966 $abc$36366$n3807
.sym 68967 $abc$36366$n4765
.sym 68968 picorv32.irq_pending[8]
.sym 68969 $abc$36366$n4892_1
.sym 68970 $abc$36366$n4725
.sym 68975 $abc$36366$n3032
.sym 68976 picorv32.reg_out[21]
.sym 68978 $abc$36366$n4869
.sym 68979 $abc$36366$n3066
.sym 68980 $abc$36366$n2925_1
.sym 68981 $abc$36366$n4745_1
.sym 68982 $abc$36366$n2845
.sym 68983 $abc$36366$n3002
.sym 68984 $abc$36366$n3900_1
.sym 68985 picorv32.reg_next_pc[20]
.sym 68986 $abc$36366$n4352
.sym 68987 $abc$36366$n4339_1
.sym 68988 spram_bus_adr[16]
.sym 68990 $abc$36366$n3070
.sym 68991 picorv32.reg_out[14]
.sym 68992 $abc$36366$n4886_1
.sym 68993 $abc$36366$n4724_1
.sym 68996 picorv32.irq_mask[3]
.sym 68998 picorv32.reg_out[19]
.sym 69006 $abc$36366$n3070
.sym 69007 picorv32.irq_mask[8]
.sym 69008 picorv32.cpuregs_rs1[8]
.sym 69009 $abc$36366$n5510_1
.sym 69010 picorv32.cpu_state[2]
.sym 69011 $abc$36366$n4358
.sym 69012 picorv32.irq_mask[10]
.sym 69016 picorv32.cpuregs_rs1[8]
.sym 69018 $abc$36366$n4751_1
.sym 69019 $abc$36366$n4796_1
.sym 69022 $abc$36366$n4745_1
.sym 69023 $abc$36366$n4357_1
.sym 69025 $abc$36366$n4746
.sym 69026 picorv32.reg_out[20]
.sym 69027 picorv32.cpuregs_rs1[10]
.sym 69028 picorv32.latched_stalu
.sym 69030 $abc$36366$n3829_1
.sym 69031 picorv32.instr_maskirq
.sym 69033 picorv32.irq_pending[8]
.sym 69034 picorv32.alu_out_q[20]
.sym 69035 picorv32.cpu_state[0]
.sym 69040 picorv32.cpuregs_rs1[10]
.sym 69043 $abc$36366$n4357_1
.sym 69045 $abc$36366$n4358
.sym 69049 picorv32.cpu_state[0]
.sym 69050 $abc$36366$n5510_1
.sym 69051 picorv32.irq_pending[8]
.sym 69052 $abc$36366$n4751_1
.sym 69056 picorv32.cpuregs_rs1[8]
.sym 69061 picorv32.cpu_state[2]
.sym 69062 picorv32.irq_mask[10]
.sym 69063 picorv32.instr_maskirq
.sym 69064 picorv32.cpuregs_rs1[10]
.sym 69067 picorv32.cpuregs_rs1[8]
.sym 69068 picorv32.cpu_state[2]
.sym 69069 picorv32.irq_mask[8]
.sym 69070 picorv32.instr_maskirq
.sym 69073 $abc$36366$n4745_1
.sym 69074 $abc$36366$n4746
.sym 69075 $abc$36366$n4796_1
.sym 69076 $abc$36366$n3829_1
.sym 69079 picorv32.latched_stalu
.sym 69080 picorv32.reg_out[20]
.sym 69081 picorv32.alu_out_q[20]
.sym 69083 $abc$36366$n3070
.sym 69084 sys_clk_$glb_clk
.sym 69085 $abc$36366$n208_$glb_sr
.sym 69086 picorv32.reg_out[14]
.sym 69087 $abc$36366$n4724_1
.sym 69088 $abc$36366$n3058
.sym 69089 $abc$36366$n4735
.sym 69090 $abc$36366$n4797
.sym 69091 $abc$36366$n3057
.sym 69092 $abc$36366$n4726
.sym 69093 picorv32.reg_out[25]
.sym 69095 picorv32.mem_wordsize[0]
.sym 69099 $abc$36366$n4746
.sym 69100 spram_bus_adr[5]
.sym 69101 $abc$36366$n2988
.sym 69102 $abc$36366$n3412
.sym 69103 picorv32.irq_pending[10]
.sym 69108 $abc$36366$n4745_1
.sym 69109 $abc$36366$n4802_1
.sym 69110 picorv32.irq_state[1]
.sym 69111 $abc$36366$n4703
.sym 69112 picorv32.reg_op1[17]
.sym 69114 $abc$36366$n4703
.sym 69116 picorv32.reg_out[24]
.sym 69117 $abc$36366$n3066
.sym 69118 picorv32.reg_out[16]
.sym 69119 picorv32.irq_state[1]
.sym 69120 picorv32.reg_op1[5]
.sym 69121 picorv32.reg_op1[19]
.sym 69128 $abc$36366$n3880_1
.sym 69129 picorv32.cpu_state[3]
.sym 69130 picorv32.irq_state[1]
.sym 69131 $abc$36366$n4711_1
.sym 69132 picorv32.cpuregs_rs1[15]
.sym 69133 $abc$36366$n4795
.sym 69134 $abc$36366$n7109
.sym 69135 $abc$36366$n4703
.sym 69136 $abc$36366$n5508_1
.sym 69137 $abc$36366$n3060
.sym 69139 picorv32.irq_pending[3]
.sym 69140 picorv32.cpuregs_rs1[3]
.sym 69142 $abc$36366$n3829_1
.sym 69143 picorv32.reg_op1[3]
.sym 69145 picorv32.cpu_state[0]
.sym 69146 $abc$36366$n4728
.sym 69147 $abc$36366$n4797
.sym 69148 picorv32.cpu_state[4]
.sym 69150 $abc$36366$n7106
.sym 69151 $abc$36366$n4703
.sym 69152 picorv32.irq_state[1]
.sym 69153 $abc$36366$n4710
.sym 69154 $abc$36366$n4735
.sym 69155 $abc$36366$n3412
.sym 69156 picorv32.irq_mask[3]
.sym 69157 $abc$36366$n4734
.sym 69158 $abc$36366$n2845
.sym 69160 $abc$36366$n5508_1
.sym 69161 $abc$36366$n4728
.sym 69162 $abc$36366$n3829_1
.sym 69163 $abc$36366$n4734
.sym 69166 $abc$36366$n3880_1
.sym 69167 $abc$36366$n2845
.sym 69168 $abc$36366$n3060
.sym 69169 picorv32.irq_state[1]
.sym 69172 picorv32.reg_op1[3]
.sym 69173 picorv32.cpu_state[4]
.sym 69174 picorv32.irq_mask[3]
.sym 69175 $abc$36366$n3412
.sym 69178 $abc$36366$n4703
.sym 69179 $abc$36366$n4711_1
.sym 69180 $abc$36366$n4710
.sym 69181 picorv32.cpuregs_rs1[3]
.sym 69184 picorv32.cpu_state[0]
.sym 69185 picorv32.irq_pending[3]
.sym 69186 picorv32.cpu_state[3]
.sym 69187 $abc$36366$n7106
.sym 69190 picorv32.cpuregs_rs1[15]
.sym 69191 $abc$36366$n4797
.sym 69192 $abc$36366$n4703
.sym 69193 $abc$36366$n4795
.sym 69196 $abc$36366$n4735
.sym 69198 picorv32.cpu_state[3]
.sym 69199 $abc$36366$n7109
.sym 69202 picorv32.irq_pending[3]
.sym 69204 picorv32.irq_state[1]
.sym 69205 picorv32.irq_mask[3]
.sym 69207 sys_clk_$glb_clk
.sym 69209 $abc$36366$n4779
.sym 69210 $abc$36366$n4799_1
.sym 69211 $abc$36366$n5516_1
.sym 69212 $abc$36366$n4772_1
.sym 69213 $abc$36366$n4798
.sym 69214 picorv32.reg_out[19]
.sym 69215 $abc$36366$n4840
.sym 69216 picorv32.reg_out[30]
.sym 69219 spram_bus_adr[11]
.sym 69221 spram_bus_adr[11]
.sym 69222 $abc$36366$n3060
.sym 69223 $abc$36366$n3060
.sym 69224 $abc$36366$n7108
.sym 69225 picorv32.irq_mask[15]
.sym 69227 $abc$36366$n3061
.sym 69228 picorv32.cpuregs_rs1[5]
.sym 69229 $abc$36366$n4709
.sym 69232 $abc$36366$n5508_1
.sym 69234 $abc$36366$n3412
.sym 69235 spram_bus_adr[11]
.sym 69236 basesoc_bus_wishbone_dat_r[2]
.sym 69237 $abc$36366$n3904_1
.sym 69238 picorv32.reg_out[26]
.sym 69239 $abc$36366$n3836_1
.sym 69240 $abc$36366$n2988
.sym 69242 picorv32.cpuregs_rs1[14]
.sym 69244 $abc$36366$n4298_1
.sym 69250 picorv32.irq_state[1]
.sym 69251 picorv32.reg_next_pc[16]
.sym 69252 $abc$36366$n2845
.sym 69253 $abc$36366$n7120
.sym 69254 $abc$36366$n4086_1
.sym 69255 $abc$36366$n3904_1
.sym 69256 $abc$36366$n3053
.sym 69258 picorv32.cpu_state[4]
.sym 69259 $abc$36366$n4339_1
.sym 69260 $abc$36366$n2845
.sym 69261 picorv32.alu_out_q[19]
.sym 69262 picorv32.latched_stalu
.sym 69264 $abc$36366$n4340_1
.sym 69265 $abc$36366$n3836_1
.sym 69266 picorv32.irq_mask[3]
.sym 69267 $abc$36366$n3888_1
.sym 69270 picorv32.irq_pending[3]
.sym 69271 picorv32.reg_out[19]
.sym 69272 picorv32.reg_op1[17]
.sym 69274 $abc$36366$n4037_1
.sym 69276 $abc$36366$n3041
.sym 69277 $abc$36366$n3066
.sym 69278 picorv32.reg_out[16]
.sym 69280 picorv32.cpuregs_rs1[7]
.sym 69281 picorv32.cpu_state[3]
.sym 69283 picorv32.irq_state[1]
.sym 69284 $abc$36366$n3041
.sym 69285 $abc$36366$n2845
.sym 69286 $abc$36366$n3888_1
.sym 69289 picorv32.cpu_state[4]
.sym 69290 picorv32.reg_op1[17]
.sym 69291 $abc$36366$n7120
.sym 69292 picorv32.cpu_state[3]
.sym 69295 picorv32.alu_out_q[19]
.sym 69296 picorv32.reg_out[19]
.sym 69298 picorv32.latched_stalu
.sym 69301 picorv32.cpuregs_rs1[7]
.sym 69302 $abc$36366$n4086_1
.sym 69303 $abc$36366$n4037_1
.sym 69307 picorv32.irq_pending[3]
.sym 69309 picorv32.irq_mask[3]
.sym 69313 picorv32.reg_out[16]
.sym 69315 picorv32.reg_next_pc[16]
.sym 69316 $abc$36366$n3836_1
.sym 69319 $abc$36366$n3053
.sym 69320 $abc$36366$n2845
.sym 69321 picorv32.irq_state[1]
.sym 69322 $abc$36366$n3904_1
.sym 69326 $abc$36366$n4339_1
.sym 69327 $abc$36366$n4340_1
.sym 69329 $abc$36366$n3066
.sym 69330 sys_clk_$glb_clk
.sym 69331 $abc$36366$n208_$glb_sr
.sym 69332 $abc$36366$n4346
.sym 69333 $abc$36366$n4133
.sym 69334 spram_datain1[9]
.sym 69335 $abc$36366$n4295_1
.sym 69336 $abc$36366$n4842
.sym 69337 $abc$36366$n4806
.sym 69338 $abc$36366$n4830
.sym 69339 $abc$36366$n3045
.sym 69341 picorv32.cpuregs_rs1[14]
.sym 69342 basesoc_bus_wishbone_dat_r[0]
.sym 69343 basesoc_bus_wishbone_dat_r[4]
.sym 69344 picorv32.irq_state[1]
.sym 69345 $abc$36366$n5520_1
.sym 69346 picorv32.cpuregs_rs1[30]
.sym 69347 picorv32.cpuregs_rs1[11]
.sym 69348 $abc$36366$n4812
.sym 69349 $abc$36366$n7120
.sym 69351 picorv32.irq_pending[0]
.sym 69352 spram_bus_adr[2]
.sym 69353 $abc$36366$n4325_1
.sym 69354 picorv32.irq_pending[3]
.sym 69357 picorv32.reg_op1[15]
.sym 69358 picorv32.cpu_state[0]
.sym 69359 $abc$36366$n4870
.sym 69360 $abc$36366$n3070
.sym 69361 picorv32.cpu_state[3]
.sym 69362 picorv32.cpuregs_rs1[22]
.sym 69363 $abc$36366$n4844
.sym 69364 picorv32.cpuregs_rs1[26]
.sym 69365 spram_bus_adr[21]
.sym 69366 picorv32.cpuregs_rs1[7]
.sym 69367 picorv32.cpu_state[3]
.sym 69373 $abc$36366$n4814
.sym 69377 picorv32.alu_out_q[16]
.sym 69378 picorv32.reg_next_pc[13]
.sym 69379 $abc$36366$n4844
.sym 69381 picorv32.reg_out[16]
.sym 69382 $abc$36366$n4036_1
.sym 69384 picorv32.reg_out[13]
.sym 69385 picorv32.cpu_state[3]
.sym 69386 $abc$36366$n4816
.sym 69387 picorv32.reg_op1[6]
.sym 69388 picorv32.reg_out[24]
.sym 69391 $abc$36366$n2995
.sym 69392 picorv32.latched_stalu
.sym 69393 picorv32.alu_out_q[13]
.sym 69394 $abc$36366$n7121
.sym 69395 picorv32.alu_out_q[24]
.sym 69396 $abc$36366$n7126
.sym 69397 picorv32.reg_op1[8]
.sym 69399 $abc$36366$n3836_1
.sym 69402 $abc$36366$n4087_1
.sym 69403 $abc$36366$n3007_1
.sym 69404 $abc$36366$n4846
.sym 69406 $abc$36366$n4844
.sym 69407 picorv32.cpu_state[3]
.sym 69408 $abc$36366$n4846
.sym 69409 $abc$36366$n7126
.sym 69412 picorv32.latched_stalu
.sym 69414 picorv32.reg_out[16]
.sym 69415 picorv32.alu_out_q[16]
.sym 69418 $abc$36366$n4816
.sym 69419 $abc$36366$n7121
.sym 69420 $abc$36366$n4814
.sym 69421 picorv32.cpu_state[3]
.sym 69424 picorv32.reg_next_pc[13]
.sym 69426 $abc$36366$n3836_1
.sym 69427 picorv32.reg_out[13]
.sym 69430 $abc$36366$n4087_1
.sym 69431 picorv32.reg_op1[8]
.sym 69432 $abc$36366$n4036_1
.sym 69433 $abc$36366$n3007_1
.sym 69437 $abc$36366$n2995
.sym 69438 picorv32.reg_op1[6]
.sym 69442 picorv32.reg_out[13]
.sym 69443 picorv32.latched_stalu
.sym 69444 picorv32.alu_out_q[13]
.sym 69448 $abc$36366$n3836_1
.sym 69449 picorv32.alu_out_q[24]
.sym 69450 picorv32.latched_stalu
.sym 69451 picorv32.reg_out[24]
.sym 69453 sys_clk_$glb_clk
.sym 69455 $abc$36366$n4859
.sym 69456 $abc$36366$n4858
.sym 69457 picorv32.reg_out[26]
.sym 69458 picorv32.reg_out[31]
.sym 69459 $abc$36366$n4360_1
.sym 69460 $abc$36366$n4864
.sym 69461 picorv32.reg_out[27]
.sym 69462 $abc$36366$n4361
.sym 69463 picorv32.reg_out[16]
.sym 69465 picorv32.reg_op1[24]
.sym 69467 $abc$36366$n4814
.sym 69468 picorv32.irq_pending[19]
.sym 69469 picorv32.irq_mask[2]
.sym 69470 picorv32.reg_out[13]
.sym 69471 spram_bus_adr[0]
.sym 69472 $abc$36366$n3045
.sym 69473 picorv32.cpuregs_rs1[20]
.sym 69474 $abc$36366$n2845
.sym 69477 picorv32.irq_pending[0]
.sym 69478 $abc$36366$n4036_1
.sym 69479 picorv32.alu_out_q[13]
.sym 69480 $abc$36366$n4072_1
.sym 69481 picorv32.alu_out_q[24]
.sym 69482 $abc$36366$n4037_1
.sym 69484 $abc$36366$n4270_1
.sym 69485 picorv32.alu_out_q[23]
.sym 69486 picorv32.cpuregs_rs1[24]
.sym 69487 picorv32.reg_op1[23]
.sym 69488 $abc$36366$n3070
.sym 69489 spram_bus_adr[11]
.sym 69490 $abc$36366$n4036_1
.sym 69496 $abc$36366$n4072_1
.sym 69498 $abc$36366$n4037_1
.sym 69499 $abc$36366$n4003_1
.sym 69500 $abc$36366$n2845
.sym 69503 picorv32.cpuregs_rs1[5]
.sym 69504 picorv32.reg_out[23]
.sym 69505 $abc$36366$n3900_1
.sym 69506 $abc$36366$n3836_1
.sym 69507 $abc$36366$n3870
.sym 69508 $abc$36366$n3043
.sym 69509 $abc$36366$n4336_1
.sym 69510 $abc$36366$n3024
.sym 69511 picorv32.alu_out_q[23]
.sym 69512 $abc$36366$n5141
.sym 69513 picorv32.reg_op1[23]
.sym 69515 picorv32.latched_stalu
.sym 69516 picorv32.reg_op1[13]
.sym 69517 $abc$36366$n4023_1
.sym 69518 $abc$36366$n4337_1
.sym 69520 $abc$36366$n4074_1
.sym 69521 picorv32.reg_next_pc[23]
.sym 69522 $abc$36366$n4883
.sym 69523 $abc$36366$n3002
.sym 69524 picorv32.irq_state[1]
.sym 69527 $abc$36366$n4071_1
.sym 69529 $abc$36366$n4071_1
.sym 69530 $abc$36366$n4883
.sym 69531 $abc$36366$n5141
.sym 69532 $abc$36366$n3024
.sym 69535 $abc$36366$n4003_1
.sym 69536 picorv32.reg_op1[13]
.sym 69538 $abc$36366$n3870
.sym 69541 $abc$36366$n3870
.sym 69542 picorv32.reg_op1[23]
.sym 69544 $abc$36366$n4023_1
.sym 69548 $abc$36366$n4337_1
.sym 69550 $abc$36366$n4336_1
.sym 69553 picorv32.alu_out_q[23]
.sym 69554 picorv32.reg_out[23]
.sym 69556 picorv32.latched_stalu
.sym 69559 $abc$36366$n3836_1
.sym 69560 picorv32.reg_next_pc[23]
.sym 69561 picorv32.reg_out[23]
.sym 69565 $abc$36366$n2845
.sym 69566 $abc$36366$n3043
.sym 69567 $abc$36366$n3900_1
.sym 69568 picorv32.irq_state[1]
.sym 69571 $abc$36366$n4074_1
.sym 69572 $abc$36366$n4072_1
.sym 69573 picorv32.cpuregs_rs1[5]
.sym 69574 $abc$36366$n4037_1
.sym 69575 $abc$36366$n3002
.sym 69576 sys_clk_$glb_clk
.sym 69578 $abc$36366$n4134
.sym 69579 $abc$36366$n4895_1
.sym 69580 $abc$36366$n4894_1
.sym 69581 $abc$36366$n4896_1
.sym 69582 $abc$36366$n4876
.sym 69583 $abc$36366$n4824
.sym 69584 picorv32.irq_mask[24]
.sym 69585 $abc$36366$n4822
.sym 69586 picorv32.irq_pending[26]
.sym 69588 picorv32.reg_op2[1]
.sym 69589 basesoc_bus_wishbone_dat_r[3]
.sym 69590 picorv32.reg_op1[4]
.sym 69591 picorv32.reg_op1[2]
.sym 69592 $abc$36366$n3041
.sym 69594 picorv32.reg_op1[7]
.sym 69597 picorv32.cpu_state[4]
.sym 69598 $abc$36366$n3070
.sym 69599 $abc$36366$n3044
.sym 69600 $abc$36366$n3928_1
.sym 69601 picorv32.irq_mask[25]
.sym 69602 picorv32.reg_out[24]
.sym 69603 picorv32.mem_wordsize[2]
.sym 69604 picorv32.reg_op1[26]
.sym 69605 picorv32.reg_op1[19]
.sym 69607 picorv32.irq_state[1]
.sym 69608 $abc$36366$n7122
.sym 69609 picorv32.reg_op2[29]
.sym 69610 $abc$36366$n4703
.sym 69611 picorv32.reg_op2[25]
.sym 69612 picorv32.reg_op1[5]
.sym 69619 $abc$36366$n4144
.sym 69622 $abc$36366$n208
.sym 69625 $abc$36366$n3007_1
.sym 69626 picorv32.cpu_state[3]
.sym 69627 $abc$36366$n5434_1
.sym 69628 picorv32.reg_op1[5]
.sym 69630 picorv32.reg_op1[26]
.sym 69632 picorv32.reg_op1[28]
.sym 69633 picorv32.reg_op1[14]
.sym 69635 picorv32.cpu_state[4]
.sym 69636 $abc$36366$n3021
.sym 69638 picorv32.reg_op1[16]
.sym 69639 $abc$36366$n3412
.sym 69640 $abc$36366$n2995
.sym 69641 $abc$36366$n4045
.sym 69642 $abc$36366$n7131
.sym 69643 picorv32.reg_op1[25]
.sym 69644 $abc$36366$n7128
.sym 69646 $abc$36366$n3089
.sym 69647 $abc$36366$n4036_1
.sym 69649 $abc$36366$n7129
.sym 69653 picorv32.reg_op1[14]
.sym 69655 $abc$36366$n2995
.sym 69658 $abc$36366$n5434_1
.sym 69659 picorv32.reg_op1[5]
.sym 69660 $abc$36366$n3021
.sym 69661 $abc$36366$n4045
.sym 69665 $abc$36366$n208
.sym 69666 $abc$36366$n3412
.sym 69676 $abc$36366$n4144
.sym 69677 $abc$36366$n4036_1
.sym 69678 $abc$36366$n3007_1
.sym 69679 picorv32.reg_op1[16]
.sym 69682 picorv32.reg_op1[25]
.sym 69683 picorv32.cpu_state[4]
.sym 69684 picorv32.cpu_state[3]
.sym 69685 $abc$36366$n7128
.sym 69688 picorv32.cpu_state[4]
.sym 69689 picorv32.cpu_state[3]
.sym 69690 picorv32.reg_op1[26]
.sym 69691 $abc$36366$n7129
.sym 69694 picorv32.cpu_state[3]
.sym 69695 picorv32.reg_op1[28]
.sym 69696 $abc$36366$n7131
.sym 69697 picorv32.cpu_state[4]
.sym 69698 $abc$36366$n3089
.sym 69699 sys_clk_$glb_clk
.sym 69701 $abc$36366$n4072_1
.sym 69703 $abc$36366$n4270_1
.sym 69705 $abc$36366$n4196
.sym 69707 $abc$36366$n4278_1
.sym 69712 basesoc_bus_wishbone_dat_r[6]
.sym 69713 picorv32.cpuregs_rs1[27]
.sym 69714 picorv32.irq_mask[24]
.sym 69715 picorv32.cpuregs_rs1[13]
.sym 69716 $abc$36366$n208
.sym 69718 picorv32.irq_mask[31]
.sym 69719 $abc$36366$n3070
.sym 69720 picorv32.cpuregs_rs1[13]
.sym 69721 picorv32.reg_op1[14]
.sym 69722 picorv32.cpuregs_rs1[28]
.sym 69724 $abc$36366$n4135
.sym 69726 picorv32.mem_wordsize[0]
.sym 69727 $abc$36366$n7134
.sym 69728 picorv32.reg_op2[3]
.sym 69729 $abc$36366$n3412
.sym 69730 picorv32.reg_op2[5]
.sym 69732 picorv32.reg_op2[4]
.sym 69733 picorv32.reg_op2[5]
.sym 69735 basesoc_bus_wishbone_dat_r[2]
.sym 69736 $abc$36366$n5141
.sym 69742 $abc$36366$n2995
.sym 69743 $abc$36366$n5141
.sym 69744 $abc$36366$n5484_1
.sym 69745 $abc$36366$n4195_1
.sym 69747 $abc$36366$n4197_1
.sym 69748 $abc$36366$n3007_1
.sym 69749 $abc$36366$n4203_1
.sym 69750 picorv32.reg_op1[25]
.sym 69751 $abc$36366$n4036_1
.sym 69752 $abc$36366$n4037_1
.sym 69753 $abc$36366$n3089
.sym 69754 $abc$36366$n3021
.sym 69755 $abc$36366$n4902
.sym 69756 $abc$36366$n3007_1
.sym 69758 $abc$36366$n4129
.sym 69760 $abc$36366$n5141
.sym 69761 $abc$36366$n4045
.sym 69762 picorv32.reg_op1[23]
.sym 69764 $abc$36366$n4901
.sym 69765 picorv32.cpuregs_rs1[24]
.sym 69767 picorv32.reg_op1[24]
.sym 69768 picorv32.reg_op1[12]
.sym 69769 $abc$36366$n4201_1
.sym 69770 picorv32.reg_op1[23]
.sym 69771 $abc$36366$n5482_1
.sym 69772 picorv32.reg_op1[14]
.sym 69773 $abc$36366$n4202
.sym 69775 $abc$36366$n2995
.sym 69776 picorv32.reg_op1[12]
.sym 69781 $abc$36366$n3021
.sym 69782 $abc$36366$n5484_1
.sym 69783 $abc$36366$n4045
.sym 69784 picorv32.reg_op1[24]
.sym 69787 $abc$36366$n4201_1
.sym 69788 $abc$36366$n5141
.sym 69789 $abc$36366$n4902
.sym 69790 $abc$36366$n4203_1
.sym 69793 picorv32.cpuregs_rs1[24]
.sym 69794 $abc$36366$n3007_1
.sym 69795 $abc$36366$n4037_1
.sym 69796 $abc$36366$n4202
.sym 69799 $abc$36366$n5482_1
.sym 69800 $abc$36366$n4045
.sym 69801 picorv32.reg_op1[23]
.sym 69802 $abc$36366$n3021
.sym 69805 $abc$36366$n4195_1
.sym 69806 $abc$36366$n4901
.sym 69807 $abc$36366$n4197_1
.sym 69808 $abc$36366$n5141
.sym 69811 $abc$36366$n4129
.sym 69812 $abc$36366$n3007_1
.sym 69813 $abc$36366$n4036_1
.sym 69814 picorv32.reg_op1[14]
.sym 69817 picorv32.reg_op1[25]
.sym 69818 $abc$36366$n2995
.sym 69819 picorv32.reg_op1[23]
.sym 69820 $abc$36366$n4036_1
.sym 69821 $abc$36366$n3089
.sym 69822 sys_clk_$glb_clk
.sym 69826 $abc$36366$n6764
.sym 69830 $abc$36366$n4207_1
.sym 69834 basesoc_bus_wishbone_dat_r[5]
.sym 69835 sram_bus_dat_w[2]
.sym 69836 $abc$36366$n3007_1
.sym 69837 picorv32.mem_wordsize[0]
.sym 69838 picorv32.cpu_state[4]
.sym 69839 picorv32.mem_wordsize[0]
.sym 69840 picorv32.reg_op1[24]
.sym 69841 $abc$36366$n4195_1
.sym 69843 $abc$36366$n3007_1
.sym 69844 picorv32.reg_op1[28]
.sym 69845 picorv32.reg_op2[2]
.sym 69847 $abc$36366$n3007_1
.sym 69849 picorv32.reg_op2[2]
.sym 69850 $abc$36366$n3007_1
.sym 69853 picorv32.reg_op1[23]
.sym 69855 picorv32.reg_op1[11]
.sym 69856 picorv32.reg_op1[25]
.sym 69859 $abc$36366$n3089
.sym 69865 picorv32.reg_op1[25]
.sym 69866 $abc$36366$n5141
.sym 69867 $abc$36366$n4903
.sym 69873 picorv32.reg_op1[25]
.sym 69877 $abc$36366$n3021
.sym 69878 $abc$36366$n3024
.sym 69879 $abc$36366$n4045
.sym 69881 $abc$36366$n4209_1
.sym 69883 $abc$36366$n3089
.sym 69886 $abc$36366$n4205
.sym 69887 $abc$36366$n4207_1
.sym 69893 $abc$36366$n4206_1
.sym 69898 picorv32.reg_op1[25]
.sym 69899 $abc$36366$n3021
.sym 69901 $abc$36366$n4205
.sym 69922 $abc$36366$n4207_1
.sym 69923 $abc$36366$n4045
.sym 69924 $abc$36366$n4209_1
.sym 69925 picorv32.reg_op1[25]
.sym 69928 $abc$36366$n4206_1
.sym 69929 $abc$36366$n4903
.sym 69930 $abc$36366$n5141
.sym 69931 $abc$36366$n3024
.sym 69944 $abc$36366$n3089
.sym 69945 sys_clk_$glb_clk
.sym 69947 $abc$36366$n4437
.sym 69948 $abc$36366$n4433_1
.sym 69949 $abc$36366$n4438_1
.sym 69950 $abc$36366$n4515_1
.sym 69951 $abc$36366$n4435_1
.sym 69952 $abc$36366$n4436_1
.sym 69953 $abc$36366$n4432_1
.sym 69954 $abc$36366$n4485
.sym 69959 picorv32.reg_op1[25]
.sym 69961 picorv32.reg_op1[18]
.sym 69962 picorv32.reg_op1[27]
.sym 69963 picorv32.reg_op1[27]
.sym 69964 picorv32.reg_op1[13]
.sym 69965 $abc$36366$n2995
.sym 69966 picorv32.reg_op1[29]
.sym 69967 picorv32.reg_op2[0]
.sym 69968 picorv32.reg_op1[24]
.sym 69971 picorv32.reg_op2[20]
.sym 69972 picorv32.alu_out_q[24]
.sym 69975 picorv32.alu_out_q[13]
.sym 69977 picorv32.alu_out_q[23]
.sym 69978 $abc$36366$n3159
.sym 69988 $abc$36366$n4519
.sym 69990 $abc$36366$n4517_1
.sym 69991 $abc$36366$n4585
.sym 69993 $abc$36366$n4417_1
.sym 69995 $abc$36366$n4429_1
.sym 69997 $abc$36366$n4583
.sym 69998 picorv32.reg_op2[3]
.sym 69999 $abc$36366$n4518_1
.sym 70002 picorv32.reg_op2[4]
.sym 70003 $abc$36366$n4514_1
.sym 70004 picorv32.reg_op2[2]
.sym 70008 $abc$36366$n4435_1
.sym 70009 $abc$36366$n4456_1
.sym 70010 $abc$36366$n4432_1
.sym 70012 $abc$36366$n4454_1
.sym 70013 $abc$36366$n4428
.sym 70016 $abc$36366$n4582
.sym 70017 $abc$36366$n4584
.sym 70022 $abc$36366$n4454_1
.sym 70023 picorv32.reg_op2[2]
.sym 70024 $abc$36366$n4456_1
.sym 70027 $abc$36366$n4429_1
.sym 70028 picorv32.reg_op2[2]
.sym 70030 $abc$36366$n4432_1
.sym 70033 $abc$36366$n4519
.sym 70035 $abc$36366$n4518_1
.sym 70036 picorv32.reg_op2[3]
.sym 70039 picorv32.reg_op2[4]
.sym 70040 $abc$36366$n4514_1
.sym 70042 $abc$36366$n4517_1
.sym 70045 $abc$36366$n4584
.sym 70046 $abc$36366$n4417_1
.sym 70047 $abc$36366$n4583
.sym 70048 picorv32.reg_op2[4]
.sym 70051 picorv32.reg_op2[3]
.sym 70052 $abc$36366$n4519
.sym 70053 $abc$36366$n4456_1
.sym 70058 $abc$36366$n4585
.sym 70060 $abc$36366$n4582
.sym 70064 $abc$36366$n4435_1
.sym 70065 picorv32.reg_op2[3]
.sym 70066 $abc$36366$n4428
.sym 70068 sys_clk_$glb_clk
.sym 70070 $abc$36366$n4441_1
.sym 70071 $abc$36366$n4439_1
.sym 70072 $abc$36366$n6753
.sym 70073 $abc$36366$n4487
.sym 70074 $abc$36366$n4440
.sym 70075 $abc$36366$n4483
.sym 70076 $abc$36366$n4484_1
.sym 70082 picorv32.cpuregs_rs1[23]
.sym 70085 $abc$36366$n4515_1
.sym 70086 picorv32.reg_op1[8]
.sym 70089 $abc$36366$n3169
.sym 70090 picorv32.reg_op1[7]
.sym 70093 $abc$36366$n4583
.sym 70095 picorv32.reg_op2[24]
.sym 70096 $abc$36366$n3160
.sym 70097 picorv32.reg_op1[19]
.sym 70098 $abc$36366$n4454_1
.sym 70102 picorv32.reg_op1[26]
.sym 70104 picorv32.reg_op1[5]
.sym 70115 picorv32.reg_op1[2]
.sym 70116 $abc$36366$n4454_1
.sym 70119 $abc$36366$n4447_1
.sym 70120 $abc$36366$n4450_1
.sym 70121 $abc$36366$n4430_1
.sym 70123 $abc$36366$n4435_1
.sym 70125 $abc$36366$n4431
.sym 70127 $abc$36366$n4444_1
.sym 70129 picorv32.reg_op2[0]
.sym 70131 $abc$36366$n4443
.sym 70133 picorv32.reg_op2[1]
.sym 70135 picorv32.reg_op2[3]
.sym 70136 $abc$36366$n4451_1
.sym 70137 picorv32.reg_op1[1]
.sym 70138 picorv32.reg_op2[2]
.sym 70139 picorv32.reg_op1[4]
.sym 70141 picorv32.reg_op1[3]
.sym 70144 $abc$36366$n4450_1
.sym 70146 $abc$36366$n4443
.sym 70147 picorv32.reg_op2[3]
.sym 70151 $abc$36366$n4451_1
.sym 70152 $abc$36366$n4454_1
.sym 70153 picorv32.reg_op2[2]
.sym 70156 picorv32.reg_op2[0]
.sym 70157 picorv32.reg_op1[4]
.sym 70159 picorv32.reg_op1[3]
.sym 70163 picorv32.reg_op2[2]
.sym 70164 $abc$36366$n4447_1
.sym 70165 $abc$36366$n4451_1
.sym 70168 picorv32.reg_op2[2]
.sym 70169 $abc$36366$n4447_1
.sym 70170 $abc$36366$n4444_1
.sym 70174 picorv32.reg_op2[3]
.sym 70176 $abc$36366$n4435_1
.sym 70177 $abc$36366$n4443
.sym 70180 picorv32.reg_op2[0]
.sym 70181 picorv32.reg_op1[1]
.sym 70182 picorv32.reg_op1[2]
.sym 70186 $abc$36366$n4430_1
.sym 70187 picorv32.reg_op2[1]
.sym 70188 $abc$36366$n4431
.sym 70193 $abc$36366$n4444_1
.sym 70194 $abc$36366$n4445_1
.sym 70195 $abc$36366$n4446
.sym 70196 $abc$36366$n3159
.sym 70198 $abc$36366$n4488_1
.sym 70199 $abc$36366$n4486_1
.sym 70200 $abc$36366$n4538_1
.sym 70204 sram_bus_we
.sym 70207 picorv32.reg_op1[14]
.sym 70208 picorv32.reg_op1[23]
.sym 70213 picorv32.reg_op2[0]
.sym 70217 $abc$36366$n6753
.sym 70219 picorv32.reg_op2[9]
.sym 70220 $abc$36366$n4518_1
.sym 70222 $abc$36366$n4451_1
.sym 70223 sram_bus_dat_w[3]
.sym 70225 $abc$36366$n2942
.sym 70226 basesoc_bus_wishbone_dat_r[2]
.sym 70228 picorv32.reg_op2[3]
.sym 70234 picorv32.reg_op1[22]
.sym 70237 $abc$36366$n4492_1
.sym 70239 picorv32.reg_op1[21]
.sym 70241 picorv32.reg_op2[2]
.sym 70244 $abc$36366$n4448_1
.sym 70246 $abc$36366$n4452
.sym 70247 $abc$36366$n4449
.sym 70249 picorv32.reg_op2[0]
.sym 70250 picorv32.reg_op1[23]
.sym 70251 picorv32.reg_op2[3]
.sym 70252 $abc$36366$n4446
.sym 70254 $abc$36366$n4537
.sym 70255 $abc$36366$n4488_1
.sym 70259 $abc$36366$n4491
.sym 70260 picorv32.reg_op1[24]
.sym 70263 picorv32.reg_op2[1]
.sym 70265 $abc$36366$n4538_1
.sym 70267 picorv32.reg_op2[1]
.sym 70269 $abc$36366$n4449
.sym 70270 $abc$36366$n4448_1
.sym 70274 picorv32.reg_op2[1]
.sym 70275 $abc$36366$n4448_1
.sym 70276 $abc$36366$n4446
.sym 70279 picorv32.reg_op1[22]
.sym 70280 picorv32.reg_op1[21]
.sym 70281 picorv32.reg_op2[0]
.sym 70285 $abc$36366$n4452
.sym 70286 picorv32.reg_op2[1]
.sym 70288 $abc$36366$n4449
.sym 70292 $abc$36366$n4488_1
.sym 70293 $abc$36366$n4491
.sym 70294 picorv32.reg_op2[2]
.sym 70298 picorv32.reg_op1[23]
.sym 70299 picorv32.reg_op1[24]
.sym 70300 picorv32.reg_op2[0]
.sym 70303 $abc$36366$n4491
.sym 70304 picorv32.reg_op2[2]
.sym 70306 $abc$36366$n4492_1
.sym 70309 picorv32.reg_op2[3]
.sym 70310 $abc$36366$n4537
.sym 70312 $abc$36366$n4538_1
.sym 70316 spiflash_bitbang_storage_full[3]
.sym 70318 $abc$36366$n2942
.sym 70321 $abc$36366$n6754
.sym 70322 $abc$36366$n6756
.sym 70323 $abc$36366$n6660
.sym 70331 sys_rst
.sym 70333 $abc$36366$n3188
.sym 70335 $abc$36366$n4444_1
.sym 70336 picorv32.instr_bge
.sym 70337 picorv32.reg_op2[2]
.sym 70338 picorv32.instr_bgeu
.sym 70341 picorv32.reg_op1[25]
.sym 70346 sram_bus_adr[1]
.sym 70347 $abc$36366$n2852
.sym 70349 spiflash_bitbang_storage_full[3]
.sym 70358 picorv32.reg_op1[31]
.sym 70359 picorv32.reg_op2[1]
.sym 70362 picorv32.reg_op1[30]
.sym 70363 picorv32.reg_op1[25]
.sym 70364 $abc$36366$n4456_1
.sym 70365 $abc$36366$n4453_1
.sym 70366 $abc$36366$n4455
.sym 70367 picorv32.reg_op2[0]
.sym 70370 spram_bus_adr[1]
.sym 70371 $abc$36366$n4457_1
.sym 70372 picorv32.reg_op1[29]
.sym 70374 picorv32.reg_op1[26]
.sym 70385 $abc$36366$n4452
.sym 70390 picorv32.reg_op2[1]
.sym 70391 $abc$36366$n4452
.sym 70393 $abc$36366$n4453_1
.sym 70396 picorv32.reg_op1[31]
.sym 70398 picorv32.reg_op2[0]
.sym 70402 $abc$36366$n4455
.sym 70403 $abc$36366$n4456_1
.sym 70404 picorv32.reg_op2[1]
.sym 70405 $abc$36366$n4457_1
.sym 70408 $abc$36366$n4453_1
.sym 70410 $abc$36366$n4457_1
.sym 70411 picorv32.reg_op2[1]
.sym 70414 picorv32.reg_op1[25]
.sym 70415 picorv32.reg_op1[26]
.sym 70417 picorv32.reg_op2[0]
.sym 70421 picorv32.reg_op2[1]
.sym 70422 $abc$36366$n4456_1
.sym 70423 $abc$36366$n4455
.sym 70427 picorv32.reg_op2[0]
.sym 70428 picorv32.reg_op1[29]
.sym 70429 picorv32.reg_op1[30]
.sym 70433 spram_bus_adr[1]
.sym 70437 sys_clk_$glb_clk
.sym 70438 sys_rst_$glb_sr
.sym 70441 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 70442 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 70445 $abc$36366$n2840
.sym 70446 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70451 picorv32.reg_op1[25]
.sym 70452 $abc$36366$n6756
.sym 70456 picorv32.reg_op1[11]
.sym 70460 $abc$36366$n4456_1
.sym 70462 $abc$36366$n2861
.sym 70465 sram_bus_adr[0]
.sym 70470 user_led4
.sym 70473 $abc$36366$n2852
.sym 70474 sram_bus_dat_w[3]
.sym 70481 sram_bus_adr[2]
.sym 70487 sram_bus_adr[1]
.sym 70491 sram_bus_adr[0]
.sym 70498 picorv32.reg_op1[28]
.sym 70503 picorv32.reg_op2[0]
.sym 70506 picorv32.reg_op1[27]
.sym 70514 picorv32.reg_op2[0]
.sym 70515 picorv32.reg_op1[28]
.sym 70516 picorv32.reg_op1[27]
.sym 70519 sram_bus_adr[1]
.sym 70520 sram_bus_adr[0]
.sym 70538 sram_bus_adr[1]
.sym 70545 sram_bus_adr[2]
.sym 70560 sys_clk_$glb_clk
.sym 70562 interface4_bank_bus_dat_r[3]
.sym 70563 interface2_bank_bus_dat_r[3]
.sym 70564 interface4_bank_bus_dat_r[4]
.sym 70565 interface4_bank_bus_dat_r[6]
.sym 70566 interface4_bank_bus_dat_r[7]
.sym 70567 basesoc_bus_wishbone_dat_r[1]
.sym 70574 basesoc_uart_rx_pending
.sym 70576 $abc$36366$n4623
.sym 70578 $abc$36366$n2852
.sym 70579 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 70581 $abc$36366$n3263
.sym 70582 picorv32.instr_bne
.sym 70585 sram_bus_adr[1]
.sym 70592 $abc$36366$n3160
.sym 70593 $abc$36366$n3370
.sym 70594 $PACKER_VCC_NET
.sym 70596 sram_bus_adr[1]
.sym 70603 $abc$36366$n5235_1
.sym 70606 $abc$36366$n5232_1
.sym 70607 $abc$36366$n4538
.sym 70608 $abc$36366$n4623
.sym 70613 $abc$36366$n4536
.sym 70615 sel_r
.sym 70616 $abc$36366$n4623
.sym 70625 $abc$36366$n5251
.sym 70629 $abc$36366$n5233_1
.sym 70630 $abc$36366$n5243
.sym 70632 $abc$36366$n5249
.sym 70636 $abc$36366$n4538
.sym 70637 sel_r
.sym 70639 $abc$36366$n4536
.sym 70642 $abc$36366$n5232_1
.sym 70643 $abc$36366$n5235_1
.sym 70645 $abc$36366$n4623
.sym 70648 $abc$36366$n4538
.sym 70649 $abc$36366$n4536
.sym 70650 $abc$36366$n4623
.sym 70651 sel_r
.sym 70654 sel_r
.sym 70655 $abc$36366$n4623
.sym 70656 $abc$36366$n4536
.sym 70657 $abc$36366$n4538
.sym 70660 $abc$36366$n5251
.sym 70661 sel_r
.sym 70662 $abc$36366$n5235_1
.sym 70663 $abc$36366$n4623
.sym 70666 $abc$36366$n5233_1
.sym 70667 $abc$36366$n5243
.sym 70669 $abc$36366$n5249
.sym 70672 $abc$36366$n4538
.sym 70673 $abc$36366$n4536
.sym 70674 $abc$36366$n4623
.sym 70675 sel_r
.sym 70678 sel_r
.sym 70679 $abc$36366$n4623
.sym 70680 $abc$36366$n4536
.sym 70681 $abc$36366$n4538
.sym 70683 sys_clk_$glb_clk
.sym 70684 sys_rst_$glb_sr
.sym 70686 $abc$36366$n5244_1
.sym 70689 csrbank1_scratch3_w[2]
.sym 70690 csrbank1_scratch3_w[3]
.sym 70692 $abc$36366$n5234
.sym 70697 $abc$36366$n5235_1
.sym 70699 $abc$36366$n4536
.sym 70700 $abc$36366$n3264
.sym 70701 waittimer1_wait
.sym 70702 interface4_bank_bus_dat_r[1]
.sym 70703 spram_datain0[5]
.sym 70706 $abc$36366$n5237
.sym 70708 $abc$36366$n6740
.sym 70709 interface4_bank_bus_dat_r[4]
.sym 70710 basesoc_bus_wishbone_dat_r[2]
.sym 70711 interface4_bank_bus_dat_r[6]
.sym 70712 csrbank1_scratch3_w[3]
.sym 70715 sram_bus_dat_w[3]
.sym 70716 interface3_bank_bus_dat_r[0]
.sym 70719 interface3_bank_bus_dat_r[2]
.sym 70727 interface1_bank_bus_dat_r[7]
.sym 70728 $abc$36366$n5247
.sym 70729 $abc$36366$n5243
.sym 70730 interface0_bank_bus_dat_r[3]
.sym 70731 interface1_bank_bus_dat_r[3]
.sym 70732 interface1_bank_bus_dat_r[4]
.sym 70733 $abc$36366$n5246
.sym 70735 interface0_bank_bus_dat_r[0]
.sym 70736 $abc$36366$n5233_1
.sym 70738 interface4_bank_bus_dat_r[7]
.sym 70739 $abc$36366$n2849
.sym 70740 user_led4
.sym 70741 interface1_bank_bus_dat_r[0]
.sym 70743 sram_bus_adr[12]
.sym 70745 $abc$36366$n2852
.sym 70748 $abc$36366$n3333
.sym 70749 $abc$36366$n5234
.sym 70751 $abc$36366$n5244_1
.sym 70753 interface5_bank_bus_dat_r[7]
.sym 70754 sram_bus_adr[11]
.sym 70755 interface3_bank_bus_dat_r[7]
.sym 70756 interface0_bank_bus_dat_r[4]
.sym 70759 interface1_bank_bus_dat_r[4]
.sym 70760 $abc$36366$n5246
.sym 70761 $abc$36366$n5247
.sym 70762 interface0_bank_bus_dat_r[4]
.sym 70765 sram_bus_adr[11]
.sym 70766 $abc$36366$n2849
.sym 70767 sram_bus_adr[12]
.sym 70771 $abc$36366$n5244_1
.sym 70772 interface1_bank_bus_dat_r[3]
.sym 70773 interface0_bank_bus_dat_r[3]
.sym 70774 $abc$36366$n5243
.sym 70777 $abc$36366$n5233_1
.sym 70778 interface0_bank_bus_dat_r[0]
.sym 70779 $abc$36366$n5234
.sym 70780 interface1_bank_bus_dat_r[0]
.sym 70783 $abc$36366$n2849
.sym 70784 sram_bus_adr[12]
.sym 70786 sram_bus_adr[11]
.sym 70789 interface1_bank_bus_dat_r[7]
.sym 70790 interface3_bank_bus_dat_r[7]
.sym 70791 interface4_bank_bus_dat_r[7]
.sym 70792 interface5_bank_bus_dat_r[7]
.sym 70796 user_led4
.sym 70797 $abc$36366$n3333
.sym 70798 $abc$36366$n2852
.sym 70806 sys_clk_$glb_clk
.sym 70807 sys_rst_$glb_sr
.sym 70808 interface4_bank_bus_dat_r[2]
.sym 70809 $abc$36366$n2777
.sym 70811 interface4_bank_bus_dat_r[5]
.sym 70813 interface2_bank_bus_dat_r[2]
.sym 70815 $abc$36366$n5241_1
.sym 70820 $abc$36366$n2685
.sym 70821 interface1_bank_bus_dat_r[7]
.sym 70822 interface5_bank_bus_dat_r[0]
.sym 70825 $abc$36366$n2719
.sym 70826 sram_bus_dat_w[2]
.sym 70827 sram_bus_adr[1]
.sym 70832 user_led3
.sym 70833 interface2_bank_bus_dat_r[0]
.sym 70834 $abc$36366$n205
.sym 70835 $abc$36366$n2852
.sym 70836 csrbank1_scratch3_w[2]
.sym 70839 $abc$36366$n2895
.sym 70840 $abc$36366$n2852
.sym 70841 sram_bus_adr[0]
.sym 70843 sram_bus_adr[1]
.sym 70850 eventsourceprocess0_trigger
.sym 70852 sram_bus_dat_w[5]
.sym 70853 $abc$36366$n5240
.sym 70854 $abc$36366$n2852
.sym 70855 $abc$36366$n5085_1
.sym 70858 user_led3
.sym 70860 $abc$36366$n3218
.sym 70863 $abc$36366$n3333
.sym 70865 interface5_bank_bus_dat_r[4]
.sym 70868 interface3_bank_bus_dat_r[4]
.sym 70869 interface4_bank_bus_dat_r[4]
.sym 70871 interface4_bank_bus_dat_r[6]
.sym 70872 interface0_bank_bus_dat_r[2]
.sym 70873 interface3_bank_bus_dat_r[6]
.sym 70876 sys_rst
.sym 70877 interface1_bank_bus_dat_r[2]
.sym 70878 interface5_bank_bus_dat_r[6]
.sym 70879 interface1_bank_bus_dat_r[6]
.sym 70880 $abc$36366$n5241_1
.sym 70888 eventsourceprocess0_trigger
.sym 70889 $abc$36366$n3218
.sym 70890 $abc$36366$n3333
.sym 70891 $abc$36366$n5085_1
.sym 70894 interface4_bank_bus_dat_r[4]
.sym 70896 interface5_bank_bus_dat_r[4]
.sym 70897 interface3_bank_bus_dat_r[4]
.sym 70900 interface1_bank_bus_dat_r[6]
.sym 70901 interface4_bank_bus_dat_r[6]
.sym 70902 interface3_bank_bus_dat_r[6]
.sym 70903 interface5_bank_bus_dat_r[6]
.sym 70907 $abc$36366$n2852
.sym 70908 user_led3
.sym 70909 $abc$36366$n3333
.sym 70912 sram_bus_dat_w[5]
.sym 70913 sys_rst
.sym 70918 $abc$36366$n5240
.sym 70919 interface0_bank_bus_dat_r[2]
.sym 70920 $abc$36366$n5241_1
.sym 70921 interface1_bank_bus_dat_r[2]
.sym 70929 sys_clk_$glb_clk
.sym 70930 sys_rst_$glb_sr
.sym 70931 interface5_bank_bus_dat_r[4]
.sym 70933 $abc$36366$n4921_1
.sym 70936 interface5_bank_bus_dat_r[6]
.sym 70937 interface5_bank_bus_dat_r[7]
.sym 70944 eventsourceprocess0_trigger
.sym 70945 $abc$36366$n9
.sym 70947 basesoc_uart_phy_rx_busy
.sym 70948 $abc$36366$n3218
.sym 70951 $abc$36366$n5085_1
.sym 70953 sram_bus_dat_w[1]
.sym 70954 $abc$36366$n2851_1
.sym 70957 sram_bus_adr[0]
.sym 70958 $abc$36366$n2852
.sym 70959 sys_rst
.sym 70965 $abc$36366$n2721
.sym 70972 $abc$36366$n2852
.sym 70980 interface5_bank_bus_dat_r[5]
.sym 70981 $abc$36366$n5088
.sym 70983 interface4_bank_bus_dat_r[5]
.sym 70985 sys_rst
.sym 70986 eventsourceprocess1_trigger
.sym 70987 interface3_bank_bus_dat_r[5]
.sym 70991 sram_bus_we
.sym 70994 $abc$36366$n3218
.sym 70995 interface1_bank_bus_dat_r[5]
.sym 71002 $abc$36366$n3333
.sym 71005 interface3_bank_bus_dat_r[5]
.sym 71006 interface5_bank_bus_dat_r[5]
.sym 71007 interface4_bank_bus_dat_r[5]
.sym 71008 interface1_bank_bus_dat_r[5]
.sym 71011 $abc$36366$n3333
.sym 71012 $abc$36366$n2852
.sym 71013 sram_bus_we
.sym 71014 sys_rst
.sym 71035 $abc$36366$n3333
.sym 71036 $abc$36366$n5088
.sym 71037 eventsourceprocess1_trigger
.sym 71038 $abc$36366$n3218
.sym 71052 sys_clk_$glb_clk
.sym 71053 sys_rst_$glb_sr
.sym 71055 $abc$36366$n2715
.sym 71056 $abc$36366$n4931
.sym 71057 $abc$36366$n2721
.sym 71058 csrbank5_tuning_word3_w[6]
.sym 71068 interface0_bank_bus_dat_r[1]
.sym 71069 csrbank5_tuning_word0_w[4]
.sym 71070 $abc$36366$n2895
.sym 71075 $abc$36366$n4927_1
.sym 71077 $abc$36366$n126
.sym 71078 eventsourceprocess2_trigger
.sym 71081 csrbank5_tuning_word1_w[7]
.sym 71082 $abc$36366$n3236
.sym 71088 sram_bus_adr[1]
.sym 71089 $abc$36366$n2715
.sym 71096 eventsourceprocess1_pending
.sym 71097 user_led1
.sym 71099 $abc$36366$n3212
.sym 71100 $abc$36366$n3333
.sym 71101 sys_rst
.sym 71102 $abc$36366$n5089_1
.sym 71105 sram_bus_adr[1]
.sym 71107 $abc$36366$n3212
.sym 71109 sram_bus_dat_w[3]
.sym 71110 sram_bus_dat_w[2]
.sym 71113 sram_bus_dat_w[1]
.sym 71114 sram_bus_we
.sym 71115 eventmanager_storage_full[1]
.sym 71117 sram_bus_adr[0]
.sym 71118 sram_bus_dat_w[0]
.sym 71122 $abc$36366$n2895
.sym 71131 sram_bus_dat_w[3]
.sym 71134 $abc$36366$n3212
.sym 71136 $abc$36366$n5089_1
.sym 71137 eventmanager_storage_full[1]
.sym 71140 sram_bus_dat_w[1]
.sym 71147 sram_bus_dat_w[2]
.sym 71154 sram_bus_adr[0]
.sym 71155 sram_bus_adr[1]
.sym 71158 sram_bus_we
.sym 71159 $abc$36366$n3212
.sym 71160 $abc$36366$n3333
.sym 71161 sys_rst
.sym 71165 sram_bus_dat_w[0]
.sym 71170 eventsourceprocess1_pending
.sym 71171 user_led1
.sym 71172 sram_bus_adr[1]
.sym 71173 sram_bus_adr[0]
.sym 71174 $abc$36366$n2895
.sym 71175 sys_clk_$glb_clk
.sym 71176 sys_rst_$glb_sr
.sym 71184 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 71191 basesoc_uart_phy_tx_busy
.sym 71197 sram_bus_adr[0]
.sym 71198 $abc$36366$n3236
.sym 71202 user_led1
.sym 71203 $abc$36366$n2721
.sym 71210 user_led0
.sym 71211 $abc$36366$n5
.sym 71212 sram_bus_dat_w[3]
.sym 71224 $abc$36366$n3218
.sym 71226 $abc$36366$n3333
.sym 71232 $abc$36366$n5091_1
.sym 71238 eventsourceprocess2_trigger
.sym 71257 $abc$36366$n3333
.sym 71258 $abc$36366$n3218
.sym 71259 $abc$36366$n5091_1
.sym 71260 eventsourceprocess2_trigger
.sym 71298 sys_clk_$glb_clk
.sym 71299 sys_rst_$glb_sr
.sym 71300 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 71301 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 71303 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 71306 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 71311 sram_bus_dat_w[2]
.sym 71316 csrbank3_load1_w[4]
.sym 71317 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 71334 $abc$36366$n205
.sym 71341 $abc$36366$n3212
.sym 71343 $abc$36366$n2936
.sym 71345 user_led0
.sym 71346 $abc$36366$n5086
.sym 71347 user_led2
.sym 71348 sram_bus_dat_w[0]
.sym 71351 sram_bus_dat_w[1]
.sym 71357 sram_bus_adr[0]
.sym 71358 eventsourceprocess2_pending
.sym 71360 sram_bus_adr[1]
.sym 71362 eventsourceprocess0_pending
.sym 71364 sram_bus_dat_w[2]
.sym 71365 $abc$36366$n5092
.sym 71366 eventmanager_storage_full[0]
.sym 71372 eventmanager_storage_full[2]
.sym 71374 sram_bus_adr[0]
.sym 71375 sram_bus_adr[1]
.sym 71376 user_led2
.sym 71377 eventsourceprocess2_pending
.sym 71382 sram_bus_dat_w[0]
.sym 71387 sram_bus_dat_w[1]
.sym 71393 $abc$36366$n3212
.sym 71394 $abc$36366$n5086
.sym 71395 eventmanager_storage_full[0]
.sym 71404 sram_bus_adr[1]
.sym 71405 sram_bus_adr[0]
.sym 71406 eventsourceprocess0_pending
.sym 71407 user_led0
.sym 71410 eventmanager_storage_full[2]
.sym 71412 $abc$36366$n3212
.sym 71413 $abc$36366$n5092
.sym 71416 sram_bus_dat_w[2]
.sym 71420 $abc$36366$n2936
.sym 71421 sys_clk_$glb_clk
.sym 71422 sys_rst_$glb_sr
.sym 71435 $abc$36366$n4012
.sym 71436 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 71442 basesoc_uart_phy_rx_busy
.sym 71445 $abc$36366$n13
.sym 71474 sram_bus_dat_w[5]
.sym 71477 sys_rst
.sym 71482 $abc$36366$n2865
.sym 71492 sram_bus_dat_w[2]
.sym 71527 sram_bus_dat_w[2]
.sym 71528 sys_rst
.sym 71534 sram_bus_dat_w[5]
.sym 71543 $abc$36366$n2865
.sym 71544 sys_clk_$glb_clk
.sym 71545 sys_rst_$glb_sr
.sym 71552 basesoc_uart_phy_uart_clk_txen
.sym 71560 $abc$36366$n5
.sym 71686 $abc$36366$n3881
.sym 71694 user_led1
.sym 71702 user_led0
.sym 71818 $abc$36366$n205
.sym 71865 user_led2
.sym 71867 $PACKER_VCC_NET
.sym 71870 user_led4
.sym 71883 user_led4
.sym 71885 $PACKER_VCC_NET
.sym 71904 spram_bus_adr[20]
.sym 71948 $abc$36366$n57
.sym 71960 $abc$36366$n3373_1
.sym 71961 $abc$36366$n2947
.sym 71985 $abc$36366$n57
.sym 71987 $abc$36366$n3373_1
.sym 72004 $abc$36366$n57
.sym 72013 $abc$36366$n2947
.sym 72014 sys_clk_$glb_clk
.sym 72018 waittimer0_wait
.sym 72030 $abc$36366$n4858
.sym 72035 $abc$36366$n2906_1
.sym 72040 $abc$36366$n57
.sym 72042 $abc$36366$n3380
.sym 72048 waittimer0_wait
.sym 72054 $abc$36366$n3373_1
.sym 72078 waittimer0_wait
.sym 72082 $abc$36366$n2904
.sym 72083 waittimer0_wait
.sym 72189 basesoc_bus_wishbone_dat_r[1]
.sym 72192 slave_sel_r[2]
.sym 72195 $abc$36366$n2979
.sym 72199 slave_sel_r[1]
.sym 72202 slave_sel_r[1]
.sym 72213 spram_datain1[12]
.sym 72232 spiflash_sr[5]
.sym 72235 $abc$36366$n2821
.sym 72241 slave_sel[0]
.sym 72243 $abc$36366$n2905_1
.sym 72244 $abc$36366$n2819
.sym 72247 slave_sel_r[1]
.sym 72249 $abc$36366$n2906_1
.sym 72259 $abc$36366$n2819
.sym 72260 $abc$36366$n2906_1
.sym 72261 $abc$36366$n2905_1
.sym 72262 $abc$36366$n2821
.sym 72266 slave_sel[0]
.sym 72295 spiflash_sr[5]
.sym 72298 slave_sel_r[1]
.sym 72300 sys_clk_$glb_clk
.sym 72301 sys_rst_$glb_sr
.sym 72314 $abc$36366$n2900
.sym 72316 $abc$36366$n2818
.sym 72317 slave_sel_r[1]
.sym 72318 $abc$36366$n2818
.sym 72320 spiflash_sr[5]
.sym 72325 $abc$36366$n2967
.sym 72326 spram_bus_adr[15]
.sym 72328 spram_bus_adr[7]
.sym 72331 $abc$36366$n4789
.sym 72332 $abc$36366$n3373_1
.sym 72333 spram_bus_adr[14]
.sym 72335 $abc$36366$n3429
.sym 72337 picorv32.reg_next_pc[4]
.sym 72344 spram_bus_adr[15]
.sym 72345 $abc$36366$n2950
.sym 72347 spiflash_sr[29]
.sym 72350 spiflash_sr[25]
.sym 72352 spram_bus_adr[17]
.sym 72353 slave_sel_r[0]
.sym 72355 $abc$36366$n3380
.sym 72356 spiflash_sr[27]
.sym 72358 $abc$36366$n3373_1
.sym 72359 spiflash_sr[28]
.sym 72360 spiflash_sr[26]
.sym 72361 spiflash_sr[24]
.sym 72362 spram_bus_adr[19]
.sym 72364 basesoc_bus_wishbone_dat_r[1]
.sym 72365 slave_sel_r[1]
.sym 72366 spram_bus_adr[20]
.sym 72369 spram_bus_adr[18]
.sym 72370 spram_bus_adr[16]
.sym 72374 spiflash_sr[25]
.sym 72376 $abc$36366$n3373_1
.sym 72377 spram_bus_adr[18]
.sym 72378 spiflash_sr[27]
.sym 72379 $abc$36366$n3380
.sym 72382 $abc$36366$n3380
.sym 72383 $abc$36366$n3373_1
.sym 72384 spiflash_sr[25]
.sym 72385 spram_bus_adr[16]
.sym 72388 slave_sel_r[1]
.sym 72389 slave_sel_r[0]
.sym 72390 spiflash_sr[25]
.sym 72391 basesoc_bus_wishbone_dat_r[1]
.sym 72400 $abc$36366$n3373_1
.sym 72401 spram_bus_adr[19]
.sym 72402 spiflash_sr[28]
.sym 72403 $abc$36366$n3380
.sym 72406 spiflash_sr[26]
.sym 72407 spram_bus_adr[17]
.sym 72408 $abc$36366$n3380
.sym 72409 $abc$36366$n3373_1
.sym 72412 $abc$36366$n3373_1
.sym 72413 spram_bus_adr[20]
.sym 72414 spiflash_sr[29]
.sym 72415 $abc$36366$n3380
.sym 72418 $abc$36366$n3380
.sym 72419 $abc$36366$n3373_1
.sym 72420 spram_bus_adr[15]
.sym 72421 spiflash_sr[24]
.sym 72422 $abc$36366$n2950
.sym 72423 sys_clk_$glb_clk
.sym 72424 sys_rst_$glb_sr
.sym 72436 $abc$36366$n208
.sym 72439 $abc$36366$n2950
.sym 72443 $abc$36366$n2896
.sym 72445 $PACKER_GND_NET
.sym 72446 $abc$36366$n2982_1
.sym 72449 spram_datain1[9]
.sym 72450 $abc$36366$n3872
.sym 72453 $abc$36366$n2908
.sym 72454 $abc$36366$n5178
.sym 72455 picorv32.reg_out[21]
.sym 72457 $abc$36366$n4745_1
.sym 72468 $abc$36366$n2896
.sym 72469 slave_sel_r[1]
.sym 72472 $abc$36366$n4790_1
.sym 72477 $abc$36366$n2921
.sym 72478 $abc$36366$n4762
.sym 72479 $abc$36366$n2908
.sym 72480 picorv32.mem_wordsize[0]
.sym 72481 $abc$36366$n2979
.sym 72482 picorv32.latched_is_lu
.sym 72487 picorv32.reg_op1[1]
.sym 72488 spiflash_sr[15]
.sym 72490 $abc$36366$n4746
.sym 72491 picorv32.reg_op1[1]
.sym 72492 $abc$36366$n2818
.sym 72494 picorv32.mem_wordsize[2]
.sym 72495 $abc$36366$n3429
.sym 72499 $abc$36366$n2908
.sym 72500 $abc$36366$n4762
.sym 72501 $abc$36366$n4790_1
.sym 72502 $abc$36366$n4746
.sym 72505 slave_sel_r[1]
.sym 72506 spiflash_sr[15]
.sym 72507 $abc$36366$n2818
.sym 72508 $abc$36366$n2979
.sym 72511 picorv32.latched_is_lu
.sym 72512 picorv32.mem_wordsize[0]
.sym 72513 $abc$36366$n2921
.sym 72524 picorv32.mem_wordsize[2]
.sym 72526 picorv32.reg_op1[1]
.sym 72530 picorv32.latched_is_lu
.sym 72531 picorv32.mem_wordsize[0]
.sym 72532 $abc$36366$n2896
.sym 72535 picorv32.reg_op1[1]
.sym 72536 picorv32.mem_wordsize[2]
.sym 72537 $abc$36366$n3429
.sym 72538 picorv32.mem_wordsize[0]
.sym 72541 picorv32.mem_wordsize[0]
.sym 72542 picorv32.latched_is_lu
.sym 72544 $abc$36366$n2908
.sym 72560 picorv32.instr_maskirq
.sym 72561 $abc$36366$n3380
.sym 72562 $abc$36366$n2904
.sym 72563 $abc$36366$n2952
.sym 72564 $abc$36366$n2896
.sym 72565 picorv32.mem_wordsize[0]
.sym 72566 picorv32.instr_maskirq
.sym 72567 $abc$36366$n2939
.sym 72568 picorv32.mem_wordsize[0]
.sym 72571 $abc$36366$n2896
.sym 72573 picorv32.reg_op1[1]
.sym 72575 $abc$36366$n3829_1
.sym 72576 $abc$36366$n4746
.sym 72577 picorv32.reg_op1[1]
.sym 72579 $abc$36366$n3838_1
.sym 72580 $abc$36366$n5178
.sym 72581 $abc$36366$n3829_1
.sym 72582 picorv32.reg_next_pc[22]
.sym 72590 $abc$36366$n2978
.sym 72591 $abc$36366$n3829_1
.sym 72592 $abc$36366$n3829_1
.sym 72593 $abc$36366$n3836_1
.sym 72594 $abc$36366$n4875
.sym 72595 picorv32.mem_wordsize[0]
.sym 72602 picorv32.reg_next_pc[9]
.sym 72603 $abc$36366$n3838_1
.sym 72604 $abc$36366$n4887_1
.sym 72609 $abc$36366$n4802_1
.sym 72610 $abc$36366$n3872
.sym 72612 $abc$36366$n4845
.sym 72617 $abc$36366$n4745_1
.sym 72618 picorv32.latched_is_lu
.sym 72622 $abc$36366$n3836_1
.sym 72623 $abc$36366$n3838_1
.sym 72624 picorv32.reg_next_pc[9]
.sym 72625 $abc$36366$n3872
.sym 72634 $abc$36366$n4802_1
.sym 72635 $abc$36366$n3829_1
.sym 72636 $abc$36366$n4887_1
.sym 72637 $abc$36366$n4745_1
.sym 72640 $abc$36366$n4845
.sym 72641 $abc$36366$n3829_1
.sym 72642 $abc$36366$n4745_1
.sym 72643 $abc$36366$n4802_1
.sym 72658 $abc$36366$n3829_1
.sym 72659 $abc$36366$n4875
.sym 72660 $abc$36366$n4802_1
.sym 72661 $abc$36366$n4745_1
.sym 72664 $abc$36366$n2978
.sym 72665 picorv32.latched_is_lu
.sym 72667 picorv32.mem_wordsize[0]
.sym 72685 $abc$36366$n2988
.sym 72689 $abc$36366$n4886_1
.sym 72699 picorv32.cpu_state[4]
.sym 72700 picorv32.cpu_state[4]
.sym 72701 $abc$36366$n4868
.sym 72705 picorv32.instr_maskirq
.sym 72706 $abc$36366$n3807
.sym 72714 $abc$36366$n4857
.sym 72715 picorv32.reg_next_pc[21]
.sym 72716 $abc$36366$n4863
.sym 72717 $abc$36366$n3836_1
.sym 72718 $abc$36366$n4869
.sym 72720 $abc$36366$n2845
.sym 72721 $abc$36366$n4802_1
.sym 72723 $abc$36366$n3002
.sym 72725 $abc$36366$n3049
.sym 72726 $abc$36366$n3872
.sym 72727 picorv32.reg_out[21]
.sym 72728 picorv32.irq_state[1]
.sym 72731 picorv32.reg_next_pc[19]
.sym 72735 $abc$36366$n3829_1
.sym 72736 $abc$36366$n3870
.sym 72738 $abc$36366$n4021_1
.sym 72739 picorv32.reg_out[22]
.sym 72740 $abc$36366$n4745_1
.sym 72741 picorv32.reg_op1[22]
.sym 72742 picorv32.reg_next_pc[22]
.sym 72743 picorv32.reg_out[19]
.sym 72746 $abc$36366$n4021_1
.sym 72747 picorv32.reg_op1[22]
.sym 72748 $abc$36366$n3870
.sym 72751 picorv32.reg_next_pc[21]
.sym 72753 $abc$36366$n3836_1
.sym 72754 picorv32.reg_out[21]
.sym 72758 $abc$36366$n3836_1
.sym 72759 picorv32.reg_out[22]
.sym 72760 picorv32.reg_next_pc[22]
.sym 72763 $abc$36366$n3829_1
.sym 72764 $abc$36366$n4857
.sym 72765 $abc$36366$n4745_1
.sym 72766 $abc$36366$n4802_1
.sym 72769 $abc$36366$n4863
.sym 72770 $abc$36366$n4745_1
.sym 72771 $abc$36366$n4802_1
.sym 72772 $abc$36366$n3829_1
.sym 72775 picorv32.reg_next_pc[19]
.sym 72776 picorv32.reg_out[19]
.sym 72777 $abc$36366$n3836_1
.sym 72781 picorv32.irq_state[1]
.sym 72782 $abc$36366$n2845
.sym 72783 $abc$36366$n3049
.sym 72784 $abc$36366$n3872
.sym 72787 $abc$36366$n4745_1
.sym 72788 $abc$36366$n4802_1
.sym 72789 $abc$36366$n3829_1
.sym 72790 $abc$36366$n4869
.sym 72791 $abc$36366$n3002
.sym 72792 sys_clk_$glb_clk
.sym 72807 picorv32.reg_out[9]
.sym 72808 $abc$36366$n4015_1
.sym 72809 picorv32.irq_state[1]
.sym 72810 spram_bus_adr[18]
.sym 72811 picorv32.reg_op1[19]
.sym 72812 picorv32.irq_state[1]
.sym 72813 $abc$36366$n3049
.sym 72815 $abc$36366$n7124
.sym 72817 picorv32.reg_out[16]
.sym 72820 spram_bus_adr[14]
.sym 72821 $abc$36366$n4856
.sym 72822 $abc$36366$n4892_1
.sym 72823 $abc$36366$n4862
.sym 72824 $abc$36366$n4789
.sym 72825 $abc$36366$n5526
.sym 72826 $abc$36366$n4893_1
.sym 72829 picorv32.reg_next_pc[4]
.sym 72835 picorv32.latched_is_lh
.sym 72836 picorv32.reg_out[17]
.sym 72837 $abc$36366$n4893_1
.sym 72838 picorv32.irq_mask[5]
.sym 72839 picorv32.cpu_state[0]
.sym 72840 $abc$36366$n4745_1
.sym 72841 picorv32.irq_pending[11]
.sym 72842 $abc$36366$n3829_1
.sym 72843 picorv32.irq_pending[9]
.sym 72846 picorv32.irq_mask[8]
.sym 72848 picorv32.irq_pending[8]
.sym 72849 picorv32.irq_pending[10]
.sym 72850 $abc$36366$n3412
.sym 72852 picorv32.reg_op1[10]
.sym 72853 $abc$36366$n4802_1
.sym 72857 picorv32.reg_op1[5]
.sym 72858 $abc$36366$n4796_1
.sym 72859 picorv32.cpu_state[4]
.sym 72860 picorv32.cpu_state[4]
.sym 72861 picorv32.alu_out_q[17]
.sym 72862 $abc$36366$n3066
.sym 72864 picorv32.latched_stalu
.sym 72868 picorv32.irq_mask[8]
.sym 72870 picorv32.irq_pending[8]
.sym 72874 picorv32.alu_out_q[17]
.sym 72875 picorv32.latched_stalu
.sym 72876 picorv32.reg_out[17]
.sym 72880 picorv32.latched_is_lh
.sym 72881 $abc$36366$n4796_1
.sym 72886 picorv32.irq_pending[9]
.sym 72887 picorv32.irq_pending[8]
.sym 72888 picorv32.irq_pending[10]
.sym 72889 picorv32.irq_pending[11]
.sym 72892 picorv32.cpu_state[0]
.sym 72893 picorv32.irq_pending[10]
.sym 72894 picorv32.cpu_state[4]
.sym 72895 picorv32.reg_op1[10]
.sym 72899 picorv32.irq_mask[8]
.sym 72901 picorv32.irq_pending[8]
.sym 72904 $abc$36366$n4802_1
.sym 72905 $abc$36366$n4745_1
.sym 72906 $abc$36366$n4893_1
.sym 72907 $abc$36366$n3829_1
.sym 72910 picorv32.cpu_state[4]
.sym 72911 picorv32.reg_op1[5]
.sym 72912 picorv32.irq_mask[5]
.sym 72913 $abc$36366$n3412
.sym 72914 $abc$36366$n3066
.sym 72915 sys_clk_$glb_clk
.sym 72916 $abc$36366$n208_$glb_sr
.sym 72929 picorv32.irq_pending[9]
.sym 72930 picorv32.reg_out[17]
.sym 72931 $abc$36366$n3829_1
.sym 72934 picorv32.irq_mask[5]
.sym 72935 $abc$36366$n4802_1
.sym 72936 picorv32.latched_is_lu
.sym 72937 picorv32.irq_pending[11]
.sym 72938 $abc$36366$n3829_1
.sym 72939 picorv32.latched_is_lh
.sym 72940 $abc$36366$n2939
.sym 72941 $abc$36366$n4703
.sym 72942 $abc$36366$n4840
.sym 72943 $abc$36366$n3057
.sym 72944 $abc$36366$n4745_1
.sym 72945 spram_datain1[9]
.sym 72947 $abc$36366$n4822
.sym 72949 $abc$36366$n4820
.sym 72950 picorv32.reg_op1[21]
.sym 72951 picorv32.irq_pending[5]
.sym 72958 $abc$36366$n3059
.sym 72959 $abc$36366$n3061
.sym 72960 $abc$36366$n3058
.sym 72961 picorv32.irq_pending[15]
.sym 72962 $abc$36366$n4798
.sym 72963 picorv32.irq_pending[6]
.sym 72964 $abc$36366$n7108
.sym 72965 picorv32.irq_mask[15]
.sym 72966 picorv32.cpuregs_rs1[5]
.sym 72967 picorv32.irq_pending[25]
.sym 72968 $abc$36366$n4745_1
.sym 72970 $abc$36366$n3060
.sym 72972 picorv32.cpu_state[0]
.sym 72973 $abc$36366$n4725
.sym 72974 picorv32.cpu_state[4]
.sym 72976 $abc$36366$n3829_1
.sym 72977 picorv32.irq_pending[5]
.sym 72978 picorv32.reg_op1[6]
.sym 72979 $abc$36366$n3412
.sym 72980 $abc$36366$n4726
.sym 72981 $abc$36366$n4856
.sym 72982 $abc$36366$n4703
.sym 72983 $abc$36366$n4858
.sym 72984 $abc$36366$n4789
.sym 72985 $abc$36366$n5526
.sym 72989 picorv32.cpu_state[3]
.sym 72991 $abc$36366$n5526
.sym 72992 $abc$36366$n4745_1
.sym 72993 $abc$36366$n3829_1
.sym 72994 $abc$36366$n4789
.sym 72997 picorv32.cpuregs_rs1[5]
.sym 72998 $abc$36366$n4726
.sym 72999 $abc$36366$n4703
.sym 73000 $abc$36366$n4725
.sym 73004 picorv32.irq_mask[15]
.sym 73006 picorv32.irq_pending[15]
.sym 73009 picorv32.cpu_state[0]
.sym 73010 picorv32.cpu_state[4]
.sym 73011 picorv32.irq_pending[6]
.sym 73012 picorv32.reg_op1[6]
.sym 73016 $abc$36366$n3412
.sym 73017 $abc$36366$n4798
.sym 73018 picorv32.irq_mask[15]
.sym 73021 $abc$36366$n3061
.sym 73022 $abc$36366$n3059
.sym 73023 $abc$36366$n3060
.sym 73024 $abc$36366$n3058
.sym 73027 $abc$36366$n7108
.sym 73028 picorv32.cpu_state[0]
.sym 73029 picorv32.cpu_state[3]
.sym 73030 picorv32.irq_pending[5]
.sym 73033 picorv32.cpu_state[0]
.sym 73034 picorv32.irq_pending[25]
.sym 73035 $abc$36366$n4856
.sym 73036 $abc$36366$n4858
.sym 73038 sys_clk_$glb_clk
.sym 73049 picorv32.cpuregs_rs1[6]
.sym 73053 picorv32.irq_pending[25]
.sym 73054 $abc$36366$n3070
.sym 73055 picorv32.irq_pending[15]
.sym 73056 $abc$36366$n4703
.sym 73057 $abc$36366$n4874
.sym 73058 $abc$36366$n7107
.sym 73059 picorv32.irq_pending[6]
.sym 73060 picorv32.cpu_state[0]
.sym 73061 picorv32.cpuregs_rs1[9]
.sym 73063 picorv32.cpuregs_rs1[7]
.sym 73064 picorv32.reg_op1[6]
.sym 73066 picorv32.irq_pending[11]
.sym 73067 picorv32.reg_op2[9]
.sym 73069 picorv32.reg_op1[1]
.sym 73070 picorv32.reg_op2[0]
.sym 73073 picorv32.latched_stalu
.sym 73075 picorv32.irq_mask[19]
.sym 73082 $abc$36366$n4841
.sym 73083 picorv32.irq_mask[11]
.sym 73084 picorv32.irq_pending[11]
.sym 73085 $abc$36366$n4886_1
.sym 73086 $abc$36366$n4888_1
.sym 73087 $abc$36366$n7118
.sym 73088 $abc$36366$n7115
.sym 73089 $abc$36366$n4703
.sym 73090 $abc$36366$n4799_1
.sym 73091 picorv32.irq_pending[15]
.sym 73092 picorv32.cpu_state[2]
.sym 73093 $abc$36366$n4842
.sym 73094 picorv32.reg_op1[12]
.sym 73095 picorv32.cpuregs_rs1[11]
.sym 73096 picorv32.cpuregs_rs1[30]
.sym 73097 picorv32.reg_op1[11]
.sym 73098 picorv32.cpu_state[3]
.sym 73099 picorv32.cpuregs_rs1[22]
.sym 73101 $abc$36366$n4703
.sym 73102 picorv32.reg_op1[15]
.sym 73104 picorv32.cpu_state[0]
.sym 73106 picorv32.irq_pending[19]
.sym 73107 $abc$36366$n4822
.sym 73108 picorv32.cpu_state[0]
.sym 73109 $abc$36366$n4820
.sym 73110 picorv32.cpu_state[4]
.sym 73111 picorv32.instr_maskirq
.sym 73112 picorv32.cpu_state[3]
.sym 73114 picorv32.reg_op1[12]
.sym 73115 $abc$36366$n7115
.sym 73116 picorv32.cpu_state[4]
.sym 73117 picorv32.cpu_state[3]
.sym 73120 picorv32.irq_pending[15]
.sym 73121 $abc$36366$n7118
.sym 73122 picorv32.cpu_state[0]
.sym 73123 picorv32.cpu_state[3]
.sym 73126 picorv32.irq_mask[11]
.sym 73127 picorv32.instr_maskirq
.sym 73128 picorv32.cpu_state[2]
.sym 73129 picorv32.cpuregs_rs1[11]
.sym 73132 picorv32.cpu_state[0]
.sym 73133 picorv32.reg_op1[11]
.sym 73134 picorv32.irq_pending[11]
.sym 73135 picorv32.cpu_state[4]
.sym 73138 $abc$36366$n4799_1
.sym 73140 picorv32.cpu_state[4]
.sym 73141 picorv32.reg_op1[15]
.sym 73144 $abc$36366$n4820
.sym 73145 picorv32.irq_pending[19]
.sym 73146 $abc$36366$n4822
.sym 73147 picorv32.cpu_state[0]
.sym 73150 $abc$36366$n4703
.sym 73151 $abc$36366$n4841
.sym 73152 picorv32.cpuregs_rs1[22]
.sym 73153 $abc$36366$n4842
.sym 73156 $abc$36366$n4888_1
.sym 73157 $abc$36366$n4886_1
.sym 73158 $abc$36366$n4703
.sym 73159 picorv32.cpuregs_rs1[30]
.sym 73161 sys_clk_$glb_clk
.sym 73175 $abc$36366$n4779
.sym 73176 $abc$36366$n4841
.sym 73177 picorv32.irq_mask[11]
.sym 73178 $abc$36366$n3070
.sym 73179 picorv32.irq_pending[15]
.sym 73181 spram_bus_adr[11]
.sym 73182 $abc$36366$n4888_1
.sym 73183 $abc$36366$n7118
.sym 73184 $abc$36366$n7115
.sym 73185 picorv32.irq_mask[3]
.sym 73186 $abc$36366$n7116
.sym 73187 picorv32.cpuregs_rs1[31]
.sym 73189 $abc$36366$n4806
.sym 73190 picorv32.cpu_state[4]
.sym 73193 $abc$36366$n4868
.sym 73195 $abc$36366$n4876
.sym 73196 picorv32.cpu_state[4]
.sym 73197 picorv32.instr_maskirq
.sym 73198 picorv32.cpuregs_rs1[25]
.sym 73204 picorv32.irq_state[1]
.sym 73205 picorv32.irq_state[1]
.sym 73206 picorv32.mem_wordsize[2]
.sym 73207 picorv32.cpu_state[4]
.sym 73208 $abc$36366$n7123
.sym 73211 picorv32.irq_mask[2]
.sym 73212 $abc$36366$n2845
.sym 73215 $abc$36366$n2988
.sym 73216 picorv32.irq_pending[19]
.sym 73217 picorv32.cpuregs_rs1[14]
.sym 73219 $abc$36366$n3045
.sym 73220 picorv32.cpu_state[4]
.sym 73221 $abc$36366$n4270_1
.sym 73222 $abc$36366$n3912_1
.sym 73225 $abc$36366$n4037_1
.sym 73226 picorv32.reg_op1[20]
.sym 73227 picorv32.reg_op2[9]
.sym 73228 picorv32.reg_op1[22]
.sym 73229 $abc$36366$n4134
.sym 73230 picorv32.cpu_state[3]
.sym 73231 $abc$36366$n7119
.sym 73232 picorv32.irq_pending[2]
.sym 73233 $abc$36366$n7125
.sym 73234 picorv32.reg_op1[16]
.sym 73235 picorv32.irq_mask[19]
.sym 73237 $abc$36366$n3912_1
.sym 73238 picorv32.irq_state[1]
.sym 73239 $abc$36366$n3045
.sym 73240 $abc$36366$n2845
.sym 73243 $abc$36366$n4037_1
.sym 73244 $abc$36366$n4134
.sym 73246 picorv32.cpuregs_rs1[14]
.sym 73250 $abc$36366$n4270_1
.sym 73251 picorv32.mem_wordsize[2]
.sym 73252 picorv32.reg_op2[9]
.sym 73255 picorv32.irq_pending[2]
.sym 73256 picorv32.irq_state[1]
.sym 73257 picorv32.irq_mask[2]
.sym 73261 picorv32.cpu_state[4]
.sym 73262 picorv32.cpu_state[3]
.sym 73263 $abc$36366$n7125
.sym 73264 picorv32.reg_op1[22]
.sym 73267 picorv32.reg_op1[16]
.sym 73268 picorv32.cpu_state[4]
.sym 73269 picorv32.cpu_state[3]
.sym 73270 $abc$36366$n7119
.sym 73273 $abc$36366$n7123
.sym 73274 picorv32.cpu_state[3]
.sym 73275 picorv32.reg_op1[20]
.sym 73276 picorv32.cpu_state[4]
.sym 73279 picorv32.irq_pending[19]
.sym 73282 picorv32.irq_mask[19]
.sym 73283 $abc$36366$n2988
.sym 73284 sys_clk_$glb_clk
.sym 73298 $abc$36366$n4703
.sym 73299 picorv32.cpuregs_rs1[18]
.sym 73300 picorv32.mem_wordsize[2]
.sym 73301 $abc$36366$n3064
.sym 73303 $abc$36366$n4703
.sym 73304 $abc$36366$n3037
.sym 73305 picorv32.reg_out[29]
.sym 73306 $abc$36366$n4064_1
.sym 73307 picorv32.reg_out[24]
.sym 73308 $abc$36366$n3800
.sym 73309 picorv32.reg_op1[3]
.sym 73311 $abc$36366$n4037_1
.sym 73312 picorv32.reg_op1[20]
.sym 73314 $abc$36366$n4037_1
.sym 73315 $abc$36366$n4134
.sym 73316 $abc$36366$n4862
.sym 73318 $abc$36366$n4196
.sym 73319 $abc$36366$n4892_1
.sym 73320 picorv32.reg_op1[16]
.sym 73321 picorv32.irq_pending[31]
.sym 73328 picorv32.irq_pending[24]
.sym 73329 $abc$36366$n4894_1
.sym 73330 $abc$36366$n4892_1
.sym 73331 picorv32.cpuregs_rs1[26]
.sym 73332 $abc$36366$n4703
.sym 73333 picorv32.irq_mask[24]
.sym 73334 $abc$36366$n4870
.sym 73335 $abc$36366$n4859
.sym 73336 picorv32.cpu_state[3]
.sym 73337 $abc$36366$n4865
.sym 73338 picorv32.irq_pending[26]
.sym 73339 picorv32.irq_mask[25]
.sym 73340 $abc$36366$n4703
.sym 73341 picorv32.cpu_state[0]
.sym 73342 $abc$36366$n4862
.sym 73343 picorv32.latched_stalu
.sym 73344 $abc$36366$n2845
.sym 73347 picorv32.cpuregs_rs1[31]
.sym 73348 $abc$36366$n4864
.sym 73349 $abc$36366$n7130
.sym 73350 $abc$36366$n4361
.sym 73351 $abc$36366$n3412
.sym 73352 picorv32.irq_state[1]
.sym 73353 $abc$36366$n4868
.sym 73354 picorv32.alu_out_q[24]
.sym 73355 picorv32.reg_out[24]
.sym 73356 $abc$36366$n4860
.sym 73357 $abc$36366$n4866
.sym 73358 picorv32.cpuregs_rs1[25]
.sym 73361 picorv32.irq_mask[25]
.sym 73363 $abc$36366$n3412
.sym 73366 $abc$36366$n4859
.sym 73367 $abc$36366$n4860
.sym 73368 $abc$36366$n4703
.sym 73369 picorv32.cpuregs_rs1[25]
.sym 73372 picorv32.irq_pending[26]
.sym 73373 $abc$36366$n4864
.sym 73374 $abc$36366$n4862
.sym 73375 picorv32.cpu_state[0]
.sym 73378 $abc$36366$n4892_1
.sym 73379 $abc$36366$n4894_1
.sym 73380 $abc$36366$n4703
.sym 73381 picorv32.cpuregs_rs1[31]
.sym 73384 picorv32.irq_state[1]
.sym 73385 picorv32.irq_pending[24]
.sym 73386 picorv32.irq_mask[24]
.sym 73387 $abc$36366$n4361
.sym 73390 $abc$36366$n4865
.sym 73391 $abc$36366$n4703
.sym 73392 $abc$36366$n4866
.sym 73393 picorv32.cpuregs_rs1[26]
.sym 73396 $abc$36366$n7130
.sym 73397 $abc$36366$n4870
.sym 73398 picorv32.cpu_state[3]
.sym 73399 $abc$36366$n4868
.sym 73402 $abc$36366$n2845
.sym 73403 picorv32.latched_stalu
.sym 73404 picorv32.reg_out[24]
.sym 73405 picorv32.alu_out_q[24]
.sym 73407 sys_clk_$glb_clk
.sym 73421 $abc$36366$n3412
.sym 73422 picorv32.irq_pending[24]
.sym 73423 $abc$36366$n4865
.sym 73424 picorv32.reg_op2[7]
.sym 73425 picorv32.reg_op2[3]
.sym 73426 picorv32.reg_op2[6]
.sym 73427 picorv32.reg_op2[5]
.sym 73428 $abc$36366$n4703
.sym 73429 picorv32.reg_op2[4]
.sym 73432 picorv32.reg_op2[15]
.sym 73439 $abc$36366$n4822
.sym 73440 $abc$36366$n2995
.sym 73441 $abc$36366$n2995
.sym 73442 picorv32.reg_op1[21]
.sym 73444 picorv32.reg_op1[18]
.sym 73450 $abc$36366$n4823
.sym 73452 $abc$36366$n3070
.sym 73453 picorv32.cpu_state[0]
.sym 73455 $abc$36366$n4824
.sym 73456 picorv32.irq_mask[31]
.sym 73457 $abc$36366$n4036_1
.sym 73458 $abc$36366$n4703
.sym 73459 $abc$36366$n4895_1
.sym 73460 picorv32.cpuregs_rs1[28]
.sym 73461 picorv32.cpuregs_rs1[24]
.sym 73462 $abc$36366$n4135
.sym 73463 $abc$36366$n3007_1
.sym 73464 $abc$36366$n4877
.sym 73465 $abc$36366$n4878_1
.sym 73466 picorv32.reg_op1[15]
.sym 73468 picorv32.cpu_state[3]
.sym 73469 $abc$36366$n4896_1
.sym 73471 picorv32.reg_op1[31]
.sym 73472 $abc$36366$n7134
.sym 73473 $abc$36366$n7122
.sym 73474 $abc$36366$n3412
.sym 73475 $abc$36366$n4703
.sym 73476 picorv32.reg_op1[19]
.sym 73477 picorv32.cpuregs_rs1[19]
.sym 73479 picorv32.cpu_state[4]
.sym 73481 picorv32.irq_pending[31]
.sym 73483 picorv32.reg_op1[15]
.sym 73484 $abc$36366$n4036_1
.sym 73485 $abc$36366$n3007_1
.sym 73486 $abc$36366$n4135
.sym 73489 $abc$36366$n4896_1
.sym 73490 $abc$36366$n7134
.sym 73492 picorv32.cpu_state[3]
.sym 73495 $abc$36366$n4895_1
.sym 73496 $abc$36366$n3412
.sym 73497 picorv32.irq_mask[31]
.sym 73501 picorv32.cpu_state[0]
.sym 73502 picorv32.irq_pending[31]
.sym 73503 picorv32.reg_op1[31]
.sym 73504 picorv32.cpu_state[4]
.sym 73507 $abc$36366$n4878_1
.sym 73508 $abc$36366$n4877
.sym 73509 $abc$36366$n4703
.sym 73510 picorv32.cpuregs_rs1[28]
.sym 73513 $abc$36366$n7122
.sym 73514 picorv32.cpu_state[3]
.sym 73515 picorv32.reg_op1[19]
.sym 73516 picorv32.cpu_state[4]
.sym 73519 picorv32.cpuregs_rs1[24]
.sym 73525 $abc$36366$n4824
.sym 73526 $abc$36366$n4823
.sym 73527 $abc$36366$n4703
.sym 73528 picorv32.cpuregs_rs1[19]
.sym 73529 $abc$36366$n3070
.sym 73530 sys_clk_$glb_clk
.sym 73531 $abc$36366$n208_$glb_sr
.sym 73545 picorv32.cpuregs_rs1[22]
.sym 73547 $abc$36366$n3070
.sym 73548 $abc$36366$n4870
.sym 73549 picorv32.reg_op1[14]
.sym 73550 picorv32.cpu_state[3]
.sym 73551 $abc$36366$n3007_1
.sym 73552 $abc$36366$n4877
.sym 73553 picorv32.cpu_state[3]
.sym 73554 $abc$36366$n4703
.sym 73555 picorv32.cpuregs_rs1[16]
.sym 73556 picorv32.reg_op1[6]
.sym 73557 picorv32.reg_op1[31]
.sym 73561 picorv32.reg_op1[10]
.sym 73562 picorv32.reg_op2[0]
.sym 73563 picorv32.reg_op2[1]
.sym 73564 picorv32.reg_op1[10]
.sym 73573 $abc$36366$n4036_1
.sym 73576 picorv32.reg_op2[29]
.sym 73578 picorv32.reg_op2[25]
.sym 73580 $abc$36366$n4036_1
.sym 73581 $abc$36366$n3007_1
.sym 73582 picorv32.reg_op1[6]
.sym 73583 $abc$36366$n4073_1
.sym 73586 picorv32.mem_wordsize[2]
.sym 73587 picorv32.reg_op2[1]
.sym 73588 picorv32.reg_op1[22]
.sym 73589 picorv32.mem_wordsize[0]
.sym 73593 picorv32.reg_op2[5]
.sym 73597 picorv32.mem_wordsize[0]
.sym 73601 $abc$36366$n2995
.sym 73604 picorv32.reg_op1[24]
.sym 73606 $abc$36366$n4036_1
.sym 73607 $abc$36366$n3007_1
.sym 73608 picorv32.reg_op1[6]
.sym 73609 $abc$36366$n4073_1
.sym 73618 picorv32.mem_wordsize[2]
.sym 73619 picorv32.reg_op2[1]
.sym 73620 picorv32.mem_wordsize[0]
.sym 73621 picorv32.reg_op2[25]
.sym 73630 picorv32.reg_op1[22]
.sym 73631 $abc$36366$n4036_1
.sym 73632 picorv32.reg_op1[24]
.sym 73633 $abc$36366$n2995
.sym 73642 picorv32.mem_wordsize[2]
.sym 73643 picorv32.mem_wordsize[0]
.sym 73644 picorv32.reg_op2[5]
.sym 73645 picorv32.reg_op2[29]
.sym 73665 basesoc_bus_wishbone_dat_r[1]
.sym 73667 $abc$36366$n4036_1
.sym 73668 picorv32.cpuregs_rs1[23]
.sym 73669 picorv32.cpuregs_rs1[23]
.sym 73670 $abc$36366$n4037_1
.sym 73672 picorv32.reg_op2[17]
.sym 73674 picorv32.reg_op2[21]
.sym 73675 $abc$36366$n4100_1
.sym 73676 $abc$36366$n4036_1
.sym 73677 picorv32.reg_op2[20]
.sym 73678 picorv32.cpuregs_rs1[24]
.sym 73690 picorv32.reg_op1[13]
.sym 73696 $abc$36366$n4208
.sym 73713 picorv32.reg_op1[26]
.sym 73716 picorv32.reg_op1[6]
.sym 73717 $abc$36366$n4036_1
.sym 73723 $abc$36366$n3007_1
.sym 73741 picorv32.reg_op1[6]
.sym 73765 $abc$36366$n3007_1
.sym 73766 $abc$36366$n4036_1
.sym 73767 $abc$36366$n4208
.sym 73768 picorv32.reg_op1[26]
.sym 73790 $abc$36366$n6761
.sym 73791 picorv32.reg_op2[19]
.sym 73792 picorv32.reg_op2[24]
.sym 73793 picorv32.reg_op1[5]
.sym 73794 picorv32.reg_op1[19]
.sym 73795 picorv32.reg_op1[3]
.sym 73799 picorv32.reg_op2[30]
.sym 73800 $abc$36366$n4208
.sym 73801 picorv32.reg_op2[27]
.sym 73803 $abc$36366$n6764
.sym 73807 picorv32.reg_op1[16]
.sym 73811 picorv32.reg_op1[20]
.sym 73820 $abc$36366$n4433_1
.sym 73822 picorv32.reg_op1[11]
.sym 73824 $abc$36366$n4436_1
.sym 73825 $abc$36366$n4434
.sym 73827 $abc$36366$n4437
.sym 73828 $abc$36366$n4439_1
.sym 73831 picorv32.reg_op1[10]
.sym 73832 picorv32.reg_op2[2]
.sym 73833 $abc$36366$n4432_1
.sym 73834 picorv32.reg_op2[0]
.sym 73839 picorv32.reg_op1[9]
.sym 73841 picorv32.reg_op1[6]
.sym 73845 $abc$36366$n4438_1
.sym 73846 picorv32.reg_op1[12]
.sym 73848 picorv32.reg_op2[1]
.sym 73849 picorv32.reg_op1[5]
.sym 73852 picorv32.reg_op1[9]
.sym 73853 picorv32.reg_op1[10]
.sym 73854 picorv32.reg_op2[0]
.sym 73858 picorv32.reg_op1[5]
.sym 73859 picorv32.reg_op2[0]
.sym 73861 picorv32.reg_op1[6]
.sym 73864 picorv32.reg_op2[0]
.sym 73865 picorv32.reg_op1[11]
.sym 73866 picorv32.reg_op1[12]
.sym 73870 $abc$36366$n4432_1
.sym 73872 $abc$36366$n4436_1
.sym 73873 picorv32.reg_op2[2]
.sym 73876 picorv32.reg_op2[2]
.sym 73878 $abc$36366$n4439_1
.sym 73879 $abc$36366$n4436_1
.sym 73882 $abc$36366$n4438_1
.sym 73884 $abc$36366$n4437
.sym 73885 picorv32.reg_op2[1]
.sym 73888 picorv32.reg_op2[1]
.sym 73889 $abc$36366$n4433_1
.sym 73890 $abc$36366$n4434
.sym 73895 $abc$36366$n4434
.sym 73896 $abc$36366$n4437
.sym 73897 picorv32.reg_op2[1]
.sym 73915 picorv32.reg_op2[9]
.sym 73917 $abc$36366$n2942
.sym 73918 picorv32.reg_op2[5]
.sym 73920 $abc$36366$n6758
.sym 73921 $abc$36366$n4434
.sym 73922 $abc$36366$n4518_1
.sym 73923 picorv32.reg_op2[3]
.sym 73924 picorv32.reg_op1[0]
.sym 73930 picorv32.reg_op1[22]
.sym 73934 picorv32.reg_op1[18]
.sym 73936 $abc$36366$n4485
.sym 73944 $abc$36366$n4438_1
.sym 73946 $abc$36366$n4440
.sym 73949 picorv32.reg_op1[14]
.sym 73951 $abc$36366$n4433_1
.sym 73952 $abc$36366$n4430_1
.sym 73953 picorv32.reg_op2[0]
.sym 73956 picorv32.reg_op2[2]
.sym 73957 $abc$36366$n4485
.sym 73958 $abc$36366$n4441_1
.sym 73959 picorv32.reg_op1[15]
.sym 73960 picorv32.reg_op1[13]
.sym 73966 picorv32.reg_op2[1]
.sym 73967 picorv32.reg_op1[16]
.sym 73971 picorv32.reg_op1[20]
.sym 73972 $abc$36366$n4484_1
.sym 73975 picorv32.reg_op2[0]
.sym 73977 picorv32.reg_op1[16]
.sym 73978 picorv32.reg_op1[15]
.sym 73981 picorv32.reg_op2[1]
.sym 73982 $abc$36366$n4441_1
.sym 73984 $abc$36366$n4440
.sym 73987 picorv32.reg_op1[20]
.sym 73994 $abc$36366$n4440
.sym 73995 picorv32.reg_op2[1]
.sym 73996 $abc$36366$n4438_1
.sym 73999 picorv32.reg_op2[0]
.sym 74000 picorv32.reg_op1[14]
.sym 74001 picorv32.reg_op1[13]
.sym 74005 $abc$36366$n4484_1
.sym 74006 $abc$36366$n4485
.sym 74007 picorv32.reg_op2[2]
.sym 74011 $abc$36366$n4433_1
.sym 74012 picorv32.reg_op2[1]
.sym 74014 $abc$36366$n4430_1
.sym 74036 picorv32.is_slti_blt_slt
.sym 74038 picorv32.reg_op1[23]
.sym 74039 picorv32.reg_op2[14]
.sym 74040 $abc$36366$n4439_1
.sym 74042 $abc$36366$n6753
.sym 74044 picorv32.reg_op2[2]
.sym 74045 picorv32.reg_op2[14]
.sym 74046 sram_bus_dat_w[4]
.sym 74049 picorv32.reg_op2[12]
.sym 74050 $abc$36366$n2840
.sym 74052 picorv32.reg_op2[1]
.sym 74053 sys_rst
.sym 74054 picorv32.reg_op2[0]
.sym 74056 sys_rst
.sym 74057 $abc$36366$n2942
.sym 74059 spiflash_bitbang_storage_full[2]
.sym 74065 $abc$36366$n4441_1
.sym 74067 picorv32.reg_op2[2]
.sym 74068 $abc$36366$n4487
.sym 74070 picorv32.reg_op2[1]
.sym 74071 $abc$36366$n3160
.sym 74072 picorv32.reg_op2[0]
.sym 74074 picorv32.reg_op1[17]
.sym 74076 picorv32.instr_bge
.sym 74078 $abc$36366$n4488_1
.sym 74079 $abc$36366$n3188
.sym 74080 picorv32.reg_op1[19]
.sym 74081 picorv32.reg_op1[20]
.sym 74083 $abc$36366$n4446
.sym 74084 picorv32.is_slti_blt_slt
.sym 74090 $abc$36366$n4445_1
.sym 74091 picorv32.reg_op2[3]
.sym 74094 picorv32.reg_op1[18]
.sym 74096 $abc$36366$n4485
.sym 74098 $abc$36366$n4446
.sym 74100 $abc$36366$n4445_1
.sym 74101 picorv32.reg_op2[1]
.sym 74105 picorv32.reg_op1[17]
.sym 74106 picorv32.reg_op2[0]
.sym 74107 picorv32.reg_op1[18]
.sym 74110 picorv32.reg_op1[20]
.sym 74112 picorv32.reg_op1[19]
.sym 74113 picorv32.reg_op2[0]
.sym 74116 picorv32.is_slti_blt_slt
.sym 74117 picorv32.instr_bge
.sym 74118 $abc$36366$n3188
.sym 74119 $abc$36366$n3160
.sym 74129 $abc$36366$n4441_1
.sym 74130 picorv32.reg_op2[1]
.sym 74131 $abc$36366$n4445_1
.sym 74134 $abc$36366$n4488_1
.sym 74135 $abc$36366$n4487
.sym 74136 picorv32.reg_op2[2]
.sym 74140 $abc$36366$n4487
.sym 74141 $abc$36366$n4485
.sym 74142 picorv32.reg_op2[3]
.sym 74143 picorv32.reg_op2[2]
.sym 74159 picorv32.instr_beq
.sym 74164 sram_bus_adr[0]
.sym 74165 $abc$36366$n6757
.sym 74166 picorv32.reg_op2[21]
.sym 74167 user_led4
.sym 74168 picorv32.reg_op2[20]
.sym 74170 picorv32.reg_op1[17]
.sym 74173 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 74174 basesoc_uart_rx_fifo_syncfifo_re
.sym 74180 basesoc_uart_rx_fifo_syncfifo_re
.sym 74190 $abc$36366$n2942
.sym 74191 $abc$36366$n3370
.sym 74193 picorv32.reg_op1[25]
.sym 74198 sram_bus_dat_w[3]
.sym 74200 picorv32.reg_op1[22]
.sym 74203 sram_bus_we
.sym 74210 basesoc_uart_rx_fifo_wrport_we
.sym 74213 $abc$36366$n2852
.sym 74216 sys_rst
.sym 74224 sram_bus_dat_w[3]
.sym 74233 sram_bus_we
.sym 74234 $abc$36366$n3370
.sym 74235 $abc$36366$n2852
.sym 74236 sys_rst
.sym 74251 picorv32.reg_op1[22]
.sym 74258 picorv32.reg_op1[25]
.sym 74266 basesoc_uart_rx_fifo_wrport_we
.sym 74267 $abc$36366$n2942
.sym 74268 sys_clk_$glb_clk
.sym 74269 sys_rst_$glb_sr
.sym 74270 memdat_3[7]
.sym 74271 memdat_3[6]
.sym 74272 memdat_3[5]
.sym 74273 memdat_3[4]
.sym 74274 memdat_3[3]
.sym 74275 memdat_3[2]
.sym 74276 memdat_3[1]
.sym 74277 memdat_3[0]
.sym 74282 picorv32.reg_op2[24]
.sym 74283 picorv32.reg_op2[25]
.sym 74284 $abc$36366$n6754
.sym 74285 $abc$36366$n3370
.sym 74287 picorv32.instr_bge
.sym 74288 picorv32.reg_op2[27]
.sym 74290 $abc$36366$n3370
.sym 74291 $PACKER_VCC_NET
.sym 74301 $abc$36366$n6754
.sym 74302 interface3_bank_bus_dat_r[1]
.sym 74303 $abc$36366$n6756
.sym 74322 $abc$36366$n2840
.sym 74327 sys_rst
.sym 74330 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 74331 $PACKER_VCC_NET
.sym 74337 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74338 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 74340 basesoc_uart_rx_fifo_syncfifo_re
.sym 74342 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74343 $nextpnr_ICESTORM_LC_16$O
.sym 74346 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74349 $auto$alumacc.cc:474:replace_alu$6509.C[2]
.sym 74352 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 74355 $auto$alumacc.cc:474:replace_alu$6509.C[3]
.sym 74357 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 74359 $auto$alumacc.cc:474:replace_alu$6509.C[2]
.sym 74363 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 74365 $auto$alumacc.cc:474:replace_alu$6509.C[3]
.sym 74380 basesoc_uart_rx_fifo_syncfifo_re
.sym 74382 sys_rst
.sym 74387 $PACKER_VCC_NET
.sym 74389 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 74390 $abc$36366$n2840
.sym 74391 sys_clk_$glb_clk
.sym 74392 sys_rst_$glb_sr
.sym 74406 basesoc_uart_rx_fifo_source_valid
.sym 74413 regs1
.sym 74414 $abc$36366$n6753
.sym 74415 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 74416 picorv32.reg_op2[9]
.sym 74417 memdat_3[5]
.sym 74423 memdat_3[2]
.sym 74424 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 74434 memdat_3[7]
.sym 74438 memdat_3[3]
.sym 74440 interface4_bank_bus_dat_r[1]
.sym 74442 spiflash_bitbang_storage_full[3]
.sym 74443 memdat_3[6]
.sym 74444 $abc$36366$n5237
.sym 74445 memdat_3[4]
.sym 74448 $abc$36366$n3264
.sym 74451 $abc$36366$n2852
.sym 74459 $abc$36366$n3370
.sym 74460 $abc$36366$n2851_1
.sym 74462 interface3_bank_bus_dat_r[1]
.sym 74463 $abc$36366$n5238_1
.sym 74467 memdat_3[3]
.sym 74468 $abc$36366$n2851_1
.sym 74470 $abc$36366$n3264
.sym 74473 $abc$36366$n2852
.sym 74475 spiflash_bitbang_storage_full[3]
.sym 74476 $abc$36366$n3370
.sym 74479 memdat_3[4]
.sym 74480 $abc$36366$n3264
.sym 74482 $abc$36366$n2851_1
.sym 74485 $abc$36366$n2851_1
.sym 74487 $abc$36366$n3264
.sym 74488 memdat_3[6]
.sym 74492 $abc$36366$n2851_1
.sym 74493 memdat_3[7]
.sym 74494 $abc$36366$n3264
.sym 74497 interface3_bank_bus_dat_r[1]
.sym 74498 interface4_bank_bus_dat_r[1]
.sym 74499 $abc$36366$n5237
.sym 74500 $abc$36366$n5238_1
.sym 74514 sys_clk_$glb_clk
.sym 74515 sys_rst_$glb_sr
.sym 74528 interface2_bank_bus_dat_r[0]
.sym 74529 sram_bus_adr[1]
.sym 74532 sram_bus_adr[0]
.sym 74536 $abc$36366$n2852
.sym 74540 spiflash_bitbang_storage_full[2]
.sym 74544 interface3_bank_bus_dat_r[3]
.sym 74545 sys_rst
.sym 74546 interface5_bank_bus_dat_r[3]
.sym 74547 $abc$36366$n2777
.sym 74557 interface4_bank_bus_dat_r[3]
.sym 74558 interface2_bank_bus_dat_r[3]
.sym 74559 $abc$36366$n2691
.sym 74562 interface3_bank_bus_dat_r[3]
.sym 74564 interface5_bank_bus_dat_r[0]
.sym 74566 sram_bus_dat_w[2]
.sym 74567 sram_bus_dat_w[3]
.sym 74572 interface5_bank_bus_dat_r[3]
.sym 74582 interface4_bank_bus_dat_r[0]
.sym 74586 interface2_bank_bus_dat_r[0]
.sym 74587 interface3_bank_bus_dat_r[0]
.sym 74596 interface2_bank_bus_dat_r[3]
.sym 74597 interface4_bank_bus_dat_r[3]
.sym 74598 interface3_bank_bus_dat_r[3]
.sym 74599 interface5_bank_bus_dat_r[3]
.sym 74614 sram_bus_dat_w[2]
.sym 74620 sram_bus_dat_w[3]
.sym 74632 interface5_bank_bus_dat_r[0]
.sym 74633 interface2_bank_bus_dat_r[0]
.sym 74634 interface3_bank_bus_dat_r[0]
.sym 74635 interface4_bank_bus_dat_r[0]
.sym 74636 $abc$36366$n2691
.sym 74637 sys_clk_$glb_clk
.sym 74638 sys_rst_$glb_sr
.sym 74651 basesoc_uart_phy_rx_busy
.sym 74653 $abc$36366$n2691
.sym 74654 $abc$36366$n2721
.sym 74657 sram_bus_dat_w[3]
.sym 74662 picorv32.reg_op2[28]
.sym 74669 $abc$36366$n2721
.sym 74674 $abc$36366$n4930_1
.sym 74684 $abc$36366$n2851_1
.sym 74687 basesoc_uart_phy_rx_busy
.sym 74689 memdat_3[5]
.sym 74692 $abc$36366$n3253
.sym 74693 interface2_bank_bus_dat_r[2]
.sym 74694 interface3_bank_bus_dat_r[2]
.sym 74695 memdat_3[2]
.sym 74696 interface4_bank_bus_dat_r[2]
.sym 74697 $abc$36366$n3370
.sym 74698 basesoc_uart_phy_uart_clk_rxen
.sym 74700 spiflash_bitbang_storage_full[2]
.sym 74705 sys_rst
.sym 74706 $abc$36366$n3264
.sym 74708 interface5_bank_bus_dat_r[2]
.sym 74711 $abc$36366$n2852
.sym 74713 $abc$36366$n2851_1
.sym 74714 $abc$36366$n3264
.sym 74715 memdat_3[2]
.sym 74719 $abc$36366$n3253
.sym 74720 basesoc_uart_phy_uart_clk_rxen
.sym 74721 basesoc_uart_phy_rx_busy
.sym 74722 sys_rst
.sym 74731 $abc$36366$n3264
.sym 74732 memdat_3[5]
.sym 74734 $abc$36366$n2851_1
.sym 74743 $abc$36366$n3370
.sym 74744 $abc$36366$n2852
.sym 74746 spiflash_bitbang_storage_full[2]
.sym 74755 interface5_bank_bus_dat_r[2]
.sym 74756 interface2_bank_bus_dat_r[2]
.sym 74757 interface3_bank_bus_dat_r[2]
.sym 74758 interface4_bank_bus_dat_r[2]
.sym 74760 sys_clk_$glb_clk
.sym 74761 sys_rst_$glb_sr
.sym 74774 $abc$36366$n3236
.sym 74776 $abc$36366$n6270
.sym 74778 $abc$36366$n3160
.sym 74779 $abc$36366$n2715
.sym 74780 $abc$36366$n3253
.sym 74782 picorv32.reg_op2[29]
.sym 74784 csrbank5_tuning_word1_w[7]
.sym 74785 sram_bus_dat_w[7]
.sym 74786 interface3_bank_bus_dat_r[1]
.sym 74790 interface5_bank_bus_dat_r[7]
.sym 74793 $abc$36366$n2715
.sym 74797 $abc$36366$n2721
.sym 74805 $abc$36366$n4927_1
.sym 74807 $abc$36366$n126
.sym 74808 sram_bus_adr[0]
.sym 74813 $abc$36366$n4931
.sym 74817 csrbank5_tuning_word0_w[4]
.sym 74818 sram_bus_adr[1]
.sym 74819 $abc$36366$n3236
.sym 74820 $abc$36366$n4928
.sym 74821 $abc$36366$n4921_1
.sym 74829 $abc$36366$n4922
.sym 74834 $abc$36366$n4930_1
.sym 74836 $abc$36366$n4921_1
.sym 74838 $abc$36366$n3236
.sym 74839 $abc$36366$n4922
.sym 74848 sram_bus_adr[1]
.sym 74849 csrbank5_tuning_word0_w[4]
.sym 74850 $abc$36366$n126
.sym 74851 sram_bus_adr[0]
.sym 74867 $abc$36366$n4927_1
.sym 74868 $abc$36366$n4928
.sym 74869 $abc$36366$n3236
.sym 74872 $abc$36366$n4930_1
.sym 74874 $abc$36366$n3236
.sym 74875 $abc$36366$n4931
.sym 74883 sys_clk_$glb_clk
.sym 74884 sys_rst_$glb_sr
.sym 74900 $abc$36366$n5
.sym 74901 sram_bus_adr[3]
.sym 74903 interface1_bank_bus_dat_r[1]
.sym 74907 $abc$36366$n3217
.sym 74909 csrbank5_tuning_word3_w[6]
.sym 74915 $abc$36366$n4922
.sym 74928 $abc$36366$n3236
.sym 74930 $abc$36366$n3212
.sym 74934 sys_rst
.sym 74935 $abc$36366$n2852
.sym 74936 sram_bus_adr[1]
.sym 74940 sram_bus_adr[0]
.sym 74944 csrbank5_tuning_word1_w[7]
.sym 74945 sram_bus_dat_w[6]
.sym 74951 csrbank5_tuning_word3_w[7]
.sym 74953 $abc$36366$n2721
.sym 74956 sram_bus_we
.sym 74965 sram_bus_we
.sym 74966 $abc$36366$n3212
.sym 74967 sys_rst
.sym 74968 $abc$36366$n3236
.sym 74971 csrbank5_tuning_word1_w[7]
.sym 74972 sram_bus_adr[1]
.sym 74973 csrbank5_tuning_word3_w[7]
.sym 74974 sram_bus_adr[0]
.sym 74977 sram_bus_we
.sym 74978 $abc$36366$n3236
.sym 74979 sys_rst
.sym 74980 $abc$36366$n2852
.sym 74984 sram_bus_dat_w[6]
.sym 75005 $abc$36366$n2721
.sym 75006 sys_clk_$glb_clk
.sym 75007 sys_rst_$glb_sr
.sym 75020 csrbank3_load1_w[1]
.sym 75022 $abc$36366$n2717
.sym 75024 $abc$36366$n2715
.sym 75025 sram_bus_dat_w[4]
.sym 75030 csrbank5_tuning_word3_w[6]
.sym 75035 interface3_bank_bus_dat_r[3]
.sym 75054 $abc$36366$n4004
.sym 75080 basesoc_uart_phy_tx_busy
.sym 75124 $abc$36366$n4004
.sym 75127 basesoc_uart_phy_tx_busy
.sym 75129 sys_clk_$glb_clk
.sym 75130 sys_rst_$glb_sr
.sym 75148 sram_bus_dat_w[3]
.sym 75150 $abc$36366$n4004
.sym 75153 basesoc_uart_phy_rx_busy
.sym 75155 user_led3
.sym 75161 $abc$36366$n2721
.sym 75166 basesoc_uart_phy_tx_busy
.sym 75173 basesoc_uart_phy_tx_busy
.sym 75175 $abc$36366$n4018
.sym 75177 $abc$36366$n4012
.sym 75183 $abc$36366$n4026
.sym 75187 $abc$36366$n4022
.sym 75205 $abc$36366$n4022
.sym 75206 basesoc_uart_phy_tx_busy
.sym 75211 $abc$36366$n4012
.sym 75213 basesoc_uart_phy_tx_busy
.sym 75223 $abc$36366$n4018
.sym 75225 basesoc_uart_phy_tx_busy
.sym 75241 $abc$36366$n4026
.sym 75242 basesoc_uart_phy_tx_busy
.sym 75252 sys_clk_$glb_clk
.sym 75253 sys_rst_$glb_sr
.sym 75266 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 75269 $abc$36366$n4026
.sym 75270 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 75271 $abc$36366$n4018
.sym 75274 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 75275 $abc$36366$n4022
.sym 75281 sram_bus_dat_w[2]
.sym 75285 $abc$36366$n2721
.sym 75391 sram_bus_dat_w[3]
.sym 75394 $abc$36366$n2721
.sym 75398 $abc$36366$n5
.sym 75424 $abc$36366$n3881
.sym 75441 basesoc_uart_phy_tx_busy
.sym 75489 $abc$36366$n3881
.sym 75490 basesoc_uart_phy_tx_busy
.sym 75498 sys_clk_$glb_clk
.sym 75499 sys_rst_$glb_sr
.sym 75648 user_led3
.sym 75668 user_led0
.sym 75671 user_led1
.sym 75682 user_led1
.sym 75690 user_led0
.sym 75694 $abc$36366$n205
.sym 75697 $abc$36366$n3020
.sym 75698 $PACKER_VCC_NET
.sym 75719 $abc$36366$n3020
.sym 75720 $PACKER_VCC_NET
.sym 75723 spiflash_cs_n
.sym 75725 spiflash_clk1
.sym 75729 spiflash_clk
.sym 75735 waittimer0_wait
.sym 75800 $abc$36366$n2948
.sym 75802 $abc$36366$n2955
.sym 75806 spiflash_miso1
.sym 75838 spram_datain11[1]
.sym 75844 spram_datain1[12]
.sym 75849 slave_sel_r[2]
.sym 75852 slave_sel_r[2]
.sym 75859 spiflash_i
.sym 75890 spiflash_bitbang_storage_full[2]
.sym 75891 spiflash_bitbang_storage_full[0]
.sym 75892 spiflash_bitbang_storage_full[1]
.sym 75894 $abc$36366$n2908
.sym 75937 $abc$36366$n2909
.sym 75938 spiflash_mosi
.sym 75939 $abc$36366$n2901
.sym 75940 $abc$36366$n2908
.sym 75941 $abc$36366$n2900
.sym 75942 spiflash_sr[7]
.sym 75943 spiflash_sr[5]
.sym 75944 spiflash_sr[6]
.sym 75977 spram_datain1[12]
.sym 75981 spiflash_i
.sym 75983 spram_maskwren1[1]
.sym 75987 spram_bus_adr[14]
.sym 75990 spiflash_miso
.sym 75991 spiflash_sr[15]
.sym 75994 spiflash_sr[7]
.sym 75996 $abc$36366$n3380
.sym 76042 spiflash_sr[16]
.sym 76043 $abc$36366$n2918_1
.sym 76044 $abc$36366$n2917
.sym 76045 spiflash_sr[15]
.sym 76081 $abc$36366$n2902
.sym 76084 $abc$36366$n2908
.sym 76089 spram_datain1[9]
.sym 76090 spiflash_mosi
.sym 76092 $abc$36366$n2910
.sym 76094 $abc$36366$n4783
.sym 76095 spram_bus_adr[13]
.sym 76099 $abc$36366$n2950
.sym 76103 $abc$36366$n2967
.sym 76141 $abc$36366$n4869
.sym 76143 $abc$36366$n4875
.sym 76147 spiflash_sr[8]
.sym 76148 $abc$36366$n4881_1
.sym 76180 $PACKER_GND_NET
.sym 76183 $abc$36366$n2973_1
.sym 76186 spiflash_sr[16]
.sym 76195 $abc$36366$n2821
.sym 76197 spram_bus_adr[7]
.sym 76198 picorv32.irq_state[1]
.sym 76203 $abc$36366$n2819
.sym 76204 picorv32.reg_op1[17]
.sym 76243 $abc$36366$n3995_1
.sym 76245 $abc$36366$n4893_1
.sym 76246 $abc$36366$n4782
.sym 76247 $abc$36366$n4821
.sym 76248 $abc$36366$n4011_1
.sym 76249 spram_bus_adr[15]
.sym 76250 spram_bus_adr[7]
.sym 76287 picorv32.instr_maskirq
.sym 76289 picorv32.instr_maskirq
.sym 76298 picorv32.latched_is_lu
.sym 76299 spram_bus_adr[19]
.sym 76300 picorv32.reg_next_pc[9]
.sym 76301 picorv32.latched_is_lu
.sym 76302 $abc$36366$n3836_1
.sym 76305 spiflash_bitbang_storage_full[1]
.sym 76306 $abc$36366$n3836_1
.sym 76308 spiflash_bitbang_storage_full[0]
.sym 76345 $abc$36366$n4304_1
.sym 76346 $abc$36366$n3872
.sym 76347 $abc$36366$n4820
.sym 76348 spram_bus_adr[17]
.sym 76350 spram_bus_adr[18]
.sym 76351 $abc$36366$n4017_1
.sym 76352 spram_bus_adr[19]
.sym 76387 spram_bus_adr[3]
.sym 76388 spram_bus_adr[15]
.sym 76391 $abc$36366$n3870
.sym 76392 spram_bus_adr[7]
.sym 76398 $abc$36366$n4893_1
.sym 76399 picorv32.cpu_state[3]
.sym 76401 $abc$36366$n4782
.sym 76404 $abc$36366$n3829_1
.sym 76406 picorv32.alu_out_q[9]
.sym 76408 sram_bus_dat_w[2]
.sym 76409 $abc$36366$n3829_1
.sym 76447 $abc$36366$n4815
.sym 76448 $abc$36366$n3047
.sym 76449 $abc$36366$n4814
.sym 76450 picorv32.irq_pending[10]
.sym 76451 $abc$36366$n4757_1
.sym 76452 $abc$36366$n4358
.sym 76453 $abc$36366$n3051
.sym 76454 picorv32.irq_pending[11]
.sym 76489 $abc$36366$n4840
.sym 76490 $abc$36366$n4703
.sym 76492 picorv32.irq_pending[5]
.sym 76493 picorv32.reg_out[21]
.sym 76495 picorv32.latched_stalu
.sym 76496 $abc$36366$n4304_1
.sym 76497 $abc$36366$n3066
.sym 76498 $abc$36366$n3872
.sym 76499 picorv32.reg_op1[21]
.sym 76500 $abc$36366$n4820
.sym 76503 $abc$36366$n3055
.sym 76504 picorv32.irq_mask[11]
.sym 76506 $abc$36366$n3051
.sym 76507 picorv32.cpu_state[0]
.sym 76509 picorv32.cpu_state[0]
.sym 76549 $abc$36366$n3803
.sym 76550 picorv32.reg_out[13]
.sym 76551 $abc$36366$n3060
.sym 76552 $abc$36366$n4307_1
.sym 76553 picorv32.reg_out[28]
.sym 76554 $abc$36366$n3805
.sym 76555 $abc$36366$n5508_1
.sym 76556 $abc$36366$n3055
.sym 76588 $abc$36366$n2845
.sym 76591 picorv32.reg_op2[0]
.sym 76593 picorv32.cpuregs_rs1[21]
.sym 76594 $abc$36366$n7112
.sym 76595 $abc$36366$n3829_1
.sym 76596 picorv32.irq_pending[11]
.sym 76598 $abc$36366$n3829_1
.sym 76599 picorv32.reg_out[20]
.sym 76600 $abc$36366$n7110
.sym 76601 $abc$36366$n3048
.sym 76603 picorv32.irq_pending[2]
.sym 76604 picorv32.reg_op1[17]
.sym 76605 $abc$36366$n3066
.sym 76607 $abc$36366$n2821
.sym 76608 $abc$36366$n4745_1
.sym 76609 $abc$36366$n3066
.sym 76610 $abc$36366$n3799
.sym 76611 picorv32.reg_op1[20]
.sym 76612 picorv32.irq_state[1]
.sym 76613 $abc$36366$n3054
.sym 76614 picorv32.irq_pending[2]
.sym 76651 picorv32.irq_mask[3]
.sym 76652 picorv32.irq_mask[11]
.sym 76653 $abc$36366$n5520_1
.sym 76654 $abc$36366$n5519_1
.sym 76655 $abc$36366$n3061
.sym 76656 $abc$36366$n4325_1
.sym 76657 picorv32.irq_mask[15]
.sym 76658 $abc$36366$n3052
.sym 76694 picorv32.irq_mask[6]
.sym 76695 $abc$36366$n3807
.sym 76696 $abc$36366$n4307_1
.sym 76698 $abc$36366$n3055
.sym 76700 picorv32.cpuregs_rs1[9]
.sym 76704 $abc$36366$n4876
.sym 76706 picorv32.latched_is_lu
.sym 76707 $abc$36366$n5523_1
.sym 76708 spiflash_bitbang_storage_full[0]
.sym 76709 picorv32.reg_out[28]
.sym 76710 picorv32.cpu_state[2]
.sym 76711 picorv32.reg_op1[9]
.sym 76712 spiflash_bitbang_storage_full[1]
.sym 76713 picorv32.latched_is_lu
.sym 76714 $abc$36366$n3047
.sym 76716 $abc$36366$n4371_1
.sym 76753 $abc$36366$n3809_1
.sym 76754 $abc$36366$n3042
.sym 76755 picorv32.irq_pending[19]
.sym 76756 $abc$36366$n3799
.sym 76757 $abc$36366$n3038_1
.sym 76758 $abc$36366$n3039_1
.sym 76759 $abc$36366$n4065_1
.sym 76760 $abc$36366$n4064_1
.sym 76796 $abc$36366$n5526
.sym 76802 picorv32.cpuregs_rs1[4]
.sym 76804 picorv32.cpuregs_rs1[17]
.sym 76805 $abc$36366$n4716
.sym 76807 picorv32.irq_mask[25]
.sym 76808 picorv32.cpuregs_rs1[1]
.sym 76809 picorv32.irq_mask[1]
.sym 76810 picorv32.instr_maskirq
.sym 76811 $abc$36366$n3046
.sym 76813 picorv32.reg_op1[5]
.sym 76814 picorv32.alu_out_q[9]
.sym 76815 picorv32.cpuregs_rs1[3]
.sym 76816 sram_bus_dat_w[2]
.sym 76855 $abc$36366$n3046
.sym 76856 $abc$36366$n4865
.sym 76857 $abc$36366$n4370
.sym 76858 $abc$36366$n4702_1
.sym 76859 $abc$36366$n3056
.sym 76860 $abc$36366$n3044
.sym 76861 picorv32.irq_mask[25]
.sym 76862 picorv32.irq_mask[1]
.sym 76897 picorv32.cpuregs_rs1[26]
.sym 76899 picorv32.reg_op1[18]
.sym 76900 $abc$36366$n2995
.sym 76901 picorv32.irq_mask[0]
.sym 76903 $abc$36366$n4846
.sym 76904 $abc$36366$n4830
.sym 76906 $abc$36366$n3040
.sym 76907 picorv32.irq_mask[29]
.sym 76908 $abc$36366$n3057
.sym 76909 picorv32.irq_pending[19]
.sym 76910 $abc$36366$n3412
.sym 76911 picorv32.cpu_state[0]
.sym 76912 picorv32.cpuregs_rs1[25]
.sym 76915 picorv32.cpu_state[0]
.sym 76957 $abc$36366$n3833_1
.sym 76958 picorv32.irq_mask[28]
.sym 76959 picorv32.irq_mask[27]
.sym 76960 picorv32.irq_mask[31]
.sym 76961 $abc$36366$n4854
.sym 76962 $abc$36366$n4870
.sym 76963 $abc$36366$n4135
.sym 76964 $abc$36366$n4877
.sym 77001 picorv32.irq_mask[26]
.sym 77003 picorv32.reg_op2[1]
.sym 77006 picorv32.irq_mask[19]
.sym 77010 $abc$36366$n4370
.sym 77011 picorv32.irq_state[1]
.sym 77012 $abc$36366$n7127
.sym 77015 $abc$36366$n4036_1
.sym 77016 picorv32.reg_op1[17]
.sym 77017 $abc$36366$n3066
.sym 77018 picorv32.reg_op1[10]
.sym 77019 $abc$36366$n2821
.sym 77020 $abc$36366$n3833_1
.sym 77022 picorv32.irq_pending[2]
.sym 77059 picorv32.irq_pending[31]
.sym 77060 $abc$36366$n4195_1
.sym 77061 $abc$36366$n4149
.sym 77062 $abc$36366$n4073_1
.sym 77063 $abc$36366$n4101_1
.sym 77064 $abc$36366$n4872
.sym 77065 $abc$36366$n4148
.sym 77066 $abc$36366$n4100_1
.sym 77102 picorv32.reg_op1[13]
.sym 77103 picorv32.cpuregs_rs1[31]
.sym 77104 picorv32.reg_op2[10]
.sym 77105 picorv32.reg_op2[8]
.sym 77106 $abc$36366$n4806
.sym 77107 picorv32.cpu_state[4]
.sym 77109 picorv32.cpuregs_rs1[20]
.sym 77110 $abc$36366$n7132
.sym 77111 picorv32.cpu_state[4]
.sym 77112 $abc$36366$n4703
.sym 77115 $abc$36366$n6760
.sym 77118 picorv32.reg_op1[9]
.sym 77119 $abc$36366$n6759
.sym 77120 spiflash_bitbang_storage_full[0]
.sym 77124 spiflash_bitbang_storage_full[1]
.sym 77161 $abc$36366$n4208
.sym 77162 $abc$36366$n6759
.sym 77165 $abc$36366$n6761
.sym 77166 picorv32.irq_pending[2]
.sym 77168 $abc$36366$n6760
.sym 77203 picorv32.reg_op1[23]
.sym 77204 $abc$36366$n4148
.sym 77205 picorv32.reg_op2[16]
.sym 77206 $abc$36366$n4037_1
.sym 77207 picorv32.reg_op2[23]
.sym 77208 picorv32.reg_op2[11]
.sym 77210 picorv32.irq_pending[31]
.sym 77213 picorv32.reg_op2[18]
.sym 77214 $abc$36366$n4196
.sym 77217 $abc$36366$n3834
.sym 77219 picorv32.reg_op2[23]
.sym 77220 sram_bus_dat_w[2]
.sym 77224 picorv32.reg_op1[15]
.sym 77225 $abc$36366$n2944
.sym 77226 picorv32.alu_out_q[9]
.sym 77263 $abc$36366$n6751
.sym 77264 $abc$36366$n4514_1
.sym 77266 spiflash_bitbang_storage_full[0]
.sym 77267 $abc$36366$n3169
.sym 77268 spiflash_bitbang_storage_full[1]
.sym 77269 $abc$36366$n4583
.sym 77270 $abc$36366$n4434
.sym 77305 $abc$36366$n2995
.sym 77306 $abc$36366$n6764
.sym 77309 picorv32.reg_op1[30]
.sym 77310 $abc$36366$n6760
.sym 77312 picorv32.reg_op2[31]
.sym 77314 picorv32.reg_op2[26]
.sym 77315 picorv32.reg_op2[31]
.sym 77316 picorv32.reg_op1[30]
.sym 77319 $abc$36366$n6752
.sym 77365 $abc$36366$n6773
.sym 77366 spiflash_bitbang_en_storage_full
.sym 77367 $abc$36366$n4516
.sym 77372 $abc$36366$n6752
.sym 77407 picorv32.reg_op2[1]
.sym 77408 sram_bus_dat_w[0]
.sym 77409 spiflash_bitbang_storage_full[2]
.sym 77412 picorv32.reg_op2[12]
.sym 77413 sram_bus_dat_w[1]
.sym 77415 picorv32.reg_op2[13]
.sym 77416 picorv32.reg_op2[0]
.sym 77417 $abc$36366$n2942
.sym 77418 picorv32.reg_op1[10]
.sym 77419 $abc$36366$n2821
.sym 77420 sram_bus_dat_w[0]
.sym 77423 sram_bus_we
.sym 77425 spiflash_bitbang_storage_full[1]
.sym 77430 picorv32.reg_op1[17]
.sym 77468 $abc$36366$n6779
.sym 77470 $abc$36366$n3188
.sym 77473 $abc$36366$n6757
.sym 77474 user_led4
.sym 77513 picorv32.reg_op2[22]
.sym 77514 $abc$36366$n6752
.sym 77518 picorv32.reg_op1[21]
.sym 77522 sys_rst
.sym 77524 $abc$36366$n3215
.sym 77525 sram_bus_dat_w[4]
.sym 77527 $abc$36366$n6759
.sym 77528 $abc$36366$n6760
.sym 77530 sram_bus_adr[2]
.sym 77531 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 77569 $abc$36366$n2944
.sym 77570 $abc$36366$n3189
.sym 77572 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 77573 $abc$36366$n5032
.sym 77574 $abc$36366$n5031_1
.sym 77575 $abc$36366$n2861
.sym 77611 $abc$36366$n3161
.sym 77612 $abc$36366$n6756
.sym 77613 picorv32.reg_op1[31]
.sym 77614 picorv32.reg_op2[28]
.sym 77615 picorv32.reg_op2[29]
.sym 77618 picorv32.reg_op2[23]
.sym 77619 $abc$36366$n6764
.sym 77623 $PACKER_VCC_NET
.sym 77625 $abc$36366$n3834
.sym 77626 $abc$36366$n5031_1
.sym 77628 sram_bus_dat_w[2]
.sym 77632 $abc$36366$n2944
.sym 77641 $PACKER_VCC_NET
.sym 77646 $abc$36366$n6660
.sym 77649 $PACKER_VCC_NET
.sym 77650 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 77654 $abc$36366$n6660
.sym 77657 basesoc_uart_rx_fifo_syncfifo_re
.sym 77662 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 77665 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 77666 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 77668 $PACKER_VCC_NET
.sym 77671 $abc$36366$n2798
.sym 77673 $abc$36366$n5532
.sym 77674 csrbank4_ev_enable0_w[1]
.sym 77675 $abc$36366$n4941_1
.sym 77676 csrbank4_ev_enable0_w[0]
.sym 77677 $abc$36366$n5528
.sym 77678 $abc$36366$n3834
.sym 77679 $PACKER_VCC_NET
.sym 77680 $PACKER_VCC_NET
.sym 77681 $PACKER_VCC_NET
.sym 77682 $PACKER_VCC_NET
.sym 77683 $PACKER_VCC_NET
.sym 77684 $PACKER_VCC_NET
.sym 77685 $abc$36366$n6660
.sym 77686 $abc$36366$n6660
.sym 77687 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 77688 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 77690 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 77691 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 77698 sys_clk_$glb_clk
.sym 77699 basesoc_uart_rx_fifo_syncfifo_re
.sym 77700 $PACKER_VCC_NET
.sym 77713 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 77716 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 77717 basesoc_uart_rx_fifo_wrport_we
.sym 77718 picorv32.reg_op2[26]
.sym 77719 picorv32.reg_op2[11]
.sym 77721 picorv32.instr_beq
.sym 77724 spiflash_miso
.sym 77725 $abc$36366$n3370
.sym 77726 sram_bus_adr[2]
.sym 77727 $abc$36366$n6752
.sym 77729 sram_bus_adr[0]
.sym 77731 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 77732 picorv32.reg_op2[27]
.sym 77733 interface4_bank_bus_dat_r[0]
.sym 77735 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 77741 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 77742 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 77743 basesoc_uart_rx_fifo_wrport_we
.sym 77744 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 77746 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 77747 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 77748 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 77750 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 77751 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 77752 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 77761 $PACKER_VCC_NET
.sym 77764 $abc$36366$n6660
.sym 77767 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 77768 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 77770 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 77772 $abc$36366$n6660
.sym 77773 $abc$36366$n5529
.sym 77774 $abc$36366$n5530_1
.sym 77775 interface4_bank_bus_dat_r[0]
.sym 77776 interface4_bank_bus_dat_r[1]
.sym 77777 interface2_bank_bus_dat_r[0]
.sym 77778 $abc$36366$n5237
.sym 77779 $abc$36366$n6740
.sym 77780 interface2_bank_bus_dat_r[1]
.sym 77781 $abc$36366$n6660
.sym 77782 $abc$36366$n6660
.sym 77783 $abc$36366$n6660
.sym 77784 $abc$36366$n6660
.sym 77785 $abc$36366$n6660
.sym 77786 $abc$36366$n6660
.sym 77787 $abc$36366$n6660
.sym 77788 $abc$36366$n6660
.sym 77789 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 77790 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 77792 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 77793 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 77800 sys_clk_$glb_clk
.sym 77801 basesoc_uart_rx_fifo_wrport_we
.sym 77802 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 77803 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 77804 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 77805 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 77806 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 77807 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 77808 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 77809 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 77810 $PACKER_VCC_NET
.sym 77814 sram_bus_dat_w[2]
.sym 77815 picorv32.reg_op2[12]
.sym 77816 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 77817 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 77818 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 77819 basesoc_uart_rx_fifo_wrport_we
.sym 77820 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 77821 picorv32.reg_op2[13]
.sym 77822 picorv32.reg_op2[1]
.sym 77823 $abc$36366$n2777
.sym 77824 picorv32.reg_op2[0]
.sym 77826 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 77827 sram_bus_we
.sym 77828 csrbank4_txfull_w
.sym 77829 sram_bus_adr[1]
.sym 77830 $abc$36366$n3236
.sym 77833 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 77834 $abc$36366$n3218
.sym 77836 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 77837 sram_bus_dat_w[0]
.sym 77838 sram_bus_dat_w[1]
.sym 77875 csrbank5_tuning_word3_w[5]
.sym 77877 csrbank5_tuning_word3_w[0]
.sym 77878 $abc$36366$n2719
.sym 77880 $abc$36366$n3215
.sym 77922 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 77927 csrbank1_scratch0_w[2]
.sym 77930 sys_rst
.sym 77931 $abc$36366$n3161
.sym 77932 $abc$36366$n3215
.sym 77933 sram_bus_dat_w[4]
.sym 77938 $abc$36366$n7341
.sym 77939 interface2_bank_bus_dat_r[1]
.sym 77940 $abc$36366$n7338
.sym 77977 csrbank5_tuning_word1_w[7]
.sym 77980 $abc$36366$n3218
.sym 77981 csrbank5_tuning_word1_w[6]
.sym 77982 $abc$36366$n3160
.sym 78019 $abc$36366$n6754
.sym 78022 $abc$36366$n2715
.sym 78025 sram_bus_dat_w[0]
.sym 78032 $abc$36366$n7
.sym 78037 $abc$36366$n3215
.sym 78041 $abc$36366$n5238_1
.sym 78079 $abc$36366$n3217
.sym 78080 $abc$36366$n124
.sym 78081 $abc$36366$n128
.sym 78082 $abc$36366$n5238_1
.sym 78084 $abc$36366$n4927_1
.sym 78085 $abc$36366$n126
.sym 78086 $abc$36366$n130
.sym 78122 $abc$36366$n11
.sym 78124 $abc$36366$n7339
.sym 78128 csrbank5_tuning_word1_w[7]
.sym 78133 sram_bus_adr[0]
.sym 78135 csrbank3_load1_w[4]
.sym 78136 sram_bus_dat_w[6]
.sym 78137 csrbank5_tuning_word1_w[6]
.sym 78138 $abc$36366$n126
.sym 78139 $abc$36366$n2717
.sym 78142 $abc$36366$n3217
.sym 78144 $abc$36366$n124
.sym 78181 $abc$36366$n4930_1
.sym 78182 $abc$36366$n2717
.sym 78183 $abc$36366$n4928
.sym 78185 csrbank3_load1_w[1]
.sym 78186 csrbank3_load1_w[6]
.sym 78187 csrbank5_tuning_word0_w[2]
.sym 78188 csrbank3_load1_w[4]
.sym 78228 $abc$36366$n11
.sym 78230 $abc$36366$n3217
.sym 78232 interface5_bank_bus_dat_r[3]
.sym 78234 sram_bus_adr[2]
.sym 78236 $abc$36366$n114
.sym 78238 csrbank3_load1_w[6]
.sym 78240 basesoc_uart_phy_uart_clk_rxen
.sym 78242 sram_bus_adr[1]
.sym 78243 csrbank5_tuning_word0_w[7]
.sym 78244 $abc$36366$n3236
.sym 78245 sram_bus_adr[1]
.sym 78246 interface5_bank_bus_dat_r[2]
.sym 78284 $abc$36366$n4915_1
.sym 78286 csrbank5_tuning_word2_w[1]
.sym 78289 csrbank5_tuning_word2_w[4]
.sym 78290 csrbank5_tuning_word2_w[7]
.sym 78326 basesoc_uart_phy_rx_busy
.sym 78331 csrbank5_tuning_word0_w[0]
.sym 78332 $abc$36366$n4930_1
.sym 78333 basesoc_uart_phy_rx_busy
.sym 78334 sram_bus_we
.sym 78336 sram_bus_dat_w[6]
.sym 78337 $abc$36366$n4928
.sym 78341 sram_bus_dat_w[4]
.sym 78345 csrbank5_tuning_word0_w[2]
.sym 78385 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 78386 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 78387 basesoc_uart_phy_uart_clk_rxen
.sym 78388 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 78389 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 78390 interface5_bank_bus_dat_r[2]
.sym 78391 $abc$36366$n4916
.sym 78392 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 78428 csrbank5_tuning_word2_w[4]
.sym 78432 csrbank5_tuning_word2_w[7]
.sym 78443 basesoc_uart_phy_tx_busy
.sym 78445 csrbank5_tuning_word3_w[7]
.sym 78488 csrbank5_tuning_word3_w[7]
.sym 78490 csrbank5_tuning_word3_w[3]
.sym 78491 csrbank5_tuning_word3_w[1]
.sym 78493 csrbank5_tuning_word3_w[4]
.sym 78530 csrbank5_tuning_word3_w[6]
.sym 78538 $abc$36366$n4922
.sym 78544 csrbank5_tuning_word3_w[2]
.sym 78547 sram_bus_dat_w[7]
.sym 78549 $abc$36366$n13
.sym 78595 $abc$36366$n132
.sym 78632 csrbank5_tuning_word3_w[4]
.sym 78634 csrbank5_tuning_word3_w[3]
.sym 78692 csrbank5_tuning_word3_w[2]
.sym 78734 basesoc_uart_phy_tx_busy
.sym 78742 $abc$36366$n2721
.sym 78835 sram_bus_dat_w[2]
.sym 78839 $abc$36366$n2721
.sym 78840 csrbank5_tuning_word3_w[2]
.sym 78867 $abc$36366$n205
.sym 78868 user_led3
.sym 78871 user_led2
.sym 78880 user_led2
.sym 78881 user_led3
.sym 78882 $abc$36366$n205
.sym 78933 spiflash_bitbang_en_storage_full
.sym 78971 spiflash_i
.sym 78975 spiflash_clk1
.sym 78983 spiflash_bitbang_en_storage_full
.sym 78985 $abc$36366$n176
.sym 78991 spiflash_bitbang_storage_full[2]
.sym 78993 spiflash_bitbang_storage_full[1]
.sym 78998 $abc$36366$n176
.sym 79000 spiflash_bitbang_en_storage_full
.sym 79001 spiflash_bitbang_storage_full[2]
.sym 79012 spiflash_i
.sym 79035 spiflash_bitbang_storage_full[1]
.sym 79036 spiflash_bitbang_en_storage_full
.sym 79037 spiflash_clk1
.sym 79045 sys_clk_$glb_clk
.sym 79046 sys_rst_$glb_sr
.sym 79049 waittimer1_wait
.sym 79051 $abc$36366$n2967
.sym 79052 spiflash_sr[2]
.sym 79055 spiflash_sr[1]
.sym 79056 spiflash_sr[0]
.sym 79057 $abc$36366$n2950
.sym 79058 $abc$36366$n2897
.sym 79063 spiflash_cs_n
.sym 79065 spram_datain01[2]
.sym 79067 spram_datain01[0]
.sym 79069 spram_datain01[1]
.sym 79072 $PACKER_GND_NET
.sym 79080 spiflash_clk
.sym 79081 $abc$36366$n2948
.sym 79111 $abc$36366$n2950
.sym 79113 user_led4
.sym 79136 sys_rst
.sym 79140 spiflash_miso
.sym 79143 spiflash_i
.sym 79155 $abc$36366$n2955
.sym 79167 sys_rst
.sym 79168 spiflash_i
.sym 79180 spiflash_i
.sym 79181 sys_rst
.sym 79205 spiflash_miso
.sym 79207 $abc$36366$n2955
.sym 79208 sys_clk_$glb_clk
.sym 79209 sys_rst_$glb_sr
.sym 79210 $abc$36366$n2896
.sym 79211 $abc$36366$n2913
.sym 79212 $abc$36366$n2914
.sym 79214 spiflash_sr[3]
.sym 79215 $abc$36366$n2922
.sym 79216 spiflash_sr[4]
.sym 79217 $abc$36366$n2921
.sym 79221 picorv32.reg_op1[9]
.sym 79222 sys_rst
.sym 79223 $abc$36366$n2950
.sym 79229 $abc$36366$n2967
.sym 79231 $abc$36366$n2968
.sym 79232 spram_bus_adr[13]
.sym 79234 $abc$36366$n2974
.sym 79235 spram_bus_adr[4]
.sym 79236 $abc$36366$n2953_1
.sym 79237 $abc$36366$n2963
.sym 79238 $abc$36366$n2919_1
.sym 79240 $abc$36366$n2940_1
.sym 79241 $abc$36366$n2921
.sym 79242 $abc$36366$n2950
.sym 79243 spram_bus_adr[6]
.sym 79244 $abc$36366$n2983
.sym 79245 $abc$36366$n2913
.sym 79255 $abc$36366$n2910
.sym 79258 spiflash_sr[6]
.sym 79261 $abc$36366$n2819
.sym 79262 spiflash_bitbang_storage_full[0]
.sym 79264 $abc$36366$n2902
.sym 79265 spiflash_sr[5]
.sym 79267 $abc$36366$n2909
.sym 79269 $abc$36366$n2901
.sym 79270 slave_sel_r[1]
.sym 79273 spiflash_sr[4]
.sym 79274 $abc$36366$n2821
.sym 79278 $abc$36366$n2948
.sym 79280 spiflash_sr[7]
.sym 79281 spiflash_bitbang_en_storage_full
.sym 79282 spiflash_sr[31]
.sym 79285 slave_sel_r[1]
.sym 79287 spiflash_sr[6]
.sym 79290 spiflash_bitbang_en_storage_full
.sym 79291 spiflash_bitbang_storage_full[0]
.sym 79293 spiflash_sr[31]
.sym 79297 slave_sel_r[1]
.sym 79298 spiflash_sr[7]
.sym 79302 $abc$36366$n2821
.sym 79303 $abc$36366$n2910
.sym 79304 $abc$36366$n2819
.sym 79305 $abc$36366$n2909
.sym 79308 $abc$36366$n2901
.sym 79309 $abc$36366$n2821
.sym 79310 $abc$36366$n2902
.sym 79311 $abc$36366$n2819
.sym 79314 spiflash_sr[6]
.sym 79320 spiflash_sr[4]
.sym 79326 spiflash_sr[5]
.sym 79330 $abc$36366$n2948
.sym 79331 sys_clk_$glb_clk
.sym 79332 sys_rst_$glb_sr
.sym 79335 $abc$36366$n2962
.sym 79336 spiflash_sr[12]
.sym 79337 $abc$36366$n2973_1
.sym 79338 $abc$36366$n2982_1
.sym 79339 spiflash_sr[13]
.sym 79340 spiflash_sr[14]
.sym 79347 spram_wren1
.sym 79348 $abc$36366$n2819
.sym 79349 $abc$36366$n2819
.sym 79350 $abc$36366$n2898_1
.sym 79356 $abc$36366$n2923
.sym 79358 picorv32.mem_wordsize[0]
.sym 79360 spram_bus_adr[2]
.sym 79362 $abc$36366$n2900
.sym 79363 slave_sel_r[1]
.sym 79364 $abc$36366$n2948
.sym 79365 $abc$36366$n2956_1
.sym 79366 $abc$36366$n4875
.sym 79367 $abc$36366$n2957
.sym 79378 $abc$36366$n2918_1
.sym 79383 $abc$36366$n3380
.sym 79388 spiflash_sr[4]
.sym 79389 slave_sel_r[1]
.sym 79392 $abc$36366$n2950
.sym 79394 $abc$36366$n2819
.sym 79397 spram_bus_adr[5]
.sym 79398 $abc$36366$n2919_1
.sym 79402 $abc$36366$n2821
.sym 79403 spram_bus_adr[6]
.sym 79404 spiflash_sr[15]
.sym 79405 spiflash_sr[14]
.sym 79425 spiflash_sr[15]
.sym 79426 $abc$36366$n3380
.sym 79428 spram_bus_adr[6]
.sym 79431 slave_sel_r[1]
.sym 79434 spiflash_sr[4]
.sym 79437 $abc$36366$n2821
.sym 79438 $abc$36366$n2918_1
.sym 79439 $abc$36366$n2919_1
.sym 79440 $abc$36366$n2819
.sym 79443 spiflash_sr[14]
.sym 79444 spram_bus_adr[5]
.sym 79445 $abc$36366$n3380
.sym 79453 $abc$36366$n2950
.sym 79454 sys_clk_$glb_clk
.sym 79455 sys_rst_$glb_sr
.sym 79456 $abc$36366$n4833
.sym 79457 $abc$36366$n2925_1
.sym 79458 $abc$36366$n2956_1
.sym 79459 spiflash_sr[10]
.sym 79460 $abc$36366$n2939
.sym 79461 spiflash_sr[9]
.sym 79462 spiflash_sr[11]
.sym 79463 $abc$36366$n2952
.sym 79472 $PACKER_GND_NET
.sym 79477 spiflash_bitbang_storage_full[2]
.sym 79479 $abc$36366$n2962
.sym 79480 $abc$36366$n4801
.sym 79482 spram_bus_adr[0]
.sym 79483 spram_bus_adr[7]
.sym 79485 $abc$36366$n4745_1
.sym 79486 $abc$36366$n4832
.sym 79487 $abc$36366$n3002
.sym 79488 $abc$36366$n4869
.sym 79489 spram_bus_adr[3]
.sym 79491 $abc$36366$n2925_1
.sym 79499 $abc$36366$n2950
.sym 79502 $abc$36366$n2917
.sym 79507 spiflash_sr[7]
.sym 79514 $abc$36366$n3380
.sym 79515 $abc$36366$n2913
.sym 79518 picorv32.latched_is_lu
.sym 79523 $abc$36366$n2904
.sym 79524 picorv32.mem_wordsize[0]
.sym 79530 picorv32.mem_wordsize[0]
.sym 79532 $abc$36366$n2913
.sym 79533 picorv32.latched_is_lu
.sym 79543 picorv32.latched_is_lu
.sym 79544 picorv32.mem_wordsize[0]
.sym 79545 $abc$36366$n2917
.sym 79567 spiflash_sr[7]
.sym 79569 $abc$36366$n3380
.sym 79572 $abc$36366$n2904
.sym 79574 picorv32.latched_is_lu
.sym 79575 picorv32.mem_wordsize[0]
.sym 79576 $abc$36366$n2950
.sym 79577 sys_clk_$glb_clk
.sym 79578 sys_rst_$glb_sr
.sym 79579 $abc$36366$n4851
.sym 79580 $abc$36366$n4832
.sym 79581 $abc$36366$n4850
.sym 79582 $abc$36366$n4838
.sym 79583 $abc$36366$n4803
.sym 79584 $abc$36366$n4880_1
.sym 79585 $abc$36366$n4801
.sym 79586 $abc$36366$n4839
.sym 79591 sram_bus_dat_w[2]
.sym 79602 spram_bus_adr[14]
.sym 79603 $abc$36366$n4746
.sym 79606 $abc$36366$n3928_1
.sym 79607 $abc$36366$n2939
.sym 79608 picorv32.reg_out[17]
.sym 79610 user_led4
.sym 79611 $abc$36366$n4802_1
.sym 79612 $abc$36366$n3412
.sym 79614 spram_bus_adr[17]
.sym 79624 picorv32.reg_out[17]
.sym 79625 picorv32.reg_op1[17]
.sym 79627 $abc$36366$n3870
.sym 79628 $abc$36366$n4783
.sym 79629 $abc$36366$n4746
.sym 79630 $abc$36366$n2956_1
.sym 79632 $abc$36366$n2900
.sym 79633 $abc$36366$n4011_1
.sym 79636 picorv32.reg_op1[9]
.sym 79638 picorv32.reg_next_pc[9]
.sym 79640 $abc$36366$n3836_1
.sym 79641 picorv32.mem_wordsize[0]
.sym 79642 picorv32.mem_wordsize[0]
.sym 79644 $abc$36366$n3995_1
.sym 79646 picorv32.reg_out[9]
.sym 79647 $abc$36366$n3002
.sym 79648 $abc$36366$n3836_1
.sym 79649 picorv32.latched_is_lu
.sym 79651 picorv32.reg_next_pc[17]
.sym 79653 picorv32.reg_next_pc[9]
.sym 79654 picorv32.reg_out[9]
.sym 79655 $abc$36366$n3836_1
.sym 79666 $abc$36366$n2900
.sym 79667 picorv32.latched_is_lu
.sym 79668 picorv32.mem_wordsize[0]
.sym 79672 $abc$36366$n4746
.sym 79673 $abc$36366$n4783
.sym 79677 picorv32.latched_is_lu
.sym 79678 $abc$36366$n2956_1
.sym 79679 picorv32.mem_wordsize[0]
.sym 79683 $abc$36366$n3836_1
.sym 79684 picorv32.reg_out[17]
.sym 79686 picorv32.reg_next_pc[17]
.sym 79690 picorv32.reg_op1[17]
.sym 79691 $abc$36366$n4011_1
.sym 79692 $abc$36366$n3870
.sym 79695 $abc$36366$n3995_1
.sym 79697 $abc$36366$n3870
.sym 79698 picorv32.reg_op1[9]
.sym 79699 $abc$36366$n3002
.sym 79700 sys_clk_$glb_clk
.sym 79702 $abc$36366$n4755
.sym 79703 $abc$36366$n4808_1
.sym 79704 picorv32.reg_out[9]
.sym 79705 picorv32.reg_out[22]
.sym 79706 $abc$36366$n3049
.sym 79707 picorv32.reg_out[21]
.sym 79708 $abc$36366$n4355
.sym 79709 $abc$36366$n4809
.sym 79712 spiflash_bitbang_en_storage_full
.sym 79722 spram_bus_adr[10]
.sym 79726 $abc$36366$n3803
.sym 79730 $abc$36366$n3060
.sym 79731 picorv32.irq_mask[5]
.sym 79743 $abc$36366$n4745_1
.sym 79744 picorv32.latched_stalu
.sym 79745 picorv32.irq_state[1]
.sym 79747 picorv32.irq_mask[5]
.sym 79748 picorv32.reg_op1[21]
.sym 79749 $abc$36366$n4017_1
.sym 79751 $abc$36366$n3870
.sym 79752 $abc$36366$n4019_1
.sym 79753 picorv32.reg_op1[20]
.sym 79755 $abc$36366$n4821
.sym 79756 $abc$36366$n3836_1
.sym 79757 picorv32.irq_pending[5]
.sym 79761 $abc$36366$n4015_1
.sym 79762 picorv32.reg_op1[19]
.sym 79763 $abc$36366$n3829_1
.sym 79764 picorv32.reg_next_pc[20]
.sym 79766 picorv32.reg_out[20]
.sym 79768 picorv32.reg_out[9]
.sym 79770 $abc$36366$n3002
.sym 79771 $abc$36366$n4802_1
.sym 79773 picorv32.alu_out_q[9]
.sym 79776 picorv32.irq_state[1]
.sym 79777 picorv32.irq_pending[5]
.sym 79778 picorv32.irq_mask[5]
.sym 79782 picorv32.alu_out_q[9]
.sym 79783 picorv32.reg_out[9]
.sym 79784 picorv32.latched_stalu
.sym 79788 $abc$36366$n4745_1
.sym 79789 $abc$36366$n4821
.sym 79790 $abc$36366$n3829_1
.sym 79791 $abc$36366$n4802_1
.sym 79794 $abc$36366$n3870
.sym 79796 picorv32.reg_op1[19]
.sym 79797 $abc$36366$n4015_1
.sym 79806 $abc$36366$n3870
.sym 79808 picorv32.reg_op1[20]
.sym 79809 $abc$36366$n4017_1
.sym 79812 $abc$36366$n3836_1
.sym 79813 picorv32.reg_next_pc[20]
.sym 79815 picorv32.reg_out[20]
.sym 79818 picorv32.reg_op1[21]
.sym 79819 $abc$36366$n4019_1
.sym 79820 $abc$36366$n3870
.sym 79822 $abc$36366$n3002
.sym 79823 sys_clk_$glb_clk
.sym 79825 $abc$36366$n4742_1
.sym 79826 $abc$36366$n4741
.sym 79827 picorv32.reg_out[17]
.sym 79828 $abc$36366$n4756
.sym 79829 $abc$36366$n4826
.sym 79830 $abc$36366$n4827
.sym 79831 $abc$36366$n4740
.sym 79832 picorv32.reg_out[20]
.sym 79837 $abc$36366$n4745_1
.sym 79838 $abc$36366$n4019_1
.sym 79839 $abc$36366$n3066
.sym 79840 picorv32.reg_out[22]
.sym 79841 picorv32.reg_op1[20]
.sym 79842 $abc$36366$n3066
.sym 79843 picorv32.irq_pending[22]
.sym 79845 picorv32.irq_pending[5]
.sym 79847 $abc$36366$n3870
.sym 79850 $abc$36366$n3806_1
.sym 79851 picorv32.mem_wordsize[0]
.sym 79852 picorv32.irq_pending[3]
.sym 79853 picorv32.irq_pending[0]
.sym 79855 picorv32.mem_wordsize[0]
.sym 79856 spram_bus_adr[2]
.sym 79858 picorv32.irq_mask[22]
.sym 79860 picorv32.mem_wordsize[0]
.sym 79866 $abc$36366$n4815
.sym 79868 $abc$36366$n2845
.sym 79869 picorv32.irq_pending[10]
.sym 79870 $abc$36366$n3049
.sym 79871 $abc$36366$n3048
.sym 79872 $abc$36366$n7112
.sym 79873 $abc$36366$n3829_1
.sym 79874 picorv32.irq_mask[10]
.sym 79876 $abc$36366$n3928_1
.sym 79877 $abc$36366$n3050
.sym 79878 picorv32.cpu_state[3]
.sym 79879 $abc$36366$n2939
.sym 79880 $abc$36366$n3051
.sym 79881 picorv32.mem_wordsize[0]
.sym 79882 picorv32.irq_pending[9]
.sym 79883 picorv32.cpu_state[0]
.sym 79884 $abc$36366$n3066
.sym 79887 picorv32.latched_is_lu
.sym 79891 $abc$36366$n4745_1
.sym 79892 picorv32.irq_mask[11]
.sym 79894 $abc$36366$n4802_1
.sym 79895 picorv32.irq_state[1]
.sym 79897 picorv32.irq_pending[11]
.sym 79899 $abc$36366$n2939
.sym 79901 picorv32.mem_wordsize[0]
.sym 79902 picorv32.latched_is_lu
.sym 79905 $abc$36366$n3048
.sym 79906 $abc$36366$n3049
.sym 79907 $abc$36366$n3051
.sym 79908 $abc$36366$n3050
.sym 79911 $abc$36366$n4815
.sym 79912 $abc$36366$n3829_1
.sym 79913 $abc$36366$n4745_1
.sym 79914 $abc$36366$n4802_1
.sym 79917 picorv32.irq_mask[10]
.sym 79919 picorv32.irq_pending[10]
.sym 79923 picorv32.irq_pending[9]
.sym 79924 picorv32.cpu_state[3]
.sym 79925 $abc$36366$n7112
.sym 79926 picorv32.cpu_state[0]
.sym 79929 $abc$36366$n3048
.sym 79930 $abc$36366$n2845
.sym 79931 $abc$36366$n3928_1
.sym 79932 picorv32.irq_state[1]
.sym 79936 picorv32.irq_pending[10]
.sym 79938 picorv32.irq_mask[10]
.sym 79941 picorv32.irq_mask[11]
.sym 79942 picorv32.irq_pending[11]
.sym 79945 $abc$36366$n3066
.sym 79946 sys_clk_$glb_clk
.sym 79947 $abc$36366$n208_$glb_sr
.sym 79948 picorv32.irq_pending[0]
.sym 79949 $abc$36366$n3064
.sym 79950 picorv32.irq_pending[25]
.sym 79951 picorv32.irq_pending[7]
.sym 79952 picorv32.irq_pending[6]
.sym 79953 $abc$36366$n3034
.sym 79954 $abc$36366$n3804_1
.sym 79955 picorv32.irq_pending[15]
.sym 79961 $abc$36366$n4740
.sym 79962 $abc$36366$n4358
.sym 79964 $abc$36366$n3047
.sym 79965 $abc$36366$n3050
.sym 79969 picorv32.reg_op1[9]
.sym 79970 picorv32.irq_mask[10]
.sym 79971 picorv32.irq_pending[20]
.sym 79972 $abc$36366$n4801
.sym 79973 $abc$36366$n4814
.sym 79974 spram_bus_adr[0]
.sym 79975 $abc$36366$n3066
.sym 79976 picorv32.irq_pending[17]
.sym 79977 $abc$36366$n4745_1
.sym 79978 $abc$36366$n3066
.sym 79979 $abc$36366$n3032
.sym 79981 picorv32.irq_pending[0]
.sym 79982 picorv32.reg_out[13]
.sym 79989 picorv32.irq_pending[1]
.sym 79990 picorv32.irq_mask[11]
.sym 79991 picorv32.cpu_state[0]
.sym 79992 $abc$36366$n3829_1
.sym 79993 picorv32.irq_mask[6]
.sym 79994 picorv32.instr_maskirq
.sym 79995 picorv32.irq_mask[25]
.sym 79996 $abc$36366$n3807
.sym 80000 $abc$36366$n4782
.sym 80001 $abc$36366$n4876
.sym 80002 picorv32.cpuregs_rs1[6]
.sym 80004 picorv32.irq_pending[11]
.sym 80005 picorv32.irq_state[1]
.sym 80006 picorv32.cpu_state[2]
.sym 80007 picorv32.irq_pending[2]
.sym 80008 $abc$36366$n4874
.sym 80009 $abc$36366$n4745_1
.sym 80010 $abc$36366$n3806_1
.sym 80011 $abc$36366$n3804_1
.sym 80012 picorv32.irq_pending[3]
.sym 80013 picorv32.irq_pending[0]
.sym 80015 picorv32.irq_pending[25]
.sym 80017 picorv32.irq_pending[6]
.sym 80018 $abc$36366$n3805
.sym 80019 $abc$36366$n5523_1
.sym 80020 picorv32.irq_pending[28]
.sym 80022 $abc$36366$n3805
.sym 80023 $abc$36366$n3807
.sym 80024 $abc$36366$n3804_1
.sym 80025 $abc$36366$n3806_1
.sym 80028 $abc$36366$n5523_1
.sym 80029 $abc$36366$n4745_1
.sym 80030 $abc$36366$n3829_1
.sym 80031 $abc$36366$n4782
.sym 80035 picorv32.irq_mask[11]
.sym 80036 picorv32.irq_pending[11]
.sym 80041 picorv32.irq_mask[6]
.sym 80042 picorv32.irq_pending[6]
.sym 80043 picorv32.irq_state[1]
.sym 80046 picorv32.irq_pending[28]
.sym 80047 $abc$36366$n4876
.sym 80048 picorv32.cpu_state[0]
.sym 80049 $abc$36366$n4874
.sym 80052 picorv32.irq_pending[0]
.sym 80053 picorv32.irq_pending[1]
.sym 80054 picorv32.irq_pending[3]
.sym 80055 picorv32.irq_pending[2]
.sym 80058 picorv32.irq_mask[6]
.sym 80059 picorv32.instr_maskirq
.sym 80060 picorv32.cpuregs_rs1[6]
.sym 80061 picorv32.cpu_state[2]
.sym 80066 picorv32.irq_pending[25]
.sym 80067 picorv32.irq_mask[25]
.sym 80069 sys_clk_$glb_clk
.sym 80071 $abc$36366$n4716
.sym 80072 $abc$36366$n4718
.sym 80073 $abc$36366$n4841
.sym 80074 picorv32.irq_mask[4]
.sym 80075 picorv32.irq_mask[22]
.sym 80076 $abc$36366$n4717_1
.sym 80077 $abc$36366$n4810
.sym 80078 picorv32.irq_mask[12]
.sym 80079 picorv32.irq_pending[1]
.sym 80081 spiflash_bitbang_storage_full[1]
.sym 80083 $abc$36366$n4310_1
.sym 80084 picorv32.irq_mask[25]
.sym 80087 picorv32.cpuregs_rs1[21]
.sym 80088 picorv32.irq_mask[1]
.sym 80090 picorv32.instr_maskirq
.sym 80091 picorv32.irq_mask[25]
.sym 80095 picorv32.irq_pending[25]
.sym 80096 $abc$36366$n3041
.sym 80097 user_led4
.sym 80098 $abc$36366$n3928_1
.sym 80099 picorv32.cpu_state[4]
.sym 80102 picorv32.reg_op1[4]
.sym 80103 $abc$36366$n3056
.sym 80104 picorv32.reg_op1[7]
.sym 80105 $abc$36366$n2988
.sym 80106 picorv32.irq_pending[28]
.sym 80112 picorv32.irq_mask[3]
.sym 80113 picorv32.cpuregs_rs1[15]
.sym 80114 $abc$36366$n3056
.sym 80115 $abc$36366$n5519_1
.sym 80117 picorv32.cpuregs_rs1[12]
.sym 80118 picorv32.cpu_state[0]
.sym 80119 $abc$36366$n3053
.sym 80122 picorv32.irq_pending[12]
.sym 80123 $abc$36366$n3055
.sym 80126 $abc$36366$n3054
.sym 80127 picorv32.cpu_state[2]
.sym 80128 $abc$36366$n4779
.sym 80132 picorv32.cpuregs_rs1[3]
.sym 80133 picorv32.irq_pending[3]
.sym 80134 picorv32.cpuregs_rs1[11]
.sym 80135 picorv32.instr_maskirq
.sym 80139 $abc$36366$n3070
.sym 80141 picorv32.irq_state[1]
.sym 80143 picorv32.irq_mask[12]
.sym 80147 picorv32.cpuregs_rs1[3]
.sym 80154 picorv32.cpuregs_rs1[11]
.sym 80157 picorv32.cpu_state[0]
.sym 80158 picorv32.irq_pending[12]
.sym 80159 $abc$36366$n4779
.sym 80160 $abc$36366$n5519_1
.sym 80163 picorv32.cpuregs_rs1[12]
.sym 80164 picorv32.irq_mask[12]
.sym 80165 picorv32.instr_maskirq
.sym 80166 picorv32.cpu_state[2]
.sym 80169 picorv32.irq_mask[12]
.sym 80170 picorv32.irq_pending[3]
.sym 80171 picorv32.irq_mask[3]
.sym 80172 picorv32.irq_pending[12]
.sym 80176 picorv32.irq_mask[12]
.sym 80177 picorv32.irq_pending[12]
.sym 80178 picorv32.irq_state[1]
.sym 80182 picorv32.cpuregs_rs1[15]
.sym 80187 $abc$36366$n3054
.sym 80188 $abc$36366$n3056
.sym 80189 $abc$36366$n3053
.sym 80190 $abc$36366$n3055
.sym 80191 $abc$36366$n3070
.sym 80192 sys_clk_$glb_clk
.sym 80193 $abc$36366$n208_$glb_sr
.sym 80194 picorv32.reg_out[16]
.sym 80195 $abc$36366$n3062
.sym 80196 $abc$36366$n3808
.sym 80197 $abc$36366$n3032
.sym 80198 picorv32.reg_out[29]
.sym 80199 picorv32.reg_out[24]
.sym 80200 $abc$36366$n4828
.sym 80201 $abc$36366$n3033_1
.sym 80207 picorv32.cpuregs_rs1[15]
.sym 80208 picorv32.cpu_state[0]
.sym 80210 picorv32.irq_pending[12]
.sym 80211 $abc$36366$n3412
.sym 80213 picorv32.cpuregs_rs1[12]
.sym 80214 picorv32.cpu_state[0]
.sym 80215 $abc$36366$n3053
.sym 80218 picorv32.irq_mask[24]
.sym 80221 $abc$36366$n4804
.sym 80223 $abc$36366$n3061
.sym 80224 $abc$36366$n3070
.sym 80226 $abc$36366$n3803
.sym 80227 picorv32.irq_mask[15]
.sym 80228 picorv32.cpuregs_rs1[13]
.sym 80229 $abc$36366$n3070
.sym 80235 $abc$36366$n3046
.sym 80236 $abc$36366$n3042
.sym 80237 $abc$36366$n3803
.sym 80240 $abc$36366$n3044
.sym 80241 $abc$36366$n4065_1
.sym 80242 $abc$36366$n3052
.sym 80243 $abc$36366$n3809_1
.sym 80244 picorv32.irq_pending[2]
.sym 80245 $abc$36366$n3040
.sym 80246 $abc$36366$n3066
.sym 80247 picorv32.irq_pending[19]
.sym 80248 $abc$36366$n3047
.sym 80249 $abc$36366$n2995
.sym 80250 picorv32.irq_mask[19]
.sym 80251 $abc$36366$n3800
.sym 80252 picorv32.irq_pending[27]
.sym 80253 picorv32.irq_pending[24]
.sym 80255 picorv32.irq_pending[25]
.sym 80256 $abc$36366$n3041
.sym 80257 $abc$36366$n3043
.sym 80258 picorv32.reg_op1[5]
.sym 80259 picorv32.irq_pending[26]
.sym 80260 picorv32.reg_op1[3]
.sym 80261 $abc$36366$n3808
.sym 80262 $abc$36366$n3007_1
.sym 80263 $abc$36366$n4036_1
.sym 80264 $abc$36366$n3039_1
.sym 80265 $abc$36366$n3045
.sym 80266 picorv32.irq_mask[2]
.sym 80268 picorv32.irq_pending[24]
.sym 80269 picorv32.irq_pending[26]
.sym 80270 picorv32.irq_pending[25]
.sym 80271 picorv32.irq_pending[27]
.sym 80274 $abc$36366$n3044
.sym 80275 $abc$36366$n3046
.sym 80276 $abc$36366$n3045
.sym 80277 $abc$36366$n3043
.sym 80280 picorv32.irq_mask[19]
.sym 80283 picorv32.irq_pending[19]
.sym 80286 $abc$36366$n3809_1
.sym 80287 $abc$36366$n3803
.sym 80288 $abc$36366$n3808
.sym 80289 $abc$36366$n3800
.sym 80292 $abc$36366$n3039_1
.sym 80293 $abc$36366$n3042
.sym 80294 $abc$36366$n3047
.sym 80295 $abc$36366$n3052
.sym 80298 $abc$36366$n3040
.sym 80299 picorv32.irq_pending[2]
.sym 80300 $abc$36366$n3041
.sym 80301 picorv32.irq_mask[2]
.sym 80305 $abc$36366$n2995
.sym 80306 picorv32.reg_op1[3]
.sym 80310 $abc$36366$n4036_1
.sym 80311 $abc$36366$n4065_1
.sym 80312 picorv32.reg_op1[5]
.sym 80313 $abc$36366$n3007_1
.sym 80314 $abc$36366$n3066
.sym 80315 sys_clk_$glb_clk
.sym 80316 $abc$36366$n208_$glb_sr
.sym 80317 picorv32.irq_pending[26]
.sym 80318 picorv32.irq_pending[27]
.sym 80319 picorv32.irq_pending[24]
.sym 80320 $abc$36366$n3063_1
.sym 80321 $abc$36366$n5522_1
.sym 80322 picorv32.irq_pending[28]
.sym 80323 $abc$36366$n3043
.sym 80324 $abc$36366$n5523_1
.sym 80330 picorv32.irq_pending[29]
.sym 80331 picorv32.irq_pending[29]
.sym 80332 $abc$36366$n3054
.sym 80334 picorv32.irq_pending[30]
.sym 80335 picorv32.irq_pending[19]
.sym 80337 picorv32.cpu_state[2]
.sym 80338 picorv32.irq_mask[19]
.sym 80339 $abc$36366$n4703
.sym 80340 $abc$36366$n3037
.sym 80341 picorv32.irq_pending[31]
.sym 80343 $abc$36366$n4195_1
.sym 80345 picorv32.irq_state[1]
.sym 80347 picorv32.mem_wordsize[0]
.sym 80348 $abc$36366$n3007_1
.sym 80349 $abc$36366$n4882_1
.sym 80350 picorv32.reg_op1[24]
.sym 80351 picorv32.mem_wordsize[0]
.sym 80352 picorv32.irq_pending[27]
.sym 80359 picorv32.irq_mask[28]
.sym 80360 $abc$36366$n4371_1
.sym 80362 $abc$36366$n3412
.sym 80363 picorv32.cpuregs_rs1[1]
.sym 80367 picorv32.irq_pending[31]
.sym 80368 picorv32.irq_mask[27]
.sym 80369 picorv32.irq_mask[31]
.sym 80373 picorv32.irq_mask[26]
.sym 80374 picorv32.cpu_state[4]
.sym 80375 picorv32.irq_pending[27]
.sym 80376 picorv32.cpuregs_rs1[25]
.sym 80377 picorv32.cpu_state[0]
.sym 80378 picorv32.irq_state[1]
.sym 80379 picorv32.irq_pending[28]
.sym 80382 picorv32.irq_pending[26]
.sym 80385 $abc$36366$n3070
.sym 80386 picorv32.reg_op1[2]
.sym 80389 picorv32.irq_pending[2]
.sym 80392 picorv32.irq_mask[28]
.sym 80394 picorv32.irq_pending[28]
.sym 80398 $abc$36366$n3412
.sym 80400 picorv32.irq_mask[26]
.sym 80403 $abc$36366$n4371_1
.sym 80404 picorv32.irq_mask[27]
.sym 80405 picorv32.irq_state[1]
.sym 80406 picorv32.irq_pending[27]
.sym 80409 picorv32.reg_op1[2]
.sym 80410 picorv32.irq_pending[2]
.sym 80411 picorv32.cpu_state[0]
.sym 80412 picorv32.cpu_state[4]
.sym 80415 picorv32.irq_mask[26]
.sym 80416 picorv32.irq_pending[26]
.sym 80422 picorv32.irq_pending[31]
.sym 80424 picorv32.irq_mask[31]
.sym 80427 picorv32.cpuregs_rs1[25]
.sym 80433 picorv32.cpuregs_rs1[1]
.sym 80437 $abc$36366$n3070
.sym 80438 sys_clk_$glb_clk
.sym 80439 $abc$36366$n208_$glb_sr
.sym 80440 $abc$36366$n4884_1
.sym 80441 $abc$36366$n4804
.sym 80442 $abc$36366$n4882_1
.sym 80443 picorv32.irq_mask[16]
.sym 80444 $abc$36366$n4853
.sym 80445 $abc$36366$n4852
.sym 80446 $abc$36366$n4871
.sym 80447 picorv32.irq_mask[13]
.sym 80453 $abc$36366$n3043
.sym 80457 $abc$36366$n5523_1
.sym 80458 $abc$36366$n3412
.sym 80459 picorv32.cpu_state[2]
.sym 80460 $abc$36366$n4702_1
.sym 80462 $abc$36366$n3056
.sym 80466 picorv32.irq_mask[2]
.sym 80467 spram_bus_adr[0]
.sym 80470 $abc$36366$n3066
.sym 80471 picorv32.reg_op2[0]
.sym 80473 picorv32.reg_op1[27]
.sym 80474 picorv32.reg_op1[29]
.sym 80475 $abc$36366$n2995
.sym 80482 picorv32.cpu_state[4]
.sym 80484 picorv32.irq_mask[2]
.sym 80485 $abc$36366$n4703
.sym 80486 $abc$36366$n3412
.sym 80487 picorv32.cpu_state[0]
.sym 80488 picorv32.cpuregs_rs1[31]
.sym 80491 picorv32.cpu_state[3]
.sym 80493 picorv32.reg_op1[13]
.sym 80494 $abc$36366$n4872
.sym 80497 $abc$36366$n7127
.sym 80499 $abc$36366$n2995
.sym 80502 picorv32.cpuregs_rs1[27]
.sym 80505 picorv32.irq_state[1]
.sym 80506 picorv32.irq_mask[28]
.sym 80507 picorv32.cpuregs_rs1[28]
.sym 80508 $abc$36366$n3070
.sym 80510 picorv32.reg_op1[24]
.sym 80511 $abc$36366$n4871
.sym 80514 picorv32.cpu_state[0]
.sym 80515 picorv32.irq_state[1]
.sym 80517 picorv32.irq_mask[2]
.sym 80522 picorv32.cpuregs_rs1[28]
.sym 80529 picorv32.cpuregs_rs1[27]
.sym 80532 picorv32.cpuregs_rs1[31]
.sym 80538 picorv32.reg_op1[24]
.sym 80539 picorv32.cpu_state[4]
.sym 80540 $abc$36366$n7127
.sym 80541 picorv32.cpu_state[3]
.sym 80544 $abc$36366$n4871
.sym 80545 $abc$36366$n4703
.sym 80546 picorv32.cpuregs_rs1[27]
.sym 80547 $abc$36366$n4872
.sym 80551 picorv32.reg_op1[13]
.sym 80552 $abc$36366$n2995
.sym 80557 picorv32.irq_mask[28]
.sym 80558 $abc$36366$n3412
.sym 80560 $abc$36366$n3070
.sym 80561 sys_clk_$glb_clk
.sym 80562 $abc$36366$n208_$glb_sr
.sym 80564 $abc$36366$n4268_1
.sym 80565 spram_datain1[8]
.sym 80569 spram_datain1[13]
.sym 80570 spram_datain0[5]
.sym 80573 $abc$36366$n2719
.sym 80575 $abc$36366$n3070
.sym 80579 picorv32.cpu_state[3]
.sym 80581 picorv32.cpuregs_rs1[29]
.sym 80583 picorv32.cpuregs_rs1[19]
.sym 80586 $abc$36366$n3070
.sym 80587 picorv32.reg_op1[2]
.sym 80588 picorv32.cpuregs_rs1[23]
.sym 80589 user_led4
.sym 80590 $abc$36366$n2988
.sym 80591 picorv32.reg_op1[4]
.sym 80593 picorv32.reg_op1[7]
.sym 80596 picorv32.reg_op1[8]
.sym 80604 $abc$36366$n4036_1
.sym 80605 picorv32.reg_op1[17]
.sym 80606 $abc$36366$n3066
.sym 80607 picorv32.reg_op1[10]
.sym 80608 $abc$36366$n4196
.sym 80609 picorv32.reg_op1[4]
.sym 80611 picorv32.cpu_state[0]
.sym 80612 picorv32.irq_pending[31]
.sym 80614 $abc$36366$n4149
.sym 80615 picorv32.irq_mask[31]
.sym 80618 $abc$36366$n4037_1
.sym 80619 picorv32.cpuregs_rs1[16]
.sym 80620 picorv32.reg_op1[8]
.sym 80622 picorv32.irq_pending[27]
.sym 80624 $abc$36366$n4101_1
.sym 80625 picorv32.reg_op1[15]
.sym 80627 picorv32.cpu_state[4]
.sym 80629 picorv32.cpuregs_rs1[23]
.sym 80631 $abc$36366$n4037_1
.sym 80632 $abc$36366$n3007_1
.sym 80633 picorv32.reg_op1[27]
.sym 80635 $abc$36366$n2995
.sym 80637 picorv32.irq_mask[31]
.sym 80638 picorv32.irq_pending[31]
.sym 80643 $abc$36366$n3007_1
.sym 80644 picorv32.cpuregs_rs1[23]
.sym 80645 $abc$36366$n4037_1
.sym 80646 $abc$36366$n4196
.sym 80649 $abc$36366$n2995
.sym 80650 picorv32.reg_op1[17]
.sym 80651 $abc$36366$n4036_1
.sym 80652 picorv32.reg_op1[15]
.sym 80657 picorv32.reg_op1[4]
.sym 80658 $abc$36366$n2995
.sym 80661 $abc$36366$n2995
.sym 80663 picorv32.reg_op1[8]
.sym 80667 picorv32.cpu_state[0]
.sym 80668 picorv32.irq_pending[27]
.sym 80669 picorv32.cpu_state[4]
.sym 80670 picorv32.reg_op1[27]
.sym 80673 picorv32.cpuregs_rs1[16]
.sym 80674 $abc$36366$n3007_1
.sym 80675 $abc$36366$n4037_1
.sym 80676 $abc$36366$n4149
.sym 80679 $abc$36366$n3007_1
.sym 80680 $abc$36366$n4036_1
.sym 80681 picorv32.reg_op1[10]
.sym 80682 $abc$36366$n4101_1
.sym 80683 $abc$36366$n3066
.sym 80684 sys_clk_$glb_clk
.sym 80685 $abc$36366$n208_$glb_sr
.sym 80688 $abc$36366$n6762
.sym 80690 $abc$36366$n6763
.sym 80693 $abc$36366$n6765
.sym 80695 picorv32.reg_op2[22]
.sym 80698 spram_datain1[5]
.sym 80699 spram_datain1[13]
.sym 80701 picorv32.reg_op2[8]
.sym 80706 spram_datain1[3]
.sym 80707 picorv32.cpuregs_rs1[16]
.sym 80708 picorv32.reg_op2[13]
.sym 80714 picorv32.reg_op1[23]
.sym 80715 $abc$36366$n6751
.sym 80717 picorv32.reg_op1[14]
.sym 80720 spram_datain0[5]
.sym 80728 picorv32.reg_op1[1]
.sym 80735 $abc$36366$n3833_1
.sym 80740 $abc$36366$n2995
.sym 80746 $abc$36366$n3834
.sym 80747 picorv32.reg_op1[2]
.sym 80753 picorv32.reg_op1[24]
.sym 80754 picorv32.reg_op1[3]
.sym 80756 picorv32.irq_pending[2]
.sym 80762 $abc$36366$n2995
.sym 80763 picorv32.reg_op1[24]
.sym 80766 picorv32.reg_op1[1]
.sym 80786 picorv32.reg_op1[3]
.sym 80790 $abc$36366$n3833_1
.sym 80791 picorv32.irq_pending[2]
.sym 80792 $abc$36366$n3834
.sym 80803 picorv32.reg_op1[2]
.sym 80807 sys_clk_$glb_clk
.sym 80808 $abc$36366$n208_$glb_sr
.sym 80810 $abc$36366$n6766
.sym 80811 $abc$36366$n6767
.sym 80812 $abc$36366$n6772
.sym 80813 $abc$36366$n6758
.sym 80814 $abc$36366$n6770
.sym 80815 $abc$36366$n6768
.sym 80819 spiflash_bitbang_storage_full[0]
.sym 80824 sram_bus_we
.sym 80825 $abc$36366$n6759
.sym 80828 picorv32.reg_op1[4]
.sym 80831 $abc$36366$n6761
.sym 80832 picorv32.reg_op1[1]
.sym 80836 picorv32.reg_op1[24]
.sym 80837 $abc$36366$n4444_1
.sym 80838 $abc$36366$n6773
.sym 80840 picorv32.reg_op1[28]
.sym 80850 picorv32.reg_op2[23]
.sym 80852 picorv32.reg_op2[0]
.sym 80854 picorv32.reg_op1[9]
.sym 80859 sram_bus_dat_w[1]
.sym 80860 $abc$36366$n4516
.sym 80862 sram_bus_dat_w[0]
.sym 80863 picorv32.reg_op1[15]
.sym 80866 picorv32.reg_op2[3]
.sym 80868 $abc$36366$n2942
.sym 80869 picorv32.reg_op1[7]
.sym 80872 $abc$36366$n4515_1
.sym 80873 $abc$36366$n4518_1
.sym 80874 picorv32.reg_op1[23]
.sym 80876 picorv32.reg_op2[9]
.sym 80881 picorv32.reg_op1[8]
.sym 80883 picorv32.reg_op1[15]
.sym 80889 $abc$36366$n4516
.sym 80890 picorv32.reg_op2[3]
.sym 80892 $abc$36366$n4515_1
.sym 80901 sram_bus_dat_w[0]
.sym 80907 picorv32.reg_op1[9]
.sym 80908 picorv32.reg_op2[9]
.sym 80909 picorv32.reg_op2[23]
.sym 80910 picorv32.reg_op1[23]
.sym 80916 sram_bus_dat_w[1]
.sym 80919 picorv32.reg_op2[3]
.sym 80920 $abc$36366$n4516
.sym 80922 $abc$36366$n4518_1
.sym 80925 picorv32.reg_op1[7]
.sym 80926 picorv32.reg_op2[0]
.sym 80928 picorv32.reg_op1[8]
.sym 80929 $abc$36366$n2942
.sym 80930 sys_clk_$glb_clk
.sym 80931 sys_rst_$glb_sr
.sym 80935 $abc$36366$n6755
.sym 80936 $abc$36366$n6769
.sym 80937 $abc$36366$n6775
.sym 80939 $abc$36366$n6776
.sym 80944 $abc$36366$n6751
.sym 80945 picorv32.reg_op2[11]
.sym 80946 picorv32.reg_op2[10]
.sym 80948 $abc$36366$n4514_1
.sym 80949 picorv32.reg_op1[12]
.sym 80950 picorv32.reg_op1[9]
.sym 80954 sram_bus_adr[2]
.sym 80955 sram_bus_dat_w[3]
.sym 80958 $abc$36366$n2861
.sym 80960 spram_bus_adr[0]
.sym 80961 picorv32.reg_op1[27]
.sym 80963 $abc$36366$n6779
.sym 80964 picorv32.reg_op1[11]
.sym 80965 picorv32.reg_op1[13]
.sym 80966 spiflash_bitbang_en_storage_full
.sym 80967 picorv32.reg_op1[18]
.sym 80976 picorv32.reg_op1[16]
.sym 80984 $abc$36366$n2944
.sym 80989 sram_bus_dat_w[0]
.sym 80991 picorv32.reg_op1[17]
.sym 80995 picorv32.reg_op2[2]
.sym 80997 $abc$36366$n4444_1
.sym 80999 $abc$36366$n4439_1
.sym 81006 picorv32.reg_op1[17]
.sym 81013 sram_bus_dat_w[0]
.sym 81018 picorv32.reg_op2[2]
.sym 81019 $abc$36366$n4444_1
.sym 81021 $abc$36366$n4439_1
.sym 81048 picorv32.reg_op1[16]
.sym 81052 $abc$36366$n2944
.sym 81053 sys_clk_$glb_clk
.sym 81054 sys_rst_$glb_sr
.sym 81055 $abc$36366$n6780
.sym 81056 $abc$36366$n6778
.sym 81058 sram_bus_adr[0]
.sym 81060 $abc$36366$n6777
.sym 81062 $abc$36366$n6781
.sym 81067 $abc$36366$n6773
.sym 81070 picorv32.reg_op1[16]
.sym 81071 picorv32.reg_op2[21]
.sym 81074 picorv32.reg_op2[23]
.sym 81077 picorv32.reg_op2[16]
.sym 81080 picorv32.instr_bne
.sym 81082 $abc$36366$n2895
.sym 81085 user_led4
.sym 81087 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 81098 $abc$36366$n2895
.sym 81101 $abc$36366$n3161
.sym 81105 $abc$36366$n3189
.sym 81111 picorv32.reg_op1[31]
.sym 81112 picorv32.instr_beq
.sym 81117 picorv32.instr_bgeu
.sym 81121 picorv32.reg_op1[27]
.sym 81125 sram_bus_dat_w[4]
.sym 81136 picorv32.reg_op1[27]
.sym 81147 picorv32.instr_bgeu
.sym 81148 $abc$36366$n3189
.sym 81149 $abc$36366$n3161
.sym 81150 picorv32.instr_beq
.sym 81167 picorv32.reg_op1[31]
.sym 81172 sram_bus_dat_w[4]
.sym 81175 $abc$36366$n2895
.sym 81176 sys_clk_$glb_clk
.sym 81177 sys_rst_$glb_sr
.sym 81179 $abc$36366$n2856
.sym 81180 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 81182 basesoc_uart_rx_fifo_wrport_dat_w[2]
.sym 81185 $abc$36366$n2857
.sym 81190 sram_bus_adr[2]
.sym 81191 picorv32.reg_op2[27]
.sym 81192 picorv32.reg_op2[26]
.sym 81193 sram_bus_adr[0]
.sym 81194 $abc$36366$n6779
.sym 81195 picorv32.reg_op1[26]
.sym 81197 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 81198 picorv32.reg_op2[24]
.sym 81199 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 81201 picorv32.reg_op1[29]
.sym 81203 $abc$36366$n6751
.sym 81204 sram_bus_adr[0]
.sym 81205 waittimer1_wait
.sym 81206 $abc$36366$n4536
.sym 81212 spram_datain0[5]
.sym 81219 basesoc_uart_rx_fifo_syncfifo_re
.sym 81221 $abc$36366$n3190
.sym 81224 sys_rst
.sym 81225 $abc$36366$n3218
.sym 81226 $abc$36366$n3215
.sym 81227 $abc$36366$n6792
.sym 81230 $abc$36366$n2861
.sym 81231 spiflash_miso
.sym 81232 sram_bus_we
.sym 81234 spiflash_bitbang_storage_full[1]
.sym 81238 spiflash_bitbang_en_storage_full
.sym 81239 $abc$36366$n5032
.sym 81240 picorv32.instr_bne
.sym 81241 $abc$36366$n3370
.sym 81246 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 81247 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 81248 picorv32.instr_bgeu
.sym 81252 $abc$36366$n3370
.sym 81253 sys_rst
.sym 81254 sram_bus_we
.sym 81255 $abc$36366$n3215
.sym 81258 picorv32.instr_bne
.sym 81259 $abc$36366$n3190
.sym 81260 $abc$36366$n6792
.sym 81261 picorv32.instr_bgeu
.sym 81273 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 81276 $abc$36366$n3218
.sym 81279 spiflash_miso
.sym 81282 $abc$36366$n3215
.sym 81283 $abc$36366$n5032
.sym 81284 spiflash_bitbang_en_storage_full
.sym 81285 spiflash_bitbang_storage_full[1]
.sym 81288 basesoc_uart_rx_fifo_syncfifo_re
.sym 81289 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 81291 sys_rst
.sym 81298 $abc$36366$n2861
.sym 81299 sys_clk_$glb_clk
.sym 81300 sys_rst_$glb_sr
.sym 81301 $abc$36366$n4536
.sym 81313 basesoc_uart_rx_fifo_syncfifo_re
.sym 81314 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 81315 $abc$36366$n3190
.sym 81317 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 81318 $abc$36366$n2857
.sym 81321 $abc$36366$n3218
.sym 81323 $abc$36366$n6792
.sym 81324 basesoc_uart_phy_rx_reg[2]
.sym 81330 sys_rst
.sym 81331 $abc$36366$n6773
.sym 81332 $abc$36366$n2685
.sym 81333 $abc$36366$n2798
.sym 81334 picorv32.instr_bgeu
.sym 81335 $abc$36366$n2756
.sym 81342 sram_bus_adr[2]
.sym 81344 $abc$36366$n2798
.sym 81347 csrbank4_ev_enable0_w[0]
.sym 81350 basesoc_uart_tx_pending
.sym 81353 sys_rst
.sym 81356 memdat_3[1]
.sym 81359 basesoc_uart_rx_fifo_source_valid
.sym 81361 $abc$36366$n3218
.sym 81363 basesoc_uart_rx_pending
.sym 81364 sram_bus_adr[0]
.sym 81365 sram_bus_dat_w[1]
.sym 81366 $abc$36366$n3263
.sym 81369 csrbank4_ev_enable0_w[1]
.sym 81370 sram_bus_adr[1]
.sym 81371 basesoc_uart_rx_pending
.sym 81372 sram_bus_dat_w[0]
.sym 81373 $abc$36366$n2852
.sym 81375 sram_bus_adr[2]
.sym 81376 $abc$36366$n3263
.sym 81377 sys_rst
.sym 81378 $abc$36366$n3218
.sym 81387 sram_bus_adr[2]
.sym 81388 sram_bus_adr[1]
.sym 81389 csrbank4_ev_enable0_w[1]
.sym 81390 basesoc_uart_rx_fifo_source_valid
.sym 81395 sram_bus_dat_w[1]
.sym 81399 sram_bus_adr[2]
.sym 81400 basesoc_uart_rx_pending
.sym 81401 $abc$36366$n2852
.sym 81402 memdat_3[1]
.sym 81407 sram_bus_dat_w[0]
.sym 81411 sram_bus_adr[0]
.sym 81412 basesoc_uart_tx_pending
.sym 81413 sram_bus_adr[2]
.sym 81414 csrbank4_ev_enable0_w[0]
.sym 81417 csrbank4_ev_enable0_w[0]
.sym 81418 basesoc_uart_rx_pending
.sym 81419 basesoc_uart_tx_pending
.sym 81420 csrbank4_ev_enable0_w[1]
.sym 81421 $abc$36366$n2798
.sym 81422 sys_clk_$glb_clk
.sym 81423 sys_rst_$glb_sr
.sym 81424 csrbank1_scratch0_w[2]
.sym 81427 $abc$36366$n2756
.sym 81437 sram_bus_adr[2]
.sym 81441 sys_rst
.sym 81444 $abc$36366$n6760
.sym 81445 $abc$36366$n6759
.sym 81446 basesoc_uart_tx_pending
.sym 81448 $abc$36366$n6756
.sym 81453 csrbank5_tuning_word3_w[5]
.sym 81456 $abc$36366$n6779
.sym 81457 csrbank5_tuning_word3_w[0]
.sym 81465 $abc$36366$n5529
.sym 81466 $abc$36366$n5530_1
.sym 81467 $abc$36366$n5532
.sym 81468 picorv32.reg_op2[27]
.sym 81469 $abc$36366$n3370
.sym 81470 $abc$36366$n3215
.sym 81473 $abc$36366$n4536
.sym 81475 $abc$36366$n5031_1
.sym 81476 sram_bus_adr[0]
.sym 81477 $abc$36366$n4941_1
.sym 81478 sram_bus_adr[2]
.sym 81479 $abc$36366$n5528
.sym 81480 basesoc_uart_rx_fifo_source_valid
.sym 81481 csrbank4_txfull_w
.sym 81482 spiflash_bitbang_storage_full[1]
.sym 81486 spiflash_bitbang_storage_full[0]
.sym 81487 $abc$36366$n2852
.sym 81488 memdat_3[0]
.sym 81490 sram_bus_adr[1]
.sym 81494 $abc$36366$n5235_1
.sym 81495 $abc$36366$n3264
.sym 81496 $abc$36366$n4623
.sym 81498 sram_bus_adr[1]
.sym 81499 memdat_3[0]
.sym 81500 sram_bus_adr[2]
.sym 81501 $abc$36366$n5528
.sym 81504 $abc$36366$n5528
.sym 81505 basesoc_uart_rx_fifo_source_valid
.sym 81506 $abc$36366$n3215
.sym 81507 csrbank4_txfull_w
.sym 81510 sram_bus_adr[2]
.sym 81511 $abc$36366$n5530_1
.sym 81512 $abc$36366$n5529
.sym 81513 $abc$36366$n3264
.sym 81516 $abc$36366$n3264
.sym 81517 sram_bus_adr[0]
.sym 81518 $abc$36366$n4941_1
.sym 81519 $abc$36366$n5532
.sym 81522 $abc$36366$n2852
.sym 81523 spiflash_bitbang_storage_full[0]
.sym 81524 $abc$36366$n3370
.sym 81525 $abc$36366$n5031_1
.sym 81529 $abc$36366$n5235_1
.sym 81530 $abc$36366$n4536
.sym 81531 $abc$36366$n4623
.sym 81537 picorv32.reg_op2[27]
.sym 81541 $abc$36366$n2852
.sym 81542 spiflash_bitbang_storage_full[1]
.sym 81543 $abc$36366$n3370
.sym 81545 sys_clk_$glb_clk
.sym 81546 sys_rst_$glb_sr
.sym 81547 $abc$36366$n3
.sym 81551 csrbank5_tuning_word0_w[3]
.sym 81554 csrbank5_tuning_word0_w[4]
.sym 81561 sram_bus_dat_w[2]
.sym 81568 basesoc_uart_rx_fifo_source_valid
.sym 81572 csrbank5_tuning_word0_w[3]
.sym 81574 $abc$36366$n2895
.sym 81578 csrbank5_tuning_word0_w[4]
.sym 81579 csrbank5_tuning_word3_w[5]
.sym 81582 $abc$36366$n4623
.sym 81591 $abc$36366$n3218
.sym 81592 sram_bus_we
.sym 81594 sram_bus_dat_w[0]
.sym 81596 sram_bus_dat_w[5]
.sym 81601 sram_bus_adr[0]
.sym 81602 sram_bus_adr[1]
.sym 81603 $abc$36366$n3236
.sym 81612 sys_rst
.sym 81615 $abc$36366$n2721
.sym 81624 sram_bus_dat_w[5]
.sym 81633 sram_bus_dat_w[0]
.sym 81639 $abc$36366$n3218
.sym 81640 $abc$36366$n3236
.sym 81641 sys_rst
.sym 81642 sram_bus_we
.sym 81652 sram_bus_adr[0]
.sym 81653 sram_bus_adr[1]
.sym 81667 $abc$36366$n2721
.sym 81668 sys_clk_$glb_clk
.sym 81669 sys_rst_$glb_sr
.sym 81672 $abc$36366$n120
.sym 81675 $abc$36366$n4925
.sym 81676 csrbank5_tuning_word1_w[5]
.sym 81682 sram_bus_dat_w[5]
.sym 81688 csrbank5_tuning_word3_w[0]
.sym 81690 $abc$36366$n2719
.sym 81693 $abc$36366$n6752
.sym 81694 $abc$36366$n3236
.sym 81695 csrbank5_tuning_word3_w[0]
.sym 81696 $abc$36366$n2717
.sym 81698 csrbank5_tuning_word0_w[3]
.sym 81699 basesoc_uart_phy_tx_busy
.sym 81701 sram_bus_adr[0]
.sym 81704 sram_bus_adr[0]
.sym 81711 sram_bus_adr[0]
.sym 81717 $abc$36366$n3161
.sym 81718 $abc$36366$n7338
.sym 81722 sram_bus_adr[1]
.sym 81724 $abc$36366$n7341
.sym 81725 $abc$36366$n7339
.sym 81729 $abc$36366$n2717
.sym 81736 sram_bus_dat_w[7]
.sym 81742 sram_bus_dat_w[6]
.sym 81744 sram_bus_dat_w[7]
.sym 81763 sram_bus_adr[0]
.sym 81765 sram_bus_adr[1]
.sym 81768 sram_bus_dat_w[6]
.sym 81774 $abc$36366$n7339
.sym 81775 $abc$36366$n7341
.sym 81776 $abc$36366$n7338
.sym 81777 $abc$36366$n3161
.sym 81790 $abc$36366$n2717
.sym 81791 sys_clk_$glb_clk
.sym 81792 sys_rst_$glb_sr
.sym 81793 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 81794 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 81795 interface5_bank_bus_dat_r[5]
.sym 81796 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 81797 $abc$36366$n4913
.sym 81798 $abc$36366$n4924_1
.sym 81799 csrbank5_tuning_word2_w[5]
.sym 81800 interface5_bank_bus_dat_r[1]
.sym 81808 $abc$36366$n3236
.sym 81810 csrbank5_tuning_word0_w[7]
.sym 81813 sram_bus_dat_w[5]
.sym 81815 csrbank5_tuning_word1_w[6]
.sym 81816 sram_bus_adr[1]
.sym 81818 sys_rst
.sym 81819 $abc$36366$n2719
.sym 81820 csrbank3_load1_w[4]
.sym 81822 csrbank5_tuning_word1_w[6]
.sym 81823 $abc$36366$n130
.sym 81824 $abc$36366$n2717
.sym 81826 $abc$36366$n132
.sym 81827 $abc$36366$n124
.sym 81828 sram_bus_adr[1]
.sym 81837 interface2_bank_bus_dat_r[1]
.sym 81841 $abc$36366$n130
.sym 81845 $abc$36366$n3218
.sym 81846 sram_bus_adr[2]
.sym 81847 $abc$36366$n7
.sym 81848 $abc$36366$n11
.sym 81852 $abc$36366$n2719
.sym 81853 $abc$36366$n5
.sym 81854 interface1_bank_bus_dat_r[1]
.sym 81856 $abc$36366$n9
.sym 81857 interface5_bank_bus_dat_r[1]
.sym 81860 sram_bus_adr[3]
.sym 81861 sram_bus_adr[1]
.sym 81863 $abc$36366$n114
.sym 81864 sram_bus_adr[0]
.sym 81865 interface0_bank_bus_dat_r[1]
.sym 81867 $abc$36366$n3218
.sym 81868 sram_bus_adr[2]
.sym 81870 sram_bus_adr[3]
.sym 81873 $abc$36366$n5
.sym 81881 $abc$36366$n9
.sym 81885 interface5_bank_bus_dat_r[1]
.sym 81886 interface0_bank_bus_dat_r[1]
.sym 81887 interface2_bank_bus_dat_r[1]
.sym 81888 interface1_bank_bus_dat_r[1]
.sym 81897 $abc$36366$n130
.sym 81898 sram_bus_adr[1]
.sym 81899 sram_bus_adr[0]
.sym 81900 $abc$36366$n114
.sym 81905 $abc$36366$n7
.sym 81911 $abc$36366$n11
.sym 81913 $abc$36366$n2719
.sym 81914 sys_clk_$glb_clk
.sym 81917 $abc$36366$n3982
.sym 81918 $abc$36366$n3984
.sym 81919 $abc$36366$n3986
.sym 81920 $abc$36366$n3988
.sym 81921 $abc$36366$n3990
.sym 81922 $abc$36366$n3992
.sym 81923 $abc$36366$n3994
.sym 81928 $abc$36366$n3217
.sym 81930 $abc$36366$n7338
.sym 81932 csrbank5_tuning_word0_w[2]
.sym 81938 $abc$36366$n7341
.sym 81939 interface5_bank_bus_dat_r[5]
.sym 81940 sram_bus_dat_w[1]
.sym 81941 csrbank5_tuning_word3_w[5]
.sym 81942 $abc$36366$n9
.sym 81944 csrbank5_tuning_word1_w[1]
.sym 81945 $abc$36366$n112
.sym 81947 csrbank5_tuning_word2_w[0]
.sym 81948 csrbank5_tuning_word2_w[5]
.sym 81949 csrbank5_tuning_word1_w[0]
.sym 81950 csrbank5_tuning_word3_w[0]
.sym 81958 sram_bus_dat_w[1]
.sym 81959 sram_bus_we
.sym 81961 $abc$36366$n112
.sym 81964 csrbank5_tuning_word2_w[7]
.sym 81965 csrbank5_tuning_word1_w[6]
.sym 81968 $abc$36366$n2865
.sym 81969 sram_bus_dat_w[6]
.sym 81972 $abc$36366$n3215
.sym 81973 csrbank5_tuning_word3_w[6]
.sym 81976 sram_bus_adr[0]
.sym 81978 sys_rst
.sym 81979 sram_bus_adr[1]
.sym 81981 $abc$36366$n3236
.sym 81982 csrbank5_tuning_word0_w[7]
.sym 81984 sram_bus_dat_w[4]
.sym 81990 sram_bus_adr[1]
.sym 81991 sram_bus_adr[0]
.sym 81992 csrbank5_tuning_word0_w[7]
.sym 81993 csrbank5_tuning_word2_w[7]
.sym 81996 sys_rst
.sym 81997 sram_bus_we
.sym 81998 $abc$36366$n3236
.sym 81999 $abc$36366$n3215
.sym 82002 sram_bus_adr[1]
.sym 82003 csrbank5_tuning_word1_w[6]
.sym 82004 csrbank5_tuning_word3_w[6]
.sym 82005 sram_bus_adr[0]
.sym 82015 sram_bus_dat_w[1]
.sym 82020 sram_bus_dat_w[6]
.sym 82026 $abc$36366$n112
.sym 82035 sram_bus_dat_w[4]
.sym 82036 $abc$36366$n2865
.sym 82037 sys_clk_$glb_clk
.sym 82038 sys_rst_$glb_sr
.sym 82039 $abc$36366$n3996
.sym 82040 $abc$36366$n3998
.sym 82041 $abc$36366$n4000
.sym 82042 $abc$36366$n4002
.sym 82043 $abc$36366$n4004
.sym 82044 $abc$36366$n4006
.sym 82045 $abc$36366$n4008
.sym 82046 $abc$36366$n4010
.sym 82052 basesoc_uart_phy_tx_busy
.sym 82054 $abc$36366$n2865
.sym 82055 $abc$36366$n2717
.sym 82058 basesoc_uart_phy_tx_busy
.sym 82064 csrbank5_tuning_word3_w[5]
.sym 82069 $abc$36366$n118
.sym 82072 $abc$36366$n6338
.sym 82081 sram_bus_adr[0]
.sym 82082 $abc$36366$n124
.sym 82084 $abc$36366$n126
.sym 82091 $abc$36366$n2719
.sym 82094 sram_bus_adr[1]
.sym 82095 sram_bus_dat_w[7]
.sym 82100 sram_bus_dat_w[1]
.sym 82105 $abc$36366$n112
.sym 82119 sram_bus_adr[0]
.sym 82120 $abc$36366$n124
.sym 82121 sram_bus_adr[1]
.sym 82122 $abc$36366$n112
.sym 82134 sram_bus_dat_w[1]
.sym 82149 $abc$36366$n126
.sym 82156 sram_bus_dat_w[7]
.sym 82159 $abc$36366$n2719
.sym 82160 sys_clk_$glb_clk
.sym 82161 sys_rst_$glb_sr
.sym 82162 $abc$36366$n4012
.sym 82163 $abc$36366$n4014
.sym 82164 $abc$36366$n4016
.sym 82165 $abc$36366$n4018
.sym 82166 $abc$36366$n4020
.sym 82167 $abc$36366$n4022
.sym 82168 $abc$36366$n4024
.sym 82169 $abc$36366$n4026
.sym 82179 $abc$36366$n4010
.sym 82182 csrbank5_tuning_word2_w[1]
.sym 82183 sram_bus_dat_w[7]
.sym 82188 csrbank5_tuning_word3_w[0]
.sym 82194 sram_bus_adr[0]
.sym 82195 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 82203 $abc$36366$n3236
.sym 82205 sram_bus_adr[0]
.sym 82206 $abc$36366$n4002
.sym 82212 $abc$36366$n4915_1
.sym 82213 $abc$36366$n4000
.sym 82214 $abc$36366$n3946
.sym 82217 sram_bus_adr[1]
.sym 82221 $abc$36366$n4016
.sym 82224 basesoc_uart_phy_tx_busy
.sym 82225 $abc$36366$n4024
.sym 82227 basesoc_uart_phy_rx_busy
.sym 82229 $abc$36366$n118
.sym 82232 $abc$36366$n6338
.sym 82233 $abc$36366$n4916
.sym 82234 csrbank5_tuning_word3_w[2]
.sym 82237 basesoc_uart_phy_tx_busy
.sym 82239 $abc$36366$n4002
.sym 82244 basesoc_uart_phy_rx_busy
.sym 82245 $abc$36366$n3946
.sym 82248 $abc$36366$n6338
.sym 82251 basesoc_uart_phy_rx_busy
.sym 82254 $abc$36366$n4000
.sym 82256 basesoc_uart_phy_tx_busy
.sym 82260 $abc$36366$n4024
.sym 82263 basesoc_uart_phy_tx_busy
.sym 82267 $abc$36366$n3236
.sym 82268 $abc$36366$n4916
.sym 82269 $abc$36366$n4915_1
.sym 82272 csrbank5_tuning_word3_w[2]
.sym 82273 $abc$36366$n118
.sym 82274 sram_bus_adr[0]
.sym 82275 sram_bus_adr[1]
.sym 82279 $abc$36366$n4016
.sym 82280 basesoc_uart_phy_tx_busy
.sym 82283 sys_clk_$glb_clk
.sym 82284 sys_rst_$glb_sr
.sym 82285 $abc$36366$n4028
.sym 82286 $abc$36366$n4030
.sym 82287 $abc$36366$n4032
.sym 82288 $abc$36366$n4034
.sym 82289 $abc$36366$n4036
.sym 82290 $abc$36366$n4038
.sym 82291 $abc$36366$n4040
.sym 82292 $abc$36366$n4042
.sym 82297 $abc$36366$n114
.sym 82299 csrbank5_tuning_word2_w[3]
.sym 82300 $abc$36366$n3946
.sym 82301 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 82304 sram_bus_adr[1]
.sym 82310 $abc$36366$n132
.sym 82311 csrbank5_tuning_word3_w[2]
.sym 82318 $abc$36366$n3998
.sym 82339 sram_bus_dat_w[4]
.sym 82340 $abc$36366$n132
.sym 82344 sram_bus_dat_w[3]
.sym 82353 $abc$36366$n2721
.sym 82357 sram_bus_dat_w[7]
.sym 82368 sram_bus_dat_w[7]
.sym 82378 sram_bus_dat_w[3]
.sym 82384 $abc$36366$n132
.sym 82395 sram_bus_dat_w[4]
.sym 82405 $abc$36366$n2721
.sym 82406 sys_clk_$glb_clk
.sym 82407 sys_rst_$glb_sr
.sym 82408 $abc$36366$n3881
.sym 82409 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 82410 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 82411 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 82412 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 82413 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 82414 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 82415 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 82424 csrbank5_tuning_word3_w[7]
.sym 82428 csrbank5_tuning_word3_w[3]
.sym 82430 csrbank5_tuning_word3_w[1]
.sym 82451 $abc$36366$n2721
.sym 82453 $abc$36366$n13
.sym 82520 $abc$36366$n13
.sym 82528 $abc$36366$n2721
.sym 82529 sys_clk_$glb_clk
.sym 82583 $abc$36366$n2721
.sym 82587 sram_bus_dat_w[2]
.sym 82614 sram_bus_dat_w[2]
.sym 82651 $abc$36366$n2721
.sym 82652 sys_clk_$glb_clk
.sym 82653 sys_rst_$glb_sr
.sym 82754 spram_maskwren11[1]
.sym 82755 spram_datain01[2]
.sym 82756 spram_datain11[2]
.sym 82757 spram_datain11[0]
.sym 82758 spram_maskwren01[1]
.sym 82759 spram_datain01[0]
.sym 82760 spram_datain01[1]
.sym 82761 spram_datain11[1]
.sym 82766 waittimer1_wait
.sym 82775 waittimer1_wait
.sym 82776 picorv32.irq_mask[0]
.sym 82786 spram_bus_adr[8]
.sym 82787 spram_dataout11[12]
.sym 82788 spiflash_clk
.sym 82789 spram_dataout11[13]
.sym 82880 waittimer2_wait
.sym 82884 spram_datain01[6]
.sym 82885 spram_datain11[8]
.sym 82887 spram_datain11[6]
.sym 82889 spram_datain01[8]
.sym 82895 $abc$36366$n2940_1
.sym 82897 $abc$36366$n2983
.sym 82898 spram_datain01[10]
.sym 82899 $abc$36366$n2953_1
.sym 82901 $abc$36366$n2919_1
.sym 82902 spram_dataout01[5]
.sym 82903 $abc$36366$n2974
.sym 82904 $abc$36366$n2963
.sym 82905 spram_datain11[2]
.sym 82913 spram_datain1[2]
.sym 82923 spram_maskwren01[1]
.sym 82925 $abc$36366$n2818
.sym 82927 $abc$36366$n2967
.sym 82932 spram_maskwren11[1]
.sym 82934 spram_datain1[1]
.sym 82941 $abc$36366$n2950
.sym 82942 $abc$36366$n2896
.sym 82944 spram_datain1[14]
.sym 82948 spram_datain1[0]
.sym 82966 spiflash_miso1
.sym 82968 $abc$36366$n2948
.sym 82969 $abc$36366$n2968
.sym 82970 $abc$36366$n2948
.sym 82972 spiflash_sr[0]
.sym 82982 $abc$36366$n2818
.sym 82986 slave_sel_r[1]
.sym 82987 spiflash_sr[1]
.sym 82988 $abc$36366$n3380
.sym 82992 slave_sel_r[1]
.sym 82993 $abc$36366$n2968
.sym 82994 spiflash_sr[0]
.sym 82995 $abc$36366$n2818
.sym 83000 spiflash_sr[1]
.sym 83016 spiflash_sr[0]
.sym 83024 spiflash_miso1
.sym 83028 $abc$36366$n2948
.sym 83030 $abc$36366$n3380
.sym 83034 spiflash_sr[1]
.sym 83035 slave_sel_r[1]
.sym 83038 $abc$36366$n2948
.sym 83039 sys_clk_$glb_clk
.sym 83040 sys_rst_$glb_sr
.sym 83052 $abc$36366$n2962
.sym 83053 spram_maskwren1[3]
.sym 83054 spram_bus_adr[14]
.sym 83056 spram_datain11[8]
.sym 83058 spram_datain01[8]
.sym 83059 spram_datain01[13]
.sym 83060 $abc$36366$n2957
.sym 83061 spram_dataout11[15]
.sym 83062 spram_bus_adr[2]
.sym 83063 spram_datain01[4]
.sym 83071 spram_datain11[6]
.sym 83073 $abc$36366$n2896
.sym 83074 $abc$36366$n3380
.sym 83075 $abc$36366$n2915
.sym 83076 $abc$36366$n2926
.sym 83082 $abc$36366$n2915
.sym 83088 $abc$36366$n2819
.sym 83091 spiflash_sr[2]
.sym 83092 $abc$36366$n2821
.sym 83094 $abc$36366$n2923
.sym 83096 $abc$36366$n2898_1
.sym 83097 $abc$36366$n2897
.sym 83100 slave_sel_r[1]
.sym 83108 $abc$36366$n2914
.sym 83109 $abc$36366$n2948
.sym 83110 spiflash_sr[3]
.sym 83111 $abc$36366$n2922
.sym 83115 $abc$36366$n2897
.sym 83116 $abc$36366$n2821
.sym 83117 $abc$36366$n2819
.sym 83118 $abc$36366$n2898_1
.sym 83121 $abc$36366$n2821
.sym 83122 $abc$36366$n2915
.sym 83123 $abc$36366$n2914
.sym 83124 $abc$36366$n2819
.sym 83127 slave_sel_r[1]
.sym 83130 spiflash_sr[3]
.sym 83139 spiflash_sr[2]
.sym 83146 spiflash_sr[2]
.sym 83148 slave_sel_r[1]
.sym 83152 spiflash_sr[3]
.sym 83157 $abc$36366$n2923
.sym 83158 $abc$36366$n2922
.sym 83159 $abc$36366$n2821
.sym 83160 $abc$36366$n2819
.sym 83161 $abc$36366$n2948
.sym 83162 sys_clk_$glb_clk
.sym 83163 sys_rst_$glb_sr
.sym 83178 $abc$36366$n2821
.sym 83180 spram_bus_adr[7]
.sym 83182 spram_bus_adr[3]
.sym 83188 spram_datain1[8]
.sym 83190 $abc$36366$n2982_1
.sym 83191 spram_datain1[2]
.sym 83193 spram_bus_adr[12]
.sym 83194 spram_bus_adr[11]
.sym 83196 slave_sel_r[1]
.sym 83207 $abc$36366$n2950
.sym 83209 $abc$36366$n2974
.sym 83210 spram_bus_adr[4]
.sym 83211 $abc$36366$n2983
.sym 83212 spiflash_sr[14]
.sym 83219 spiflash_sr[11]
.sym 83220 $abc$36366$n2963
.sym 83223 spram_bus_adr[2]
.sym 83224 spiflash_sr[12]
.sym 83226 spram_bus_adr[3]
.sym 83228 slave_sel_r[1]
.sym 83234 $abc$36366$n3380
.sym 83235 spiflash_sr[13]
.sym 83236 $abc$36366$n2818
.sym 83250 $abc$36366$n2818
.sym 83251 spiflash_sr[12]
.sym 83252 $abc$36366$n2963
.sym 83253 slave_sel_r[1]
.sym 83256 spiflash_sr[11]
.sym 83257 $abc$36366$n3380
.sym 83259 spram_bus_adr[2]
.sym 83262 $abc$36366$n2974
.sym 83263 slave_sel_r[1]
.sym 83264 $abc$36366$n2818
.sym 83265 spiflash_sr[13]
.sym 83268 slave_sel_r[1]
.sym 83269 $abc$36366$n2818
.sym 83270 spiflash_sr[14]
.sym 83271 $abc$36366$n2983
.sym 83274 $abc$36366$n3380
.sym 83275 spiflash_sr[12]
.sym 83277 spram_bus_adr[3]
.sym 83280 spiflash_sr[13]
.sym 83281 $abc$36366$n3380
.sym 83282 spram_bus_adr[4]
.sym 83284 $abc$36366$n2950
.sym 83285 sys_clk_$glb_clk
.sym 83286 sys_rst_$glb_sr
.sym 83301 $abc$36366$n2950
.sym 83302 spram_bus_adr[12]
.sym 83304 spram_bus_adr[8]
.sym 83314 $abc$36366$n2818
.sym 83317 $abc$36366$n2967
.sym 83319 spram_datain1[15]
.sym 83322 $abc$36366$n2818
.sym 83330 $abc$36366$n2818
.sym 83331 $abc$36366$n2953_1
.sym 83333 spiflash_sr[9]
.sym 83334 spiflash_sr[8]
.sym 83336 spram_bus_adr[1]
.sym 83339 $abc$36366$n2950
.sym 83340 $abc$36366$n2973_1
.sym 83341 picorv32.mem_wordsize[0]
.sym 83342 $abc$36366$n2957
.sym 83343 $abc$36366$n2940_1
.sym 83344 $abc$36366$n3380
.sym 83346 $abc$36366$n2926
.sym 83347 spiflash_sr[10]
.sym 83350 spiflash_sr[11]
.sym 83352 picorv32.latched_is_lu
.sym 83355 spram_bus_adr[0]
.sym 83356 slave_sel_r[1]
.sym 83362 picorv32.latched_is_lu
.sym 83363 picorv32.mem_wordsize[0]
.sym 83364 $abc$36366$n2973_1
.sym 83367 slave_sel_r[1]
.sym 83368 $abc$36366$n2926
.sym 83369 spiflash_sr[9]
.sym 83370 $abc$36366$n2818
.sym 83373 spiflash_sr[11]
.sym 83374 $abc$36366$n2957
.sym 83375 $abc$36366$n2818
.sym 83376 slave_sel_r[1]
.sym 83379 spiflash_sr[9]
.sym 83380 spram_bus_adr[0]
.sym 83382 $abc$36366$n3380
.sym 83385 $abc$36366$n2940_1
.sym 83386 spiflash_sr[10]
.sym 83387 $abc$36366$n2818
.sym 83388 slave_sel_r[1]
.sym 83392 spiflash_sr[8]
.sym 83394 $abc$36366$n3380
.sym 83397 $abc$36366$n3380
.sym 83398 spiflash_sr[10]
.sym 83400 spram_bus_adr[1]
.sym 83403 $abc$36366$n2953_1
.sym 83404 spiflash_sr[8]
.sym 83405 slave_sel_r[1]
.sym 83406 $abc$36366$n2818
.sym 83407 $abc$36366$n2950
.sym 83408 sys_clk_$glb_clk
.sym 83409 sys_rst_$glb_sr
.sym 83421 $abc$36366$n4828
.sym 83422 spram_bus_adr[4]
.sym 83423 spram_bus_adr[9]
.sym 83424 spram_bus_adr[6]
.sym 83427 $abc$36366$n2950
.sym 83429 spram_bus_adr[1]
.sym 83432 spram_bus_adr[1]
.sym 83434 $abc$36366$n3829_1
.sym 83436 $abc$36366$n4880_1
.sym 83437 spram_datain1[0]
.sym 83438 picorv32.latched_is_lu
.sym 83439 $abc$36366$n2939
.sym 83440 picorv32.irq_pending[9]
.sym 83441 spram_datain1[14]
.sym 83445 $abc$36366$n3829_1
.sym 83451 $abc$36366$n4851
.sym 83452 $abc$36366$n3829_1
.sym 83454 picorv32.mem_wordsize[0]
.sym 83459 $abc$36366$n4833
.sym 83460 $abc$36366$n4745_1
.sym 83462 $abc$36366$n2982_1
.sym 83464 picorv32.latched_is_lu
.sym 83465 picorv32.mem_wordsize[0]
.sym 83466 $abc$36366$n2952
.sym 83468 $abc$36366$n4802_1
.sym 83469 $abc$36366$n3829_1
.sym 83474 $abc$36366$n4881_1
.sym 83477 $abc$36366$n2967
.sym 83479 $abc$36366$n4803
.sym 83482 $abc$36366$n4839
.sym 83484 picorv32.latched_is_lu
.sym 83485 $abc$36366$n2967
.sym 83487 picorv32.mem_wordsize[0]
.sym 83490 $abc$36366$n4833
.sym 83491 $abc$36366$n4745_1
.sym 83492 $abc$36366$n4802_1
.sym 83493 $abc$36366$n3829_1
.sym 83496 $abc$36366$n4851
.sym 83497 $abc$36366$n3829_1
.sym 83498 $abc$36366$n4745_1
.sym 83499 $abc$36366$n4802_1
.sym 83502 $abc$36366$n4802_1
.sym 83503 $abc$36366$n4839
.sym 83504 $abc$36366$n3829_1
.sym 83505 $abc$36366$n4745_1
.sym 83508 picorv32.latched_is_lu
.sym 83510 $abc$36366$n2952
.sym 83511 picorv32.mem_wordsize[0]
.sym 83514 $abc$36366$n4802_1
.sym 83515 $abc$36366$n3829_1
.sym 83516 $abc$36366$n4881_1
.sym 83517 $abc$36366$n4745_1
.sym 83520 $abc$36366$n3829_1
.sym 83521 $abc$36366$n4802_1
.sym 83522 $abc$36366$n4745_1
.sym 83523 $abc$36366$n4803
.sym 83526 picorv32.mem_wordsize[0]
.sym 83527 $abc$36366$n2982_1
.sym 83529 picorv32.latched_is_lu
.sym 83534 picorv32.irq_pending[9]
.sym 83535 $abc$36366$n4352
.sym 83536 picorv32.irq_pending[21]
.sym 83539 picorv32.irq_pending[22]
.sym 83540 picorv32.irq_pending[5]
.sym 83547 spram_bus_adr[10]
.sym 83548 spram_bus_adr[2]
.sym 83550 picorv32.mem_wordsize[0]
.sym 83553 picorv32.mem_wordsize[0]
.sym 83555 spram_bus_adr[14]
.sym 83557 picorv32.cpuregs_rs1[9]
.sym 83558 $abc$36366$n4850
.sym 83559 picorv32.cpuregs_rs1[7]
.sym 83562 picorv32.irq_pending[22]
.sym 83563 picorv32.cpu_state[3]
.sym 83564 picorv32.cpu_state[0]
.sym 83565 picorv32.instr_maskirq
.sym 83567 $abc$36366$n4703
.sym 83568 picorv32.cpu_state[3]
.sym 83574 $abc$36366$n4755
.sym 83575 picorv32.irq_pending[22]
.sym 83577 $abc$36366$n4756
.sym 83578 picorv32.irq_pending[22]
.sym 83579 $abc$36366$n4745_1
.sym 83580 picorv32.irq_mask[9]
.sym 83581 $abc$36366$n4753
.sym 83583 picorv32.cpuregs_rs1[9]
.sym 83584 $abc$36366$n2925_1
.sym 83585 $abc$36366$n4838
.sym 83586 $abc$36366$n4802_1
.sym 83587 $abc$36366$n3412
.sym 83588 picorv32.cpu_state[0]
.sym 83589 $abc$36366$n4832
.sym 83590 $abc$36366$n4840
.sym 83591 picorv32.irq_pending[9]
.sym 83592 picorv32.cpu_state[3]
.sym 83593 $abc$36366$n4703
.sym 83594 $abc$36366$n3829_1
.sym 83595 picorv32.irq_mask[22]
.sym 83596 picorv32.mem_wordsize[0]
.sym 83598 picorv32.latched_is_lu
.sym 83599 picorv32.irq_state[1]
.sym 83600 $abc$36366$n7124
.sym 83604 $abc$36366$n4834
.sym 83605 $abc$36366$n4809
.sym 83607 $abc$36366$n3412
.sym 83609 picorv32.irq_mask[9]
.sym 83610 $abc$36366$n4756
.sym 83613 $abc$36366$n4745_1
.sym 83614 $abc$36366$n3829_1
.sym 83615 $abc$36366$n4802_1
.sym 83616 $abc$36366$n4809
.sym 83619 picorv32.cpuregs_rs1[9]
.sym 83620 $abc$36366$n4703
.sym 83621 $abc$36366$n4755
.sym 83622 $abc$36366$n4753
.sym 83625 picorv32.irq_pending[22]
.sym 83626 $abc$36366$n4838
.sym 83627 picorv32.cpu_state[0]
.sym 83628 $abc$36366$n4840
.sym 83631 picorv32.irq_mask[9]
.sym 83632 picorv32.irq_pending[9]
.sym 83637 $abc$36366$n4834
.sym 83638 $abc$36366$n4832
.sym 83639 $abc$36366$n7124
.sym 83640 picorv32.cpu_state[3]
.sym 83643 picorv32.irq_pending[22]
.sym 83644 picorv32.irq_mask[22]
.sym 83645 picorv32.irq_state[1]
.sym 83649 $abc$36366$n2925_1
.sym 83651 picorv32.latched_is_lu
.sym 83652 picorv32.mem_wordsize[0]
.sym 83654 sys_clk_$glb_clk
.sym 83657 spram_datain1[0]
.sym 83659 $abc$36366$n3036
.sym 83660 $abc$36366$n4835
.sym 83661 $abc$36366$n3801
.sym 83662 $abc$36366$n4834
.sym 83663 $abc$36366$n4836
.sym 83667 waittimer1_wait
.sym 83670 picorv32.reg_out[21]
.sym 83673 $abc$36366$n4869
.sym 83676 picorv32.irq_mask[9]
.sym 83677 $PACKER_VCC_NET
.sym 83679 $abc$36366$n4352
.sym 83680 spram_datain1[8]
.sym 83682 $abc$36366$n2988
.sym 83683 picorv32.irq_pending[15]
.sym 83685 spram_bus_adr[11]
.sym 83687 spram_datain1[2]
.sym 83688 picorv32.irq_mask[22]
.sym 83690 picorv32.irq_pending[5]
.sym 83697 $abc$36366$n4742_1
.sym 83698 $abc$36366$n4808_1
.sym 83699 picorv32.reg_op1[9]
.sym 83700 picorv32.irq_pending[7]
.sym 83701 picorv32.irq_pending[20]
.sym 83702 $abc$36366$n4827
.sym 83705 picorv32.reg_op1[7]
.sym 83706 $abc$36366$n4741
.sym 83707 $abc$36366$n3412
.sym 83709 $abc$36366$n4757_1
.sym 83710 picorv32.cpu_state[4]
.sym 83713 picorv32.irq_pending[17]
.sym 83714 $abc$36366$n4802_1
.sym 83715 picorv32.mem_wordsize[0]
.sym 83716 $abc$36366$n4828
.sym 83717 $abc$36366$n2962
.sym 83718 $abc$36366$n4810
.sym 83719 picorv32.cpuregs_rs1[7]
.sym 83720 picorv32.irq_mask[7]
.sym 83721 picorv32.latched_is_lu
.sym 83722 $abc$36366$n4745_1
.sym 83723 picorv32.cpu_state[3]
.sym 83724 picorv32.cpu_state[0]
.sym 83725 $abc$36366$n4826
.sym 83726 $abc$36366$n3829_1
.sym 83727 $abc$36366$n4703
.sym 83728 $abc$36366$n7110
.sym 83730 picorv32.cpu_state[4]
.sym 83731 picorv32.reg_op1[7]
.sym 83732 $abc$36366$n7110
.sym 83733 picorv32.cpu_state[3]
.sym 83736 picorv32.irq_pending[7]
.sym 83737 picorv32.cpu_state[0]
.sym 83738 $abc$36366$n4703
.sym 83739 picorv32.cpuregs_rs1[7]
.sym 83742 picorv32.irq_pending[17]
.sym 83743 $abc$36366$n4808_1
.sym 83744 picorv32.cpu_state[0]
.sym 83745 $abc$36366$n4810
.sym 83749 picorv32.reg_op1[9]
.sym 83750 $abc$36366$n4757_1
.sym 83751 picorv32.cpu_state[4]
.sym 83754 $abc$36366$n3829_1
.sym 83755 $abc$36366$n4827
.sym 83756 $abc$36366$n4745_1
.sym 83757 $abc$36366$n4802_1
.sym 83760 picorv32.latched_is_lu
.sym 83761 picorv32.mem_wordsize[0]
.sym 83763 $abc$36366$n2962
.sym 83766 $abc$36366$n4742_1
.sym 83767 $abc$36366$n3412
.sym 83768 $abc$36366$n4741
.sym 83769 picorv32.irq_mask[7]
.sym 83772 $abc$36366$n4828
.sym 83773 picorv32.irq_pending[20]
.sym 83774 $abc$36366$n4826
.sym 83775 picorv32.cpu_state[0]
.sym 83777 sys_clk_$glb_clk
.sym 83779 picorv32.irq_mask[21]
.sym 83780 $abc$36366$n3035
.sym 83781 picorv32.irq_mask[6]
.sym 83782 picorv32.irq_mask[5]
.sym 83783 $abc$36366$n4310_1
.sym 83784 $abc$36366$n4301_1
.sym 83786 picorv32.irq_mask[7]
.sym 83792 spram_bus_adr[5]
.sym 83793 $abc$36366$n3412
.sym 83798 picorv32.cpu_state[4]
.sym 83800 $abc$36366$n2988
.sym 83801 picorv32.reg_op1[7]
.sym 83803 picorv32.reg_out[16]
.sym 83804 $abc$36366$n4810
.sym 83805 $abc$36366$n3034
.sym 83808 picorv32.irq_state[1]
.sym 83809 $abc$36366$n3801
.sym 83813 $abc$36366$n3064
.sym 83814 picorv32.mem_wordsize[2]
.sym 83823 $abc$36366$n3036
.sym 83824 picorv32.irq_pending[6]
.sym 83826 picorv32.irq_mask[1]
.sym 83827 picorv32.irq_pending[15]
.sym 83828 picorv32.irq_pending[0]
.sym 83830 picorv32.irq_pending[25]
.sym 83831 picorv32.irq_pending[1]
.sym 83832 picorv32.irq_mask[25]
.sym 83836 picorv32.irq_pending[4]
.sym 83837 $abc$36366$n3035
.sym 83838 $abc$36366$n3066
.sym 83839 picorv32.irq_pending[7]
.sym 83841 picorv32.irq_mask[0]
.sym 83842 picorv32.irq_mask[15]
.sym 83843 picorv32.irq_mask[7]
.sym 83846 picorv32.irq_mask[6]
.sym 83847 picorv32.irq_mask[5]
.sym 83850 picorv32.irq_pending[5]
.sym 83854 picorv32.irq_mask[0]
.sym 83856 picorv32.irq_pending[0]
.sym 83859 picorv32.irq_mask[6]
.sym 83860 picorv32.irq_pending[6]
.sym 83861 picorv32.irq_pending[5]
.sym 83862 picorv32.irq_mask[5]
.sym 83866 picorv32.irq_mask[25]
.sym 83868 picorv32.irq_pending[25]
.sym 83871 picorv32.irq_pending[7]
.sym 83873 picorv32.irq_mask[7]
.sym 83877 picorv32.irq_pending[6]
.sym 83880 picorv32.irq_mask[6]
.sym 83883 $abc$36366$n3036
.sym 83884 picorv32.irq_mask[1]
.sym 83885 $abc$36366$n3035
.sym 83886 picorv32.irq_pending[1]
.sym 83889 picorv32.irq_pending[4]
.sym 83890 picorv32.irq_pending[5]
.sym 83891 picorv32.irq_pending[6]
.sym 83892 picorv32.irq_pending[7]
.sym 83895 picorv32.irq_pending[15]
.sym 83898 picorv32.irq_mask[15]
.sym 83899 $abc$36366$n3066
.sym 83900 sys_clk_$glb_clk
.sym 83901 $abc$36366$n208_$glb_sr
.sym 83902 picorv32.irq_pending[4]
.sym 83903 $abc$36366$n3806_1
.sym 83904 $abc$36366$n5526
.sym 83905 $abc$36366$n4793_1
.sym 83906 $abc$36366$n5525
.sym 83907 picorv32.irq_pending[12]
.sym 83908 picorv32.irq_pending[14]
.sym 83909 $abc$36366$n3040
.sym 83915 picorv32.cpuregs_rs1[5]
.sym 83917 picorv32.irq_mask[5]
.sym 83924 spram_bus_adr[11]
.sym 83928 picorv32.irq_mask[5]
.sym 83930 $abc$36366$n4703
.sym 83936 $abc$36366$n4880_1
.sym 83937 picorv32.irq_pending[13]
.sym 83945 $abc$36366$n4812
.sym 83946 picorv32.irq_mask[4]
.sym 83947 picorv32.irq_mask[22]
.sym 83949 $abc$36366$n3412
.sym 83951 picorv32.cpuregs_rs1[12]
.sym 83953 $abc$36366$n4811_1
.sym 83956 $abc$36366$n4717_1
.sym 83958 picorv32.cpu_state[0]
.sym 83959 picorv32.irq_pending[4]
.sym 83960 $abc$36366$n4718
.sym 83961 $abc$36366$n3070
.sym 83963 picorv32.cpuregs_rs1[22]
.sym 83964 picorv32.cpu_state[4]
.sym 83965 picorv32.reg_op1[4]
.sym 83967 $abc$36366$n4703
.sym 83969 picorv32.cpu_state[3]
.sym 83971 $abc$36366$n7107
.sym 83972 picorv32.cpuregs_rs1[4]
.sym 83974 picorv32.cpuregs_rs1[17]
.sym 83976 $abc$36366$n4717_1
.sym 83977 $abc$36366$n4718
.sym 83978 picorv32.cpuregs_rs1[4]
.sym 83979 $abc$36366$n4703
.sym 83982 $abc$36366$n7107
.sym 83983 picorv32.cpu_state[0]
.sym 83984 picorv32.cpu_state[3]
.sym 83985 picorv32.irq_pending[4]
.sym 83988 picorv32.irq_mask[22]
.sym 83990 $abc$36366$n3412
.sym 83997 picorv32.cpuregs_rs1[4]
.sym 84002 picorv32.cpuregs_rs1[22]
.sym 84006 picorv32.cpu_state[4]
.sym 84007 picorv32.reg_op1[4]
.sym 84008 picorv32.irq_mask[4]
.sym 84009 $abc$36366$n3412
.sym 84012 picorv32.cpuregs_rs1[17]
.sym 84013 $abc$36366$n4811_1
.sym 84014 $abc$36366$n4812
.sym 84015 $abc$36366$n4703
.sym 84020 picorv32.cpuregs_rs1[12]
.sym 84022 $abc$36366$n3070
.sym 84023 sys_clk_$glb_clk
.sym 84024 $abc$36366$n208_$glb_sr
.sym 84025 $abc$36366$n4703
.sym 84026 $abc$36366$n4818
.sym 84027 $abc$36366$n4378_1
.sym 84028 $abc$36366$n4816
.sym 84029 $abc$36366$n3800
.sym 84030 $abc$36366$n4890_1
.sym 84031 $abc$36366$n3802
.sym 84032 picorv32.irq_mask[18]
.sym 84038 picorv32.cpuregs_rs1[30]
.sym 84039 $abc$36366$n4811_1
.sym 84041 $abc$36366$n4812
.sym 84045 spram_bus_adr[13]
.sym 84046 $abc$36366$n3806_1
.sym 84049 picorv32.cpuregs_rs1[22]
.sym 84050 $abc$36366$n4850
.sym 84051 picorv32.reg_op1[14]
.sym 84053 picorv32.instr_maskirq
.sym 84054 picorv32.cpu_state[3]
.sym 84055 picorv32.cpu_state[3]
.sym 84056 picorv32.cpu_state[0]
.sym 84057 $abc$36366$n7107
.sym 84058 $abc$36366$n4703
.sym 84059 $abc$36366$n4852
.sym 84060 $abc$36366$n3070
.sym 84066 picorv32.irq_pending[0]
.sym 84067 $abc$36366$n4801
.sym 84068 picorv32.irq_pending[24]
.sym 84069 $abc$36366$n3063_1
.sym 84070 picorv32.irq_pending[29]
.sym 84071 picorv32.irq_pending[28]
.sym 84072 picorv32.cpu_state[0]
.sym 84073 picorv32.irq_pending[29]
.sym 84074 $abc$36366$n4850
.sym 84075 $abc$36366$n3062
.sym 84076 $abc$36366$n4829
.sym 84077 $abc$36366$n3034
.sym 84078 $abc$36366$n3038_1
.sym 84079 $abc$36366$n4703
.sym 84080 picorv32.irq_pending[30]
.sym 84081 picorv32.cpuregs_rs1[20]
.sym 84082 picorv32.irq_mask[29]
.sym 84083 $abc$36366$n3037
.sym 84084 $abc$36366$n4804
.sym 84085 $abc$36366$n4852
.sym 84086 picorv32.irq_pending[31]
.sym 84087 $abc$36366$n4830
.sym 84088 $abc$36366$n3064
.sym 84089 $abc$36366$n3033_1
.sym 84090 picorv32.irq_pending[16]
.sym 84091 $abc$36366$n3057
.sym 84092 picorv32.irq_mask[0]
.sym 84094 $abc$36366$n4882_1
.sym 84096 $abc$36366$n4880_1
.sym 84099 $abc$36366$n4804
.sym 84100 $abc$36366$n4801
.sym 84101 picorv32.cpu_state[0]
.sym 84102 picorv32.irq_pending[16]
.sym 84105 picorv32.irq_mask[0]
.sym 84106 picorv32.irq_pending[0]
.sym 84107 $abc$36366$n3063_1
.sym 84108 $abc$36366$n3064
.sym 84111 picorv32.irq_pending[31]
.sym 84112 picorv32.irq_pending[30]
.sym 84113 picorv32.irq_pending[29]
.sym 84114 picorv32.irq_pending[28]
.sym 84117 $abc$36366$n3038_1
.sym 84118 $abc$36366$n3057
.sym 84119 $abc$36366$n3033_1
.sym 84120 $abc$36366$n3062
.sym 84123 picorv32.cpu_state[0]
.sym 84124 $abc$36366$n4882_1
.sym 84125 picorv32.irq_pending[29]
.sym 84126 $abc$36366$n4880_1
.sym 84129 $abc$36366$n4850
.sym 84130 picorv32.irq_pending[24]
.sym 84131 $abc$36366$n4852
.sym 84132 picorv32.cpu_state[0]
.sym 84135 $abc$36366$n4703
.sym 84136 $abc$36366$n4829
.sym 84137 picorv32.cpuregs_rs1[20]
.sym 84138 $abc$36366$n4830
.sym 84141 picorv32.irq_pending[29]
.sym 84142 picorv32.irq_mask[29]
.sym 84143 $abc$36366$n3037
.sym 84144 $abc$36366$n3034
.sym 84146 sys_clk_$glb_clk
.sym 84148 picorv32.irq_pending[16]
.sym 84149 $abc$36366$n3041
.sym 84150 $abc$36366$n4786
.sym 84151 $abc$36366$n4247_1
.sym 84152 $abc$36366$n4846
.sym 84153 picorv32.irq_pending[13]
.sym 84154 $abc$36366$n4848
.sym 84155 $abc$36366$n4889_1
.sym 84159 waittimer1_wait
.sym 84160 picorv32.irq_pending[17]
.sym 84162 spram_bus_adr[0]
.sym 84164 $abc$36366$n4829
.sym 84167 spram_bus_adr[0]
.sym 84169 picorv32.cpuregs_rs1[20]
.sym 84174 picorv32.cpuregs_rs1[24]
.sym 84175 $abc$36366$n7116
.sym 84176 spram_datain1[8]
.sym 84177 picorv32.cpuregs_rs1[23]
.sym 84179 $abc$36366$n2988
.sym 84180 picorv32.reg_op2[17]
.sym 84182 $abc$36366$n2988
.sym 84183 spram_datain1[2]
.sym 84189 picorv32.irq_pending[26]
.sym 84190 $abc$36366$n4786
.sym 84191 picorv32.irq_mask[26]
.sym 84192 picorv32.irq_mask[16]
.sym 84193 $abc$36366$n5522_1
.sym 84194 picorv32.irq_pending[28]
.sym 84195 picorv32.cpuregs_rs1[13]
.sym 84197 picorv32.cpu_state[2]
.sym 84198 picorv32.irq_pending[27]
.sym 84199 $abc$36366$n7116
.sym 84201 picorv32.irq_mask[24]
.sym 84204 picorv32.irq_mask[13]
.sym 84205 picorv32.irq_pending[16]
.sym 84206 picorv32.irq_mask[28]
.sym 84207 $abc$36366$n3066
.sym 84209 picorv32.irq_pending[24]
.sym 84213 picorv32.instr_maskirq
.sym 84214 picorv32.cpu_state[3]
.sym 84215 picorv32.irq_mask[27]
.sym 84222 picorv32.irq_mask[26]
.sym 84224 picorv32.irq_pending[26]
.sym 84230 picorv32.irq_mask[27]
.sym 84231 picorv32.irq_pending[27]
.sym 84234 picorv32.irq_pending[24]
.sym 84235 picorv32.irq_mask[24]
.sym 84240 picorv32.irq_mask[24]
.sym 84241 picorv32.irq_pending[24]
.sym 84242 picorv32.irq_mask[27]
.sym 84243 picorv32.irq_pending[27]
.sym 84246 picorv32.cpuregs_rs1[13]
.sym 84247 picorv32.instr_maskirq
.sym 84248 picorv32.irq_mask[13]
.sym 84249 picorv32.cpu_state[2]
.sym 84252 picorv32.irq_pending[28]
.sym 84254 picorv32.irq_mask[28]
.sym 84260 picorv32.irq_pending[16]
.sym 84261 picorv32.irq_mask[16]
.sym 84264 $abc$36366$n7116
.sym 84265 picorv32.cpu_state[3]
.sym 84266 $abc$36366$n4786
.sym 84267 $abc$36366$n5522_1
.sym 84268 $abc$36366$n3066
.sym 84269 sys_clk_$glb_clk
.sym 84270 $abc$36366$n208_$glb_sr
.sym 84271 spram_datain1[1]
.sym 84272 spram_datain1[15]
.sym 84273 $abc$36366$n4805_1
.sym 84274 spram_datain1[11]
.sym 84275 $abc$36366$n4823
.sym 84276 $abc$36366$n4282_1
.sym 84277 $abc$36366$n4274_1
.sym 84278 $abc$36366$n4883_1
.sym 84281 $abc$36366$n2756
.sym 84283 picorv32.cpuregs_rs1[23]
.sym 84284 picorv32.cpu_state[4]
.sym 84285 picorv32.irq_mask[26]
.sym 84292 $abc$36366$n3041
.sym 84294 $abc$36366$n4786
.sym 84297 picorv32.mem_wordsize[2]
.sym 84300 picorv32.reg_op2[24]
.sym 84301 picorv32.reg_op2[19]
.sym 84303 picorv32.reg_op2[27]
.sym 84312 $abc$36366$n4884_1
.sym 84313 picorv32.cpuregs_rs1[29]
.sym 84314 $abc$36366$n3070
.sym 84316 $abc$36366$n4853
.sym 84318 picorv32.cpuregs_rs1[13]
.sym 84322 picorv32.irq_mask[27]
.sym 84323 picorv32.irq_mask[24]
.sym 84324 $abc$36366$n4854
.sym 84327 picorv32.cpu_state[3]
.sym 84328 $abc$36366$n4703
.sym 84329 $abc$36366$n4703
.sym 84331 $abc$36366$n4806
.sym 84332 picorv32.cpuregs_rs1[16]
.sym 84334 picorv32.cpuregs_rs1[24]
.sym 84335 $abc$36366$n7132
.sym 84336 $abc$36366$n3412
.sym 84338 $abc$36366$n4805_1
.sym 84339 picorv32.reg_op1[29]
.sym 84340 picorv32.cpu_state[4]
.sym 84343 $abc$36366$n4883_1
.sym 84345 picorv32.reg_op1[29]
.sym 84346 $abc$36366$n7132
.sym 84347 picorv32.cpu_state[3]
.sym 84348 picorv32.cpu_state[4]
.sym 84351 $abc$36366$n4806
.sym 84352 $abc$36366$n4703
.sym 84353 $abc$36366$n4805_1
.sym 84354 picorv32.cpuregs_rs1[16]
.sym 84357 $abc$36366$n4884_1
.sym 84358 picorv32.cpuregs_rs1[29]
.sym 84359 $abc$36366$n4883_1
.sym 84360 $abc$36366$n4703
.sym 84366 picorv32.cpuregs_rs1[16]
.sym 84371 picorv32.irq_mask[24]
.sym 84372 $abc$36366$n3412
.sym 84375 $abc$36366$n4703
.sym 84376 picorv32.cpuregs_rs1[24]
.sym 84377 $abc$36366$n4854
.sym 84378 $abc$36366$n4853
.sym 84382 picorv32.irq_mask[27]
.sym 84384 $abc$36366$n3412
.sym 84388 picorv32.cpuregs_rs1[13]
.sym 84391 $abc$36366$n3070
.sym 84392 sys_clk_$glb_clk
.sym 84393 $abc$36366$n208_$glb_sr
.sym 84394 spram_datain1[10]
.sym 84395 spram_datain1[6]
.sym 84396 spram_datain1[7]
.sym 84397 $abc$36366$n4272_1
.sym 84398 spram_datain1[5]
.sym 84399 spram_datain1[2]
.sym 84400 spram_datain1[4]
.sym 84401 spram_datain1[3]
.sym 84414 picorv32.cpuregs_rs1[13]
.sym 84415 $abc$36366$n3070
.sym 84421 picorv32.reg_op2[3]
.sym 84422 $abc$36366$n3412
.sym 84423 picorv32.reg_op2[5]
.sym 84425 picorv32.reg_op2[4]
.sym 84426 picorv32.reg_op2[15]
.sym 84427 picorv32.reg_op2[6]
.sym 84428 picorv32.reg_op2[7]
.sym 84438 $abc$36366$n4278_1
.sym 84440 picorv32.reg_op2[13]
.sym 84445 picorv32.mem_wordsize[0]
.sym 84446 picorv32.reg_op2[0]
.sym 84447 picorv32.reg_op2[5]
.sym 84449 picorv32.reg_op2[8]
.sym 84452 $abc$36366$n4268_1
.sym 84453 $abc$36366$n2988
.sym 84457 picorv32.mem_wordsize[2]
.sym 84460 picorv32.reg_op2[24]
.sym 84474 picorv32.reg_op2[8]
.sym 84475 picorv32.reg_op2[0]
.sym 84476 picorv32.mem_wordsize[0]
.sym 84477 picorv32.mem_wordsize[2]
.sym 84480 picorv32.reg_op2[24]
.sym 84481 $abc$36366$n4268_1
.sym 84483 picorv32.mem_wordsize[0]
.sym 84504 picorv32.mem_wordsize[2]
.sym 84505 $abc$36366$n4278_1
.sym 84507 picorv32.reg_op2[13]
.sym 84510 picorv32.reg_op2[5]
.sym 84514 $abc$36366$n2988
.sym 84515 sys_clk_$glb_clk
.sym 84531 picorv32.reg_op2[2]
.sym 84533 picorv32.mem_wordsize[0]
.sym 84541 $abc$36366$n6763
.sym 84545 picorv32.reg_op2[14]
.sym 84547 $abc$36366$n6765
.sym 84548 picorv32.reg_op2[2]
.sym 84549 $abc$36366$n6769
.sym 84550 $abc$36366$n6767
.sym 84552 $abc$36366$n6772
.sym 84566 picorv32.reg_op1[4]
.sym 84568 picorv32.reg_op1[7]
.sym 84580 picorv32.reg_op1[5]
.sym 84606 picorv32.reg_op1[4]
.sym 84617 picorv32.reg_op1[5]
.sym 84633 picorv32.reg_op1[7]
.sym 84663 picorv32.reg_op2[0]
.sym 84664 picorv32.reg_op2[20]
.sym 84665 $abc$36366$n6762
.sym 84666 $abc$36366$n6770
.sym 84673 picorv32.reg_op2[17]
.sym 84674 $abc$36366$n6766
.sym 84675 $abc$36366$n6755
.sym 84686 picorv32.reg_op1[8]
.sym 84690 picorv32.reg_op1[9]
.sym 84692 picorv32.reg_op1[14]
.sym 84695 picorv32.reg_op1[12]
.sym 84706 picorv32.reg_op1[10]
.sym 84709 picorv32.reg_op1[0]
.sym 84722 picorv32.reg_op1[8]
.sym 84726 picorv32.reg_op1[9]
.sym 84735 picorv32.reg_op1[14]
.sym 84739 picorv32.reg_op1[0]
.sym 84744 picorv32.reg_op1[12]
.sym 84752 picorv32.reg_op1[10]
.sym 84782 picorv32.reg_op1[8]
.sym 84787 picorv32.reg_op2[19]
.sym 84788 picorv32.reg_op2[30]
.sym 84790 picorv32.reg_op1[19]
.sym 84791 $abc$36366$n6761
.sym 84792 $abc$36366$n6780
.sym 84793 picorv32.reg_op2[25]
.sym 84796 $abc$36366$n6768
.sym 84798 $abc$36366$n6754
.sym 84806 picorv32.reg_op1[19]
.sym 84827 picorv32.reg_op1[21]
.sym 84829 picorv32.reg_op1[11]
.sym 84835 picorv32.reg_op1[23]
.sym 84856 picorv32.reg_op1[23]
.sym 84863 picorv32.reg_op1[11]
.sym 84868 picorv32.reg_op1[19]
.sym 84881 picorv32.reg_op1[21]
.sym 84910 picorv32.reg_op2[3]
.sym 84911 picorv32.reg_op2[15]
.sym 84912 picorv32.reg_op2[5]
.sym 84913 picorv32.reg_op2[7]
.sym 84914 $abc$36366$n6758
.sym 84915 picorv32.reg_op2[6]
.sym 84916 $abc$36366$n6781
.sym 84917 $abc$36366$n6775
.sym 84918 picorv32.reg_op2[4]
.sym 84919 basesoc_uart_rx_fifo_wrport_dat_w[1]
.sym 84920 $abc$36366$n6778
.sym 84921 $abc$36366$n6776
.sym 84927 spram_bus_adr[0]
.sym 84931 picorv32.reg_op1[29]
.sym 84933 picorv32.reg_op1[28]
.sym 84937 picorv32.reg_op1[24]
.sym 84941 picorv32.reg_op1[26]
.sym 84962 picorv32.reg_op1[28]
.sym 84968 picorv32.reg_op1[26]
.sym 84979 spram_bus_adr[0]
.sym 84992 picorv32.reg_op1[24]
.sym 85003 picorv32.reg_op1[29]
.sym 85007 sys_clk_$glb_clk
.sym 85008 sys_rst_$glb_sr
.sym 85009 $abc$36366$n6792
.sym 85010 $abc$36366$n3190
.sym 85011 $abc$36366$n6782
.sym 85012 $abc$36366$n6771
.sym 85014 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 85015 $abc$36366$n6774
.sym 85024 $abc$36366$n2756
.sym 85033 $abc$36366$n6763
.sym 85034 picorv32.is_slti_blt_slt
.sym 85035 $abc$36366$n6765
.sym 85036 sram_bus_adr[0]
.sym 85037 $abc$36366$n6769
.sym 85038 $abc$36366$n6767
.sym 85039 picorv32.reg_op2[14]
.sym 85040 $abc$36366$n6777
.sym 85041 basesoc_uart_phy_rx_reg[1]
.sym 85042 sram_bus_dat_w[4]
.sym 85043 picorv32.reg_op2[2]
.sym 85044 $abc$36366$n6772
.sym 85056 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 85062 basesoc_uart_phy_rx_reg[2]
.sym 85067 basesoc_uart_phy_rx_reg[1]
.sym 85068 $abc$36366$n2756
.sym 85075 sys_rst
.sym 85076 basesoc_uart_rx_fifo_wrport_we
.sym 85089 basesoc_uart_rx_fifo_wrport_we
.sym 85090 sys_rst
.sym 85098 basesoc_uart_phy_rx_reg[1]
.sym 85110 basesoc_uart_phy_rx_reg[2]
.sym 85126 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 85127 basesoc_uart_rx_fifo_wrport_we
.sym 85128 sys_rst
.sym 85129 $abc$36366$n2756
.sym 85130 sys_clk_$glb_clk
.sym 85131 sys_rst_$glb_sr
.sym 85148 $abc$36366$n2856
.sym 85150 picorv32.reg_op1[18]
.sym 85152 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 85154 picorv32.reg_op1[13]
.sym 85157 picorv32.reg_op2[20]
.sym 85158 sram_bus_adr[0]
.sym 85160 picorv32.reg_op2[21]
.sym 85161 $abc$36366$n6757
.sym 85162 $abc$36366$n6766
.sym 85163 $abc$36366$n6770
.sym 85164 $abc$36366$n6774
.sym 85165 $abc$36366$n6762
.sym 85166 picorv32.reg_op2[17]
.sym 85167 $abc$36366$n6755
.sym 85179 sram_bus_adr[0]
.sym 85206 sram_bus_adr[0]
.sym 85253 sys_clk_$glb_clk
.sym 85279 picorv32.reg_op2[25]
.sym 85280 $abc$36366$n6780
.sym 85281 picorv32.reg_op2[30]
.sym 85283 picorv32.reg_op2[24]
.sym 85284 picorv32.reg_op2[27]
.sym 85285 $PACKER_VCC_NET
.sym 85287 picorv32.reg_op2[19]
.sym 85288 $abc$36366$n6761
.sym 85289 $abc$36366$n6768
.sym 85290 $abc$36366$n6270
.sym 85297 sys_rst
.sym 85307 $abc$36366$n2685
.sym 85311 sram_bus_dat_w[2]
.sym 85314 $abc$36366$n6270
.sym 85329 sram_bus_dat_w[2]
.sym 85347 sys_rst
.sym 85348 $abc$36366$n6270
.sym 85375 $abc$36366$n2685
.sym 85376 sys_clk_$glb_clk
.sym 85377 sys_rst_$glb_sr
.sym 85398 $abc$36366$n6751
.sym 85403 $abc$36366$n6753
.sym 85404 $abc$36366$n6781
.sym 85409 $abc$36366$n6775
.sym 85410 picorv32.reg_op2[9]
.sym 85411 picorv32.reg_op2[15]
.sym 85412 $abc$36366$n6778
.sym 85413 $abc$36366$n6776
.sym 85431 sys_rst
.sym 85444 sram_bus_dat_w[3]
.sym 85446 $abc$36366$n2715
.sym 85447 sram_bus_dat_w[0]
.sym 85448 sram_bus_dat_w[4]
.sym 85453 sram_bus_dat_w[0]
.sym 85455 sys_rst
.sym 85476 sram_bus_dat_w[3]
.sym 85497 sram_bus_dat_w[4]
.sym 85498 $abc$36366$n2715
.sym 85499 sys_clk_$glb_clk
.sym 85500 sys_rst_$glb_sr
.sym 85508 $abc$36366$n7339
.sym 85513 $abc$36366$n3
.sym 85515 interface5_bank_bus_dat_r[0]
.sym 85520 sram_bus_adr[1]
.sym 85521 $abc$36366$n2717
.sym 85522 $abc$36366$n6773
.sym 85525 sram_bus_adr[1]
.sym 85528 sram_bus_adr[0]
.sym 85529 csrbank5_tuning_word1_w[5]
.sym 85530 csrbank5_tuning_word0_w[3]
.sym 85533 $abc$36366$n6777
.sym 85534 sram_bus_dat_w[4]
.sym 85536 csrbank5_tuning_word0_w[4]
.sym 85544 $abc$36366$n120
.sym 85546 sram_bus_adr[1]
.sym 85552 $abc$36366$n9
.sym 85561 sram_bus_adr[0]
.sym 85566 csrbank5_tuning_word3_w[5]
.sym 85569 $abc$36366$n2717
.sym 85590 $abc$36366$n9
.sym 85605 sram_bus_adr[0]
.sym 85606 sram_bus_adr[1]
.sym 85607 csrbank5_tuning_word3_w[5]
.sym 85608 $abc$36366$n120
.sym 85611 $abc$36366$n120
.sym 85621 $abc$36366$n2717
.sym 85622 sys_clk_$glb_clk
.sym 85624 $abc$36366$n7341
.sym 85625 $abc$36366$n7338
.sym 85626 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 85627 csrbank5_tuning_word0_w[6]
.sym 85628 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 85629 interface5_bank_bus_dat_r[3]
.sym 85630 $abc$36366$n4918_1
.sym 85631 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 85638 $abc$36366$n9
.sym 85639 csrbank5_tuning_word1_w[1]
.sym 85640 csrbank5_tuning_word1_w[0]
.sym 85642 sram_bus_dat_w[1]
.sym 85643 basesoc_uart_phy_rx_busy
.sym 85644 csrbank5_tuning_word2_w[0]
.sym 85645 $abc$36366$n6756
.sym 85647 $abc$36366$n6779
.sym 85650 sram_bus_adr[0]
.sym 85651 picorv32.reg_op2[28]
.sym 85652 csrbank5_tuning_word2_w[5]
.sym 85653 $abc$36366$n6757
.sym 85655 $abc$36366$n4912_1
.sym 85657 csrbank5_tuning_word1_w[5]
.sym 85668 $abc$36366$n3986
.sym 85669 $abc$36366$n3236
.sym 85670 $abc$36366$n4925
.sym 85671 $abc$36366$n4912_1
.sym 85672 $abc$36366$n3994
.sym 85674 basesoc_uart_phy_tx_busy
.sym 85675 $abc$36366$n128
.sym 85676 sram_bus_adr[0]
.sym 85679 $abc$36366$n3992
.sym 85681 $abc$36366$n132
.sym 85685 sram_bus_adr[1]
.sym 85686 $abc$36366$n4924_1
.sym 85688 sram_bus_adr[0]
.sym 85689 csrbank5_tuning_word1_w[1]
.sym 85691 csrbank5_tuning_word0_w[5]
.sym 85693 $abc$36366$n4913
.sym 85700 basesoc_uart_phy_tx_busy
.sym 85701 $abc$36366$n3994
.sym 85705 basesoc_uart_phy_tx_busy
.sym 85706 $abc$36366$n3992
.sym 85711 $abc$36366$n4924_1
.sym 85712 $abc$36366$n3236
.sym 85713 $abc$36366$n4925
.sym 85716 $abc$36366$n3986
.sym 85717 basesoc_uart_phy_tx_busy
.sym 85722 sram_bus_adr[1]
.sym 85723 csrbank5_tuning_word1_w[1]
.sym 85724 $abc$36366$n132
.sym 85725 sram_bus_adr[0]
.sym 85728 $abc$36366$n128
.sym 85729 sram_bus_adr[0]
.sym 85730 csrbank5_tuning_word0_w[5]
.sym 85731 sram_bus_adr[1]
.sym 85735 $abc$36366$n128
.sym 85740 $abc$36366$n4913
.sym 85741 $abc$36366$n4912_1
.sym 85743 $abc$36366$n3236
.sym 85745 sys_clk_$glb_clk
.sym 85746 sys_rst_$glb_sr
.sym 85747 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 85748 $abc$36366$n3980
.sym 85749 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 85750 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 85751 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 85752 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 85753 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 85754 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 85759 csrbank5_tuning_word0_w[3]
.sym 85767 csrbank5_tuning_word0_w[4]
.sym 85771 csrbank5_tuning_word1_w[7]
.sym 85772 $abc$36366$n3236
.sym 85777 csrbank5_tuning_word0_w[5]
.sym 85780 $abc$36366$n114
.sym 85781 csrbank5_tuning_word0_w[7]
.sym 85788 csrbank5_tuning_word0_w[7]
.sym 85789 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 85791 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 85795 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 85796 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 85797 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 85799 csrbank5_tuning_word0_w[6]
.sym 85801 csrbank5_tuning_word0_w[3]
.sym 85802 csrbank5_tuning_word0_w[2]
.sym 85803 csrbank5_tuning_word0_w[5]
.sym 85806 csrbank5_tuning_word0_w[4]
.sym 85808 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 85809 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 85811 csrbank5_tuning_word0_w[1]
.sym 85816 csrbank5_tuning_word0_w[0]
.sym 85819 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 85820 $auto$alumacc.cc:474:replace_alu$6431.C[1]
.sym 85822 csrbank5_tuning_word0_w[0]
.sym 85823 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 85826 $auto$alumacc.cc:474:replace_alu$6431.C[2]
.sym 85828 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 85829 csrbank5_tuning_word0_w[1]
.sym 85830 $auto$alumacc.cc:474:replace_alu$6431.C[1]
.sym 85832 $auto$alumacc.cc:474:replace_alu$6431.C[3]
.sym 85834 csrbank5_tuning_word0_w[2]
.sym 85835 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 85836 $auto$alumacc.cc:474:replace_alu$6431.C[2]
.sym 85838 $auto$alumacc.cc:474:replace_alu$6431.C[4]
.sym 85840 csrbank5_tuning_word0_w[3]
.sym 85841 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 85842 $auto$alumacc.cc:474:replace_alu$6431.C[3]
.sym 85844 $auto$alumacc.cc:474:replace_alu$6431.C[5]
.sym 85846 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 85847 csrbank5_tuning_word0_w[4]
.sym 85848 $auto$alumacc.cc:474:replace_alu$6431.C[4]
.sym 85850 $auto$alumacc.cc:474:replace_alu$6431.C[6]
.sym 85852 csrbank5_tuning_word0_w[5]
.sym 85853 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 85854 $auto$alumacc.cc:474:replace_alu$6431.C[5]
.sym 85856 $auto$alumacc.cc:474:replace_alu$6431.C[7]
.sym 85858 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 85859 csrbank5_tuning_word0_w[6]
.sym 85860 $auto$alumacc.cc:474:replace_alu$6431.C[6]
.sym 85862 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 85864 csrbank5_tuning_word0_w[7]
.sym 85865 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 85866 $auto$alumacc.cc:474:replace_alu$6431.C[7]
.sym 85870 csrbank5_tuning_word2_w[6]
.sym 85871 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 85872 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 85873 $abc$36366$n4912_1
.sym 85874 csrbank5_tuning_word2_w[2]
.sym 85875 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 85876 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 85877 csrbank5_tuning_word0_w[1]
.sym 85883 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 85888 $abc$36366$n3984
.sym 85891 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 85892 $abc$36366$n3988
.sym 85894 $abc$36366$n5
.sym 85895 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 85897 $abc$36366$n118
.sym 85901 $abc$36366$n3990
.sym 85906 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 85911 csrbank5_tuning_word1_w[1]
.sym 85912 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 85914 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 85915 csrbank5_tuning_word1_w[6]
.sym 85916 csrbank5_tuning_word1_w[0]
.sym 85927 csrbank5_tuning_word1_w[5]
.sym 85928 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 85930 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 85931 csrbank5_tuning_word1_w[7]
.sym 85932 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 85935 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 85936 csrbank5_tuning_word1_w[4]
.sym 85938 csrbank5_tuning_word1_w[3]
.sym 85940 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 85941 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 85942 csrbank5_tuning_word1_w[2]
.sym 85943 $auto$alumacc.cc:474:replace_alu$6431.C[9]
.sym 85945 csrbank5_tuning_word1_w[0]
.sym 85946 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 85947 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 85949 $auto$alumacc.cc:474:replace_alu$6431.C[10]
.sym 85951 csrbank5_tuning_word1_w[1]
.sym 85952 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 85953 $auto$alumacc.cc:474:replace_alu$6431.C[9]
.sym 85955 $auto$alumacc.cc:474:replace_alu$6431.C[11]
.sym 85957 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 85958 csrbank5_tuning_word1_w[2]
.sym 85959 $auto$alumacc.cc:474:replace_alu$6431.C[10]
.sym 85961 $auto$alumacc.cc:474:replace_alu$6431.C[12]
.sym 85963 csrbank5_tuning_word1_w[3]
.sym 85964 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 85965 $auto$alumacc.cc:474:replace_alu$6431.C[11]
.sym 85967 $auto$alumacc.cc:474:replace_alu$6431.C[13]
.sym 85969 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 85970 csrbank5_tuning_word1_w[4]
.sym 85971 $auto$alumacc.cc:474:replace_alu$6431.C[12]
.sym 85973 $auto$alumacc.cc:474:replace_alu$6431.C[14]
.sym 85975 csrbank5_tuning_word1_w[5]
.sym 85976 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 85977 $auto$alumacc.cc:474:replace_alu$6431.C[13]
.sym 85979 $auto$alumacc.cc:474:replace_alu$6431.C[15]
.sym 85981 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 85982 csrbank5_tuning_word1_w[6]
.sym 85983 $auto$alumacc.cc:474:replace_alu$6431.C[14]
.sym 85985 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 85987 csrbank5_tuning_word1_w[7]
.sym 85988 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 85989 $auto$alumacc.cc:474:replace_alu$6431.C[15]
.sym 85993 $abc$36366$n110
.sym 85996 $abc$36366$n112
.sym 85997 $abc$36366$n114
.sym 85998 $abc$36366$n4922
.sym 85999 $abc$36366$n4919
.sym 86000 csrbank5_tuning_word1_w[2]
.sym 86006 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 86008 $abc$36366$n124
.sym 86009 $abc$36366$n3998
.sym 86010 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 86011 sram_bus_adr[1]
.sym 86014 $abc$36366$n130
.sym 86019 sram_bus_dat_w[4]
.sym 86020 $abc$36366$n2715
.sym 86021 sram_bus_adr[0]
.sym 86022 csrbank5_tuning_word1_w[4]
.sym 86023 $abc$36366$n2715
.sym 86024 csrbank5_tuning_word1_w[3]
.sym 86026 csrbank5_tuning_word3_w[6]
.sym 86028 $abc$36366$n2717
.sym 86029 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 86035 csrbank5_tuning_word2_w[5]
.sym 86038 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 86041 csrbank5_tuning_word2_w[3]
.sym 86042 csrbank5_tuning_word2_w[6]
.sym 86043 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 86046 csrbank5_tuning_word2_w[2]
.sym 86048 csrbank5_tuning_word2_w[0]
.sym 86049 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 86053 csrbank5_tuning_word2_w[1]
.sym 86054 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 86055 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 86056 csrbank5_tuning_word2_w[4]
.sym 86057 csrbank5_tuning_word2_w[7]
.sym 86061 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 86063 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 86065 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 86066 $auto$alumacc.cc:474:replace_alu$6431.C[17]
.sym 86068 csrbank5_tuning_word2_w[0]
.sym 86069 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 86070 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 86072 $auto$alumacc.cc:474:replace_alu$6431.C[18]
.sym 86074 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 86075 csrbank5_tuning_word2_w[1]
.sym 86076 $auto$alumacc.cc:474:replace_alu$6431.C[17]
.sym 86078 $auto$alumacc.cc:474:replace_alu$6431.C[19]
.sym 86080 csrbank5_tuning_word2_w[2]
.sym 86081 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 86082 $auto$alumacc.cc:474:replace_alu$6431.C[18]
.sym 86084 $auto$alumacc.cc:474:replace_alu$6431.C[20]
.sym 86086 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 86087 csrbank5_tuning_word2_w[3]
.sym 86088 $auto$alumacc.cc:474:replace_alu$6431.C[19]
.sym 86090 $auto$alumacc.cc:474:replace_alu$6431.C[21]
.sym 86092 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 86093 csrbank5_tuning_word2_w[4]
.sym 86094 $auto$alumacc.cc:474:replace_alu$6431.C[20]
.sym 86096 $auto$alumacc.cc:474:replace_alu$6431.C[22]
.sym 86098 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 86099 csrbank5_tuning_word2_w[5]
.sym 86100 $auto$alumacc.cc:474:replace_alu$6431.C[21]
.sym 86102 $auto$alumacc.cc:474:replace_alu$6431.C[23]
.sym 86104 csrbank5_tuning_word2_w[6]
.sym 86105 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 86106 $auto$alumacc.cc:474:replace_alu$6431.C[22]
.sym 86108 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 86110 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 86111 csrbank5_tuning_word2_w[7]
.sym 86112 $auto$alumacc.cc:474:replace_alu$6431.C[23]
.sym 86116 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 86117 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 86120 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 86121 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 86122 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 86128 $abc$36366$n4012
.sym 86129 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 86131 $abc$36366$n112
.sym 86135 csrbank5_tuning_word3_w[0]
.sym 86136 csrbank5_tuning_word3_w[5]
.sym 86138 $abc$36366$n13
.sym 86149 sram_bus_dat_w[3]
.sym 86152 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 86157 csrbank5_tuning_word3_w[5]
.sym 86158 csrbank5_tuning_word3_w[7]
.sym 86160 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 86163 csrbank5_tuning_word3_w[0]
.sym 86164 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 86166 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 86167 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 86168 csrbank5_tuning_word3_w[3]
.sym 86169 csrbank5_tuning_word3_w[1]
.sym 86170 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 86171 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 86174 csrbank5_tuning_word3_w[4]
.sym 86182 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 86184 csrbank5_tuning_word3_w[2]
.sym 86186 csrbank5_tuning_word3_w[6]
.sym 86187 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 86189 $auto$alumacc.cc:474:replace_alu$6431.C[25]
.sym 86191 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 86192 csrbank5_tuning_word3_w[0]
.sym 86193 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 86195 $auto$alumacc.cc:474:replace_alu$6431.C[26]
.sym 86197 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 86198 csrbank5_tuning_word3_w[1]
.sym 86199 $auto$alumacc.cc:474:replace_alu$6431.C[25]
.sym 86201 $auto$alumacc.cc:474:replace_alu$6431.C[27]
.sym 86203 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 86204 csrbank5_tuning_word3_w[2]
.sym 86205 $auto$alumacc.cc:474:replace_alu$6431.C[26]
.sym 86207 $auto$alumacc.cc:474:replace_alu$6431.C[28]
.sym 86209 csrbank5_tuning_word3_w[3]
.sym 86210 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 86211 $auto$alumacc.cc:474:replace_alu$6431.C[27]
.sym 86213 $auto$alumacc.cc:474:replace_alu$6431.C[29]
.sym 86215 csrbank5_tuning_word3_w[4]
.sym 86216 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 86217 $auto$alumacc.cc:474:replace_alu$6431.C[28]
.sym 86219 $auto$alumacc.cc:474:replace_alu$6431.C[30]
.sym 86221 csrbank5_tuning_word3_w[5]
.sym 86222 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 86223 $auto$alumacc.cc:474:replace_alu$6431.C[29]
.sym 86225 $auto$alumacc.cc:474:replace_alu$6431.C[31]
.sym 86227 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 86228 csrbank5_tuning_word3_w[6]
.sym 86229 $auto$alumacc.cc:474:replace_alu$6431.C[30]
.sym 86231 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 86233 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 86234 csrbank5_tuning_word3_w[7]
.sym 86235 $auto$alumacc.cc:474:replace_alu$6431.C[31]
.sym 86241 csrbank5_tuning_word1_w[4]
.sym 86242 csrbank5_tuning_word1_w[3]
.sym 86252 $abc$36366$n5
.sym 86260 $abc$36366$n118
.sym 86261 $abc$36366$n6338
.sym 86275 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 86280 $abc$36366$n4028
.sym 86281 $abc$36366$n4030
.sym 86282 $abc$36366$n4032
.sym 86286 $abc$36366$n4040
.sym 86291 $abc$36366$n4034
.sym 86292 $abc$36366$n4036
.sym 86293 $abc$36366$n3998
.sym 86297 basesoc_uart_phy_tx_busy
.sym 86316 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 86319 basesoc_uart_phy_tx_busy
.sym 86321 $abc$36366$n4036
.sym 86327 $abc$36366$n4028
.sym 86328 basesoc_uart_phy_tx_busy
.sym 86331 basesoc_uart_phy_tx_busy
.sym 86334 $abc$36366$n4040
.sym 86339 $abc$36366$n3998
.sym 86340 basesoc_uart_phy_tx_busy
.sym 86343 $abc$36366$n4030
.sym 86345 basesoc_uart_phy_tx_busy
.sym 86351 $abc$36366$n4032
.sym 86352 basesoc_uart_phy_tx_busy
.sym 86355 basesoc_uart_phy_tx_busy
.sym 86356 $abc$36366$n4034
.sym 86360 sys_clk_$glb_clk
.sym 86361 sys_rst_$glb_sr
.sym 86374 $abc$36366$n3881
.sym 86585 $abc$36366$n2963
.sym 86586 spram_datain01[12]
.sym 86587 spram_datain11[7]
.sym 86588 $abc$36366$n2915
.sym 86589 spram_datain11[10]
.sym 86590 spram_datain01[10]
.sym 86591 spram_datain01[7]
.sym 86592 spram_datain11[12]
.sym 86604 spram_bus_adr[12]
.sym 86606 waittimer2_wait
.sym 86612 spram_datain1[6]
.sym 86617 spram_bus_adr[12]
.sym 86619 spram_bus_adr[5]
.sym 86620 spram_datain1[14]
.sym 86627 spram_datain1[1]
.sym 86634 spram_datain1[2]
.sym 86645 spram_datain1[1]
.sym 86648 spram_bus_adr[14]
.sym 86650 spram_maskwren1[1]
.sym 86658 spram_datain1[0]
.sym 86661 spram_maskwren1[1]
.sym 86663 spram_bus_adr[14]
.sym 86666 spram_datain1[2]
.sym 86668 spram_bus_adr[14]
.sym 86673 spram_datain1[2]
.sym 86675 spram_bus_adr[14]
.sym 86680 spram_bus_adr[14]
.sym 86681 spram_datain1[0]
.sym 86685 spram_bus_adr[14]
.sym 86687 spram_maskwren1[1]
.sym 86690 spram_bus_adr[14]
.sym 86691 spram_datain1[0]
.sym 86696 spram_datain1[1]
.sym 86699 spram_bus_adr[14]
.sym 86703 spram_datain1[1]
.sym 86704 spram_bus_adr[14]
.sym 86711 spiflash_miso
.sym 86713 spram_datain01[4]
.sym 86714 $abc$36366$n2902
.sym 86715 $abc$36366$n2910
.sym 86716 spram_maskwren01[3]
.sym 86717 spram_maskwren11[3]
.sym 86718 spram_datain11[13]
.sym 86719 spram_datain01[13]
.sym 86720 spram_datain11[4]
.sym 86721 spram_datain1[1]
.sym 86724 spram_datain1[1]
.sym 86726 spram_datain01[7]
.sym 86728 $abc$36366$n2915
.sym 86731 $abc$36366$n2926
.sym 86734 spram_datain11[6]
.sym 86735 $abc$36366$n2906_1
.sym 86742 spram_bus_adr[14]
.sym 86744 spram_maskwren1[1]
.sym 86746 spram_datain1[10]
.sym 86750 spiflash_miso
.sym 86752 spram_datain1[7]
.sym 86755 spiflash_mosi
.sym 86756 spram_datain1[4]
.sym 86758 spiflash_miso
.sym 86759 spram_dataout11[4]
.sym 86760 slave_sel_r[2]
.sym 86762 $abc$36366$n2902
.sym 86764 $abc$36366$n2910
.sym 86766 spram_maskwren01[3]
.sym 86768 spram_maskwren11[3]
.sym 86773 spram_dataout11[14]
.sym 86782 spram_datain11[0]
.sym 86804 spram_datain1[8]
.sym 86809 spram_bus_adr[14]
.sym 86816 spram_datain1[6]
.sym 86836 spram_bus_adr[14]
.sym 86838 spram_datain1[6]
.sym 86841 spram_datain1[8]
.sym 86843 spram_bus_adr[14]
.sym 86853 spram_bus_adr[14]
.sym 86855 spram_datain1[6]
.sym 86865 spram_bus_adr[14]
.sym 86867 spram_datain1[8]
.sym 86882 spram_datain1[15]
.sym 86883 spram_datain1[14]
.sym 86885 spram_dataout01[10]
.sym 86887 spram_dataout01[15]
.sym 86888 $abc$36366$n2979
.sym 86890 slave_sel_r[2]
.sym 86892 spram_datain1[8]
.sym 86893 spram_bus_adr[11]
.sym 86895 spram_bus_adr[12]
.sym 86897 spram_datain01[6]
.sym 87005 spram_datain1[6]
.sym 87007 spram_maskwren01[1]
.sym 87011 spram_maskwren11[1]
.sym 87018 spram_datain1[15]
.sym 87019 spram_datain1[10]
.sym 87021 spram_bus_adr[7]
.sym 87026 spram_bus_adr[3]
.sym 87027 spram_datain1[11]
.sym 87028 spram_datain1[7]
.sym 87132 $PACKER_GND_NET
.sym 87143 spiflash_miso
.sym 87152 spram_datain1[4]
.sym 87273 picorv32.reg_op1[21]
.sym 87371 picorv32.irq_mask[9]
.sym 87388 picorv32.irq_mask[21]
.sym 87391 picorv32.instr_maskirq
.sym 87394 picorv32.irq_mask[5]
.sym 87395 picorv32.cpu_state[4]
.sym 87398 picorv32.cpuregs_rs1[9]
.sym 87399 picorv32.instr_maskirq
.sym 87406 picorv32.irq_mask[21]
.sym 87411 picorv32.irq_pending[22]
.sym 87412 picorv32.irq_mask[5]
.sym 87414 picorv32.irq_pending[9]
.sym 87416 picorv32.irq_pending[21]
.sym 87420 picorv32.irq_state[1]
.sym 87428 picorv32.irq_mask[9]
.sym 87432 $abc$36366$n3066
.sym 87433 picorv32.irq_mask[22]
.sym 87436 picorv32.irq_pending[5]
.sym 87444 picorv32.irq_mask[9]
.sym 87445 picorv32.irq_pending[9]
.sym 87450 picorv32.irq_state[1]
.sym 87451 picorv32.irq_mask[21]
.sym 87452 picorv32.irq_pending[21]
.sym 87456 picorv32.irq_mask[21]
.sym 87457 picorv32.irq_pending[21]
.sym 87474 picorv32.irq_pending[22]
.sym 87475 picorv32.irq_mask[22]
.sym 87481 picorv32.irq_pending[5]
.sym 87482 picorv32.irq_mask[5]
.sym 87484 $abc$36366$n3066
.sym 87485 sys_clk_$glb_clk
.sym 87486 $abc$36366$n208_$glb_sr
.sym 87487 $abc$36366$n3048
.sym 87490 $abc$36366$n3050
.sym 87493 picorv32.irq_pending[20]
.sym 87507 picorv32.reg_out[16]
.sym 87508 picorv32.irq_state[1]
.sym 87511 spram_datain1[10]
.sym 87512 picorv32.reg_op2[16]
.sym 87515 spram_datain1[7]
.sym 87518 spram_datain1[11]
.sym 87528 picorv32.reg_op2[16]
.sym 87530 $abc$36366$n2988
.sym 87531 picorv32.irq_pending[21]
.sym 87534 picorv32.irq_pending[22]
.sym 87535 $abc$36366$n3412
.sym 87536 picorv32.irq_mask[21]
.sym 87538 picorv32.mem_wordsize[0]
.sym 87539 picorv32.cpu_state[0]
.sym 87540 $abc$36366$n4835
.sym 87542 picorv32.irq_pending[22]
.sym 87543 $abc$36366$n4836
.sym 87545 picorv32.reg_op1[21]
.sym 87548 $abc$36366$n4703
.sym 87549 picorv32.reg_op2[0]
.sym 87550 picorv32.irq_pending[20]
.sym 87551 picorv32.cpuregs_rs1[21]
.sym 87553 picorv32.irq_mask[22]
.sym 87555 picorv32.cpu_state[4]
.sym 87557 picorv32.irq_pending[23]
.sym 87559 picorv32.mem_wordsize[2]
.sym 87567 picorv32.mem_wordsize[0]
.sym 87568 picorv32.reg_op2[16]
.sym 87569 picorv32.reg_op2[0]
.sym 87570 picorv32.mem_wordsize[2]
.sym 87579 picorv32.irq_pending[21]
.sym 87580 picorv32.irq_pending[22]
.sym 87581 picorv32.irq_mask[21]
.sym 87582 picorv32.irq_mask[22]
.sym 87586 picorv32.irq_mask[21]
.sym 87588 $abc$36366$n3412
.sym 87591 picorv32.irq_pending[22]
.sym 87592 picorv32.irq_pending[23]
.sym 87593 picorv32.irq_pending[21]
.sym 87594 picorv32.irq_pending[20]
.sym 87597 $abc$36366$n4703
.sym 87598 $abc$36366$n4835
.sym 87599 $abc$36366$n4836
.sym 87600 picorv32.cpuregs_rs1[21]
.sym 87603 picorv32.reg_op1[21]
.sym 87604 picorv32.cpu_state[4]
.sym 87605 picorv32.irq_pending[21]
.sym 87606 picorv32.cpu_state[0]
.sym 87607 $abc$36366$n2988
.sym 87608 sys_clk_$glb_clk
.sym 87615 picorv32.irq_pending[23]
.sym 87634 $abc$36366$n4703
.sym 87636 spram_datain1[4]
.sym 87637 $abc$36366$n3040
.sym 87641 $abc$36366$n3066
.sym 87643 spiflash_miso
.sym 87644 $abc$36366$n3066
.sym 87652 picorv32.cpuregs_rs1[6]
.sym 87653 $abc$36366$n3070
.sym 87654 picorv32.irq_pending[7]
.sym 87655 picorv32.cpuregs_rs1[5]
.sym 87659 picorv32.irq_pending[4]
.sym 87664 picorv32.cpuregs_rs1[7]
.sym 87666 picorv32.irq_mask[7]
.sym 87671 picorv32.irq_state[1]
.sym 87677 picorv32.cpuregs_rs1[21]
.sym 87678 picorv32.irq_mask[4]
.sym 87687 picorv32.cpuregs_rs1[21]
.sym 87690 picorv32.irq_pending[7]
.sym 87691 picorv32.irq_mask[7]
.sym 87692 picorv32.irq_pending[4]
.sym 87693 picorv32.irq_mask[4]
.sym 87697 picorv32.cpuregs_rs1[6]
.sym 87705 picorv32.cpuregs_rs1[5]
.sym 87708 picorv32.irq_mask[7]
.sym 87709 picorv32.irq_pending[7]
.sym 87710 picorv32.irq_state[1]
.sym 87714 picorv32.irq_pending[4]
.sym 87715 picorv32.irq_mask[4]
.sym 87717 picorv32.irq_state[1]
.sym 87727 picorv32.cpuregs_rs1[7]
.sym 87730 $abc$36366$n3070
.sym 87731 sys_clk_$glb_clk
.sym 87732 $abc$36366$n208_$glb_sr
.sym 87733 $abc$36366$n4888_1
.sym 87734 $abc$36366$n4811_1
.sym 87737 picorv32.irq_mask[30]
.sym 87738 $abc$36366$n3053
.sym 87740 picorv32.irq_mask[14]
.sym 87747 $abc$36366$n3070
.sym 87752 picorv32.cpuregs_rs1[7]
.sym 87763 picorv32.irq_pending[23]
.sym 87764 picorv32.irq_mask[20]
.sym 87766 picorv32.irq_mask[23]
.sym 87774 $abc$36366$n7117
.sym 87776 picorv32.cpuregs_rs1[14]
.sym 87777 picorv32.irq_mask[4]
.sym 87778 $abc$36366$n5525
.sym 87780 picorv32.irq_pending[14]
.sym 87781 picorv32.irq_mask[12]
.sym 87782 picorv32.irq_pending[4]
.sym 87785 picorv32.cpu_state[2]
.sym 87788 picorv32.irq_pending[14]
.sym 87791 picorv32.cpu_state[3]
.sym 87793 $abc$36366$n4793_1
.sym 87795 picorv32.irq_pending[12]
.sym 87796 picorv32.cpu_state[0]
.sym 87797 picorv32.irq_mask[14]
.sym 87798 picorv32.instr_maskirq
.sym 87800 picorv32.irq_pending[13]
.sym 87801 $abc$36366$n3066
.sym 87803 picorv32.cpu_state[4]
.sym 87804 picorv32.reg_op1[14]
.sym 87805 picorv32.irq_pending[15]
.sym 87808 picorv32.irq_pending[4]
.sym 87810 picorv32.irq_mask[4]
.sym 87813 picorv32.irq_pending[12]
.sym 87814 picorv32.irq_pending[14]
.sym 87815 picorv32.irq_pending[13]
.sym 87816 picorv32.irq_pending[15]
.sym 87819 $abc$36366$n5525
.sym 87820 picorv32.reg_op1[14]
.sym 87821 picorv32.cpu_state[4]
.sym 87822 $abc$36366$n4793_1
.sym 87825 picorv32.irq_pending[14]
.sym 87826 $abc$36366$n7117
.sym 87827 picorv32.cpu_state[3]
.sym 87828 picorv32.cpu_state[0]
.sym 87831 picorv32.cpuregs_rs1[14]
.sym 87832 picorv32.instr_maskirq
.sym 87833 picorv32.cpu_state[2]
.sym 87834 picorv32.irq_mask[14]
.sym 87837 picorv32.irq_pending[12]
.sym 87839 picorv32.irq_mask[12]
.sym 87844 picorv32.irq_mask[14]
.sym 87846 picorv32.irq_pending[14]
.sym 87849 picorv32.irq_mask[14]
.sym 87851 picorv32.irq_pending[14]
.sym 87853 $abc$36366$n3066
.sym 87854 sys_clk_$glb_clk
.sym 87855 $abc$36366$n208_$glb_sr
.sym 87856 $abc$36366$n4817
.sym 87857 picorv32.irq_pending[18]
.sym 87858 picorv32.irq_pending[29]
.sym 87859 picorv32.irq_pending[30]
.sym 87860 picorv32.irq_pending[17]
.sym 87861 $abc$36366$n4829
.sym 87862 $abc$36366$n3037
.sym 87863 $abc$36366$n3054
.sym 87875 $abc$36366$n4888_1
.sym 87880 picorv32.instr_maskirq
.sym 87881 picorv32.cpuregs_rs1[20]
.sym 87883 $abc$36366$n4889_1
.sym 87884 picorv32.instr_maskirq
.sym 87886 picorv32.reg_op1[13]
.sym 87888 $abc$36366$n4703
.sym 87889 picorv32.cpu_state[4]
.sym 87891 picorv32.cpu_state[4]
.sym 87897 $abc$36366$n4703
.sym 87898 picorv32.instr_maskirq
.sym 87901 picorv32.irq_state[1]
.sym 87903 $abc$36366$n3802
.sym 87904 $abc$36366$n3801
.sym 87905 picorv32.irq_pending[16]
.sym 87906 $abc$36366$n4818
.sym 87909 picorv32.cpuregs_rs1[18]
.sym 87913 picorv32.cpu_state[4]
.sym 87915 $abc$36366$n3070
.sym 87916 picorv32.irq_pending[30]
.sym 87917 picorv32.irq_pending[17]
.sym 87918 picorv32.irq_mask[29]
.sym 87919 picorv32.cpu_state[2]
.sym 87920 picorv32.reg_op1[18]
.sym 87921 $abc$36366$n4817
.sym 87922 picorv32.irq_pending[18]
.sym 87923 picorv32.irq_pending[29]
.sym 87925 picorv32.irq_pending[19]
.sym 87927 picorv32.cpu_state[0]
.sym 87930 picorv32.cpu_state[2]
.sym 87931 picorv32.instr_maskirq
.sym 87936 picorv32.cpu_state[0]
.sym 87937 picorv32.cpu_state[4]
.sym 87938 picorv32.reg_op1[18]
.sym 87939 picorv32.irq_pending[18]
.sym 87942 picorv32.irq_state[1]
.sym 87943 picorv32.irq_mask[29]
.sym 87945 picorv32.irq_pending[29]
.sym 87948 picorv32.cpuregs_rs1[18]
.sym 87949 $abc$36366$n4703
.sym 87950 $abc$36366$n4817
.sym 87951 $abc$36366$n4818
.sym 87956 $abc$36366$n3802
.sym 87957 $abc$36366$n3801
.sym 87960 picorv32.irq_pending[30]
.sym 87962 picorv32.cpu_state[0]
.sym 87966 picorv32.irq_pending[17]
.sym 87967 picorv32.irq_pending[19]
.sym 87968 picorv32.irq_pending[18]
.sym 87969 picorv32.irq_pending[16]
.sym 87974 picorv32.cpuregs_rs1[18]
.sym 87976 $abc$36366$n3070
.sym 87977 sys_clk_$glb_clk
.sym 87978 $abc$36366$n208_$glb_sr
.sym 87980 picorv32.irq_mask[26]
.sym 87982 picorv32.irq_mask[20]
.sym 87983 picorv32.irq_mask[23]
.sym 87984 $abc$36366$n4847
.sym 87985 picorv32.irq_mask[17]
.sym 87990 waittimer2_wait
.sym 87991 $abc$36366$n4703
.sym 87992 $abc$36366$n3037
.sym 87997 picorv32.cpuregs_rs1[18]
.sym 88001 $abc$36366$n3800
.sym 88003 spram_datain1[10]
.sym 88005 picorv32.reg_op2[11]
.sym 88007 spram_datain1[7]
.sym 88008 picorv32.reg_op2[16]
.sym 88009 picorv32.cpuregs_rs1[17]
.sym 88010 picorv32.reg_op1[23]
.sym 88014 spram_datain1[11]
.sym 88020 $abc$36366$n4703
.sym 88023 picorv32.cpu_state[0]
.sym 88025 picorv32.irq_pending[13]
.sym 88026 picorv32.reg_op1[23]
.sym 88028 $abc$36366$n7133
.sym 88030 picorv32.cpu_state[3]
.sym 88031 $abc$36366$n4247_1
.sym 88032 picorv32.cpu_state[4]
.sym 88033 $abc$36366$n4890_1
.sym 88035 picorv32.irq_pending[23]
.sym 88039 picorv32.irq_mask[16]
.sym 88040 picorv32.cpuregs_rs1[23]
.sym 88041 $abc$36366$n4847
.sym 88042 picorv32.reg_op1[30]
.sym 88043 picorv32.irq_mask[13]
.sym 88044 picorv32.irq_pending[16]
.sym 88046 picorv32.reg_op1[13]
.sym 88047 $abc$36366$n3066
.sym 88049 picorv32.irq_pending[13]
.sym 88050 $abc$36366$n4848
.sym 88051 picorv32.cpu_state[4]
.sym 88054 picorv32.irq_mask[16]
.sym 88056 picorv32.irq_pending[16]
.sym 88059 picorv32.irq_mask[13]
.sym 88061 picorv32.irq_pending[13]
.sym 88065 picorv32.irq_pending[13]
.sym 88066 picorv32.cpu_state[0]
.sym 88067 picorv32.cpu_state[4]
.sym 88068 picorv32.reg_op1[13]
.sym 88072 picorv32.reg_op1[30]
.sym 88074 picorv32.cpu_state[4]
.sym 88077 picorv32.cpuregs_rs1[23]
.sym 88078 $abc$36366$n4847
.sym 88079 $abc$36366$n4703
.sym 88080 $abc$36366$n4848
.sym 88083 picorv32.irq_pending[13]
.sym 88085 picorv32.irq_mask[13]
.sym 88089 picorv32.irq_pending[23]
.sym 88090 picorv32.cpu_state[0]
.sym 88091 picorv32.reg_op1[23]
.sym 88092 picorv32.cpu_state[4]
.sym 88095 picorv32.cpu_state[3]
.sym 88096 $abc$36366$n4247_1
.sym 88097 $abc$36366$n7133
.sym 88098 $abc$36366$n4890_1
.sym 88099 $abc$36366$n3066
.sym 88100 sys_clk_$glb_clk
.sym 88101 $abc$36366$n208_$glb_sr
.sym 88107 picorv32.irq_mask[29]
.sym 88109 picorv32.irq_mask[19]
.sym 88126 picorv32.reg_op2[26]
.sym 88127 spram_datain1[4]
.sym 88128 picorv32.reg_op1[30]
.sym 88129 picorv32.irq_mask[29]
.sym 88130 picorv32.cpuregs_rs1[26]
.sym 88131 $abc$36366$n4846
.sym 88133 $abc$36366$n3066
.sym 88135 spiflash_miso
.sym 88136 picorv32.reg_op2[31]
.sym 88146 picorv32.irq_mask[16]
.sym 88148 $abc$36366$n4282_1
.sym 88152 picorv32.mem_wordsize[0]
.sym 88154 $abc$36366$n2988
.sym 88155 picorv32.reg_op2[17]
.sym 88157 $abc$36366$n4274_1
.sym 88159 $abc$36366$n3412
.sym 88160 picorv32.reg_op2[27]
.sym 88162 picorv32.reg_op2[31]
.sym 88165 picorv32.reg_op2[11]
.sym 88166 picorv32.reg_op2[3]
.sym 88169 picorv32.reg_op2[1]
.sym 88170 picorv32.mem_wordsize[2]
.sym 88171 picorv32.reg_op2[15]
.sym 88172 picorv32.irq_mask[29]
.sym 88173 picorv32.reg_op2[7]
.sym 88174 picorv32.irq_mask[19]
.sym 88176 picorv32.mem_wordsize[0]
.sym 88177 picorv32.reg_op2[17]
.sym 88178 picorv32.mem_wordsize[2]
.sym 88179 picorv32.reg_op2[1]
.sym 88182 $abc$36366$n4282_1
.sym 88183 picorv32.mem_wordsize[0]
.sym 88184 picorv32.reg_op2[31]
.sym 88190 $abc$36366$n3412
.sym 88191 picorv32.irq_mask[16]
.sym 88194 $abc$36366$n4274_1
.sym 88195 picorv32.mem_wordsize[2]
.sym 88197 picorv32.reg_op2[11]
.sym 88200 picorv32.irq_mask[19]
.sym 88202 $abc$36366$n3412
.sym 88206 picorv32.reg_op2[15]
.sym 88207 picorv32.mem_wordsize[2]
.sym 88208 picorv32.reg_op2[7]
.sym 88209 picorv32.mem_wordsize[0]
.sym 88212 picorv32.mem_wordsize[0]
.sym 88213 picorv32.reg_op2[27]
.sym 88214 picorv32.mem_wordsize[2]
.sym 88215 picorv32.reg_op2[3]
.sym 88219 $abc$36366$n3412
.sym 88221 picorv32.irq_mask[29]
.sym 88222 $abc$36366$n2988
.sym 88223 sys_clk_$glb_clk
.sym 88250 picorv32.reg_op2[1]
.sym 88255 picorv32.reg_op2[1]
.sym 88257 sram_bus_adr[2]
.sym 88259 picorv32.irq_mask[19]
.sym 88267 picorv32.reg_op2[21]
.sym 88269 $abc$36366$n4272_1
.sym 88271 picorv32.reg_op2[22]
.sym 88272 picorv32.mem_wordsize[2]
.sym 88273 picorv32.reg_op2[2]
.sym 88276 picorv32.reg_op2[19]
.sym 88277 $abc$36366$n2988
.sym 88278 picorv32.reg_op2[20]
.sym 88280 picorv32.mem_wordsize[2]
.sym 88281 picorv32.mem_wordsize[0]
.sym 88285 picorv32.reg_op2[7]
.sym 88286 picorv32.reg_op2[26]
.sym 88287 picorv32.reg_op2[18]
.sym 88289 picorv32.reg_op2[23]
.sym 88290 picorv32.reg_op2[6]
.sym 88291 picorv32.reg_op2[10]
.sym 88292 picorv32.reg_op2[3]
.sym 88294 picorv32.reg_op2[5]
.sym 88296 picorv32.reg_op2[4]
.sym 88299 picorv32.mem_wordsize[0]
.sym 88301 picorv32.reg_op2[26]
.sym 88302 $abc$36366$n4272_1
.sym 88305 picorv32.reg_op2[6]
.sym 88306 picorv32.mem_wordsize[2]
.sym 88307 picorv32.reg_op2[22]
.sym 88308 picorv32.mem_wordsize[0]
.sym 88311 picorv32.mem_wordsize[0]
.sym 88312 picorv32.reg_op2[7]
.sym 88313 picorv32.mem_wordsize[2]
.sym 88314 picorv32.reg_op2[23]
.sym 88317 picorv32.mem_wordsize[2]
.sym 88318 picorv32.mem_wordsize[0]
.sym 88319 picorv32.reg_op2[2]
.sym 88320 picorv32.reg_op2[10]
.sym 88323 picorv32.mem_wordsize[2]
.sym 88324 picorv32.reg_op2[21]
.sym 88325 picorv32.mem_wordsize[0]
.sym 88326 picorv32.reg_op2[5]
.sym 88329 picorv32.reg_op2[2]
.sym 88330 picorv32.mem_wordsize[2]
.sym 88331 picorv32.reg_op2[18]
.sym 88332 picorv32.mem_wordsize[0]
.sym 88335 picorv32.mem_wordsize[2]
.sym 88336 picorv32.reg_op2[20]
.sym 88337 picorv32.mem_wordsize[0]
.sym 88338 picorv32.reg_op2[4]
.sym 88341 picorv32.reg_op2[3]
.sym 88342 picorv32.mem_wordsize[0]
.sym 88343 picorv32.reg_op2[19]
.sym 88344 picorv32.mem_wordsize[2]
.sym 88345 $abc$36366$n2988
.sym 88346 sys_clk_$glb_clk
.sym 88350 sram_bus_adr[2]
.sym 88361 picorv32.reg_op2[21]
.sym 88366 picorv32.reg_op2[20]
.sym 88375 picorv32.reg_op2[8]
.sym 88377 picorv32.reg_op2[10]
.sym 88390 picorv32.reg_op2[5]
.sym 88391 $abc$36366$n6762
.sym 88392 picorv32.reg_op2[4]
.sym 88393 $abc$36366$n6763
.sym 88395 picorv32.reg_op2[7]
.sym 88396 $abc$36366$n6765
.sym 88401 picorv32.reg_op2[0]
.sym 88402 picorv32.reg_op2[6]
.sym 88404 picorv32.reg_op2[3]
.sym 88407 $abc$36366$n6759
.sym 88409 $abc$36366$n6758
.sym 88410 picorv32.reg_op2[1]
.sym 88411 picorv32.reg_op2[2]
.sym 88413 $abc$36366$n6761
.sym 88417 $abc$36366$n6764
.sym 88419 $abc$36366$n6760
.sym 88421 $auto$alumacc.cc:474:replace_alu$6458.C[1]
.sym 88423 picorv32.reg_op2[0]
.sym 88424 $abc$36366$n6758
.sym 88427 $auto$alumacc.cc:474:replace_alu$6458.C[2]
.sym 88429 $abc$36366$n6759
.sym 88430 picorv32.reg_op2[1]
.sym 88433 $auto$alumacc.cc:474:replace_alu$6458.C[3]
.sym 88435 $abc$36366$n6760
.sym 88436 picorv32.reg_op2[2]
.sym 88439 $auto$alumacc.cc:474:replace_alu$6458.C[4]
.sym 88441 picorv32.reg_op2[3]
.sym 88442 $abc$36366$n6761
.sym 88445 $auto$alumacc.cc:474:replace_alu$6458.C[5]
.sym 88447 picorv32.reg_op2[4]
.sym 88448 $abc$36366$n6762
.sym 88451 $auto$alumacc.cc:474:replace_alu$6458.C[6]
.sym 88453 $abc$36366$n6763
.sym 88454 picorv32.reg_op2[5]
.sym 88457 $auto$alumacc.cc:474:replace_alu$6458.C[7]
.sym 88459 $abc$36366$n6764
.sym 88460 picorv32.reg_op2[6]
.sym 88463 $auto$alumacc.cc:474:replace_alu$6458.C[8]
.sym 88465 picorv32.reg_op2[7]
.sym 88466 $abc$36366$n6765
.sym 88476 spiflash_bitbang_storage_full[2]
.sym 88495 picorv32.reg_op2[18]
.sym 88504 picorv32.reg_op2[18]
.sym 88506 picorv32.reg_op2[16]
.sym 88507 $auto$alumacc.cc:474:replace_alu$6458.C[8]
.sym 88512 picorv32.reg_op2[14]
.sym 88513 picorv32.reg_op2[15]
.sym 88514 $abc$36366$n6767
.sym 88515 $abc$36366$n6772
.sym 88521 $abc$36366$n6766
.sym 88522 picorv32.reg_op2[9]
.sym 88525 $abc$36366$n6770
.sym 88526 $abc$36366$n6768
.sym 88528 $abc$36366$n6751
.sym 88529 picorv32.reg_op2[11]
.sym 88530 picorv32.reg_op2[10]
.sym 88532 $abc$36366$n6769
.sym 88535 picorv32.reg_op2[8]
.sym 88538 $abc$36366$n6771
.sym 88539 picorv32.reg_op2[13]
.sym 88542 picorv32.reg_op2[12]
.sym 88544 $auto$alumacc.cc:474:replace_alu$6458.C[9]
.sym 88546 picorv32.reg_op2[8]
.sym 88547 $abc$36366$n6766
.sym 88550 $auto$alumacc.cc:474:replace_alu$6458.C[10]
.sym 88552 $abc$36366$n6767
.sym 88553 picorv32.reg_op2[9]
.sym 88556 $auto$alumacc.cc:474:replace_alu$6458.C[11]
.sym 88558 $abc$36366$n6768
.sym 88559 picorv32.reg_op2[10]
.sym 88562 $auto$alumacc.cc:474:replace_alu$6458.C[12]
.sym 88564 $abc$36366$n6769
.sym 88565 picorv32.reg_op2[11]
.sym 88568 $auto$alumacc.cc:474:replace_alu$6458.C[13]
.sym 88570 picorv32.reg_op2[12]
.sym 88571 $abc$36366$n6770
.sym 88574 $auto$alumacc.cc:474:replace_alu$6458.C[14]
.sym 88576 picorv32.reg_op2[13]
.sym 88577 $abc$36366$n6771
.sym 88580 $auto$alumacc.cc:474:replace_alu$6458.C[15]
.sym 88582 $abc$36366$n6772
.sym 88583 picorv32.reg_op2[14]
.sym 88586 $auto$alumacc.cc:474:replace_alu$6458.C[16]
.sym 88588 $abc$36366$n6751
.sym 88589 picorv32.reg_op2[15]
.sym 88594 basesoc_uart_phy_rx_reg[2]
.sym 88596 basesoc_uart_phy_rx_reg[1]
.sym 88598 basesoc_uart_phy_rx_reg[4]
.sym 88599 basesoc_uart_phy_rx_reg[3]
.sym 88601 basesoc_uart_phy_rx_reg[0]
.sym 88608 picorv32.reg_op2[9]
.sym 88618 picorv32.reg_op2[31]
.sym 88621 picorv32.reg_op1[30]
.sym 88623 spiflash_miso
.sym 88624 $abc$36366$n6771
.sym 88630 $auto$alumacc.cc:474:replace_alu$6458.C[16]
.sym 88638 $abc$36366$n6755
.sym 88639 picorv32.reg_op2[20]
.sym 88640 $abc$36366$n6775
.sym 88647 $abc$36366$n6753
.sym 88648 picorv32.reg_op2[17]
.sym 88650 $abc$36366$n6776
.sym 88651 picorv32.reg_op2[16]
.sym 88653 $abc$36366$n6754
.sym 88655 picorv32.reg_op2[18]
.sym 88656 $abc$36366$n6774
.sym 88658 picorv32.reg_op2[22]
.sym 88659 $abc$36366$n6773
.sym 88660 picorv32.reg_op2[19]
.sym 88661 picorv32.reg_op2[21]
.sym 88664 picorv32.reg_op2[23]
.sym 88665 $abc$36366$n6752
.sym 88667 $auto$alumacc.cc:474:replace_alu$6458.C[17]
.sym 88669 $abc$36366$n6752
.sym 88670 picorv32.reg_op2[16]
.sym 88673 $auto$alumacc.cc:474:replace_alu$6458.C[18]
.sym 88675 picorv32.reg_op2[17]
.sym 88676 $abc$36366$n6773
.sym 88679 $auto$alumacc.cc:474:replace_alu$6458.C[19]
.sym 88681 $abc$36366$n6774
.sym 88682 picorv32.reg_op2[18]
.sym 88685 $auto$alumacc.cc:474:replace_alu$6458.C[20]
.sym 88687 picorv32.reg_op2[19]
.sym 88688 $abc$36366$n6775
.sym 88691 $auto$alumacc.cc:474:replace_alu$6458.C[21]
.sym 88693 $abc$36366$n6753
.sym 88694 picorv32.reg_op2[20]
.sym 88697 $auto$alumacc.cc:474:replace_alu$6458.C[22]
.sym 88699 $abc$36366$n6776
.sym 88700 picorv32.reg_op2[21]
.sym 88703 $auto$alumacc.cc:474:replace_alu$6458.C[23]
.sym 88705 picorv32.reg_op2[22]
.sym 88706 $abc$36366$n6754
.sym 88709 $auto$alumacc.cc:474:replace_alu$6458.C[24]
.sym 88711 picorv32.reg_op2[23]
.sym 88712 $abc$36366$n6755
.sym 88717 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88718 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 88720 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 88721 basesoc_uart_rx_fifo_wrport_dat_w[0]
.sym 88722 basesoc_uart_rx_fifo_wrport_dat_w[7]
.sym 88723 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88728 $abc$36366$n6782
.sym 88735 $abc$36366$n6753
.sym 88740 basesoc_uart_phy_rx_reg[1]
.sym 88742 $abc$36366$n6774
.sym 88743 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 88746 basesoc_uart_rx_fifo_wrport_dat_w[3]
.sym 88748 $abc$36366$n2777
.sym 88749 sram_bus_adr[2]
.sym 88750 basesoc_uart_rx_fifo_wrport_dat_w[4]
.sym 88751 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 88752 basesoc_uart_rx_fifo_wrport_dat_w[5]
.sym 88753 $auto$alumacc.cc:474:replace_alu$6458.C[24]
.sym 88758 $abc$36366$n6780
.sym 88759 $abc$36366$n6778
.sym 88760 picorv32.reg_op2[25]
.sym 88763 $abc$36366$n6777
.sym 88768 $abc$36366$n6782
.sym 88770 $abc$36366$n6757
.sym 88771 picorv32.reg_op2[30]
.sym 88773 $abc$36366$n6781
.sym 88776 picorv32.reg_op2[26]
.sym 88778 picorv32.reg_op2[31]
.sym 88780 picorv32.reg_op2[24]
.sym 88781 picorv32.reg_op2[29]
.sym 88783 picorv32.reg_op2[27]
.sym 88784 $abc$36366$n6779
.sym 88786 $abc$36366$n6756
.sym 88788 picorv32.reg_op2[28]
.sym 88790 $auto$alumacc.cc:474:replace_alu$6458.C[25]
.sym 88792 $abc$36366$n6777
.sym 88793 picorv32.reg_op2[24]
.sym 88796 $auto$alumacc.cc:474:replace_alu$6458.C[26]
.sym 88798 picorv32.reg_op2[25]
.sym 88799 $abc$36366$n6756
.sym 88802 $auto$alumacc.cc:474:replace_alu$6458.C[27]
.sym 88804 $abc$36366$n6778
.sym 88805 picorv32.reg_op2[26]
.sym 88808 $auto$alumacc.cc:474:replace_alu$6458.C[28]
.sym 88810 picorv32.reg_op2[27]
.sym 88811 $abc$36366$n6779
.sym 88814 $auto$alumacc.cc:474:replace_alu$6458.C[29]
.sym 88816 picorv32.reg_op2[28]
.sym 88817 $abc$36366$n6780
.sym 88820 $auto$alumacc.cc:474:replace_alu$6458.C[30]
.sym 88822 $abc$36366$n6781
.sym 88823 picorv32.reg_op2[29]
.sym 88826 $auto$alumacc.cc:474:replace_alu$6458.C[31]
.sym 88828 $abc$36366$n6782
.sym 88829 picorv32.reg_op2[30]
.sym 88832 $nextpnr_ICESTORM_LC_0$I3
.sym 88834 picorv32.reg_op2[31]
.sym 88835 $abc$36366$n6757
.sym 88842 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 88843 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 88847 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 88858 $abc$36366$n6757
.sym 88865 csrbank5_tuning_word2_w[3]
.sym 88866 basesoc_uart_rx_fifo_wrport_dat_w[6]
.sym 88867 picorv32.reg_op2[22]
.sym 88868 basesoc_uart_phy_rx_reg[5]
.sym 88869 picorv32.reg_op2[10]
.sym 88875 picorv32.reg_op2[8]
.sym 88876 $nextpnr_ICESTORM_LC_0$I3
.sym 88884 picorv32.instr_bge
.sym 88886 picorv32.reg_op1[13]
.sym 88890 picorv32.reg_op1[18]
.sym 88891 picorv32.reg_op1[30]
.sym 88896 $PACKER_VCC_NET
.sym 88897 picorv32.is_slti_blt_slt
.sym 88900 picorv32.instr_beq
.sym 88902 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 88908 $abc$36366$n2857
.sym 88913 $nextpnr_ICESTORM_LC_0$COUT
.sym 88916 $PACKER_VCC_NET
.sym 88917 $nextpnr_ICESTORM_LC_0$I3
.sym 88920 picorv32.instr_bge
.sym 88921 picorv32.is_slti_blt_slt
.sym 88922 picorv32.instr_beq
.sym 88923 $nextpnr_ICESTORM_LC_0$COUT
.sym 88929 picorv32.reg_op1[30]
.sym 88932 picorv32.reg_op1[13]
.sym 88946 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 88950 picorv32.reg_op1[18]
.sym 88960 $abc$36366$n2857
.sym 88961 sys_clk_$glb_clk
.sym 88962 sys_rst_$glb_sr
.sym 88963 basesoc_uart_phy_rx_reg[5]
.sym 88965 basesoc_uart_phy_rx_reg[7]
.sym 88968 basesoc_uart_phy_rx_reg[6]
.sym 88978 picorv32.instr_bge
.sym 88984 $PACKER_VCC_NET
.sym 88987 picorv32.reg_op2[16]
.sym 88990 $abc$36366$n6771
.sym 88991 picorv32.reg_op2[23]
.sym 88996 picorv32.reg_op2[18]
.sym 88997 $abc$36366$n6764
.sym 89005 picorv32.reg_op2[3]
.sym 89006 picorv32.reg_op2[7]
.sym 89008 picorv32.reg_op2[6]
.sym 89010 picorv32.reg_op2[2]
.sym 89013 picorv32.reg_op2[4]
.sym 89015 picorv32.reg_op2[5]
.sym 89016 $abc$36366$n6763
.sym 89017 $abc$36366$n6758
.sym 89018 $abc$36366$n6765
.sym 89020 picorv32.reg_op2[1]
.sym 89023 $abc$36366$n6764
.sym 89027 $abc$36366$n6759
.sym 89028 $abc$36366$n6762
.sym 89030 picorv32.reg_op2[0]
.sym 89033 $abc$36366$n6761
.sym 89034 $abc$36366$n6760
.sym 89036 $auto$alumacc.cc:474:replace_alu$6469.C[1]
.sym 89038 picorv32.reg_op2[0]
.sym 89039 $abc$36366$n6758
.sym 89042 $auto$alumacc.cc:474:replace_alu$6469.C[2]
.sym 89044 picorv32.reg_op2[1]
.sym 89045 $abc$36366$n6759
.sym 89048 $auto$alumacc.cc:474:replace_alu$6469.C[3]
.sym 89050 $abc$36366$n6760
.sym 89051 picorv32.reg_op2[2]
.sym 89054 $auto$alumacc.cc:474:replace_alu$6469.C[4]
.sym 89056 $abc$36366$n6761
.sym 89057 picorv32.reg_op2[3]
.sym 89060 $auto$alumacc.cc:474:replace_alu$6469.C[5]
.sym 89062 $abc$36366$n6762
.sym 89063 picorv32.reg_op2[4]
.sym 89066 $auto$alumacc.cc:474:replace_alu$6469.C[6]
.sym 89068 picorv32.reg_op2[5]
.sym 89069 $abc$36366$n6763
.sym 89072 $auto$alumacc.cc:474:replace_alu$6469.C[7]
.sym 89074 $abc$36366$n6764
.sym 89075 picorv32.reg_op2[6]
.sym 89078 $auto$alumacc.cc:474:replace_alu$6469.C[8]
.sym 89080 picorv32.reg_op2[7]
.sym 89081 $abc$36366$n6765
.sym 89086 csrbank5_tuning_word2_w[3]
.sym 89106 regs1
.sym 89118 picorv32.reg_op2[11]
.sym 89119 picorv32.reg_op2[26]
.sym 89122 $auto$alumacc.cc:474:replace_alu$6469.C[8]
.sym 89129 $abc$36366$n6772
.sym 89130 $abc$36366$n6751
.sym 89131 $abc$36366$n6767
.sym 89134 picorv32.reg_op2[14]
.sym 89137 $abc$36366$n6766
.sym 89138 $abc$36366$n6770
.sym 89139 picorv32.reg_op2[10]
.sym 89140 $abc$36366$n6769
.sym 89144 picorv32.reg_op2[11]
.sym 89145 picorv32.reg_op2[8]
.sym 89148 picorv32.reg_op2[12]
.sym 89150 $abc$36366$n6771
.sym 89152 picorv32.reg_op2[13]
.sym 89154 $abc$36366$n6768
.sym 89155 picorv32.reg_op2[9]
.sym 89156 picorv32.reg_op2[15]
.sym 89159 $auto$alumacc.cc:474:replace_alu$6469.C[9]
.sym 89161 $abc$36366$n6766
.sym 89162 picorv32.reg_op2[8]
.sym 89165 $auto$alumacc.cc:474:replace_alu$6469.C[10]
.sym 89167 $abc$36366$n6767
.sym 89168 picorv32.reg_op2[9]
.sym 89171 $auto$alumacc.cc:474:replace_alu$6469.C[11]
.sym 89173 picorv32.reg_op2[10]
.sym 89174 $abc$36366$n6768
.sym 89177 $auto$alumacc.cc:474:replace_alu$6469.C[12]
.sym 89179 $abc$36366$n6769
.sym 89180 picorv32.reg_op2[11]
.sym 89183 $auto$alumacc.cc:474:replace_alu$6469.C[13]
.sym 89185 picorv32.reg_op2[12]
.sym 89186 $abc$36366$n6770
.sym 89189 $auto$alumacc.cc:474:replace_alu$6469.C[14]
.sym 89191 picorv32.reg_op2[13]
.sym 89192 $abc$36366$n6771
.sym 89195 $auto$alumacc.cc:474:replace_alu$6469.C[15]
.sym 89197 picorv32.reg_op2[14]
.sym 89198 $abc$36366$n6772
.sym 89201 $auto$alumacc.cc:474:replace_alu$6469.C[16]
.sym 89203 picorv32.reg_op2[15]
.sym 89204 $abc$36366$n6751
.sym 89209 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 89210 interface5_bank_bus_dat_r[0]
.sym 89212 $abc$36366$n4910
.sym 89214 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 89215 $abc$36366$n4909_1
.sym 89216 $abc$36366$n3883
.sym 89234 picorv32.reg_op2[12]
.sym 89235 $abc$36366$n4919
.sym 89236 $abc$36366$n3885
.sym 89238 picorv32.reg_op2[13]
.sym 89241 sram_bus_adr[2]
.sym 89242 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 89245 $auto$alumacc.cc:474:replace_alu$6469.C[16]
.sym 89250 picorv32.reg_op2[20]
.sym 89251 $abc$36366$n6774
.sym 89252 $abc$36366$n6773
.sym 89253 picorv32.reg_op2[17]
.sym 89254 picorv32.reg_op2[19]
.sym 89255 picorv32.reg_op2[21]
.sym 89259 picorv32.reg_op2[16]
.sym 89260 $abc$36366$n6755
.sym 89263 picorv32.reg_op2[23]
.sym 89266 picorv32.reg_op2[18]
.sym 89267 $abc$36366$n6752
.sym 89268 $abc$36366$n6776
.sym 89273 picorv32.reg_op2[22]
.sym 89274 $abc$36366$n6753
.sym 89279 $abc$36366$n6754
.sym 89280 $abc$36366$n6775
.sym 89282 $auto$alumacc.cc:474:replace_alu$6469.C[17]
.sym 89284 $abc$36366$n6752
.sym 89285 picorv32.reg_op2[16]
.sym 89288 $auto$alumacc.cc:474:replace_alu$6469.C[18]
.sym 89290 $abc$36366$n6773
.sym 89291 picorv32.reg_op2[17]
.sym 89294 $auto$alumacc.cc:474:replace_alu$6469.C[19]
.sym 89296 $abc$36366$n6774
.sym 89297 picorv32.reg_op2[18]
.sym 89300 $auto$alumacc.cc:474:replace_alu$6469.C[20]
.sym 89302 picorv32.reg_op2[19]
.sym 89303 $abc$36366$n6775
.sym 89306 $auto$alumacc.cc:474:replace_alu$6469.C[21]
.sym 89308 $abc$36366$n6753
.sym 89309 picorv32.reg_op2[20]
.sym 89312 $auto$alumacc.cc:474:replace_alu$6469.C[22]
.sym 89314 $abc$36366$n6776
.sym 89315 picorv32.reg_op2[21]
.sym 89318 $auto$alumacc.cc:474:replace_alu$6469.C[23]
.sym 89320 picorv32.reg_op2[22]
.sym 89321 $abc$36366$n6754
.sym 89324 $auto$alumacc.cc:474:replace_alu$6469.C[24]
.sym 89326 picorv32.reg_op2[23]
.sym 89327 $abc$36366$n6755
.sym 89333 csrbank5_tuning_word0_w[5]
.sym 89335 csrbank5_tuning_word0_w[7]
.sym 89337 csrbank5_tuning_word1_w[0]
.sym 89339 csrbank5_tuning_word2_w[0]
.sym 89344 basesoc_uart_phy_rx_busy
.sym 89356 csrbank5_tuning_word0_w[0]
.sym 89358 csrbank5_tuning_word2_w[3]
.sym 89359 picorv32.reg_op2[22]
.sym 89362 basesoc_uart_phy_rx_busy
.sym 89368 $auto$alumacc.cc:474:replace_alu$6469.C[24]
.sym 89373 $abc$36366$n6780
.sym 89374 picorv32.reg_op2[25]
.sym 89375 $abc$36366$n6756
.sym 89377 $abc$36366$n6779
.sym 89378 picorv32.reg_op2[24]
.sym 89379 $abc$36366$n6781
.sym 89383 picorv32.reg_op2[29]
.sym 89384 picorv32.reg_op2[30]
.sym 89385 picorv32.reg_op2[27]
.sym 89387 $abc$36366$n6778
.sym 89388 $PACKER_VCC_NET
.sym 89389 picorv32.reg_op2[26]
.sym 89396 picorv32.reg_op2[28]
.sym 89398 $abc$36366$n6777
.sym 89401 $abc$36366$n6782
.sym 89405 $auto$alumacc.cc:474:replace_alu$6469.C[25]
.sym 89407 picorv32.reg_op2[24]
.sym 89408 $abc$36366$n6777
.sym 89411 $auto$alumacc.cc:474:replace_alu$6469.C[26]
.sym 89413 $abc$36366$n6756
.sym 89414 picorv32.reg_op2[25]
.sym 89417 $auto$alumacc.cc:474:replace_alu$6469.C[27]
.sym 89419 $abc$36366$n6778
.sym 89420 picorv32.reg_op2[26]
.sym 89423 $auto$alumacc.cc:474:replace_alu$6469.C[28]
.sym 89425 $abc$36366$n6779
.sym 89426 picorv32.reg_op2[27]
.sym 89429 $auto$alumacc.cc:474:replace_alu$6469.C[29]
.sym 89431 picorv32.reg_op2[28]
.sym 89432 $abc$36366$n6780
.sym 89435 $auto$alumacc.cc:474:replace_alu$6469.C[30]
.sym 89437 $abc$36366$n6781
.sym 89438 picorv32.reg_op2[29]
.sym 89441 $nextpnr_ICESTORM_LC_11$I3
.sym 89443 $abc$36366$n6782
.sym 89444 picorv32.reg_op2[30]
.sym 89447 $nextpnr_ICESTORM_LC_11$COUT
.sym 89449 $PACKER_VCC_NET
.sym 89451 $nextpnr_ICESTORM_LC_11$I3
.sym 89456 $abc$36366$n3885
.sym 89457 $abc$36366$n3887
.sym 89458 $abc$36366$n3889
.sym 89459 $abc$36366$n3891
.sym 89460 $abc$36366$n3893
.sym 89461 $abc$36366$n3895
.sym 89462 $abc$36366$n3897
.sym 89470 csrbank5_tuning_word0_w[7]
.sym 89471 picorv32.reg_op2[29]
.sym 89474 sram_bus_dat_w[7]
.sym 89475 $abc$36366$n2715
.sym 89476 csrbank5_tuning_word0_w[5]
.sym 89487 sram_bus_dat_w[0]
.sym 89491 $nextpnr_ICESTORM_LC_11$COUT
.sym 89503 sram_bus_adr[0]
.sym 89505 csrbank5_tuning_word0_w[3]
.sym 89507 $abc$36366$n4919
.sym 89508 sram_bus_adr[1]
.sym 89510 picorv32.reg_op2[31]
.sym 89514 $abc$36366$n3887
.sym 89516 $abc$36366$n6757
.sym 89517 $abc$36366$n3236
.sym 89518 csrbank5_tuning_word2_w[3]
.sym 89522 basesoc_uart_phy_rx_busy
.sym 89523 $abc$36366$n3889
.sym 89525 $abc$36366$n114
.sym 89526 $abc$36366$n4918_1
.sym 89527 $abc$36366$n3897
.sym 89528 $nextpnr_ICESTORM_LC_12$I3
.sym 89530 picorv32.reg_op2[31]
.sym 89531 $abc$36366$n6757
.sym 89532 $nextpnr_ICESTORM_LC_11$COUT
.sym 89538 $nextpnr_ICESTORM_LC_12$I3
.sym 89543 $abc$36366$n3889
.sym 89544 basesoc_uart_phy_rx_busy
.sym 89548 $abc$36366$n114
.sym 89555 $abc$36366$n3897
.sym 89556 basesoc_uart_phy_rx_busy
.sym 89559 $abc$36366$n4918_1
.sym 89561 $abc$36366$n3236
.sym 89562 $abc$36366$n4919
.sym 89565 csrbank5_tuning_word2_w[3]
.sym 89566 sram_bus_adr[1]
.sym 89567 csrbank5_tuning_word0_w[3]
.sym 89568 sram_bus_adr[0]
.sym 89571 basesoc_uart_phy_rx_busy
.sym 89572 $abc$36366$n3887
.sym 89576 sys_clk_$glb_clk
.sym 89577 sys_rst_$glb_sr
.sym 89578 $abc$36366$n3899
.sym 89579 $abc$36366$n3901
.sym 89580 $abc$36366$n3903
.sym 89581 $abc$36366$n3905
.sym 89582 $abc$36366$n3907
.sym 89583 $abc$36366$n3909
.sym 89584 $abc$36366$n3911
.sym 89585 $abc$36366$n3913
.sym 89605 csrbank5_tuning_word0_w[1]
.sym 89609 $abc$36366$n11
.sym 89613 csrbank5_tuning_word1_w[7]
.sym 89620 $abc$36366$n3982
.sym 89623 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 89628 csrbank5_tuning_word0_w[0]
.sym 89636 $abc$36366$n3901
.sym 89637 $abc$36366$n3903
.sym 89638 basesoc_uart_phy_rx_busy
.sym 89640 basesoc_uart_phy_tx_busy
.sym 89643 $abc$36366$n3899
.sym 89644 $abc$36366$n3980
.sym 89646 $abc$36366$n3905
.sym 89650 $abc$36366$n3913
.sym 89652 $abc$36366$n3913
.sym 89655 basesoc_uart_phy_rx_busy
.sym 89659 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 89661 csrbank5_tuning_word0_w[0]
.sym 89665 $abc$36366$n3901
.sym 89667 basesoc_uart_phy_rx_busy
.sym 89671 $abc$36366$n3903
.sym 89672 basesoc_uart_phy_rx_busy
.sym 89678 $abc$36366$n3980
.sym 89679 basesoc_uart_phy_tx_busy
.sym 89682 basesoc_uart_phy_rx_busy
.sym 89685 $abc$36366$n3905
.sym 89689 $abc$36366$n3899
.sym 89691 basesoc_uart_phy_rx_busy
.sym 89694 basesoc_uart_phy_tx_busy
.sym 89696 $abc$36366$n3982
.sym 89699 sys_clk_$glb_clk
.sym 89700 sys_rst_$glb_sr
.sym 89701 $abc$36366$n3915
.sym 89702 $abc$36366$n3917
.sym 89703 $abc$36366$n3919
.sym 89704 $abc$36366$n3921
.sym 89705 $abc$36366$n3923
.sym 89706 $abc$36366$n3925
.sym 89707 $abc$36366$n3927
.sym 89708 $abc$36366$n3929
.sym 89716 csrbank5_tuning_word1_w[5]
.sym 89726 $abc$36366$n4919
.sym 89728 csrbank5_tuning_word1_w[2]
.sym 89729 csrbank5_tuning_word3_w[3]
.sym 89731 csrbank5_tuning_word3_w[4]
.sym 89742 $abc$36366$n3996
.sym 89744 $abc$36366$n130
.sym 89745 sram_bus_adr[0]
.sym 89748 $abc$36366$n124
.sym 89750 $abc$36366$n110
.sym 89751 sram_bus_adr[1]
.sym 89754 basesoc_uart_phy_rx_busy
.sym 89755 $abc$36366$n4006
.sym 89756 $abc$36366$n4008
.sym 89762 basesoc_uart_phy_tx_busy
.sym 89764 csrbank5_tuning_word2_w[1]
.sym 89771 $abc$36366$n3925
.sym 89777 $abc$36366$n130
.sym 89782 $abc$36366$n4006
.sym 89784 basesoc_uart_phy_tx_busy
.sym 89788 basesoc_uart_phy_rx_busy
.sym 89789 $abc$36366$n3925
.sym 89793 sram_bus_adr[0]
.sym 89794 csrbank5_tuning_word2_w[1]
.sym 89795 $abc$36366$n110
.sym 89796 sram_bus_adr[1]
.sym 89799 $abc$36366$n124
.sym 89806 $abc$36366$n3996
.sym 89808 basesoc_uart_phy_tx_busy
.sym 89812 $abc$36366$n4008
.sym 89813 basesoc_uart_phy_tx_busy
.sym 89817 $abc$36366$n110
.sym 89822 sys_clk_$glb_clk
.sym 89823 sys_rst_$glb_sr
.sym 89824 $abc$36366$n3931
.sym 89825 $abc$36366$n3933
.sym 89826 $abc$36366$n3935
.sym 89827 $abc$36366$n3937
.sym 89828 $abc$36366$n3939
.sym 89829 $abc$36366$n3941
.sym 89830 $abc$36366$n3943
.sym 89831 $abc$36366$n3946
.sym 89842 basesoc_uart_phy_rx_busy
.sym 89843 csrbank5_tuning_word2_w[5]
.sym 89848 basesoc_uart_phy_tx_busy
.sym 89852 csrbank5_tuning_word1_w[4]
.sym 89854 csrbank5_tuning_word1_w[3]
.sym 89855 basesoc_uart_phy_rx_busy
.sym 89859 csrbank5_tuning_word0_w[0]
.sym 89870 $abc$36366$n13
.sym 89877 $abc$36366$n5
.sym 89879 $abc$36366$n11
.sym 89880 $abc$36366$n118
.sym 89883 $abc$36366$n2715
.sym 89885 csrbank5_tuning_word1_w[4]
.sym 89886 sram_bus_adr[0]
.sym 89887 csrbank5_tuning_word1_w[3]
.sym 89889 csrbank5_tuning_word3_w[3]
.sym 89891 csrbank5_tuning_word3_w[4]
.sym 89894 sram_bus_adr[1]
.sym 89901 $abc$36366$n13
.sym 89918 $abc$36366$n5
.sym 89923 $abc$36366$n11
.sym 89928 sram_bus_adr[0]
.sym 89929 sram_bus_adr[1]
.sym 89930 csrbank5_tuning_word3_w[4]
.sym 89931 csrbank5_tuning_word1_w[4]
.sym 89934 csrbank5_tuning_word1_w[3]
.sym 89935 sram_bus_adr[0]
.sym 89936 sram_bus_adr[1]
.sym 89937 csrbank5_tuning_word3_w[3]
.sym 89941 $abc$36366$n118
.sym 89944 $abc$36366$n2715
.sym 89945 sys_clk_$glb_clk
.sym 89947 $abc$36366$n6338
.sym 89948 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 89949 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 89952 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 89954 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 89975 sram_bus_dat_w[0]
.sym 89977 csrbank5_tuning_word3_w[2]
.sym 89993 $abc$36366$n4038
.sym 90002 $abc$36366$n3990
.sym 90003 $abc$36366$n4042
.sym 90008 basesoc_uart_phy_tx_busy
.sym 90013 $abc$36366$n4014
.sym 90016 $abc$36366$n4020
.sym 90021 basesoc_uart_phy_tx_busy
.sym 90022 $abc$36366$n3990
.sym 90028 basesoc_uart_phy_tx_busy
.sym 90030 $abc$36366$n4042
.sym 90045 basesoc_uart_phy_tx_busy
.sym 90047 $abc$36366$n4014
.sym 90051 $abc$36366$n4020
.sym 90054 basesoc_uart_phy_tx_busy
.sym 90057 basesoc_uart_phy_tx_busy
.sym 90060 $abc$36366$n4038
.sym 90068 sys_clk_$glb_clk
.sym 90069 sys_rst_$glb_sr
.sym 90075 csrbank5_tuning_word0_w[0]
.sym 90086 $abc$36366$n118
.sym 90113 $abc$36366$n2717
.sym 90116 sram_bus_dat_w[3]
.sym 90122 sram_bus_dat_w[4]
.sym 90156 sram_bus_dat_w[4]
.sym 90162 sram_bus_dat_w[3]
.sym 90190 $abc$36366$n2717
.sym 90191 sys_clk_$glb_clk
.sym 90192 sys_rst_$glb_sr
.sym 90214 $abc$36366$n2715
.sym 90391 spiflash_mosi
.sym 90409 spiflash_mosi
.sym 90416 $abc$36366$n2906_1
.sym 90417 $abc$36366$n2968
.sym 90418 $abc$36366$n2940_1
.sym 90419 $abc$36366$n2953_1
.sym 90420 $abc$36366$n2919_1
.sym 90421 $abc$36366$n2974
.sym 90422 $abc$36366$n2926
.sym 90423 $abc$36366$n2983
.sym 90450 spram_maskwren11[3]
.sym 90451 spram_dataout01[13]
.sym 90459 spram_datain1[10]
.sym 90461 slave_sel_r[2]
.sym 90466 spram_dataout01[4]
.sym 90471 spram_bus_adr[14]
.sym 90472 spram_datain1[7]
.sym 90473 spram_datain1[12]
.sym 90483 spram_dataout01[11]
.sym 90487 spram_dataout11[4]
.sym 90488 spram_dataout11[11]
.sym 90491 spram_dataout11[4]
.sym 90492 slave_sel_r[2]
.sym 90493 spram_bus_adr[14]
.sym 90494 spram_dataout01[4]
.sym 90498 spram_datain1[12]
.sym 90500 spram_bus_adr[14]
.sym 90504 spram_datain1[7]
.sym 90505 spram_bus_adr[14]
.sym 90509 slave_sel_r[2]
.sym 90510 spram_bus_adr[14]
.sym 90511 spram_dataout11[11]
.sym 90512 spram_dataout01[11]
.sym 90516 spram_datain1[10]
.sym 90517 spram_bus_adr[14]
.sym 90523 spram_datain1[10]
.sym 90524 spram_bus_adr[14]
.sym 90528 spram_datain1[7]
.sym 90529 spram_bus_adr[14]
.sym 90534 spram_datain1[12]
.sym 90536 spram_bus_adr[14]
.sym 90544 spram_datain01[11]
.sym 90545 spram_datain11[11]
.sym 90546 $abc$36366$n2923
.sym 90547 spram_datain11[3]
.sym 90548 $abc$36366$n2957
.sym 90549 $abc$36366$n2979
.sym 90550 spram_datain01[3]
.sym 90551 $abc$36366$n2898_1
.sym 90556 spram_dataout01[4]
.sym 90557 spram_datain11[0]
.sym 90558 spram_dataout01[1]
.sym 90560 spram_datain01[12]
.sym 90562 spram_datain11[7]
.sym 90563 spram_datain01[6]
.sym 90564 slave_sel_r[2]
.sym 90565 spram_datain1[12]
.sym 90566 spram_dataout01[0]
.sym 90567 slave_sel_r[2]
.sym 90568 spiflash_cs_n
.sym 90572 spram_datain1[13]
.sym 90575 spram_datain11[12]
.sym 90577 spram_dataout01[11]
.sym 90578 $abc$36366$n2968
.sym 90584 spram_datain1[3]
.sym 90586 spram_datain11[10]
.sym 90588 $abc$36366$n2898_1
.sym 90592 spram_dataout11[6]
.sym 90594 spram_dataout11[7]
.sym 90595 $abc$36366$n2923
.sym 90596 spram_maskwren01[3]
.sym 90601 spram_dataout11[10]
.sym 90603 spram_dataout11[8]
.sym 90609 spram_dataout11[11]
.sym 90622 slave_sel_r[2]
.sym 90625 spram_dataout01[14]
.sym 90627 spram_bus_adr[14]
.sym 90628 spram_datain1[4]
.sym 90630 spram_datain1[13]
.sym 90635 spram_dataout01[15]
.sym 90637 spram_maskwren1[3]
.sym 90643 spram_dataout11[15]
.sym 90649 spram_dataout11[14]
.sym 90654 spram_bus_adr[14]
.sym 90657 spram_datain1[4]
.sym 90660 slave_sel_r[2]
.sym 90661 spram_dataout11[15]
.sym 90662 spram_dataout01[15]
.sym 90663 spram_bus_adr[14]
.sym 90666 spram_dataout01[14]
.sym 90667 slave_sel_r[2]
.sym 90668 spram_bus_adr[14]
.sym 90669 spram_dataout11[14]
.sym 90673 spram_bus_adr[14]
.sym 90675 spram_maskwren1[3]
.sym 90678 spram_maskwren1[3]
.sym 90680 spram_bus_adr[14]
.sym 90685 spram_datain1[13]
.sym 90687 spram_bus_adr[14]
.sym 90690 spram_bus_adr[14]
.sym 90692 spram_datain1[13]
.sym 90696 spram_datain1[4]
.sym 90697 spram_bus_adr[14]
.sym 90703 spram_datain11[5]
.sym 90704 spram_datain01[15]
.sym 90705 spram_datain01[9]
.sym 90706 spram_datain01[14]
.sym 90707 spram_datain11[9]
.sym 90708 spram_datain11[15]
.sym 90709 spram_datain11[14]
.sym 90710 spram_datain01[5]
.sym 90717 spram_datain11[13]
.sym 90718 spram_bus_adr[3]
.sym 90719 spram_datain1[11]
.sym 90721 spram_dataout01[14]
.sym 90723 spram_bus_adr[14]
.sym 90725 spram_bus_adr[7]
.sym 90726 spram_bus_adr[14]
.sym 90733 $PACKER_GND_NET
.sym 90734 spram_datain01[5]
.sym 90735 spram_bus_adr[14]
.sym 90738 spram_datain11[4]
.sym 90827 $PACKER_GND_NET
.sym 90836 picorv32.reg_op1[21]
.sym 90838 spram_dataout11[4]
.sym 90841 spram_maskwren01[3]
.sym 90846 spram_datain1[9]
.sym 90851 spram_bus_adr[10]
.sym 90852 spram_datain1[5]
.sym 90853 spram_datain1[3]
.sym 90861 spram_datain1[13]
.sym 90967 spram_dataout11[14]
.sym 91102 spiflash_bitbang_storage_full[2]
.sym 91221 $abc$36366$n3070
.sym 91223 sram_bus_dat_w[2]
.sym 91247 $abc$36366$n3070
.sym 91263 picorv32.cpuregs_rs1[9]
.sym 91314 picorv32.cpuregs_rs1[9]
.sym 91315 $abc$36366$n3070
.sym 91316 sys_clk_$glb_clk
.sym 91317 $abc$36366$n208_$glb_sr
.sym 91344 spram_datain1[5]
.sym 91345 spram_datain1[3]
.sym 91348 spram_datain1[13]
.sym 91368 picorv32.irq_mask[23]
.sym 91370 picorv32.irq_mask[20]
.sym 91372 picorv32.irq_pending[23]
.sym 91386 $abc$36366$n3066
.sym 91389 picorv32.irq_pending[20]
.sym 91392 picorv32.irq_mask[23]
.sym 91394 picorv32.irq_pending[23]
.sym 91411 picorv32.irq_mask[20]
.sym 91412 picorv32.irq_pending[20]
.sym 91428 picorv32.irq_mask[20]
.sym 91431 picorv32.irq_pending[20]
.sym 91438 $abc$36366$n3066
.sym 91439 sys_clk_$glb_clk
.sym 91440 $abc$36366$n208_$glb_sr
.sym 91453 $abc$36366$n3048
.sym 91454 picorv32.irq_mask[23]
.sym 91456 picorv32.irq_mask[20]
.sym 91467 $abc$36366$n3066
.sym 91469 picorv32.irq_pending[29]
.sym 91503 picorv32.irq_pending[23]
.sym 91509 $abc$36366$n3066
.sym 91511 picorv32.irq_mask[23]
.sym 91545 picorv32.irq_pending[23]
.sym 91546 picorv32.irq_mask[23]
.sym 91561 $abc$36366$n3066
.sym 91562 sys_clk_$glb_clk
.sym 91563 $abc$36366$n208_$glb_sr
.sym 91594 spiflash_bitbang_storage_full[2]
.sym 91599 $abc$36366$n3412
.sym 91606 $abc$36366$n3412
.sym 91610 picorv32.cpuregs_rs1[14]
.sym 91617 picorv32.irq_pending[17]
.sym 91622 picorv32.cpuregs_rs1[30]
.sym 91625 picorv32.irq_mask[30]
.sym 91626 picorv32.irq_mask[17]
.sym 91632 $abc$36366$n3070
.sym 91636 $abc$36366$n4889_1
.sym 91638 $abc$36366$n4889_1
.sym 91639 $abc$36366$n3412
.sym 91640 picorv32.irq_mask[30]
.sym 91644 picorv32.irq_mask[17]
.sym 91646 $abc$36366$n3412
.sym 91665 picorv32.cpuregs_rs1[30]
.sym 91668 picorv32.irq_mask[17]
.sym 91670 picorv32.irq_pending[17]
.sym 91682 picorv32.cpuregs_rs1[14]
.sym 91684 $abc$36366$n3070
.sym 91685 sys_clk_$glb_clk
.sym 91686 $abc$36366$n208_$glb_sr
.sym 91712 picorv32.irq_mask[17]
.sym 91713 $abc$36366$n3070
.sym 91715 sram_bus_dat_w[2]
.sym 91718 $abc$36366$n3070
.sym 91721 picorv32.irq_mask[29]
.sym 91730 picorv32.irq_pending[29]
.sym 91731 picorv32.irq_mask[20]
.sym 91732 picorv32.irq_mask[30]
.sym 91734 picorv32.irq_mask[17]
.sym 91735 picorv32.irq_mask[18]
.sym 91737 picorv32.irq_pending[18]
.sym 91739 $abc$36366$n3066
.sym 91747 picorv32.irq_mask[29]
.sym 91755 picorv32.irq_pending[30]
.sym 91756 picorv32.irq_pending[17]
.sym 91759 $abc$36366$n3412
.sym 91761 $abc$36366$n3412
.sym 91762 picorv32.irq_mask[18]
.sym 91767 picorv32.irq_mask[18]
.sym 91768 picorv32.irq_pending[18]
.sym 91775 picorv32.irq_pending[29]
.sym 91776 picorv32.irq_mask[29]
.sym 91780 picorv32.irq_pending[30]
.sym 91782 picorv32.irq_mask[30]
.sym 91787 picorv32.irq_mask[17]
.sym 91788 picorv32.irq_pending[17]
.sym 91792 $abc$36366$n3412
.sym 91793 picorv32.irq_mask[20]
.sym 91797 picorv32.irq_pending[18]
.sym 91800 picorv32.irq_mask[18]
.sym 91804 picorv32.irq_mask[30]
.sym 91806 picorv32.irq_pending[30]
.sym 91807 $abc$36366$n3066
.sym 91808 sys_clk_$glb_clk
.sym 91809 $abc$36366$n208_$glb_sr
.sym 91835 spram_datain1[5]
.sym 91840 spram_datain1[13]
.sym 91841 spram_datain1[3]
.sym 91863 picorv32.irq_mask[23]
.sym 91864 picorv32.cpuregs_rs1[20]
.sym 91867 picorv32.cpuregs_rs1[26]
.sym 91868 $abc$36366$n3412
.sym 91875 picorv32.cpuregs_rs1[23]
.sym 91878 $abc$36366$n3070
.sym 91882 picorv32.cpuregs_rs1[17]
.sym 91893 picorv32.cpuregs_rs1[26]
.sym 91903 picorv32.cpuregs_rs1[20]
.sym 91909 picorv32.cpuregs_rs1[23]
.sym 91914 $abc$36366$n3412
.sym 91916 picorv32.irq_mask[23]
.sym 91922 picorv32.cpuregs_rs1[17]
.sym 91930 $abc$36366$n3070
.sym 91931 sys_clk_$glb_clk
.sym 91932 $abc$36366$n208_$glb_sr
.sym 91949 picorv32.irq_mask[26]
.sym 91963 picorv32.irq_mask[19]
.sym 91985 $abc$36366$n3070
.sym 91999 picorv32.cpuregs_rs1[29]
.sym 92001 picorv32.cpuregs_rs1[19]
.sym 92038 picorv32.cpuregs_rs1[29]
.sym 92050 picorv32.cpuregs_rs1[19]
.sym 92053 $abc$36366$n3070
.sym 92054 sys_clk_$glb_clk
.sym 92055 $abc$36366$n208_$glb_sr
.sym 92067 sram_bus_adr[2]
.sym 92089 sram_bus_adr[2]
.sym 92090 spiflash_bitbang_storage_full[2]
.sym 92212 sram_bus_dat_w[2]
.sym 92233 spram_bus_adr[2]
.sym 92265 spram_bus_adr[2]
.sym 92300 sys_clk_$glb_clk
.sym 92301 sys_rst_$glb_sr
.sym 92327 sram_bus_adr[2]
.sym 92354 $abc$36366$n2942
.sym 92372 sram_bus_dat_w[2]
.sym 92407 sram_bus_dat_w[2]
.sym 92422 $abc$36366$n2942
.sym 92423 sys_clk_$glb_clk
.sym 92424 sys_rst_$glb_sr
.sym 92439 spiflash_bitbang_storage_full[2]
.sym 92440 $abc$36366$n2942
.sym 92457 basesoc_uart_phy_rx_reg[2]
.sym 92468 basesoc_uart_phy_rx_reg[5]
.sym 92470 basesoc_uart_phy_rx_reg[4]
.sym 92471 basesoc_uart_phy_rx_reg[3]
.sym 92482 basesoc_uart_phy_rx_reg[2]
.sym 92492 basesoc_uart_phy_rx_reg[1]
.sym 92493 $abc$36366$n2777
.sym 92502 basesoc_uart_phy_rx_reg[3]
.sym 92511 basesoc_uart_phy_rx_reg[2]
.sym 92523 basesoc_uart_phy_rx_reg[5]
.sym 92530 basesoc_uart_phy_rx_reg[4]
.sym 92541 basesoc_uart_phy_rx_reg[1]
.sym 92545 $abc$36366$n2777
.sym 92546 sys_clk_$glb_clk
.sym 92547 sys_rst_$glb_sr
.sym 92562 basesoc_uart_phy_rx_reg[5]
.sym 92576 basesoc_uart_phy_rx_reg[7]
.sym 92580 sram_bus_dat_w[3]
.sym 92581 sram_bus_adr[2]
.sym 92582 basesoc_uart_phy_rx_reg[6]
.sym 92589 basesoc_uart_phy_rx_reg[6]
.sym 92593 basesoc_uart_phy_rx_reg[4]
.sym 92594 basesoc_uart_phy_rx_reg[7]
.sym 92602 basesoc_uart_phy_rx_reg[3]
.sym 92604 basesoc_uart_phy_rx_reg[0]
.sym 92613 basesoc_uart_phy_rx_reg[5]
.sym 92616 $abc$36366$n2756
.sym 92622 basesoc_uart_phy_rx_reg[4]
.sym 92630 basesoc_uart_phy_rx_reg[5]
.sym 92641 basesoc_uart_phy_rx_reg[6]
.sym 92648 basesoc_uart_phy_rx_reg[0]
.sym 92654 basesoc_uart_phy_rx_reg[7]
.sym 92658 basesoc_uart_phy_rx_reg[3]
.sym 92668 $abc$36366$n2756
.sym 92669 sys_clk_$glb_clk
.sym 92670 sys_rst_$glb_sr
.sym 92714 $PACKER_VCC_NET
.sym 92717 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 92719 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 92722 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 92730 $abc$36366$n2856
.sym 92731 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 92744 $nextpnr_ICESTORM_LC_17$O
.sym 92746 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 92750 $auto$alumacc.cc:474:replace_alu$6512.C[2]
.sym 92753 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 92756 $auto$alumacc.cc:474:replace_alu$6512.C[3]
.sym 92758 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 92760 $auto$alumacc.cc:474:replace_alu$6512.C[2]
.sym 92763 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 92766 $auto$alumacc.cc:474:replace_alu$6512.C[3]
.sym 92787 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 92790 $PACKER_VCC_NET
.sym 92791 $abc$36366$n2856
.sym 92792 sys_clk_$glb_clk
.sym 92793 sys_rst_$glb_sr
.sym 92823 sram_bus_adr[0]
.sym 92825 $abc$36366$n2719
.sym 92837 $abc$36366$n2777
.sym 92846 regs1
.sym 92848 basesoc_uart_phy_rx_reg[6]
.sym 92861 basesoc_uart_phy_rx_reg[7]
.sym 92868 basesoc_uart_phy_rx_reg[6]
.sym 92882 regs1
.sym 92900 basesoc_uart_phy_rx_reg[7]
.sym 92914 $abc$36366$n2777
.sym 92915 sys_clk_$glb_clk
.sym 92916 sys_rst_$glb_sr
.sym 92923 $abc$36366$n122
.sym 92933 $abc$36366$n2777
.sym 92949 csrbank5_tuning_word2_w[3]
.sym 92951 $abc$36366$n3236
.sym 92979 sram_bus_dat_w[3]
.sym 92985 $abc$36366$n2719
.sym 92992 sram_bus_dat_w[3]
.sym 93037 $abc$36366$n2719
.sym 93038 sys_clk_$glb_clk
.sym 93039 sys_rst_$glb_sr
.sym 93047 $abc$36366$n116
.sym 93065 sram_bus_dat_w[3]
.sym 93072 $abc$36366$n122
.sym 93087 $abc$36366$n122
.sym 93089 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 93093 sram_bus_adr[0]
.sym 93094 basesoc_uart_phy_rx_busy
.sym 93095 $abc$36366$n4909_1
.sym 93096 $abc$36366$n3883
.sym 93101 csrbank5_tuning_word0_w[0]
.sym 93102 sram_bus_adr[1]
.sym 93106 csrbank5_tuning_word3_w[0]
.sym 93107 $abc$36366$n3885
.sym 93108 $abc$36366$n4910
.sym 93111 $abc$36366$n3236
.sym 93112 $abc$36366$n116
.sym 93114 $abc$36366$n3883
.sym 93116 basesoc_uart_phy_rx_busy
.sym 93120 $abc$36366$n3236
.sym 93121 $abc$36366$n4910
.sym 93122 $abc$36366$n4909_1
.sym 93132 sram_bus_adr[0]
.sym 93133 csrbank5_tuning_word3_w[0]
.sym 93134 sram_bus_adr[1]
.sym 93135 $abc$36366$n116
.sym 93146 $abc$36366$n3885
.sym 93147 basesoc_uart_phy_rx_busy
.sym 93150 $abc$36366$n122
.sym 93151 sram_bus_adr[0]
.sym 93152 csrbank5_tuning_word0_w[0]
.sym 93153 sram_bus_adr[1]
.sym 93158 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 93159 csrbank5_tuning_word0_w[0]
.sym 93161 sys_clk_$glb_clk
.sym 93162 sys_rst_$glb_sr
.sym 93170 csrbank5_tuning_word1_w[1]
.sym 93190 $abc$36366$n2717
.sym 93194 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 93211 $abc$36366$n116
.sym 93212 sram_bus_dat_w[7]
.sym 93215 $abc$36366$n2715
.sym 93223 sram_bus_dat_w[5]
.sym 93232 $abc$36366$n122
.sym 93243 sram_bus_dat_w[5]
.sym 93257 sram_bus_dat_w[7]
.sym 93267 $abc$36366$n116
.sym 93279 $abc$36366$n122
.sym 93283 $abc$36366$n2715
.sym 93284 sys_clk_$glb_clk
.sym 93285 sys_rst_$glb_sr
.sym 93286 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 93288 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 93289 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 93317 csrbank5_tuning_word1_w[0]
.sym 93320 csrbank5_tuning_word1_w[1]
.sym 93321 csrbank5_tuning_word2_w[0]
.sym 93327 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 93329 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 93330 csrbank5_tuning_word0_w[7]
.sym 93331 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 93334 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 93336 csrbank5_tuning_word0_w[5]
.sym 93338 csrbank5_tuning_word0_w[6]
.sym 93339 csrbank5_tuning_word0_w[0]
.sym 93343 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 93346 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 93350 csrbank5_tuning_word0_w[1]
.sym 93351 csrbank5_tuning_word0_w[3]
.sym 93353 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 93354 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 93357 csrbank5_tuning_word0_w[4]
.sym 93358 csrbank5_tuning_word0_w[2]
.sym 93359 $auto$alumacc.cc:474:replace_alu$6524.C[1]
.sym 93361 csrbank5_tuning_word0_w[0]
.sym 93362 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 93365 $auto$alumacc.cc:474:replace_alu$6524.C[2]
.sym 93367 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 93368 csrbank5_tuning_word0_w[1]
.sym 93369 $auto$alumacc.cc:474:replace_alu$6524.C[1]
.sym 93371 $auto$alumacc.cc:474:replace_alu$6524.C[3]
.sym 93373 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 93374 csrbank5_tuning_word0_w[2]
.sym 93375 $auto$alumacc.cc:474:replace_alu$6524.C[2]
.sym 93377 $auto$alumacc.cc:474:replace_alu$6524.C[4]
.sym 93379 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 93380 csrbank5_tuning_word0_w[3]
.sym 93381 $auto$alumacc.cc:474:replace_alu$6524.C[3]
.sym 93383 $auto$alumacc.cc:474:replace_alu$6524.C[5]
.sym 93385 csrbank5_tuning_word0_w[4]
.sym 93386 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 93387 $auto$alumacc.cc:474:replace_alu$6524.C[4]
.sym 93389 $auto$alumacc.cc:474:replace_alu$6524.C[6]
.sym 93391 csrbank5_tuning_word0_w[5]
.sym 93392 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 93393 $auto$alumacc.cc:474:replace_alu$6524.C[5]
.sym 93395 $auto$alumacc.cc:474:replace_alu$6524.C[7]
.sym 93397 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 93398 csrbank5_tuning_word0_w[6]
.sym 93399 $auto$alumacc.cc:474:replace_alu$6524.C[6]
.sym 93401 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 93403 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 93404 csrbank5_tuning_word0_w[7]
.sym 93405 $auto$alumacc.cc:474:replace_alu$6524.C[7]
.sym 93410 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 93411 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 93412 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 93414 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 93415 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 93433 csrbank5_tuning_word1_w[6]
.sym 93434 csrbank5_tuning_word2_w[3]
.sym 93437 csrbank5_tuning_word2_w[3]
.sym 93445 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 93450 csrbank5_tuning_word1_w[3]
.sym 93451 csrbank5_tuning_word1_w[6]
.sym 93452 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 93455 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 93456 csrbank5_tuning_word1_w[5]
.sym 93458 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 93461 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 93463 csrbank5_tuning_word1_w[4]
.sym 93464 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 93467 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 93468 csrbank5_tuning_word1_w[7]
.sym 93469 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 93472 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 93473 csrbank5_tuning_word1_w[2]
.sym 93477 csrbank5_tuning_word1_w[0]
.sym 93480 csrbank5_tuning_word1_w[1]
.sym 93482 $auto$alumacc.cc:474:replace_alu$6524.C[9]
.sym 93484 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 93485 csrbank5_tuning_word1_w[0]
.sym 93486 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 93488 $auto$alumacc.cc:474:replace_alu$6524.C[10]
.sym 93490 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 93491 csrbank5_tuning_word1_w[1]
.sym 93492 $auto$alumacc.cc:474:replace_alu$6524.C[9]
.sym 93494 $auto$alumacc.cc:474:replace_alu$6524.C[11]
.sym 93496 csrbank5_tuning_word1_w[2]
.sym 93497 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 93498 $auto$alumacc.cc:474:replace_alu$6524.C[10]
.sym 93500 $auto$alumacc.cc:474:replace_alu$6524.C[12]
.sym 93502 csrbank5_tuning_word1_w[3]
.sym 93503 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 93504 $auto$alumacc.cc:474:replace_alu$6524.C[11]
.sym 93506 $auto$alumacc.cc:474:replace_alu$6524.C[13]
.sym 93508 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 93509 csrbank5_tuning_word1_w[4]
.sym 93510 $auto$alumacc.cc:474:replace_alu$6524.C[12]
.sym 93512 $auto$alumacc.cc:474:replace_alu$6524.C[14]
.sym 93514 csrbank5_tuning_word1_w[5]
.sym 93515 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 93516 $auto$alumacc.cc:474:replace_alu$6524.C[13]
.sym 93518 $auto$alumacc.cc:474:replace_alu$6524.C[15]
.sym 93520 csrbank5_tuning_word1_w[6]
.sym 93521 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 93522 $auto$alumacc.cc:474:replace_alu$6524.C[14]
.sym 93524 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 93526 csrbank5_tuning_word1_w[7]
.sym 93527 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 93528 $auto$alumacc.cc:474:replace_alu$6524.C[15]
.sym 93532 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 93533 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 93534 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 93535 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 93536 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 93537 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 93538 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 93539 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 93544 csrbank5_tuning_word1_w[3]
.sym 93548 basesoc_uart_phy_rx_busy
.sym 93551 csrbank5_tuning_word1_w[4]
.sym 93559 csrbank5_tuning_word3_w[7]
.sym 93563 csrbank5_tuning_word3_w[3]
.sym 93565 csrbank5_tuning_word3_w[1]
.sym 93568 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 93573 csrbank5_tuning_word2_w[5]
.sym 93574 csrbank5_tuning_word2_w[4]
.sym 93577 csrbank5_tuning_word2_w[2]
.sym 93579 csrbank5_tuning_word2_w[7]
.sym 93581 csrbank5_tuning_word2_w[6]
.sym 93583 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 93590 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 93591 csrbank5_tuning_word2_w[0]
.sym 93592 csrbank5_tuning_word2_w[1]
.sym 93593 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 93594 csrbank5_tuning_word2_w[3]
.sym 93597 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 93600 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 93602 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 93603 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 93604 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 93605 $auto$alumacc.cc:474:replace_alu$6524.C[17]
.sym 93607 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 93608 csrbank5_tuning_word2_w[0]
.sym 93609 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 93611 $auto$alumacc.cc:474:replace_alu$6524.C[18]
.sym 93613 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 93614 csrbank5_tuning_word2_w[1]
.sym 93615 $auto$alumacc.cc:474:replace_alu$6524.C[17]
.sym 93617 $auto$alumacc.cc:474:replace_alu$6524.C[19]
.sym 93619 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 93620 csrbank5_tuning_word2_w[2]
.sym 93621 $auto$alumacc.cc:474:replace_alu$6524.C[18]
.sym 93623 $auto$alumacc.cc:474:replace_alu$6524.C[20]
.sym 93625 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 93626 csrbank5_tuning_word2_w[3]
.sym 93627 $auto$alumacc.cc:474:replace_alu$6524.C[19]
.sym 93629 $auto$alumacc.cc:474:replace_alu$6524.C[21]
.sym 93631 csrbank5_tuning_word2_w[4]
.sym 93632 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 93633 $auto$alumacc.cc:474:replace_alu$6524.C[20]
.sym 93635 $auto$alumacc.cc:474:replace_alu$6524.C[22]
.sym 93637 csrbank5_tuning_word2_w[5]
.sym 93638 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 93639 $auto$alumacc.cc:474:replace_alu$6524.C[21]
.sym 93641 $auto$alumacc.cc:474:replace_alu$6524.C[23]
.sym 93643 csrbank5_tuning_word2_w[6]
.sym 93644 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 93645 $auto$alumacc.cc:474:replace_alu$6524.C[22]
.sym 93647 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 93649 csrbank5_tuning_word2_w[7]
.sym 93650 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 93651 $auto$alumacc.cc:474:replace_alu$6524.C[23]
.sym 93657 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 93658 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 93661 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 93668 csrbank5_tuning_word2_w[4]
.sym 93675 csrbank5_tuning_word2_w[7]
.sym 93685 $abc$36366$n2717
.sym 93686 basesoc_uart_phy_tx_busy
.sym 93691 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 93698 csrbank5_tuning_word3_w[4]
.sym 93701 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 93705 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 93706 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 93708 csrbank5_tuning_word3_w[6]
.sym 93711 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 93714 csrbank5_tuning_word3_w[2]
.sym 93715 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 93717 csrbank5_tuning_word3_w[0]
.sym 93718 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 93719 csrbank5_tuning_word3_w[7]
.sym 93722 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 93723 csrbank5_tuning_word3_w[3]
.sym 93725 csrbank5_tuning_word3_w[1]
.sym 93726 csrbank5_tuning_word3_w[5]
.sym 93727 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 93728 $auto$alumacc.cc:474:replace_alu$6524.C[25]
.sym 93730 csrbank5_tuning_word3_w[0]
.sym 93731 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 93732 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 93734 $auto$alumacc.cc:474:replace_alu$6524.C[26]
.sym 93736 csrbank5_tuning_word3_w[1]
.sym 93737 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 93738 $auto$alumacc.cc:474:replace_alu$6524.C[25]
.sym 93740 $auto$alumacc.cc:474:replace_alu$6524.C[27]
.sym 93742 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 93743 csrbank5_tuning_word3_w[2]
.sym 93744 $auto$alumacc.cc:474:replace_alu$6524.C[26]
.sym 93746 $auto$alumacc.cc:474:replace_alu$6524.C[28]
.sym 93748 csrbank5_tuning_word3_w[3]
.sym 93749 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 93750 $auto$alumacc.cc:474:replace_alu$6524.C[27]
.sym 93752 $auto$alumacc.cc:474:replace_alu$6524.C[29]
.sym 93754 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 93755 csrbank5_tuning_word3_w[4]
.sym 93756 $auto$alumacc.cc:474:replace_alu$6524.C[28]
.sym 93758 $auto$alumacc.cc:474:replace_alu$6524.C[30]
.sym 93760 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 93761 csrbank5_tuning_word3_w[5]
.sym 93762 $auto$alumacc.cc:474:replace_alu$6524.C[29]
.sym 93764 $auto$alumacc.cc:474:replace_alu$6524.C[31]
.sym 93766 csrbank5_tuning_word3_w[6]
.sym 93767 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 93768 $auto$alumacc.cc:474:replace_alu$6524.C[30]
.sym 93770 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 93772 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 93773 csrbank5_tuning_word3_w[7]
.sym 93774 $auto$alumacc.cc:474:replace_alu$6524.C[31]
.sym 93783 $abc$36366$n118
.sym 93796 csrbank5_tuning_word3_w[6]
.sym 93814 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 93822 $abc$36366$n3937
.sym 93824 $abc$36366$n3941
.sym 93830 basesoc_uart_phy_rx_busy
.sym 93831 $abc$36366$n3939
.sym 93833 $abc$36366$n3943
.sym 93855 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 93858 $abc$36366$n3943
.sym 93861 basesoc_uart_phy_rx_busy
.sym 93866 basesoc_uart_phy_rx_busy
.sym 93867 $abc$36366$n3937
.sym 93882 $abc$36366$n3939
.sym 93883 basesoc_uart_phy_rx_busy
.sym 93894 $abc$36366$n3941
.sym 93897 basesoc_uart_phy_rx_busy
.sym 93899 sys_clk_$glb_clk
.sym 93900 sys_rst_$glb_sr
.sym 93942 sram_bus_dat_w[0]
.sym 93944 $abc$36366$n2715
.sym 94006 sram_bus_dat_w[0]
.sym 94021 $abc$36366$n2715
.sym 94022 sys_clk_$glb_clk
.sym 94023 sys_rst_$glb_sr
.sym 94222 spiflash_clk
.sym 94225 spiflash_cs_n
.sym 94237 spiflash_clk
.sym 94239 spiflash_cs_n
.sym 94271 spram_datain11[10]
.sym 94272 spram_datain11[9]
.sym 94273 spram_dataout11[5]
.sym 94274 spram_bus_adr[0]
.sym 94282 spram_dataout01[6]
.sym 94283 spram_dataout11[1]
.sym 94284 slave_sel_r[2]
.sym 94285 slave_sel_r[2]
.sym 94288 spram_dataout01[1]
.sym 94289 spram_dataout11[0]
.sym 94290 spram_dataout01[2]
.sym 94291 spram_bus_adr[14]
.sym 94293 spram_dataout11[2]
.sym 94294 spram_dataout01[0]
.sym 94297 spram_dataout11[8]
.sym 94299 spram_dataout11[5]
.sym 94300 spram_dataout01[5]
.sym 94301 spram_dataout01[12]
.sym 94302 spram_dataout01[8]
.sym 94303 spram_dataout11[6]
.sym 94304 spram_dataout01[13]
.sym 94310 spram_dataout11[12]
.sym 94312 spram_dataout11[13]
.sym 94314 slave_sel_r[2]
.sym 94315 spram_dataout01[13]
.sym 94316 spram_dataout11[13]
.sym 94317 spram_bus_adr[14]
.sym 94320 spram_bus_adr[14]
.sym 94321 slave_sel_r[2]
.sym 94322 spram_dataout01[8]
.sym 94323 spram_dataout11[8]
.sym 94326 slave_sel_r[2]
.sym 94327 spram_bus_adr[14]
.sym 94328 spram_dataout01[2]
.sym 94329 spram_dataout11[2]
.sym 94332 spram_bus_adr[14]
.sym 94333 slave_sel_r[2]
.sym 94334 spram_dataout11[0]
.sym 94335 spram_dataout01[0]
.sym 94338 spram_dataout11[12]
.sym 94339 slave_sel_r[2]
.sym 94340 spram_dataout01[12]
.sym 94341 spram_bus_adr[14]
.sym 94344 spram_dataout01[5]
.sym 94345 slave_sel_r[2]
.sym 94346 spram_bus_adr[14]
.sym 94347 spram_dataout11[5]
.sym 94350 slave_sel_r[2]
.sym 94351 spram_dataout01[1]
.sym 94352 spram_dataout11[1]
.sym 94353 spram_bus_adr[14]
.sym 94356 spram_bus_adr[14]
.sym 94357 slave_sel_r[2]
.sym 94358 spram_dataout01[6]
.sym 94359 spram_dataout11[6]
.sym 94392 spram_dataout01[6]
.sym 94393 spram_datain11[4]
.sym 94394 spram_datain01[5]
.sym 94395 spram_bus_adr[14]
.sym 94398 spram_datain01[0]
.sym 94399 spram_datain01[2]
.sym 94400 spram_datain01[1]
.sym 94402 spram_dataout01[2]
.sym 94407 spram_dataout01[12]
.sym 94408 spram_dataout01[8]
.sym 94409 spram_dataout01[7]
.sym 94410 spram_datain01[4]
.sym 94412 spram_datain01[13]
.sym 94416 spram_datain01[8]
.sym 94418 spram_dataout01[3]
.sym 94420 spram_dataout11[0]
.sym 94421 spram_datain11[5]
.sym 94422 spram_dataout11[1]
.sym 94423 spram_datain01[15]
.sym 94424 spram_dataout11[2]
.sym 94425 spram_datain01[9]
.sym 94427 spram_dataout11[3]
.sym 94428 spram_datain01[14]
.sym 94444 spram_bus_adr[14]
.sym 94445 spram_dataout11[7]
.sym 94447 spram_datain1[11]
.sym 94450 spram_datain1[3]
.sym 94451 spram_dataout01[7]
.sym 94455 spram_dataout01[9]
.sym 94457 spram_dataout01[10]
.sym 94458 spram_dataout11[10]
.sym 94459 spram_dataout01[3]
.sym 94460 spram_bus_adr[14]
.sym 94466 spram_dataout11[9]
.sym 94467 spram_dataout11[3]
.sym 94468 slave_sel_r[2]
.sym 94475 spram_bus_adr[14]
.sym 94476 spram_datain1[11]
.sym 94479 spram_datain1[11]
.sym 94482 spram_bus_adr[14]
.sym 94485 spram_dataout11[10]
.sym 94486 slave_sel_r[2]
.sym 94487 spram_bus_adr[14]
.sym 94488 spram_dataout01[10]
.sym 94492 spram_bus_adr[14]
.sym 94493 spram_datain1[3]
.sym 94497 spram_dataout11[3]
.sym 94498 spram_dataout01[3]
.sym 94499 spram_bus_adr[14]
.sym 94500 slave_sel_r[2]
.sym 94503 spram_dataout11[7]
.sym 94504 spram_dataout01[7]
.sym 94505 slave_sel_r[2]
.sym 94506 spram_bus_adr[14]
.sym 94510 spram_datain1[3]
.sym 94511 spram_bus_adr[14]
.sym 94515 slave_sel_r[2]
.sym 94516 spram_bus_adr[14]
.sym 94517 spram_dataout11[9]
.sym 94518 spram_dataout01[9]
.sym 94550 spram_bus_adr[10]
.sym 94553 spram_dataout01[11]
.sym 94554 spram_datain11[12]
.sym 94556 spram_bus_adr[13]
.sym 94559 spram_dataout01[9]
.sym 94562 spram_bus_adr[9]
.sym 94566 spram_datain11[14]
.sym 94567 spram_bus_adr[6]
.sym 94568 spram_dataout11[9]
.sym 94569 spram_bus_adr[4]
.sym 94571 spram_bus_adr[11]
.sym 94572 spram_bus_adr[1]
.sym 94582 spram_datain1[9]
.sym 94596 spram_datain1[15]
.sym 94601 spram_datain1[5]
.sym 94606 spram_datain1[14]
.sym 94608 spram_bus_adr[14]
.sym 94612 spram_bus_adr[14]
.sym 94614 spram_datain1[5]
.sym 94619 spram_bus_adr[14]
.sym 94620 spram_datain1[15]
.sym 94625 spram_datain1[9]
.sym 94626 spram_bus_adr[14]
.sym 94631 spram_datain1[14]
.sym 94633 spram_bus_adr[14]
.sym 94636 spram_bus_adr[14]
.sym 94639 spram_datain1[9]
.sym 94642 spram_datain1[15]
.sym 94643 spram_bus_adr[14]
.sym 94648 spram_datain1[14]
.sym 94650 spram_bus_adr[14]
.sym 94655 spram_bus_adr[14]
.sym 94657 spram_datain1[5]
.sym 94690 spram_dataout11[6]
.sym 94691 spram_wren1
.sym 94694 spram_dataout11[7]
.sym 94695 spram_maskwren01[3]
.sym 94705 spram_bus_adr[2]
.sym 94706 spram_bus_adr[10]
.sym 94708 spram_dataout11[15]
.sym 94709 spram_bus_adr[13]
.sym 94710 spram_bus_adr[14]
.sym 94831 spram_dataout11[11]
.sym 94832 $PACKER_GND_NET
.sym 94835 spram_dataout11[8]
.sym 94839 spram_dataout11[10]
.sym 94840 $PACKER_VCC_NET
.sym 94846 $PACKER_VCC_NET
.sym 94850 spram_bus_adr[0]
.sym 94985 spram_bus_adr[5]
.sym 95127 spram_bus_adr[11]
.sym 95264 spram_bus_adr[13]
.sym 95406 spram_bus_adr[0]
.sym 96932 $abc$36366$n3
.sym 97092 $abc$36366$n2719
.sym 97108 $abc$36366$n3
.sym 97152 $abc$36366$n3
.sym 97160 $abc$36366$n2719
.sym 97161 sys_clk_$glb_clk
.sym 97247 $abc$36366$n2717
.sym 97249 $abc$36366$n3
.sym 97298 $abc$36366$n3
.sym 97299 $abc$36366$n2717
.sym 97300 sys_clk_$glb_clk
.sym 97377 $abc$36366$n2717
.sym 97384 sram_bus_dat_w[1]
.sym 97437 sram_bus_dat_w[1]
.sym 97438 $abc$36366$n2717
.sym 97439 sys_clk_$glb_clk
.sym 97440 sys_rst_$glb_sr
.sym 97503 $abc$36366$n3893
.sym 97504 $abc$36366$n3895
.sym 97510 $abc$36366$n3891
.sym 97522 basesoc_uart_phy_rx_busy
.sym 97532 basesoc_uart_phy_rx_busy
.sym 97534 $abc$36366$n3891
.sym 97544 $abc$36366$n3893
.sym 97546 basesoc_uart_phy_rx_busy
.sym 97549 basesoc_uart_phy_rx_busy
.sym 97552 $abc$36366$n3895
.sym 97578 sys_clk_$glb_clk
.sym 97579 sys_rst_$glb_sr
.sym 97624 basesoc_uart_phy_rx_busy
.sym 97642 $abc$36366$n3909
.sym 97643 $abc$36366$n3911
.sym 97646 basesoc_uart_phy_tx_busy
.sym 97649 $abc$36366$n3907
.sym 97652 basesoc_uart_phy_rx_busy
.sym 97662 $abc$36366$n3984
.sym 97666 $abc$36366$n3988
.sym 97676 $abc$36366$n3907
.sym 97679 basesoc_uart_phy_rx_busy
.sym 97682 basesoc_uart_phy_tx_busy
.sym 97684 $abc$36366$n3984
.sym 97688 $abc$36366$n3909
.sym 97691 basesoc_uart_phy_rx_busy
.sym 97701 $abc$36366$n3988
.sym 97703 basesoc_uart_phy_tx_busy
.sym 97706 $abc$36366$n3911
.sym 97708 basesoc_uart_phy_rx_busy
.sym 97717 sys_clk_$glb_clk
.sym 97718 sys_rst_$glb_sr
.sym 97748 basesoc_uart_phy_tx_busy
.sym 97778 $abc$36366$n3919
.sym 97779 $abc$36366$n4010
.sym 97782 $abc$36366$n3927
.sym 97783 $abc$36366$n3929
.sym 97784 $abc$36366$n3915
.sym 97785 $abc$36366$n3917
.sym 97787 $abc$36366$n3921
.sym 97788 $abc$36366$n3923
.sym 97795 basesoc_uart_phy_tx_busy
.sym 97800 basesoc_uart_phy_rx_busy
.sym 97809 $abc$36366$n3919
.sym 97810 basesoc_uart_phy_rx_busy
.sym 97815 basesoc_uart_phy_rx_busy
.sym 97817 $abc$36366$n3915
.sym 97822 $abc$36366$n4010
.sym 97824 basesoc_uart_phy_tx_busy
.sym 97827 basesoc_uart_phy_rx_busy
.sym 97830 $abc$36366$n3917
.sym 97834 basesoc_uart_phy_rx_busy
.sym 97836 $abc$36366$n3923
.sym 97840 $abc$36366$n3921
.sym 97841 basesoc_uart_phy_rx_busy
.sym 97846 basesoc_uart_phy_rx_busy
.sym 97848 $abc$36366$n3929
.sym 97852 $abc$36366$n3927
.sym 97853 basesoc_uart_phy_rx_busy
.sym 97856 sys_clk_$glb_clk
.sym 97857 sys_rst_$glb_sr
.sym 97891 $abc$36366$n4010
.sym 97915 $abc$36366$n3931
.sym 97916 $abc$36366$n3933
.sym 97917 $abc$36366$n3935
.sym 97928 basesoc_uart_phy_rx_busy
.sym 97960 $abc$36366$n3935
.sym 97962 basesoc_uart_phy_rx_busy
.sym 97966 $abc$36366$n3933
.sym 97967 basesoc_uart_phy_rx_busy
.sym 97984 $abc$36366$n3931
.sym 97986 basesoc_uart_phy_rx_busy
.sym 97995 sys_clk_$glb_clk
.sym 97996 sys_rst_$glb_sr
.sym 98056 $abc$36366$n2717
.sym 98074 $abc$36366$n5
.sym 98118 $abc$36366$n5
.sym 98133 $abc$36366$n2717
.sym 98134 sys_clk_$glb_clk
.sym 98492 sys_clk_$glb_clk
.sym 98499 spram_datain01[1]
.sym 98500 spram_datain01[2]
.sym 98502 spram_datain11[1]
.sym 98503 spram_datain01[5]
.sym 98504 spram_datain01[4]
.sym 98505 spram_datain01[0]
.sym 98506 spram_datain01[13]
.sym 98507 spram_datain01[10]
.sym 98509 spram_datain01[8]
.sym 98510 spram_datain11[2]
.sym 98512 spram_datain11[4]
.sym 98513 spram_datain01[11]
.sym 98514 spram_datain11[5]
.sym 98515 spram_datain11[6]
.sym 98516 spram_datain11[3]
.sym 98517 spram_datain01[7]
.sym 98518 spram_datain01[6]
.sym 98519 spram_datain01[3]
.sym 98520 spram_datain01[14]
.sym 98522 spram_datain11[0]
.sym 98523 spram_datain01[12]
.sym 98524 spram_datain01[15]
.sym 98525 spram_datain11[7]
.sym 98526 spram_datain01[9]
.sym 98529 spram_datain11[0]
.sym 98530 spram_datain01[8]
.sym 98531 spram_datain01[0]
.sym 98532 spram_datain11[1]
.sym 98533 spram_datain01[9]
.sym 98534 spram_datain01[1]
.sym 98535 spram_datain11[2]
.sym 98536 spram_datain01[10]
.sym 98537 spram_datain01[2]
.sym 98538 spram_datain11[3]
.sym 98539 spram_datain01[11]
.sym 98540 spram_datain01[3]
.sym 98541 spram_datain11[4]
.sym 98542 spram_datain01[12]
.sym 98543 spram_datain01[4]
.sym 98544 spram_datain11[5]
.sym 98545 spram_datain01[13]
.sym 98546 spram_datain01[5]
.sym 98547 spram_datain11[6]
.sym 98548 spram_datain01[14]
.sym 98549 spram_datain01[6]
.sym 98550 spram_datain11[7]
.sym 98551 spram_datain01[15]
.sym 98552 spram_datain01[7]
.sym 98600 spram_dataout01[0]
.sym 98601 spram_dataout01[1]
.sym 98602 spram_dataout01[2]
.sym 98603 spram_dataout01[3]
.sym 98604 spram_dataout01[4]
.sym 98605 spram_dataout01[5]
.sym 98606 spram_dataout01[6]
.sym 98607 spram_dataout01[7]
.sym 98638 spram_dataout01[5]
.sym 98640 spram_datain01[10]
.sym 98643 spram_datain11[2]
.sym 98696 sys_clk_$glb_clk
.sym 98702 spram_bus_adr[13]
.sym 98704 spram_bus_adr[2]
.sym 98705 spram_datain11[9]
.sym 98706 spram_datain11[10]
.sym 98707 spram_bus_adr[0]
.sym 98708 spram_datain11[12]
.sym 98710 spram_datain11[11]
.sym 98711 spram_datain11[8]
.sym 98714 spram_bus_adr[10]
.sym 98715 spram_bus_adr[0]
.sym 98717 spram_bus_adr[7]
.sym 98718 spram_bus_adr[6]
.sym 98719 spram_datain11[13]
.sym 98720 spram_bus_adr[4]
.sym 98721 spram_bus_adr[12]
.sym 98723 spram_bus_adr[1]
.sym 98725 spram_datain11[14]
.sym 98726 spram_bus_adr[8]
.sym 98727 spram_bus_adr[11]
.sym 98728 spram_bus_adr[3]
.sym 98729 spram_bus_adr[9]
.sym 98730 spram_datain11[15]
.sym 98731 spram_bus_adr[1]
.sym 98732 spram_bus_adr[5]
.sym 98733 spram_bus_adr[8]
.sym 98734 spram_bus_adr[0]
.sym 98735 spram_datain11[8]
.sym 98736 spram_bus_adr[9]
.sym 98737 spram_bus_adr[1]
.sym 98738 spram_datain11[9]
.sym 98739 spram_bus_adr[10]
.sym 98740 spram_bus_adr[2]
.sym 98741 spram_datain11[10]
.sym 98742 spram_bus_adr[11]
.sym 98743 spram_bus_adr[3]
.sym 98744 spram_datain11[11]
.sym 98745 spram_bus_adr[12]
.sym 98746 spram_bus_adr[4]
.sym 98747 spram_datain11[12]
.sym 98748 spram_bus_adr[13]
.sym 98749 spram_bus_adr[5]
.sym 98750 spram_datain11[13]
.sym 98751 spram_bus_adr[0]
.sym 98752 spram_bus_adr[6]
.sym 98753 spram_datain11[14]
.sym 98754 spram_bus_adr[1]
.sym 98755 spram_bus_adr[7]
.sym 98756 spram_datain11[15]
.sym 98796 spram_dataout01[8]
.sym 98797 spram_dataout01[9]
.sym 98798 spram_dataout01[10]
.sym 98799 spram_dataout01[11]
.sym 98800 spram_dataout01[12]
.sym 98801 spram_dataout01[13]
.sym 98802 spram_dataout01[14]
.sym 98803 spram_dataout01[15]
.sym 98812 spram_datain11[8]
.sym 98813 spram_bus_adr[2]
.sym 98818 spram_dataout01[12]
.sym 98873 $PACKER_VCC_NET
.sym 98874 $PACKER_VCC_NET
.sym 98875 spram_bus_adr[5]
.sym 98877 spram_bus_adr[3]
.sym 98879 spram_maskwren11[3]
.sym 98880 spram_wren1
.sym 98881 spram_bus_adr[12]
.sym 98882 spram_maskwren01[3]
.sym 98885 spram_bus_adr[8]
.sym 98886 spram_bus_adr[7]
.sym 98887 spram_maskwren11[3]
.sym 98888 spram_wren1
.sym 98889 spram_bus_adr[11]
.sym 98890 spram_bus_adr[10]
.sym 98892 spram_maskwren01[3]
.sym 98893 spram_bus_adr[13]
.sym 98894 spram_maskwren01[1]
.sym 98896 spram_maskwren11[1]
.sym 98897 spram_bus_adr[2]
.sym 98898 spram_bus_adr[9]
.sym 98901 spram_bus_adr[6]
.sym 98902 spram_maskwren01[1]
.sym 98903 spram_bus_adr[4]
.sym 98904 spram_maskwren11[1]
.sym 98905 spram_maskwren01[1]
.sym 98906 spram_bus_adr[10]
.sym 98907 spram_bus_adr[2]
.sym 98908 spram_maskwren01[1]
.sym 98909 spram_bus_adr[11]
.sym 98910 spram_bus_adr[3]
.sym 98911 spram_maskwren01[3]
.sym 98912 spram_bus_adr[12]
.sym 98913 spram_bus_adr[4]
.sym 98914 spram_maskwren01[3]
.sym 98915 spram_bus_adr[13]
.sym 98916 spram_bus_adr[5]
.sym 98917 spram_maskwren11[1]
.sym 98918 spram_wren1
.sym 98919 spram_bus_adr[6]
.sym 98920 spram_maskwren11[1]
.sym 98921 spram_wren1
.sym 98922 spram_bus_adr[7]
.sym 98923 spram_maskwren11[3]
.sym 98924 $PACKER_VCC_NET
.sym 98925 spram_bus_adr[8]
.sym 98926 spram_maskwren11[3]
.sym 98927 $PACKER_VCC_NET
.sym 98928 spram_bus_adr[9]
.sym 98968 spram_dataout11[0]
.sym 98969 spram_dataout11[1]
.sym 98970 spram_dataout11[2]
.sym 98971 spram_dataout11[3]
.sym 98972 spram_dataout11[4]
.sym 98973 spram_dataout11[5]
.sym 98974 spram_dataout11[6]
.sym 98975 spram_dataout11[7]
.sym 98980 $PACKER_VCC_NET
.sym 98981 $PACKER_VCC_NET
.sym 98986 spram_bus_adr[3]
.sym 98987 spram_bus_adr[7]
.sym 99052 $PACKER_GND_NET
.sym 99054 $PACKER_GND_NET
.sym 99065 $PACKER_VCC_NET
.sym 99073 $PACKER_VCC_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 spram_dataout11[8]
.sym 99141 spram_dataout11[9]
.sym 99142 spram_dataout11[10]
.sym 99143 spram_dataout11[11]
.sym 99144 spram_dataout11[12]
.sym 99145 spram_dataout11[13]
.sym 99146 spram_dataout11[14]
.sym 99147 spram_dataout11[15]
.sym 103383 spram_dataout00[0]
.sym 103384 spram_dataout10[0]
.sym 103385 spram_bus_adr[14]
.sym 103386 slave_sel_r[2]
.sym 103387 spram_dataout00[6]
.sym 103388 spram_dataout10[6]
.sym 103389 spram_bus_adr[14]
.sym 103390 slave_sel_r[2]
.sym 103391 spram_dataout00[10]
.sym 103392 spram_dataout10[10]
.sym 103393 spram_bus_adr[14]
.sym 103394 slave_sel_r[2]
.sym 103395 spram_dataout00[9]
.sym 103396 spram_dataout10[9]
.sym 103397 spram_bus_adr[14]
.sym 103398 slave_sel_r[2]
.sym 103399 spram_dataout00[13]
.sym 103400 spram_dataout10[13]
.sym 103401 spram_bus_adr[14]
.sym 103402 slave_sel_r[2]
.sym 103403 spram_dataout00[7]
.sym 103404 spram_dataout10[7]
.sym 103405 spram_bus_adr[14]
.sym 103406 slave_sel_r[2]
.sym 103407 spram_dataout00[5]
.sym 103408 spram_dataout10[5]
.sym 103409 spram_bus_adr[14]
.sym 103410 slave_sel_r[2]
.sym 103411 spram_dataout00[11]
.sym 103412 spram_dataout10[11]
.sym 103413 spram_bus_adr[14]
.sym 103414 slave_sel_r[2]
.sym 103415 spram_maskwren0[1]
.sym 103416 spram_bus_adr[14]
.sym 103419 spram_dataout00[8]
.sym 103420 spram_dataout10[8]
.sym 103421 spram_bus_adr[14]
.sym 103422 slave_sel_r[2]
.sym 103423 spram_bus_adr[14]
.sym 103424 spram_datain0[12]
.sym 103427 spram_bus_adr[14]
.sym 103428 spram_datain0[12]
.sym 103431 spram_dataout00[4]
.sym 103432 spram_dataout10[4]
.sym 103433 spram_bus_adr[14]
.sym 103434 slave_sel_r[2]
.sym 103435 spram_bus_adr[14]
.sym 103436 spram_maskwren0[1]
.sym 103439 spram_dataout00[2]
.sym 103440 spram_dataout10[2]
.sym 103441 spram_bus_adr[14]
.sym 103442 slave_sel_r[2]
.sym 103443 spram_dataout00[3]
.sym 103444 spram_dataout10[3]
.sym 103445 spram_bus_adr[14]
.sym 103446 slave_sel_r[2]
.sym 103447 spram_bus_adr[14]
.sym 103448 spram_datain0[7]
.sym 103451 spram_bus_adr[14]
.sym 103452 spram_datain0[7]
.sym 103455 spram_bus_adr[14]
.sym 103456 spram_datain0[10]
.sym 103459 spram_bus_adr[14]
.sym 103460 spram_datain0[11]
.sym 103463 spram_bus_adr[14]
.sym 103464 spram_datain0[1]
.sym 103467 spram_bus_adr[14]
.sym 103468 spram_datain0[11]
.sym 103471 spram_bus_adr[14]
.sym 103472 spram_datain0[10]
.sym 103475 spram_bus_adr[14]
.sym 103476 spram_datain0[1]
.sym 103515 $abc$36366$n190
.sym 103523 por_rst
.sym 103524 $abc$36366$n4101
.sym 103543 por_rst
.sym 103544 $abc$36366$n4106
.sym 103547 por_rst
.sym 103548 $abc$36366$n4104
.sym 103551 $abc$36366$n196
.sym 103552 $abc$36366$n198
.sym 103553 $abc$36366$n200
.sym 103554 $abc$36366$n202
.sym 103559 $abc$36366$n202
.sym 103563 $abc$36366$n198
.sym 103576 waittimer0_count[0]
.sym 103578 $PACKER_VCC_NET
.sym 103583 waittimer0_wait
.sym 103584 $abc$36366$n6412
.sym 103599 $abc$36366$n3337
.sym 103600 $abc$36366$n3338
.sym 103601 $abc$36366$n3339
.sym 103607 waittimer0_count[0]
.sym 103608 waittimer0_count[1]
.sym 103609 waittimer0_count[2]
.sym 103610 $abc$36366$n146
.sym 103615 waittimer0_count[0]
.sym 103616 eventsourceprocess0_trigger
.sym 103617 sys_rst
.sym 103618 waittimer0_wait
.sym 103623 waittimer0_count[1]
.sym 103624 waittimer0_wait
.sym 103639 $abc$36366$n142
.sym 103643 $abc$36366$n138
.sym 103647 $abc$36366$n140
.sym 103651 sys_rst
.sym 103652 $abc$36366$n6440
.sym 103653 waittimer0_wait
.sym 103655 sys_rst
.sym 103656 $abc$36366$n6432
.sym 103657 waittimer0_wait
.sym 103659 sys_rst
.sym 103660 $abc$36366$n6442
.sym 103661 waittimer0_wait
.sym 103663 sys_rst
.sym 103664 $abc$36366$n6436
.sym 103665 waittimer0_wait
.sym 103667 $abc$36366$n138
.sym 103668 $abc$36366$n140
.sym 103669 $abc$36366$n142
.sym 103670 $abc$36366$n144
.sym 104067 waittimer1_count[3]
.sym 104068 waittimer1_count[4]
.sym 104069 waittimer1_count[5]
.sym 104070 waittimer1_count[8]
.sym 104071 waittimer1_count[0]
.sym 104072 eventsourceprocess1_trigger
.sym 104073 sys_rst
.sym 104074 waittimer1_wait
.sym 104075 waittimer1_count[0]
.sym 104076 waittimer1_count[1]
.sym 104077 waittimer1_count[2]
.sym 104078 $abc$36366$n160
.sym 104079 waittimer1_count[1]
.sym 104080 waittimer1_wait
.sym 104083 $abc$36366$n3348
.sym 104084 $abc$36366$n3349
.sym 104085 $abc$36366$n3350
.sym 104087 waittimer1_wait
.sym 104088 $abc$36366$n6393
.sym 104091 waittimer1_wait
.sym 104092 $abc$36366$n6399
.sym 104095 waittimer1_wait
.sym 104096 $abc$36366$n6403
.sym 104107 waittimer1_wait
.sym 104108 $abc$36366$n6395
.sym 104115 waittimer1_count[9]
.sym 104116 waittimer1_count[11]
.sym 104117 waittimer1_count[13]
.sym 104127 eventsourceprocess1_trigger
.sym 104128 sys_rst
.sym 104129 waittimer1_wait
.sym 104343 spram_maskwren0[3]
.sym 104344 spram_bus_adr[14]
.sym 104347 spram_bus_adr[14]
.sym 104348 spram_datain0[15]
.sym 104351 spram_bus_adr[14]
.sym 104352 spram_datain0[15]
.sym 104355 spram_bus_adr[14]
.sym 104356 spram_datain0[3]
.sym 104359 spram_dataout00[1]
.sym 104360 spram_dataout10[1]
.sym 104361 spram_bus_adr[14]
.sym 104362 slave_sel_r[2]
.sym 104363 spram_dataout00[12]
.sym 104364 spram_dataout10[12]
.sym 104365 spram_bus_adr[14]
.sym 104366 slave_sel_r[2]
.sym 104367 spram_bus_adr[14]
.sym 104368 spram_maskwren0[3]
.sym 104371 spram_bus_adr[14]
.sym 104372 spram_datain0[3]
.sym 104375 spram_bus_adr[14]
.sym 104376 spram_datain0[8]
.sym 104379 spram_bus_adr[14]
.sym 104380 spram_datain0[9]
.sym 104383 spram_bus_adr[14]
.sym 104384 spram_datain0[0]
.sym 104387 spram_bus_adr[14]
.sym 104388 spram_datain0[4]
.sym 104391 spram_bus_adr[14]
.sym 104392 spram_datain0[9]
.sym 104395 spram_bus_adr[14]
.sym 104396 spram_datain0[4]
.sym 104399 spram_bus_adr[14]
.sym 104400 spram_datain0[0]
.sym 104403 spram_bus_adr[14]
.sym 104404 spram_datain0[8]
.sym 104439 $abc$36366$n184
.sym 104444 reset_delay[0]
.sym 104446 $PACKER_VCC_NET
.sym 104447 $abc$36366$n182
.sym 104451 $abc$36366$n186
.sym 104455 $abc$36366$n180
.sym 104456 $abc$36366$n182
.sym 104457 $abc$36366$n184
.sym 104458 $abc$36366$n186
.sym 104459 por_rst
.sym 104460 $abc$36366$n4097
.sym 104463 por_rst
.sym 104464 $abc$36366$n4098
.sym 104467 por_rst
.sym 104468 $abc$36366$n4099
.sym 104472 reset_delay[0]
.sym 104476 reset_delay[1]
.sym 104477 $PACKER_VCC_NET
.sym 104480 reset_delay[2]
.sym 104481 $PACKER_VCC_NET
.sym 104482 $auto$alumacc.cc:474:replace_alu$6434.C[2]
.sym 104484 reset_delay[3]
.sym 104485 $PACKER_VCC_NET
.sym 104486 $auto$alumacc.cc:474:replace_alu$6434.C[3]
.sym 104488 reset_delay[4]
.sym 104489 $PACKER_VCC_NET
.sym 104490 $auto$alumacc.cc:474:replace_alu$6434.C[4]
.sym 104492 reset_delay[5]
.sym 104493 $PACKER_VCC_NET
.sym 104494 $auto$alumacc.cc:474:replace_alu$6434.C[5]
.sym 104496 reset_delay[6]
.sym 104497 $PACKER_VCC_NET
.sym 104498 $auto$alumacc.cc:474:replace_alu$6434.C[6]
.sym 104500 reset_delay[7]
.sym 104501 $PACKER_VCC_NET
.sym 104502 $auto$alumacc.cc:474:replace_alu$6434.C[7]
.sym 104504 reset_delay[8]
.sym 104505 $PACKER_VCC_NET
.sym 104506 $auto$alumacc.cc:474:replace_alu$6434.C[8]
.sym 104508 reset_delay[9]
.sym 104509 $PACKER_VCC_NET
.sym 104510 $auto$alumacc.cc:474:replace_alu$6434.C[9]
.sym 104512 reset_delay[10]
.sym 104513 $PACKER_VCC_NET
.sym 104514 $auto$alumacc.cc:474:replace_alu$6434.C[10]
.sym 104516 reset_delay[11]
.sym 104517 $PACKER_VCC_NET
.sym 104518 $auto$alumacc.cc:474:replace_alu$6434.C[11]
.sym 104519 $abc$36366$n196
.sym 104523 por_rst
.sym 104524 $abc$36366$n4105
.sym 104527 por_rst
.sym 104528 $abc$36366$n4107
.sym 104531 $abc$36366$n200
.sym 104535 waittimer0_wait
.sym 104536 $abc$36366$n6422
.sym 104539 waittimer0_count[9]
.sym 104540 waittimer0_count[11]
.sym 104541 waittimer0_count[13]
.sym 104543 waittimer0_wait
.sym 104544 $abc$36366$n6434
.sym 104547 waittimer0_wait
.sym 104548 $abc$36366$n6420
.sym 104551 waittimer0_count[3]
.sym 104552 waittimer0_count[4]
.sym 104553 waittimer0_count[5]
.sym 104554 waittimer0_count[8]
.sym 104555 waittimer0_wait
.sym 104556 $abc$36366$n6430
.sym 104559 waittimer0_wait
.sym 104560 $abc$36366$n6428
.sym 104563 waittimer0_wait
.sym 104564 $abc$36366$n6438
.sym 104568 waittimer0_count[0]
.sym 104572 waittimer0_count[1]
.sym 104573 $PACKER_VCC_NET
.sym 104576 waittimer0_count[2]
.sym 104577 $PACKER_VCC_NET
.sym 104578 $auto$alumacc.cc:474:replace_alu$6446.C[2]
.sym 104580 waittimer0_count[3]
.sym 104581 $PACKER_VCC_NET
.sym 104582 $auto$alumacc.cc:474:replace_alu$6446.C[3]
.sym 104584 waittimer0_count[4]
.sym 104585 $PACKER_VCC_NET
.sym 104586 $auto$alumacc.cc:474:replace_alu$6446.C[4]
.sym 104588 waittimer0_count[5]
.sym 104589 $PACKER_VCC_NET
.sym 104590 $auto$alumacc.cc:474:replace_alu$6446.C[5]
.sym 104592 waittimer0_count[6]
.sym 104593 $PACKER_VCC_NET
.sym 104594 $auto$alumacc.cc:474:replace_alu$6446.C[6]
.sym 104596 waittimer0_count[7]
.sym 104597 $PACKER_VCC_NET
.sym 104598 $auto$alumacc.cc:474:replace_alu$6446.C[7]
.sym 104600 waittimer0_count[8]
.sym 104601 $PACKER_VCC_NET
.sym 104602 $auto$alumacc.cc:474:replace_alu$6446.C[8]
.sym 104604 waittimer0_count[9]
.sym 104605 $PACKER_VCC_NET
.sym 104606 $auto$alumacc.cc:474:replace_alu$6446.C[9]
.sym 104608 waittimer0_count[10]
.sym 104609 $PACKER_VCC_NET
.sym 104610 $auto$alumacc.cc:474:replace_alu$6446.C[10]
.sym 104612 waittimer0_count[11]
.sym 104613 $PACKER_VCC_NET
.sym 104614 $auto$alumacc.cc:474:replace_alu$6446.C[11]
.sym 104616 waittimer0_count[12]
.sym 104617 $PACKER_VCC_NET
.sym 104618 $auto$alumacc.cc:474:replace_alu$6446.C[12]
.sym 104620 waittimer0_count[13]
.sym 104621 $PACKER_VCC_NET
.sym 104622 $auto$alumacc.cc:474:replace_alu$6446.C[13]
.sym 104624 waittimer0_count[14]
.sym 104625 $PACKER_VCC_NET
.sym 104626 $auto$alumacc.cc:474:replace_alu$6446.C[14]
.sym 104628 waittimer0_count[15]
.sym 104629 $PACKER_VCC_NET
.sym 104630 $auto$alumacc.cc:474:replace_alu$6446.C[15]
.sym 104632 waittimer0_count[16]
.sym 104633 $PACKER_VCC_NET
.sym 104634 $auto$alumacc.cc:474:replace_alu$6446.C[16]
.sym 104635 $abc$36366$n3336
.sym 104636 $abc$36366$n3340_1
.sym 104637 $abc$36366$n134
.sym 104638 $abc$36366$n136
.sym 104639 sys_rst
.sym 104640 $abc$36366$n6444
.sym 104641 waittimer0_wait
.sym 104643 $abc$36366$n146
.sym 104647 sys_rst
.sym 104648 $abc$36366$n6424
.sym 104649 waittimer0_wait
.sym 104651 sys_rst
.sym 104652 $abc$36366$n6426
.sym 104653 waittimer0_wait
.sym 104655 $abc$36366$n134
.sym 104659 $abc$36366$n136
.sym 104827 picorv32.mem_rdata_q[12]
.sym 104828 picorv32.mem_rdata_q[13]
.sym 104829 picorv32.is_alu_reg_imm
.sym 104830 picorv32.mem_rdata_q[14]
.sym 104831 picorv32.mem_rdata_q[12]
.sym 104832 picorv32.mem_rdata_q[13]
.sym 104833 $abc$36366$n3470
.sym 104834 picorv32.mem_rdata_q[14]
.sym 104835 $abc$36366$n3470
.sym 104836 $abc$36366$n3478
.sym 104859 picorv32.instr_slti
.sym 104860 picorv32.instr_sltiu
.sym 104861 picorv32.instr_slt
.sym 104862 picorv32.instr_sltu
.sym 104863 picorv32.mem_rdata_q[14]
.sym 104864 picorv32.mem_rdata_q[12]
.sym 104865 $abc$36366$n3470
.sym 104866 picorv32.mem_rdata_q[13]
.sym 104871 picorv32.mem_rdata_q[14]
.sym 104872 picorv32.is_alu_reg_imm
.sym 104873 picorv32.mem_rdata_q[12]
.sym 104874 picorv32.mem_rdata_q[13]
.sym 104875 picorv32.mem_rdata_q[14]
.sym 104876 picorv32.mem_rdata_q[12]
.sym 104877 picorv32.is_alu_reg_imm
.sym 104878 picorv32.mem_rdata_q[13]
.sym 104883 picorv32.mem_rdata_q[14]
.sym 104884 $abc$36366$n3470
.sym 104885 picorv32.mem_rdata_q[12]
.sym 104886 picorv32.mem_rdata_q[13]
.sym 104896 count[0]
.sym 104898 $PACKER_VCC_NET
.sym 104915 $abc$36366$n2816_1
.sym 104916 $abc$36366$n6276
.sym 104919 $abc$36366$n2816_1
.sym 104920 $abc$36366$n6290
.sym 104931 count[5]
.sym 104932 count[6]
.sym 104933 count[7]
.sym 104934 count[8]
.sym 104943 $abc$36366$n2816_1
.sym 104944 $abc$36366$n6286
.sym 104947 $abc$36366$n2816_1
.sym 104948 $abc$36366$n6288
.sym 104951 $abc$36366$n2816_1
.sym 104952 $abc$36366$n6292
.sym 104963 $abc$36366$n2816_1
.sym 104964 $abc$36366$n6300
.sym 104983 waittimer1_wait
.sym 104984 $abc$36366$n6383
.sym 104999 waittimer1_wait
.sym 105000 $abc$36366$n6381
.sym 105003 waittimer1_wait
.sym 105004 $abc$36366$n6387
.sym 105011 waittimer1_wait
.sym 105012 $abc$36366$n6385
.sym 105016 waittimer1_count[0]
.sym 105020 waittimer1_count[1]
.sym 105021 $PACKER_VCC_NET
.sym 105024 waittimer1_count[2]
.sym 105025 $PACKER_VCC_NET
.sym 105026 $auto$alumacc.cc:474:replace_alu$6449.C[2]
.sym 105028 waittimer1_count[3]
.sym 105029 $PACKER_VCC_NET
.sym 105030 $auto$alumacc.cc:474:replace_alu$6449.C[3]
.sym 105032 waittimer1_count[4]
.sym 105033 $PACKER_VCC_NET
.sym 105034 $auto$alumacc.cc:474:replace_alu$6449.C[4]
.sym 105036 waittimer1_count[5]
.sym 105037 $PACKER_VCC_NET
.sym 105038 $auto$alumacc.cc:474:replace_alu$6449.C[5]
.sym 105040 waittimer1_count[6]
.sym 105041 $PACKER_VCC_NET
.sym 105042 $auto$alumacc.cc:474:replace_alu$6449.C[6]
.sym 105044 waittimer1_count[7]
.sym 105045 $PACKER_VCC_NET
.sym 105046 $auto$alumacc.cc:474:replace_alu$6449.C[7]
.sym 105048 waittimer1_count[8]
.sym 105049 $PACKER_VCC_NET
.sym 105050 $auto$alumacc.cc:474:replace_alu$6449.C[8]
.sym 105052 waittimer1_count[9]
.sym 105053 $PACKER_VCC_NET
.sym 105054 $auto$alumacc.cc:474:replace_alu$6449.C[9]
.sym 105056 waittimer1_count[10]
.sym 105057 $PACKER_VCC_NET
.sym 105058 $auto$alumacc.cc:474:replace_alu$6449.C[10]
.sym 105060 waittimer1_count[11]
.sym 105061 $PACKER_VCC_NET
.sym 105062 $auto$alumacc.cc:474:replace_alu$6449.C[11]
.sym 105064 waittimer1_count[12]
.sym 105065 $PACKER_VCC_NET
.sym 105066 $auto$alumacc.cc:474:replace_alu$6449.C[12]
.sym 105068 waittimer1_count[13]
.sym 105069 $PACKER_VCC_NET
.sym 105070 $auto$alumacc.cc:474:replace_alu$6449.C[13]
.sym 105072 waittimer1_count[14]
.sym 105073 $PACKER_VCC_NET
.sym 105074 $auto$alumacc.cc:474:replace_alu$6449.C[14]
.sym 105076 waittimer1_count[15]
.sym 105077 $PACKER_VCC_NET
.sym 105078 $auto$alumacc.cc:474:replace_alu$6449.C[15]
.sym 105080 waittimer1_count[16]
.sym 105081 $PACKER_VCC_NET
.sym 105082 $auto$alumacc.cc:474:replace_alu$6449.C[16]
.sym 105083 sys_rst
.sym 105084 $abc$36366$n6409
.sym 105085 waittimer1_wait
.sym 105087 $abc$36366$n160
.sym 105111 basesoc_uart_phy_rx_busy
.sym 105112 $abc$36366$n6640
.sym 105119 basesoc_uart_phy_rx_bitcount[1]
.sym 105120 basesoc_uart_phy_rx_bitcount[2]
.sym 105121 basesoc_uart_phy_rx_bitcount[0]
.sym 105122 basesoc_uart_phy_rx_bitcount[3]
.sym 105127 basesoc_uart_phy_rx_busy
.sym 105128 $abc$36366$n6636
.sym 105131 basesoc_uart_phy_rx_bitcount[0]
.sym 105132 basesoc_uart_phy_rx_bitcount[1]
.sym 105133 basesoc_uart_phy_rx_bitcount[2]
.sym 105134 basesoc_uart_phy_rx_bitcount[3]
.sym 105136 $PACKER_VCC_NET
.sym 105137 basesoc_uart_phy_rx_bitcount[0]
.sym 105139 basesoc_uart_phy_rx_busy
.sym 105140 $abc$36366$n6642
.sym 105147 basesoc_uart_phy_rx_bitcount[1]
.sym 105148 basesoc_uart_phy_rx_busy
.sym 105155 basesoc_uart_phy_rx_bitcount[0]
.sym 105156 basesoc_uart_phy_rx_busy
.sym 105157 $abc$36366$n3256
.sym 105158 sys_rst
.sym 105176 basesoc_uart_phy_rx_bitcount[0]
.sym 105181 basesoc_uart_phy_rx_bitcount[1]
.sym 105185 basesoc_uart_phy_rx_bitcount[2]
.sym 105186 $auto$alumacc.cc:474:replace_alu$6527.C[2]
.sym 105189 basesoc_uart_phy_rx_bitcount[3]
.sym 105190 $auto$alumacc.cc:474:replace_alu$6527.C[3]
.sym 105203 waittimer2_wait
.sym 105204 $abc$36366$n6346
.sym 105211 waittimer2_count[9]
.sym 105212 waittimer2_count[11]
.sym 105213 waittimer2_count[13]
.sym 105223 waittimer2_wait
.sym 105224 $abc$36366$n6360
.sym 105227 waittimer2_wait
.sym 105228 $abc$36366$n6364
.sym 105231 waittimer2_wait
.sym 105232 $abc$36366$n6368
.sym 105235 waittimer2_wait
.sym 105236 $abc$36366$n6358
.sym 105303 spram_bus_adr[14]
.sym 105304 spram_datain0[2]
.sym 105307 spram_bus_adr[14]
.sym 105308 spram_datain0[6]
.sym 105311 spram_bus_adr[14]
.sym 105312 spram_datain0[13]
.sym 105315 spram_dataout00[15]
.sym 105316 spram_dataout10[15]
.sym 105317 spram_bus_adr[14]
.sym 105318 slave_sel_r[2]
.sym 105319 spram_bus_adr[14]
.sym 105320 spram_datain0[13]
.sym 105323 spram_bus_adr[14]
.sym 105324 spram_datain0[6]
.sym 105327 spram_bus_adr[14]
.sym 105328 spram_datain0[2]
.sym 105343 spram_bus_adr[14]
.sym 105344 spram_datain0[5]
.sym 105351 spram_bus_adr[14]
.sym 105352 spram_datain0[5]
.sym 105399 $abc$36366$n182
.sym 105400 por_rst
.sym 105419 $abc$36366$n180
.sym 105423 $abc$36366$n180
.sym 105424 sys_rst
.sym 105425 por_rst
.sym 105431 $abc$36366$n188
.sym 105435 por_rst
.sym 105436 $abc$36366$n4102
.sym 105439 $abc$36366$n194
.sym 105443 $abc$36366$n188
.sym 105444 $abc$36366$n190
.sym 105445 $abc$36366$n192
.sym 105446 $abc$36366$n194
.sym 105447 por_rst
.sym 105448 $abc$36366$n4100
.sym 105451 $abc$36366$n192
.sym 105455 por_rst
.sym 105456 $abc$36366$n4103
.sym 105463 $abc$36366$n2781
.sym 105464 $abc$36366$n2782
.sym 105465 $abc$36366$n2783
.sym 105467 sys_rst
.sym 105468 por_rst
.sym 105479 picorv32.mem_rdata_latched_noshuffle[9]
.sym 105483 picorv32.mem_rdata_latched_noshuffle[11]
.sym 105495 $abc$36366$n3149
.sym 105496 picorv32.latched_rd[1]
.sym 105497 $abc$36366$n3147
.sym 105498 picorv32.decoded_rd[1]
.sym 105503 $abc$36366$n3149
.sym 105504 picorv32.latched_rd[2]
.sym 105505 $abc$36366$n3147
.sym 105506 picorv32.decoded_rd[2]
.sym 105511 $abc$36366$n3149
.sym 105512 picorv32.latched_rd[4]
.sym 105513 $abc$36366$n3147
.sym 105514 picorv32.decoded_rd[4]
.sym 105519 $abc$36366$n3149
.sym 105520 picorv32.latched_rd[3]
.sym 105521 $abc$36366$n3147
.sym 105522 picorv32.decoded_rd[3]
.sym 105535 waittimer0_wait
.sym 105536 $abc$36366$n6416
.sym 105539 waittimer0_wait
.sym 105540 $abc$36366$n6418
.sym 105559 picorv32.instr_retirq
.sym 105560 picorv32.cpu_state[2]
.sym 105563 picorv32.instr_retirq
.sym 105564 picorv32.instr_jalr
.sym 105567 eventsourceprocess0_trigger
.sym 105568 sys_rst
.sym 105569 waittimer0_wait
.sym 105579 $abc$36366$n208
.sym 105580 $abc$36366$n2858_1
.sym 105583 $abc$36366$n144
.sym 105599 $abc$36366$n728
.sym 105603 $abc$36366$n4607
.sym 105611 picorv32.instr_jal
.sym 105612 $abc$36366$n3409
.sym 105613 $abc$36366$n3027
.sym 105615 $abc$36366$n208
.sym 105616 picorv32.instr_jal
.sym 105617 $abc$36366$n3409
.sym 105631 picorv32.irq_state[0]
.sym 105632 $abc$36366$n3097
.sym 105633 picorv32.irq_active
.sym 105634 picorv32.cpu_state[0]
.sym 105647 $abc$36366$n208
.sym 105648 picorv32.cpu_state[0]
.sym 105649 picorv32.cpu_state[2]
.sym 105655 $abc$36366$n3005_1
.sym 105656 $abc$36366$n3083
.sym 105657 $abc$36366$n2986_1
.sym 105659 $abc$36366$n2988_1
.sym 105660 picorv32.is_slli_srli_srai
.sym 105661 $abc$36366$n2994
.sym 105663 picorv32.is_lui_auipc_jal
.sym 105664 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 105665 picorv32.mem_do_prefetch
.sym 105666 $abc$36366$n3005_1
.sym 105667 $abc$36366$n2988_1
.sym 105668 picorv32.is_lb_lh_lw_lbu_lhu
.sym 105671 spram_datain0[0]
.sym 105675 picorv32.is_lui_auipc_jal
.sym 105676 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 105677 $abc$36366$n2987
.sym 105679 picorv32.mem_do_rinst
.sym 105680 $abc$36366$n2987
.sym 105681 $abc$36366$n3814_1
.sym 105683 $abc$36366$n208
.sym 105684 picorv32.cpu_state[2]
.sym 105687 picorv32.is_sb_sh_sw
.sym 105688 picorv32.is_sll_srl_sra
.sym 105689 $abc$36366$n2985
.sym 105690 $abc$36366$n3012_1
.sym 105691 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 105692 picorv32.is_lui_auipc_jal
.sym 105693 $abc$36366$n3083
.sym 105695 $abc$36366$n3005_1
.sym 105696 $abc$36366$n3083
.sym 105697 $abc$36366$n3419
.sym 105699 $abc$36366$n2985
.sym 105700 picorv32.is_sb_sh_sw
.sym 105701 $abc$36366$n3421
.sym 105707 picorv32.mem_do_prefetch
.sym 105708 $abc$36366$n2858_1
.sym 105709 $abc$36366$n208
.sym 105710 picorv32.cpu_state[6]
.sym 105711 picorv32.mem_do_prefetch
.sym 105712 $abc$36366$n2858_1
.sym 105713 $abc$36366$n208
.sym 105714 picorv32.cpu_state[5]
.sym 105723 picorv32.instr_lhu
.sym 105724 picorv32.instr_lbu
.sym 105725 picorv32.instr_lw
.sym 105751 picorv32.mem_rdata_q[14]
.sym 105752 picorv32.mem_rdata_q[12]
.sym 105753 picorv32.mem_rdata_q[13]
.sym 105754 picorv32.is_sb_sh_sw
.sym 105755 picorv32.mem_rdata_q[14]
.sym 105756 picorv32.mem_rdata_q[12]
.sym 105757 picorv32.is_lb_lh_lw_lbu_lhu
.sym 105758 picorv32.mem_rdata_q[13]
.sym 105759 $abc$36366$n3454_1
.sym 105760 picorv32.is_alu_reg_reg
.sym 105763 picorv32.mem_rdata_q[12]
.sym 105764 picorv32.mem_rdata_q[13]
.sym 105765 picorv32.is_lb_lh_lw_lbu_lhu
.sym 105766 picorv32.mem_rdata_q[14]
.sym 105767 $abc$36366$n3454_1
.sym 105768 picorv32.is_alu_reg_imm
.sym 105771 picorv32.instr_sll
.sym 105772 picorv32.instr_slli
.sym 105775 picorv32.mem_rdata_q[14]
.sym 105776 picorv32.mem_rdata_q[12]
.sym 105777 picorv32.mem_rdata_q[13]
.sym 105778 picorv32.is_lb_lh_lw_lbu_lhu
.sym 105779 $abc$36366$n3478
.sym 105780 picorv32.is_sb_sh_sw
.sym 105783 $abc$36366$n3458
.sym 105784 picorv32.is_lb_lh_lw_lbu_lhu
.sym 105787 picorv32.mem_rdata_q[13]
.sym 105788 picorv32.mem_rdata_q[12]
.sym 105789 $abc$36366$n3459_1
.sym 105790 $abc$36366$n3455
.sym 105795 $abc$36366$n3459_1
.sym 105796 $abc$36366$n3458
.sym 105797 picorv32.is_alu_reg_imm
.sym 105807 $abc$36366$n3459_1
.sym 105808 picorv32.is_alu_reg_reg
.sym 105811 $abc$36366$n3455
.sym 105812 picorv32.is_alu_reg_imm
.sym 105823 picorv32.mem_rdata_q[13]
.sym 105824 picorv32.mem_rdata_q[12]
.sym 105825 picorv32.mem_rdata_q[14]
.sym 105839 picorv32.instr_slti
.sym 105840 picorv32.instr_blt
.sym 105841 picorv32.instr_slt
.sym 105847 count[1]
.sym 105848 count[2]
.sym 105849 count[3]
.sym 105850 count[4]
.sym 105863 $abc$36366$n2816_1
.sym 105864 $abc$36366$n6282
.sym 105867 picorv32.mem_rdata_q[14]
.sym 105868 picorv32.mem_rdata_q[13]
.sym 105869 picorv32.mem_rdata_q[12]
.sym 105871 $abc$36366$n2816_1
.sym 105872 $abc$36366$n6284
.sym 105875 $abc$36366$n2816_1
.sym 105876 $abc$36366$n6280
.sym 105880 count[0]
.sym 105884 count[1]
.sym 105885 $PACKER_VCC_NET
.sym 105888 count[2]
.sym 105889 $PACKER_VCC_NET
.sym 105890 $auto$alumacc.cc:474:replace_alu$6455.C[2]
.sym 105892 count[3]
.sym 105893 $PACKER_VCC_NET
.sym 105894 $auto$alumacc.cc:474:replace_alu$6455.C[3]
.sym 105896 count[4]
.sym 105897 $PACKER_VCC_NET
.sym 105898 $auto$alumacc.cc:474:replace_alu$6455.C[4]
.sym 105900 count[5]
.sym 105901 $PACKER_VCC_NET
.sym 105902 $auto$alumacc.cc:474:replace_alu$6455.C[5]
.sym 105904 count[6]
.sym 105905 $PACKER_VCC_NET
.sym 105906 $auto$alumacc.cc:474:replace_alu$6455.C[6]
.sym 105908 count[7]
.sym 105909 $PACKER_VCC_NET
.sym 105910 $auto$alumacc.cc:474:replace_alu$6455.C[7]
.sym 105912 count[8]
.sym 105913 $PACKER_VCC_NET
.sym 105914 $auto$alumacc.cc:474:replace_alu$6455.C[8]
.sym 105916 count[9]
.sym 105917 $PACKER_VCC_NET
.sym 105918 $auto$alumacc.cc:474:replace_alu$6455.C[9]
.sym 105920 count[10]
.sym 105921 $PACKER_VCC_NET
.sym 105922 $auto$alumacc.cc:474:replace_alu$6455.C[10]
.sym 105924 count[11]
.sym 105925 $PACKER_VCC_NET
.sym 105926 $auto$alumacc.cc:474:replace_alu$6455.C[11]
.sym 105928 count[12]
.sym 105929 $PACKER_VCC_NET
.sym 105930 $auto$alumacc.cc:474:replace_alu$6455.C[12]
.sym 105932 count[13]
.sym 105933 $PACKER_VCC_NET
.sym 105934 $auto$alumacc.cc:474:replace_alu$6455.C[13]
.sym 105936 count[14]
.sym 105937 $PACKER_VCC_NET
.sym 105938 $auto$alumacc.cc:474:replace_alu$6455.C[14]
.sym 105940 count[15]
.sym 105941 $PACKER_VCC_NET
.sym 105942 $auto$alumacc.cc:474:replace_alu$6455.C[15]
.sym 105944 count[16]
.sym 105945 $PACKER_VCC_NET
.sym 105946 $auto$alumacc.cc:474:replace_alu$6455.C[16]
.sym 105963 sys_rst
.sym 105964 $abc$36366$n6405
.sym 105965 waittimer1_wait
.sym 105971 sys_rst
.sym 105972 $abc$36366$n6391
.sym 105973 waittimer1_wait
.sym 105975 waittimer1_wait
.sym 105976 $abc$36366$n6377
.sym 105983 $abc$36366$n150
.sym 105987 $abc$36366$n148
.sym 105991 $abc$36366$n156
.sym 105995 $abc$36366$n3347
.sym 105996 $abc$36366$n3351_1
.sym 105997 $abc$36366$n148
.sym 105998 $abc$36366$n150
.sym 106000 waittimer1_count[0]
.sym 106002 $PACKER_VCC_NET
.sym 106007 $abc$36366$n152
.sym 106008 $abc$36366$n154
.sym 106009 $abc$36366$n156
.sym 106010 $abc$36366$n158
.sym 106011 sys_rst
.sym 106012 $abc$36366$n6389
.sym 106013 waittimer1_wait
.sym 106015 sys_rst
.sym 106016 $abc$36366$n6401
.sym 106017 waittimer1_wait
.sym 106019 sys_rst
.sym 106020 $abc$36366$n6407
.sym 106021 waittimer1_wait
.sym 106023 $abc$36366$n152
.sym 106027 $abc$36366$n158
.sym 106031 sys_rst
.sym 106032 $abc$36366$n6397
.sym 106033 waittimer1_wait
.sym 106035 $abc$36366$n154
.sym 106071 basesoc_timer0_value[9]
.sym 106108 waittimer2_count[0]
.sym 106110 $PACKER_VCC_NET
.sym 106111 waittimer2_wait
.sym 106112 $abc$36366$n6352
.sym 106115 waittimer2_wait
.sym 106116 $abc$36366$n6342
.sym 106123 waittimer2_wait
.sym 106124 $abc$36366$n6350
.sym 106127 waittimer2_wait
.sym 106128 $abc$36366$n6348
.sym 106131 waittimer2_count[3]
.sym 106132 waittimer2_count[4]
.sym 106133 waittimer2_count[5]
.sym 106134 waittimer2_count[8]
.sym 106136 waittimer2_count[0]
.sym 106140 waittimer2_count[1]
.sym 106141 $PACKER_VCC_NET
.sym 106144 waittimer2_count[2]
.sym 106145 $PACKER_VCC_NET
.sym 106146 $auto$alumacc.cc:474:replace_alu$6452.C[2]
.sym 106148 waittimer2_count[3]
.sym 106149 $PACKER_VCC_NET
.sym 106150 $auto$alumacc.cc:474:replace_alu$6452.C[3]
.sym 106152 waittimer2_count[4]
.sym 106153 $PACKER_VCC_NET
.sym 106154 $auto$alumacc.cc:474:replace_alu$6452.C[4]
.sym 106156 waittimer2_count[5]
.sym 106157 $PACKER_VCC_NET
.sym 106158 $auto$alumacc.cc:474:replace_alu$6452.C[5]
.sym 106160 waittimer2_count[6]
.sym 106161 $PACKER_VCC_NET
.sym 106162 $auto$alumacc.cc:474:replace_alu$6452.C[6]
.sym 106164 waittimer2_count[7]
.sym 106165 $PACKER_VCC_NET
.sym 106166 $auto$alumacc.cc:474:replace_alu$6452.C[7]
.sym 106168 waittimer2_count[8]
.sym 106169 $PACKER_VCC_NET
.sym 106170 $auto$alumacc.cc:474:replace_alu$6452.C[8]
.sym 106172 waittimer2_count[9]
.sym 106173 $PACKER_VCC_NET
.sym 106174 $auto$alumacc.cc:474:replace_alu$6452.C[9]
.sym 106176 waittimer2_count[10]
.sym 106177 $PACKER_VCC_NET
.sym 106178 $auto$alumacc.cc:474:replace_alu$6452.C[10]
.sym 106180 waittimer2_count[11]
.sym 106181 $PACKER_VCC_NET
.sym 106182 $auto$alumacc.cc:474:replace_alu$6452.C[11]
.sym 106184 waittimer2_count[12]
.sym 106185 $PACKER_VCC_NET
.sym 106186 $auto$alumacc.cc:474:replace_alu$6452.C[12]
.sym 106188 waittimer2_count[13]
.sym 106189 $PACKER_VCC_NET
.sym 106190 $auto$alumacc.cc:474:replace_alu$6452.C[13]
.sym 106192 waittimer2_count[14]
.sym 106193 $PACKER_VCC_NET
.sym 106194 $auto$alumacc.cc:474:replace_alu$6452.C[14]
.sym 106196 waittimer2_count[15]
.sym 106197 $PACKER_VCC_NET
.sym 106198 $auto$alumacc.cc:474:replace_alu$6452.C[15]
.sym 106200 waittimer2_count[16]
.sym 106201 $PACKER_VCC_NET
.sym 106202 $auto$alumacc.cc:474:replace_alu$6452.C[16]
.sym 106215 $abc$36366$n2735
.sym 106227 $abc$36366$n174
.sym 106359 picorv32.mem_rdata_latched_noshuffle[8]
.sym 106375 $PACKER_GND_NET
.sym 106387 $abc$36366$n2871_1
.sym 106388 $abc$36366$n2872
.sym 106391 $abc$36366$n3464_1
.sym 106392 picorv32.mem_rdata_q[25]
.sym 106395 picorv32.mem_rdata_q[27]
.sym 106396 picorv32.mem_rdata_q[28]
.sym 106397 $abc$36366$n3463
.sym 106398 picorv32.mem_rdata_q[26]
.sym 106407 $abc$36366$n3464_1
.sym 106408 $abc$36366$n3457_1
.sym 106419 picorv32.mem_rdata_q[26]
.sym 106420 picorv32.mem_rdata_q[27]
.sym 106421 picorv32.mem_rdata_q[28]
.sym 106422 $abc$36366$n3463
.sym 106427 picorv32.instr_getq
.sym 106428 picorv32.instr_setq
.sym 106429 picorv32.instr_retirq
.sym 106430 picorv32.instr_maskirq
.sym 106439 picorv32.mem_rdata_q[26]
.sym 106440 picorv32.mem_rdata_q[25]
.sym 106441 picorv32.mem_rdata_q[27]
.sym 106442 picorv32.mem_rdata_q[28]
.sym 106443 $abc$36366$n3864
.sym 106447 picorv32.mem_rdata_latched_noshuffle[10]
.sym 106451 picorv32.instr_jalr
.sym 106452 picorv32.is_lb_lh_lw_lbu_lhu
.sym 106453 picorv32.is_alu_reg_imm
.sym 106455 picorv32.decoder_trigger
.sym 106456 picorv32.instr_jal
.sym 106457 $abc$36366$n3065
.sym 106459 $abc$36366$n3158
.sym 106460 $abc$36366$n4288_1
.sym 106461 $abc$36366$n4286_1
.sym 106463 $abc$36366$n3849_1
.sym 106464 $abc$36366$n3147
.sym 106465 $abc$36366$n3072_1
.sym 106466 $abc$36366$n4287_1
.sym 106467 $abc$36366$n3810
.sym 106468 $abc$36366$n3797
.sym 106469 $abc$36366$n3811_1
.sym 106470 picorv32.cpu_state[0]
.sym 106471 $abc$36366$n208
.sym 106472 $abc$36366$n3010
.sym 106475 picorv32.do_waitirq
.sym 106476 picorv32.decoder_trigger
.sym 106477 picorv32.irq_state[0]
.sym 106479 $abc$36366$n3065
.sym 106480 $abc$36366$n3147
.sym 106481 picorv32.instr_jal
.sym 106482 picorv32.decoder_trigger
.sym 106483 $abc$36366$n3147
.sym 106484 $abc$36366$n3798_1
.sym 106487 $abc$36366$n3864
.sym 106488 $abc$36366$n2934
.sym 106491 $abc$36366$n208
.sym 106492 $abc$36366$n3450
.sym 106493 picorv32.cpu_state[0]
.sym 106495 picorv32.latched_rd[0]
.sym 106496 picorv32.latched_rd[1]
.sym 106497 $abc$36366$n3452
.sym 106499 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106500 picorv32.instr_jalr
.sym 106501 picorv32.cpu_state[3]
.sym 106503 $abc$36366$n3157
.sym 106504 $abc$36366$n3158
.sym 106505 $abc$36366$n3191
.sym 106507 picorv32.latched_branch
.sym 106508 $abc$36366$n207
.sym 106509 $abc$36366$n3451_1
.sym 106511 picorv32.latched_rd[2]
.sym 106512 picorv32.latched_rd[3]
.sym 106513 picorv32.latched_rd[4]
.sym 106514 picorv32.latched_rd[5]
.sym 106515 picorv32.instr_retirq
.sym 106516 picorv32.latched_branch
.sym 106517 picorv32.cpu_state[2]
.sym 106518 $abc$36366$n3192
.sym 106519 picorv32.cpu_state[5]
.sym 106520 picorv32.cpu_state[2]
.sym 106521 $abc$36366$n4038_1
.sym 106523 $abc$36366$n2934
.sym 106524 picorv32.decoded_rs1[3]
.sym 106527 picorv32.cpu_state[5]
.sym 106528 picorv32.cpu_state[1]
.sym 106529 picorv32.cpu_state[2]
.sym 106530 picorv32.latched_store
.sym 106531 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106532 picorv32.is_sb_sh_sw
.sym 106533 $abc$36366$n2841
.sym 106535 picorv32.reg_op2[0]
.sym 106539 $abc$36366$n3864
.sym 106540 picorv32.mem_rdata_latched_noshuffle[17]
.sym 106541 picorv32.decoded_rs1[2]
.sym 106542 $abc$36366$n3006
.sym 106543 $abc$36366$n3864
.sym 106544 $abc$36366$n3006
.sym 106547 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106548 picorv32.cpu_state[3]
.sym 106549 $abc$36366$n2994
.sym 106550 picorv32.cpu_state[2]
.sym 106551 picorv32.cpu_state[0]
.sym 106552 picorv32.cpu_state[1]
.sym 106553 picorv32.cpu_state[3]
.sym 106555 $abc$36366$n3812_1
.sym 106556 $abc$36366$n3796
.sym 106557 $abc$36366$n3816_1
.sym 106558 $abc$36366$n3027
.sym 106559 $abc$36366$n3158
.sym 106560 $abc$36366$n3407
.sym 106563 $abc$36366$n728
.sym 106564 $abc$36366$n2840_1
.sym 106567 $abc$36366$n208
.sym 106568 $abc$36366$n3158
.sym 106575 $abc$36366$n3806
.sym 106579 $abc$36366$n3027
.sym 106580 picorv32.cpu_state[0]
.sym 106581 picorv32.cpu_state[4]
.sym 106582 picorv32.cpu_state[2]
.sym 106583 picorv32.decoded_rs2[5]
.sym 106587 picorv32.mem_do_rinst
.sym 106588 picorv32.mem_do_prefetch
.sym 106589 $abc$36366$n3008_1
.sym 106590 picorv32.cpu_state[4]
.sym 106591 picorv32.decoded_rs2[4]
.sym 106592 picorv32.mem_rdata_latched_noshuffle[24]
.sym 106593 $abc$36366$n2934
.sym 106595 picorv32.decoded_rs2[2]
.sym 106596 picorv32.decoded_rs2[3]
.sym 106597 picorv32.decoded_rs2[4]
.sym 106598 picorv32.decoded_rs2[5]
.sym 106599 picorv32.decoded_rs2[0]
.sym 106600 picorv32.decoded_rs2[1]
.sym 106601 $abc$36366$n3732
.sym 106603 $abc$36366$n2934
.sym 106604 picorv32.decoded_rs2[5]
.sym 106607 picorv32.decoded_rs2[1]
.sym 106608 picorv32.mem_rdata_latched_noshuffle[21]
.sym 106609 $abc$36366$n2934
.sym 106611 picorv32.cpu_state[4]
.sym 106612 $abc$36366$n3008_1
.sym 106613 $abc$36366$n3072_1
.sym 106615 $abc$36366$n4597
.sym 106616 picorv32.latched_rd[3]
.sym 106617 picorv32.latched_rd[2]
.sym 106618 $abc$36366$n4595
.sym 106619 $abc$36366$n4591
.sym 106620 picorv32.latched_rd[0]
.sym 106623 $abc$36366$n3806
.sym 106627 $abc$36366$n4599
.sym 106628 picorv32.latched_rd[4]
.sym 106629 $abc$36366$n4600
.sym 106630 picorv32.latched_rd[5]
.sym 106631 $abc$36366$n3815_1
.sym 106632 $abc$36366$n2986_1
.sym 106633 $abc$36366$n3813
.sym 106634 picorv32.cpu_state[2]
.sym 106635 picorv32.decoded_rs2[3]
.sym 106636 $abc$36366$n3738
.sym 106637 picorv32.is_slli_srli_srai
.sym 106639 $abc$36366$n2959
.sym 106640 $abc$36366$n2964_1
.sym 106641 $abc$36366$n2970
.sym 106642 $abc$36366$n2975
.sym 106643 $abc$36366$n4593
.sym 106644 picorv32.latched_rd[1]
.sym 106647 picorv32.is_slli_srli_srai
.sym 106648 picorv32.cpu_state[2]
.sym 106649 $abc$36366$n3007_1
.sym 106650 $abc$36366$n208
.sym 106651 $abc$36366$n4599
.sym 106655 $abc$36366$n2985
.sym 106656 picorv32.is_sll_srl_sra
.sym 106657 $abc$36366$n3006_1
.sym 106659 picorv32.decoded_rs2[4]
.sym 106660 $abc$36366$n3740
.sym 106661 picorv32.is_slli_srli_srai
.sym 106663 $abc$36366$n3027
.sym 106664 picorv32.cpu_state[3]
.sym 106665 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106666 $abc$36366$n3011
.sym 106667 $abc$36366$n4593
.sym 106671 $abc$36366$n5061
.sym 106672 $abc$36366$n3826
.sym 106673 picorv32.cpu_state[4]
.sym 106675 picorv32.decoded_rs2[1]
.sym 106676 $abc$36366$n3734
.sym 106677 picorv32.is_slli_srli_srai
.sym 106679 picorv32.decoded_rs2[2]
.sym 106680 $abc$36366$n3736_1
.sym 106681 picorv32.is_slli_srli_srai
.sym 106691 picorv32.instr_lbu
.sym 106692 picorv32.instr_lw
.sym 106693 $abc$36366$n2994
.sym 106694 $abc$36366$n2995
.sym 106695 picorv32.reg_sh[0]
.sym 106696 picorv32.reg_sh[1]
.sym 106697 $abc$36366$n3009_1
.sym 106699 picorv32.reg_sh[1]
.sym 106700 $abc$36366$n3820_1
.sym 106701 picorv32.cpu_state[4]
.sym 106712 picorv32.reg_sh[0]
.sym 106716 picorv32.reg_sh[1]
.sym 106717 $PACKER_VCC_NET
.sym 106720 picorv32.reg_sh[2]
.sym 106721 $PACKER_VCC_NET
.sym 106722 $auto$alumacc.cc:474:replace_alu$6536.C[2]
.sym 106724 picorv32.reg_sh[3]
.sym 106725 $PACKER_VCC_NET
.sym 106726 $auto$alumacc.cc:474:replace_alu$6536.C[3]
.sym 106728 picorv32.reg_sh[4]
.sym 106729 $PACKER_VCC_NET
.sym 106730 $auto$alumacc.cc:474:replace_alu$6536.C[4]
.sym 106731 picorv32.reg_sh[2]
.sym 106732 picorv32.reg_sh[3]
.sym 106733 picorv32.reg_sh[4]
.sym 106735 $abc$36366$n5059
.sym 106736 $abc$36366$n3824_1
.sym 106737 picorv32.cpu_state[4]
.sym 106739 $abc$36366$n5057
.sym 106740 $abc$36366$n3822_1
.sym 106741 picorv32.cpu_state[4]
.sym 106743 picorv32.instr_srl
.sym 106744 picorv32.instr_xor
.sym 106745 picorv32.instr_srli
.sym 106746 picorv32.instr_xori
.sym 106747 $abc$36366$n3455
.sym 106748 picorv32.is_alu_reg_reg
.sym 106751 $abc$36366$n3456_1
.sym 106752 $abc$36366$n3480
.sym 106755 $abc$36366$n3470
.sym 106756 $abc$36366$n3458
.sym 106759 picorv32.instr_xor
.sym 106760 picorv32.instr_xori
.sym 106763 $abc$36366$n3456_1
.sym 106764 $abc$36366$n3458
.sym 106767 $abc$36366$n3459_1
.sym 106768 $abc$36366$n3480
.sym 106771 picorv32.mem_rdata_q[14]
.sym 106772 picorv32.mem_rdata_q[12]
.sym 106773 picorv32.mem_rdata_q[13]
.sym 106774 picorv32.is_alu_reg_reg
.sym 106775 picorv32.is_alu_reg_imm
.sym 106776 picorv32.mem_rdata_q[14]
.sym 106777 picorv32.mem_rdata_q[12]
.sym 106778 picorv32.mem_rdata_q[13]
.sym 106779 $abc$36366$n3470
.sym 106780 picorv32.mem_rdata_q[14]
.sym 106781 picorv32.mem_rdata_q[12]
.sym 106782 picorv32.mem_rdata_q[13]
.sym 106787 picorv32.instr_addi
.sym 106788 picorv32.instr_add
.sym 106789 picorv32.instr_sub
.sym 106791 picorv32.mem_rdata_q[12]
.sym 106792 picorv32.mem_rdata_q[14]
.sym 106793 $abc$36366$n3470
.sym 106794 picorv32.mem_rdata_q[13]
.sym 106795 picorv32.mem_rdata_q[14]
.sym 106796 picorv32.mem_rdata_q[12]
.sym 106797 picorv32.mem_rdata_q[13]
.sym 106798 picorv32.is_alu_reg_imm
.sym 106799 picorv32.mem_rdata_q[12]
.sym 106800 picorv32.mem_rdata_q[14]
.sym 106801 picorv32.is_alu_reg_imm
.sym 106802 picorv32.mem_rdata_q[13]
.sym 106803 picorv32.mem_rdata_q[12]
.sym 106804 picorv32.mem_rdata_q[13]
.sym 106805 picorv32.mem_rdata_q[14]
.sym 106806 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 106839 $abc$36366$n2822_1
.sym 106840 $abc$36366$n2823
.sym 106841 $abc$36366$n2824
.sym 106851 count[1]
.sym 106852 $abc$36366$n2816_1
.sym 106863 sys_rst
.sym 106864 $abc$36366$n2816_1
.sym 106865 count[0]
.sym 106871 count[13]
.sym 106872 count[14]
.sym 106873 count[15]
.sym 106875 count[9]
.sym 106876 count[10]
.sym 106877 count[11]
.sym 106878 count[12]
.sym 106879 $abc$36366$n2816_1
.sym 106880 $abc$36366$n6294
.sym 106883 $abc$36366$n2816_1
.sym 106884 $abc$36366$n6298
.sym 106887 $abc$36366$n2816_1
.sym 106888 $abc$36366$n6306
.sym 106891 $abc$36366$n2816_1
.sym 106892 $abc$36366$n6304
.sym 106895 $abc$36366$n2816_1
.sym 106896 $abc$36366$n6296
.sym 106899 $abc$36366$n2816_1
.sym 106900 $abc$36366$n6302
.sym 106936 basesoc_uart_tx_fifo_level0[0]
.sym 106940 basesoc_uart_tx_fifo_level0[1]
.sym 106941 $PACKER_VCC_NET
.sym 106944 basesoc_uart_tx_fifo_level0[2]
.sym 106945 $PACKER_VCC_NET
.sym 106946 $auto$alumacc.cc:474:replace_alu$6437.C[2]
.sym 106948 basesoc_uart_tx_fifo_level0[3]
.sym 106949 $PACKER_VCC_NET
.sym 106950 $auto$alumacc.cc:474:replace_alu$6437.C[3]
.sym 106952 basesoc_uart_tx_fifo_level0[4]
.sym 106953 $PACKER_VCC_NET
.sym 106954 $auto$alumacc.cc:474:replace_alu$6437.C[4]
.sym 106955 basesoc_uart_tx_fifo_level0[1]
.sym 106959 sys_rst
.sym 106960 basesoc_uart_tx_fifo_wrport_we
.sym 106961 basesoc_uart_tx_fifo_level0[0]
.sym 106962 basesoc_uart_tx_fifo_syncfifo_re
.sym 106968 $PACKER_VCC_NET
.sym 106969 basesoc_uart_tx_fifo_level0[0]
.sym 106971 $abc$36366$n6629
.sym 106972 $abc$36366$n6630
.sym 106973 basesoc_uart_tx_fifo_wrport_we
.sym 106975 $abc$36366$n6620
.sym 106976 $abc$36366$n6621
.sym 106977 basesoc_uart_tx_fifo_wrport_we
.sym 106979 $abc$36366$n6623
.sym 106980 $abc$36366$n6624
.sym 106981 basesoc_uart_tx_fifo_wrport_we
.sym 106987 $abc$36366$n6626
.sym 106988 $abc$36366$n6627
.sym 106989 basesoc_uart_tx_fifo_wrport_we
.sym 106991 sys_rst
.sym 106992 basesoc_uart_tx_fifo_wrport_we
.sym 106993 basesoc_uart_tx_fifo_syncfifo_re
.sym 106996 basesoc_uart_tx_fifo_level0[0]
.sym 106998 $PACKER_VCC_NET
.sym 107000 basesoc_uart_tx_fifo_level0[0]
.sym 107005 basesoc_uart_tx_fifo_level0[1]
.sym 107009 basesoc_uart_tx_fifo_level0[2]
.sym 107010 $auto$alumacc.cc:474:replace_alu$6515.C[2]
.sym 107013 basesoc_uart_tx_fifo_level0[3]
.sym 107014 $auto$alumacc.cc:474:replace_alu$6515.C[3]
.sym 107017 basesoc_uart_tx_fifo_level0[4]
.sym 107018 $auto$alumacc.cc:474:replace_alu$6515.C[4]
.sym 107019 $abc$36366$n6273
.sym 107027 basesoc_uart_tx_fifo_level0[0]
.sym 107028 basesoc_uart_tx_fifo_level0[1]
.sym 107029 basesoc_uart_tx_fifo_level0[2]
.sym 107030 basesoc_uart_tx_fifo_level0[3]
.sym 107031 $abc$36366$n2735
.sym 107032 memdat_1[7]
.sym 107035 basesoc_uart_phy_tx_reg[2]
.sym 107036 memdat_1[1]
.sym 107037 $abc$36366$n2735
.sym 107039 basesoc_uart_phy_tx_reg[6]
.sym 107040 memdat_1[5]
.sym 107041 $abc$36366$n2735
.sym 107043 basesoc_uart_phy_tx_reg[1]
.sym 107044 memdat_1[0]
.sym 107045 $abc$36366$n2735
.sym 107047 basesoc_uart_phy_tx_reg[7]
.sym 107048 memdat_1[6]
.sym 107049 $abc$36366$n2735
.sym 107051 basesoc_uart_phy_tx_reg[3]
.sym 107052 memdat_1[2]
.sym 107053 $abc$36366$n2735
.sym 107055 basesoc_uart_phy_tx_reg[5]
.sym 107056 memdat_1[4]
.sym 107057 $abc$36366$n2735
.sym 107059 basesoc_uart_phy_tx_reg[4]
.sym 107060 memdat_1[3]
.sym 107061 $abc$36366$n2735
.sym 107063 sys_rst
.sym 107064 $abc$36366$n6356
.sym 107065 waittimer2_wait
.sym 107071 eventsourceprocess2_trigger
.sym 107072 sys_rst
.sym 107073 waittimer2_wait
.sym 107075 sys_rst
.sym 107076 $abc$36366$n6366
.sym 107077 waittimer2_wait
.sym 107091 sys_rst
.sym 107092 $abc$36366$n6362
.sym 107093 waittimer2_wait
.sym 107095 $abc$36366$n168
.sym 107099 $abc$36366$n164
.sym 107103 $abc$36366$n162
.sym 107107 waittimer2_count[0]
.sym 107108 waittimer2_count[1]
.sym 107109 waittimer2_count[2]
.sym 107110 $abc$36366$n174
.sym 107111 $abc$36366$n3357
.sym 107112 $abc$36366$n3361
.sym 107113 $abc$36366$n162
.sym 107114 $abc$36366$n164
.sym 107115 waittimer2_count[1]
.sym 107116 waittimer2_wait
.sym 107119 waittimer2_count[0]
.sym 107120 eventsourceprocess2_trigger
.sym 107121 sys_rst
.sym 107122 waittimer2_wait
.sym 107123 $abc$36366$n3358
.sym 107124 $abc$36366$n3359
.sym 107125 $abc$36366$n3360_1
.sym 107127 sys_rst
.sym 107128 $abc$36366$n6372
.sym 107129 waittimer2_wait
.sym 107131 sys_rst
.sym 107132 $abc$36366$n6354
.sym 107133 waittimer2_wait
.sym 107135 $abc$36366$n166
.sym 107139 sys_rst
.sym 107140 $abc$36366$n6374
.sym 107141 waittimer2_wait
.sym 107143 $abc$36366$n172
.sym 107147 $abc$36366$n170
.sym 107151 $abc$36366$n166
.sym 107152 $abc$36366$n168
.sym 107153 $abc$36366$n170
.sym 107154 $abc$36366$n172
.sym 107155 sys_rst
.sym 107156 $abc$36366$n6370
.sym 107157 waittimer2_wait
.sym 107159 basesoc_uart_phy_tx_busy
.sym 107160 basesoc_uart_phy_uart_clk_txen
.sym 107161 $abc$36366$n3242
.sym 107163 basesoc_uart_phy_uart_clk_txen
.sym 107164 basesoc_uart_phy_tx_bitcount[0]
.sym 107165 basesoc_uart_phy_tx_busy
.sym 107166 $abc$36366$n3242
.sym 107168 $PACKER_VCC_NET
.sym 107169 basesoc_uart_phy_tx_bitcount[0]
.sym 107171 $abc$36366$n2735
.sym 107172 $abc$36366$n3948
.sym 107175 $abc$36366$n3245
.sym 107176 basesoc_uart_phy_tx_bitcount[0]
.sym 107177 basesoc_uart_phy_tx_busy
.sym 107178 basesoc_uart_phy_uart_clk_txen
.sym 107179 sys_rst
.sym 107180 $abc$36366$n2735
.sym 107183 $abc$36366$n6273
.sym 107184 $abc$36366$n3242
.sym 107187 $abc$36366$n3245
.sym 107188 basesoc_uart_phy_tx_busy
.sym 107189 basesoc_uart_phy_uart_clk_txen
.sym 107190 $abc$36366$n3242
.sym 107211 $abc$36366$n2735
.sym 107212 basesoc_uart_phy_tx_bitcount[1]
.sym 107227 rst1
.sym 107243 $PACKER_GND_NET
.sym 107259 spiflash_i
.sym 107279 spram_bus_adr[14]
.sym 107280 spram_datain0[14]
.sym 107287 $abc$36366$n2818
.sym 107288 $abc$36366$n2866
.sym 107289 picorv32.mem_rdata_q[6]
.sym 107290 $abc$36366$n2859
.sym 107291 $abc$36366$n2880
.sym 107292 $abc$36366$n2881_1
.sym 107295 picorv32.mem_rdata_latched_noshuffle[6]
.sym 107303 picorv32.mem_rdata_latched_noshuffle[7]
.sym 107319 $abc$36366$n3433
.sym 107320 picorv32.mem_rdata_latched_noshuffle[2]
.sym 107323 picorv32.mem_rdata_latched_noshuffle[7]
.sym 107327 picorv32.mem_rdata_latched_noshuffle[2]
.sym 107328 $abc$36366$n3433
.sym 107331 picorv32.mem_rdata_latched_noshuffle[6]
.sym 107332 picorv32.mem_rdata_latched_noshuffle[4]
.sym 107333 picorv32.mem_rdata_latched_noshuffle[5]
.sym 107334 $abc$36366$n3432
.sym 107335 $abc$36366$n2818
.sym 107336 $abc$36366$n2870
.sym 107337 picorv32.mem_rdata_q[5]
.sym 107338 $abc$36366$n2859
.sym 107339 picorv32.mem_rdata_latched_noshuffle[31]
.sym 107343 picorv32.mem_rdata_latched_noshuffle[3]
.sym 107344 $abc$36366$n3434
.sym 107347 $abc$36366$n3434
.sym 107348 $abc$36366$n3441
.sym 107349 picorv32.mem_rdata_latched_noshuffle[2]
.sym 107350 picorv32.mem_rdata_latched_noshuffle[3]
.sym 107355 picorv32.mem_rdata_latched_noshuffle[5]
.sym 107359 picorv32.mem_rdata_latched_noshuffle[6]
.sym 107360 picorv32.mem_rdata_latched_noshuffle[5]
.sym 107361 picorv32.mem_rdata_latched_noshuffle[4]
.sym 107367 picorv32.mem_rdata_latched_noshuffle[6]
.sym 107368 picorv32.mem_rdata_latched_noshuffle[5]
.sym 107369 picorv32.mem_rdata_latched_noshuffle[4]
.sym 107371 picorv32.mem_rdata_latched_noshuffle[4]
.sym 107372 picorv32.mem_rdata_latched_noshuffle[5]
.sym 107373 picorv32.mem_rdata_latched_noshuffle[6]
.sym 107375 picorv32.mem_rdata_latched_noshuffle[6]
.sym 107376 picorv32.mem_rdata_latched_noshuffle[5]
.sym 107377 picorv32.mem_rdata_latched_noshuffle[4]
.sym 107379 picorv32.mem_rdata_latched_noshuffle[13]
.sym 107383 picorv32.mem_rdata_q[14]
.sym 107384 $abc$36366$n3429
.sym 107385 $abc$36366$n2859
.sym 107387 picorv32.mem_rdata_latched_noshuffle[14]
.sym 107391 $abc$36366$n3432
.sym 107392 $abc$36366$n3435
.sym 107395 picorv32.mem_rdata_latched_noshuffle[24]
.sym 107399 $abc$36366$n3444_1
.sym 107400 $abc$36366$n3507_1
.sym 107403 $abc$36366$n3444_1
.sym 107404 $abc$36366$n3435
.sym 107407 $abc$36366$n3444_1
.sym 107408 $abc$36366$n3437
.sym 107411 $abc$36366$n3432
.sym 107412 $abc$36366$n2864
.sym 107415 $abc$36366$n3864
.sym 107416 picorv32.mem_rdata_latched_noshuffle[19]
.sym 107417 picorv32.decoded_rs1[4]
.sym 107418 $abc$36366$n3006
.sym 107419 picorv32.irq_state[0]
.sym 107420 picorv32.cpu_state[0]
.sym 107421 $abc$36366$n3149
.sym 107422 picorv32.latched_rd[0]
.sym 107423 picorv32.do_waitirq
.sym 107424 picorv32.decoder_trigger
.sym 107425 picorv32.instr_waitirq
.sym 107427 picorv32.instr_setq
.sym 107428 picorv32.cpu_state[2]
.sym 107429 picorv32.latched_rd[5]
.sym 107430 $abc$36366$n3149
.sym 107431 picorv32.decoded_rd[5]
.sym 107432 $abc$36366$n3030
.sym 107433 picorv32.cpu_state[0]
.sym 107434 $abc$36366$n3155
.sym 107435 $abc$36366$n3006
.sym 107436 $abc$36366$n208
.sym 107439 $abc$36366$n3147
.sym 107440 picorv32.decoded_rd[0]
.sym 107441 $abc$36366$n3148
.sym 107443 picorv32.is_sb_sh_sw
.sym 107444 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 107445 picorv32.mem_rdata_q[31]
.sym 107447 $abc$36366$n2946
.sym 107448 $abc$36366$n2942_1
.sym 107449 $abc$36366$n2948_1
.sym 107451 $abc$36366$n3023
.sym 107452 picorv32.cpu_state[2]
.sym 107455 $abc$36366$n4605
.sym 107456 picorv32.latched_rd[1]
.sym 107457 $abc$36366$n4611
.sym 107458 picorv32.latched_rd[4]
.sym 107459 $abc$36366$n2934
.sym 107460 picorv32.decoded_rs1[5]
.sym 107463 $abc$36366$n3806
.sym 107467 $abc$36366$n4607
.sym 107468 picorv32.latched_rd[2]
.sym 107469 picorv32.latched_rd[0]
.sym 107470 $abc$36366$n4603
.sym 107471 $abc$36366$n2854
.sym 107472 $abc$36366$n2931
.sym 107473 $abc$36366$n2941
.sym 107474 $abc$36366$n2949
.sym 107475 $abc$36366$n2942_1
.sym 107476 $abc$36366$n2946
.sym 107477 $abc$36366$n2948_1
.sym 107478 picorv32.latched_rd[5]
.sym 107479 $abc$36366$n4618
.sym 107483 $abc$36366$n4605
.sym 107487 $abc$36366$n2932
.sym 107488 picorv32.mem_rdata_latched_noshuffle[18]
.sym 107489 $abc$36366$n2933_1
.sym 107490 picorv32.latched_rd[3]
.sym 107491 $abc$36366$n4609
.sym 107495 picorv32.mem_rdata_latched_noshuffle[17]
.sym 107499 picorv32.decoded_rs1[2]
.sym 107500 picorv32.decoded_rs1[3]
.sym 107501 picorv32.decoded_rs1[4]
.sym 107502 picorv32.decoded_rs1[5]
.sym 107503 $abc$36366$n2932
.sym 107504 picorv32.mem_rdata_latched_noshuffle[18]
.sym 107505 $abc$36366$n2933_1
.sym 107507 $abc$36366$n4603
.sym 107511 $abc$36366$n4611
.sym 107515 picorv32.cpuregs_wrdata[15]
.sym 107519 $abc$36366$n3029_1
.sym 107520 picorv32.cpu_state[0]
.sym 107521 picorv32.decoder_trigger
.sym 107523 picorv32.instr_jal
.sym 107524 $abc$36366$n3028
.sym 107525 picorv32.cpu_state[0]
.sym 107526 $abc$36366$n3066_1
.sym 107527 $abc$36366$n728
.sym 107528 picorv32.instr_jalr
.sym 107531 picorv32.cpuregs_wrdata[8]
.sym 107535 picorv32.instr_jal
.sym 107536 picorv32.instr_auipc
.sym 107537 picorv32.instr_lui
.sym 107539 picorv32.cpuregs_wrdata[4]
.sym 107543 $abc$36366$n6183
.sym 107544 $abc$36366$n4524
.sym 107545 $abc$36366$n3731
.sym 107546 $abc$36366$n4411
.sym 107547 $abc$36366$n4422
.sym 107548 $abc$36366$n4423
.sym 107549 $abc$36366$n3731
.sym 107550 $abc$36366$n4411
.sym 107551 $abc$36366$n6177
.sym 107552 $abc$36366$n6178
.sym 107553 $abc$36366$n3731
.sym 107554 $abc$36366$n4411
.sym 107555 picorv32.decoded_rs2[2]
.sym 107556 picorv32.mem_rdata_latched_noshuffle[22]
.sym 107557 $abc$36366$n2934
.sym 107559 picorv32.decoded_rs2[3]
.sym 107560 picorv32.mem_rdata_latched_noshuffle[23]
.sym 107561 $abc$36366$n2934
.sym 107563 $abc$36366$n4533
.sym 107564 $abc$36366$n4534
.sym 107565 $abc$36366$n3731
.sym 107566 $abc$36366$n4411
.sym 107567 picorv32.decoded_rs2[0]
.sym 107568 picorv32.mem_rdata_latched_noshuffle[20]
.sym 107569 $abc$36366$n2934
.sym 107571 picorv32.cpuregs_wrdata[0]
.sym 107575 $abc$36366$n3067
.sym 107576 $abc$36366$n3069
.sym 107577 $abc$36366$n208
.sym 107578 $abc$36366$n3071
.sym 107579 $abc$36366$n2988_1
.sym 107580 picorv32.cpu_state[2]
.sym 107583 $abc$36366$n2858_1
.sym 107584 $abc$36366$n2935
.sym 107585 picorv32.mem_do_rinst
.sym 107587 $abc$36366$n4591
.sym 107591 $abc$36366$n4597
.sym 107595 picorv32.decoded_rs2[0]
.sym 107596 $abc$36366$n3730
.sym 107597 picorv32.is_slli_srli_srai
.sym 107599 picorv32.cpuregs_wrdata[1]
.sym 107603 $abc$36366$n5134
.sym 107604 $abc$36366$n3006
.sym 107605 $abc$36366$n3158
.sym 107606 $abc$36366$n3830
.sym 107607 $abc$36366$n5053
.sym 107608 $abc$36366$n3818_1
.sym 107609 picorv32.cpu_state[4]
.sym 107611 picorv32.mem_wordsize[2]
.sym 107612 $abc$36366$n3015
.sym 107613 $abc$36366$n3025
.sym 107614 $abc$36366$n3022_1
.sym 107615 picorv32.cpuregs_wrdata[16]
.sym 107619 picorv32.cpu_state[1]
.sym 107620 picorv32.cpu_state[4]
.sym 107621 picorv32.cpu_state[3]
.sym 107622 picorv32.cpu_state[2]
.sym 107623 picorv32.cpu_state[3]
.sym 107624 $abc$36366$n3070_1
.sym 107625 $abc$36366$n2858_1
.sym 107627 $abc$36366$n4595
.sym 107631 picorv32.cpu_state[0]
.sym 107632 picorv32.cpu_state[1]
.sym 107633 picorv32.cpu_state[4]
.sym 107634 picorv32.cpu_state[2]
.sym 107635 picorv32.mem_wordsize[0]
.sym 107636 $abc$36366$n3015
.sym 107637 $abc$36366$n3074
.sym 107638 $abc$36366$n3076
.sym 107639 $abc$36366$n5140
.sym 107640 $abc$36366$n3027
.sym 107643 picorv32.instr_lh
.sym 107644 picorv32.instr_lhu
.sym 107645 $abc$36366$n5140
.sym 107646 $abc$36366$n2935
.sym 107651 picorv32.instr_lhu
.sym 107652 picorv32.instr_lh
.sym 107653 picorv32.instr_lb
.sym 107655 picorv32.reg_op2[12]
.sym 107656 picorv32.reg_op2[4]
.sym 107657 $abc$36366$n4251_1
.sym 107659 $abc$36366$n4504
.sym 107660 $abc$36366$n4472
.sym 107661 $abc$36366$n3731
.sym 107662 $abc$36366$n4411
.sym 107663 $abc$36366$n2999
.sym 107664 $abc$36366$n5141
.sym 107665 picorv32.cpu_state[0]
.sym 107666 $abc$36366$n2935
.sym 107667 picorv32.instr_lbu
.sym 107668 $abc$36366$n2935
.sym 107669 $abc$36366$n3075
.sym 107670 $abc$36366$n5140
.sym 107671 picorv32.instr_sw
.sym 107672 picorv32.instr_lh
.sym 107673 picorv32.instr_lb
.sym 107674 picorv32.instr_bltu
.sym 107675 $abc$36366$n3478
.sym 107676 picorv32.is_lb_lh_lw_lbu_lhu
.sym 107679 $abc$36366$n2995
.sym 107680 picorv32.instr_srl
.sym 107681 picorv32.instr_srli
.sym 107683 picorv32.instr_sh
.sym 107684 picorv32.instr_sb
.sym 107687 $abc$36366$n2989
.sym 107688 $abc$36366$n2997
.sym 107691 $abc$36366$n5141
.sym 107692 $abc$36366$n2935
.sym 107693 picorv32.instr_sh
.sym 107695 $abc$36366$n3459_1
.sym 107696 $abc$36366$n3478
.sym 107697 picorv32.is_alu_reg_imm
.sym 107699 picorv32.mem_rdata_q[14]
.sym 107700 picorv32.mem_rdata_q[12]
.sym 107701 picorv32.mem_rdata_q[13]
.sym 107702 picorv32.is_sb_sh_sw
.sym 107703 picorv32.instr_sra
.sym 107704 picorv32.instr_srai
.sym 107705 picorv32.instr_andi
.sym 107706 picorv32.instr_ori
.sym 107707 $abc$36366$n2990
.sym 107708 $abc$36366$n2991
.sym 107709 $abc$36366$n2993_1
.sym 107710 $abc$36366$n2996
.sym 107711 picorv32.instr_lhu
.sym 107712 picorv32.instr_blt
.sym 107713 $abc$36366$n2999
.sym 107714 $abc$36366$n3000
.sym 107715 $abc$36366$n5134
.sym 107719 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 107720 $abc$36366$n2996
.sym 107721 $abc$36366$n3008
.sym 107723 $abc$36366$n2998
.sym 107724 $abc$36366$n3001
.sym 107725 $abc$36366$n3002_1
.sym 107726 $abc$36366$n3003
.sym 107727 $abc$36366$n208
.sym 107728 $abc$36366$n3008
.sym 107731 picorv32.decoder_pseudo_trigger
.sym 107732 picorv32.decoder_trigger
.sym 107751 picorv32.instr_and
.sym 107752 picorv32.instr_andi
.sym 107755 $abc$36366$n2990
.sym 107756 $abc$36366$n2992
.sym 107759 picorv32.instr_or
.sym 107760 picorv32.instr_ori
.sym 107763 picorv32.instr_bgeu
.sym 107764 picorv32.instr_waitirq
.sym 107765 picorv32.instr_and
.sym 107766 picorv32.instr_or
.sym 107771 picorv32.mem_rdata_q[14]
.sym 107772 picorv32.mem_rdata_q[12]
.sym 107773 picorv32.mem_rdata_q[13]
.sym 107774 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 107775 $abc$36366$n3458
.sym 107776 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 107783 picorv32.instr_bge
.sym 107784 picorv32.instr_bne
.sym 107785 picorv32.instr_beq
.sym 107786 $abc$36366$n2992
.sym 107787 $abc$36366$n3478
.sym 107788 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 107875 sys_rst
.sym 107876 $abc$36366$n6308
.sym 107877 $abc$36366$n2816_1
.sym 107899 $abc$36366$n3211
.sym 107900 csrbank1_scratch1_w[7]
.sym 107903 sram_bus_dat_w[7]
.sym 107939 sram_bus_dat_w[0]
.sym 107951 $abc$36366$n3260
.sym 107952 basesoc_uart_tx_fifo_level0[4]
.sym 107967 sys_rst
.sym 107968 basesoc_uart_tx_fifo_syncfifo_re
.sym 107975 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 107979 $abc$36366$n2807
.sym 107980 basesoc_uart_tx_fifo_source_ready
.sym 107983 basesoc_uart_tx_fifo_source_ready
.sym 107984 basesoc_uart_phy_tx_busy
.sym 107985 basesoc_uart_tx_fifo_source_valid
.sym 107987 basesoc_uart_tx_fifo_source_ready
.sym 107988 basesoc_uart_tx_fifo_source_valid
.sym 107989 basesoc_uart_tx_fifo_level0[4]
.sym 107990 $abc$36366$n3260
.sym 107992 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 107997 basesoc_uart_tx_fifo_wrport_adr[1]
.sym 108001 basesoc_uart_tx_fifo_wrport_adr[2]
.sym 108002 $auto$alumacc.cc:474:replace_alu$6521.C[2]
.sym 108005 basesoc_uart_tx_fifo_wrport_adr[3]
.sym 108006 $auto$alumacc.cc:474:replace_alu$6521.C[3]
.sym 108007 basesoc_uart_tx_fifo_wrport_we
.sym 108008 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 108009 sys_rst
.sym 108020 $PACKER_VCC_NET
.sym 108021 basesoc_uart_tx_fifo_wrport_adr[0]
.sym 108023 basesoc_uart_tx_fifo_syncfifo_re
.sym 108024 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 108025 sys_rst
.sym 108056 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 108061 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 108065 basesoc_uart_tx_fifo_rdport_adr[2]
.sym 108066 $auto$alumacc.cc:474:replace_alu$6518.C[2]
.sym 108069 basesoc_uart_tx_fifo_rdport_adr[3]
.sym 108070 $auto$alumacc.cc:474:replace_alu$6518.C[3]
.sym 108084 $PACKER_VCC_NET
.sym 108085 basesoc_uart_tx_fifo_rdport_adr[0]
.sym 108095 sram_bus_dat_w[7]
.sym 108120 basesoc_uart_phy_tx_bitcount[0]
.sym 108125 basesoc_uart_phy_tx_bitcount[1]
.sym 108129 basesoc_uart_phy_tx_bitcount[2]
.sym 108130 $auto$alumacc.cc:474:replace_alu$6428.C[2]
.sym 108133 basesoc_uart_phy_tx_bitcount[3]
.sym 108134 $auto$alumacc.cc:474:replace_alu$6428.C[3]
.sym 108135 basesoc_uart_phy_tx_bitcount[1]
.sym 108136 basesoc_uart_phy_tx_bitcount[2]
.sym 108137 basesoc_uart_phy_tx_bitcount[3]
.sym 108139 basesoc_uart_phy_tx_reg[0]
.sym 108140 $abc$36366$n3245
.sym 108141 $abc$36366$n2735
.sym 108143 $abc$36366$n2735
.sym 108144 $abc$36366$n3953
.sym 108147 $abc$36366$n2735
.sym 108148 $abc$36366$n3955
.sym 108175 basesoc_timer0_value[17]
.sym 108184 spiflash_counter[0]
.sym 108189 spiflash_counter[1]
.sym 108193 spiflash_counter[2]
.sym 108194 $auto$alumacc.cc:474:replace_alu$6500.C[2]
.sym 108197 spiflash_counter[3]
.sym 108198 $auto$alumacc.cc:474:replace_alu$6500.C[3]
.sym 108201 spiflash_counter[4]
.sym 108202 $auto$alumacc.cc:474:replace_alu$6500.C[4]
.sym 108205 spiflash_counter[5]
.sym 108206 $auto$alumacc.cc:474:replace_alu$6500.C[5]
.sym 108209 spiflash_counter[6]
.sym 108210 $auto$alumacc.cc:474:replace_alu$6500.C[6]
.sym 108213 spiflash_counter[7]
.sym 108214 $auto$alumacc.cc:474:replace_alu$6500.C[7]
.sym 108223 spram_bus_adr[14]
.sym 108224 spram_datain0[14]
.sym 108235 spram_dataout00[14]
.sym 108236 spram_dataout10[14]
.sym 108237 spram_bus_adr[14]
.sym 108238 slave_sel_r[2]
.sym 108239 spram_datain0[2]
.sym 108247 $abc$36366$n2862
.sym 108248 picorv32.mem_do_rinst
.sym 108249 $abc$36366$n2859
.sym 108250 $abc$36366$n2860
.sym 108251 $abc$36366$n2818
.sym 108252 $abc$36366$n2879_1
.sym 108253 picorv32.mem_rdata_q[0]
.sym 108254 $abc$36366$n2859
.sym 108255 picorv32.mem_rdata_latched_noshuffle[31]
.sym 108259 picorv32.mem_state[1]
.sym 108260 picorv32.mem_state[0]
.sym 108263 picorv32.mem_rdata_latched_noshuffle[0]
.sym 108267 picorv32.mem_state[1]
.sym 108268 picorv32.mem_state[0]
.sym 108271 $abc$36366$n2867_1
.sym 108272 $abc$36366$n2868
.sym 108275 picorv32.mem_do_rinst
.sym 108276 picorv32.mem_do_wdata
.sym 108277 picorv32.mem_do_rdata
.sym 108278 $abc$36366$n2861_1
.sym 108279 picorv32.mem_rdata_latched_noshuffle[4]
.sym 108283 picorv32.mem_rdata_latched_noshuffle[0]
.sym 108284 picorv32.mem_rdata_latched_noshuffle[1]
.sym 108287 $abc$36366$n2818
.sym 108288 $abc$36366$n2887_1
.sym 108289 picorv32.mem_rdata_q[2]
.sym 108290 $abc$36366$n2859
.sym 108291 $abc$36366$n3466_1
.sym 108292 picorv32.mem_rdata_q[0]
.sym 108293 picorv32.mem_rdata_q[1]
.sym 108294 picorv32.mem_rdata_q[3]
.sym 108295 $abc$36366$n2818
.sym 108296 $abc$36366$n2874
.sym 108297 picorv32.mem_rdata_q[4]
.sym 108298 $abc$36366$n2859
.sym 108299 picorv32.mem_rdata_latched_noshuffle[2]
.sym 108303 picorv32.mem_rdata_latched_noshuffle[2]
.sym 108304 picorv32.mem_rdata_latched_noshuffle[1]
.sym 108305 picorv32.mem_rdata_latched_noshuffle[0]
.sym 108306 picorv32.mem_rdata_latched_noshuffle[3]
.sym 108307 picorv32.mem_rdata_q[2]
.sym 108308 picorv32.mem_rdata_q[4]
.sym 108309 picorv32.mem_rdata_q[5]
.sym 108310 picorv32.mem_rdata_q[6]
.sym 108311 picorv32.mem_rdata_q[29]
.sym 108312 picorv32.mem_rdata_q[31]
.sym 108313 picorv32.mem_rdata_q[30]
.sym 108314 $abc$36366$n3465
.sym 108315 $abc$36366$n2864
.sym 108316 $abc$36366$n2877_1
.sym 108317 $abc$36366$n2894
.sym 108318 $abc$36366$n2911_1
.sym 108319 $abc$36366$n3432
.sym 108320 $abc$36366$n3437
.sym 108323 picorv32.mem_rdata_latched_noshuffle[28]
.sym 108324 $abc$36366$n2947_1
.sym 108325 picorv32.mem_rdata_latched_noshuffle[27]
.sym 108326 $abc$36366$n2943
.sym 108327 picorv32.mem_rdata_latched_noshuffle[26]
.sym 108328 $abc$36366$n2894
.sym 108331 $PACKER_GND_NET
.sym 108335 picorv32.mem_rdata_latched_noshuffle[27]
.sym 108336 picorv32.mem_rdata_latched_noshuffle[28]
.sym 108337 picorv32.mem_rdata_latched_noshuffle[26]
.sym 108339 $abc$36366$n2864
.sym 108340 $abc$36366$n2877_1
.sym 108343 picorv32.mem_rdata_q[7]
.sym 108344 picorv32.is_sb_sh_sw
.sym 108345 picorv32.instr_jal
.sym 108346 picorv32.decoded_imm_uj[0]
.sym 108351 $abc$36366$n2943
.sym 108352 $abc$36366$n2947_1
.sym 108353 $abc$36366$n2945
.sym 108355 picorv32.mem_rdata_latched_noshuffle[28]
.sym 108359 picorv32.mem_rdata_latched_noshuffle[12]
.sym 108360 picorv32.mem_rdata_latched_noshuffle[13]
.sym 108361 picorv32.mem_rdata_latched_noshuffle[14]
.sym 108362 $abc$36366$n3441
.sym 108367 picorv32.mem_rdata_latched_noshuffle[14]
.sym 108371 picorv32.mem_rdata_latched_noshuffle[27]
.sym 108372 picorv32.mem_rdata_latched_noshuffle[28]
.sym 108375 $abc$36366$n3798_1
.sym 108376 $abc$36366$n3030
.sym 108379 $abc$36366$n3065
.sym 108380 $abc$36366$n3030
.sym 108383 $abc$36366$n3799
.sym 108384 $abc$36366$n3065
.sym 108387 $abc$36366$n3030
.sym 108388 picorv32.cpu_state[0]
.sym 108395 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 108396 picorv32.cpu_state[3]
.sym 108397 picorv32.cpu_state[2]
.sym 108399 $abc$36366$n3799
.sym 108400 $abc$36366$n3065
.sym 108403 $abc$36366$n3432
.sym 108404 $abc$36366$n3441
.sym 108407 $abc$36366$n3864
.sym 108408 picorv32.mem_rdata_latched_noshuffle[15]
.sym 108409 picorv32.decoded_rs1[0]
.sym 108410 $abc$36366$n3006
.sym 108411 $abc$36366$n3864
.sym 108412 picorv32.mem_rdata_latched_noshuffle[16]
.sym 108413 picorv32.decoded_rs1[1]
.sym 108414 $abc$36366$n3006
.sym 108415 picorv32.latched_stalu
.sym 108416 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 108417 picorv32.cpu_state[3]
.sym 108419 picorv32.cpu_state[0]
.sym 108420 picorv32.cpu_state[4]
.sym 108421 picorv32.cpu_state[3]
.sym 108422 picorv32.cpu_state[2]
.sym 108427 $abc$36366$n3020
.sym 108428 picorv32.cpu_state[3]
.sym 108439 picorv32.cpuregs_wrdata[9]
.sym 108443 picorv32.decoded_rs1[0]
.sym 108444 picorv32.decoded_rs1[1]
.sym 108445 $abc$36366$n3697_1
.sym 108447 picorv32.cpuregs_wrdata[6]
.sym 108451 $abc$36366$n4588
.sym 108452 $abc$36366$n4521
.sym 108453 $abc$36366$n3696_1
.sym 108454 $abc$36366$n4427
.sym 108455 picorv32.mem_rdata_q[29]
.sym 108456 picorv32.mem_rdata_q[31]
.sym 108457 $abc$36366$n3457_1
.sym 108458 picorv32.mem_rdata_q[30]
.sym 108459 $abc$36366$n4523
.sym 108460 $abc$36366$n4524
.sym 108461 $abc$36366$n3696_1
.sym 108462 $abc$36366$n4427
.sym 108463 picorv32.mem_rdata_latched_noshuffle[20]
.sym 108467 picorv32.mem_rdata_q[29]
.sym 108468 picorv32.mem_rdata_q[31]
.sym 108469 picorv32.mem_rdata_q[30]
.sym 108470 $abc$36366$n3457_1
.sym 108471 $abc$36366$n4531
.sym 108472 $abc$36366$n4518
.sym 108473 $abc$36366$n3696_1
.sym 108474 $abc$36366$n4427
.sym 108479 $abc$36366$n3029_1
.sym 108480 picorv32.decoder_trigger
.sym 108483 $abc$36366$n3409
.sym 108484 $abc$36366$n208
.sym 108487 $abc$36366$n4526
.sym 108488 $abc$36366$n4414
.sym 108489 $abc$36366$n3696_1
.sym 108490 $abc$36366$n4427
.sym 108499 picorv32.irq_active
.sym 108503 $abc$36366$n6176
.sym 108504 $abc$36366$n4423
.sym 108505 $abc$36366$n3696_1
.sym 108506 $abc$36366$n4427
.sym 108507 $abc$36366$n2841
.sym 108508 picorv32.mem_rdata_q[20]
.sym 108509 $abc$36366$n3099
.sym 108511 $abc$36366$n4520
.sym 108512 $abc$36366$n4521
.sym 108513 $abc$36366$n3731
.sym 108514 $abc$36366$n4411
.sym 108515 picorv32.mem_rdata_q[13]
.sym 108516 picorv32.mem_rdata_q[12]
.sym 108517 picorv32.is_alu_reg_imm
.sym 108518 picorv32.instr_jalr
.sym 108519 $abc$36366$n6179
.sym 108520 $abc$36366$n4534
.sym 108521 $abc$36366$n3696_1
.sym 108522 $abc$36366$n4427
.sym 108523 $abc$36366$n4413
.sym 108524 $abc$36366$n4414
.sym 108525 $abc$36366$n3731
.sym 108526 $abc$36366$n4411
.sym 108527 $abc$36366$n4517
.sym 108528 $abc$36366$n4518
.sym 108529 $abc$36366$n3731
.sym 108530 $abc$36366$n4411
.sym 108531 $abc$36366$n4419
.sym 108532 $abc$36366$n4420
.sym 108533 $abc$36366$n3731
.sym 108534 $abc$36366$n4411
.sym 108535 $abc$36366$n208
.sym 108536 $abc$36366$n2858_1
.sym 108539 picorv32.mem_do_prefetch
.sym 108540 picorv32.mem_do_rinst
.sym 108541 picorv32.is_sb_sh_sw
.sym 108542 picorv32.is_sll_srl_sra
.sym 108543 picorv32.mem_do_prefetch
.sym 108544 $abc$36366$n2857_1
.sym 108545 picorv32.mem_do_wdata
.sym 108546 picorv32.cpu_state[5]
.sym 108547 $abc$36366$n3017
.sym 108548 $abc$36366$n3020
.sym 108549 $abc$36366$n3019
.sym 108551 $abc$36366$n2857_1
.sym 108552 picorv32.mem_do_prefetch
.sym 108553 picorv32.mem_do_wdata
.sym 108554 picorv32.cpu_state[5]
.sym 108555 $abc$36366$n2857_1
.sym 108556 picorv32.mem_do_rinst
.sym 108559 picorv32.cpu_state[1]
.sym 108560 picorv32.mem_do_prefetch
.sym 108561 $abc$36366$n2857_1
.sym 108562 $abc$36366$n3829_1
.sym 108563 picorv32.mem_do_prefetch
.sym 108564 $abc$36366$n2857_1
.sym 108565 picorv32.mem_do_rdata
.sym 108568 picorv32.reg_sh[0]
.sym 108570 $PACKER_VCC_NET
.sym 108571 $abc$36366$n4444
.sym 108572 $abc$36366$n4445
.sym 108573 $abc$36366$n3696_1
.sym 108574 $abc$36366$n4427
.sym 108575 $abc$36366$n4471
.sym 108576 $abc$36366$n4472
.sym 108577 $abc$36366$n3696_1
.sym 108578 $abc$36366$n4427
.sym 108579 picorv32.reg_op2[4]
.sym 108583 picorv32.cpu_state[5]
.sym 108584 picorv32.cpu_state[6]
.sym 108585 picorv32.mem_do_prefetch
.sym 108587 picorv32.cpu_state[5]
.sym 108588 $abc$36366$n3020_1
.sym 108591 $abc$36366$n4438
.sym 108592 $abc$36366$n4439
.sym 108593 $abc$36366$n3696_1
.sym 108594 $abc$36366$n4427
.sym 108595 $abc$36366$n3021
.sym 108596 $abc$36366$n208
.sym 108597 $abc$36366$n3018
.sym 108598 $abc$36366$n3020_1
.sym 108615 $abc$36366$n5140
.sym 108623 $abc$36366$n3017
.sym 108624 $abc$36366$n3024
.sym 108627 picorv32.cpu_state[4]
.sym 108628 picorv32.reg_sh[0]
.sym 108635 $abc$36366$n4486
.sym 108636 $abc$36366$n4445
.sym 108637 $abc$36366$n3731
.sym 108638 $abc$36366$n4411
.sym 108639 picorv32.cpuregs_wrdata[25]
.sym 108647 $abc$36366$n4482
.sym 108648 $abc$36366$n4439
.sym 108649 $abc$36366$n3731
.sym 108650 $abc$36366$n4411
.sym 108659 picorv32.cpuregs_wrdata[27]
.sym 108687 picorv32.mem_rdata_q[12]
.sym 108688 picorv32.mem_rdata_q[14]
.sym 108689 picorv32.mem_rdata_q[13]
.sym 108690 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 108719 spram_datain0[4]
.sym 108731 count[0]
.sym 108732 $abc$36366$n178
.sym 108733 $abc$36366$n2820
.sym 108751 picorv32.mem_rdata_q[14]
.sym 108752 picorv32.mem_rdata_q[12]
.sym 108753 picorv32.mem_rdata_q[13]
.sym 108754 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 108783 spram_datain0[7]
.sym 108823 spram_datain0[5]
.sym 108835 $abc$36366$n178
.sym 108915 basesoc_uart_rx_fifo_level0[1]
.sym 108943 basesoc_uart_tx_fifo_syncfifo_re
.sym 108959 basesoc_uart_tx_fifo_wrport_we
.sym 108960 sys_rst
.sym 108963 sys_rst
.sym 108964 $abc$36366$n3256
.sym 108971 basesoc_uart_tx_fifo_wrport_we
.sym 108987 basesoc_uart_tx_fifo_rdport_adr[1]
.sym 109051 sram_bus_dat_w[0]
.sym 109071 sram_bus_dat_w[3]
.sym 109083 $abc$36366$n2924
.sym 109143 $abc$36366$n3384_1
.sym 109144 $abc$36366$n6325
.sym 109147 sys_rst
.sym 109148 spiflash_counter[0]
.sym 109149 $abc$36366$n3384_1
.sym 109150 $abc$36366$n2964
.sym 109151 $abc$36366$n3384_1
.sym 109152 $abc$36366$n6317
.sym 109155 $abc$36366$n3384_1
.sym 109156 $abc$36366$n6319
.sym 109163 $abc$36366$n3384_1
.sym 109164 $abc$36366$n6321
.sym 109167 $abc$36366$n3384_1
.sym 109168 $abc$36366$n6327
.sym 109171 $abc$36366$n3384_1
.sym 109172 $abc$36366$n6323
.sym 109183 $abc$36366$n3374
.sym 109184 spiflash_counter[1]
.sym 109207 $abc$36366$n2859
.sym 109208 picorv32.mem_do_rinst
.sym 109209 picorv32.mem_state[1]
.sym 109210 picorv32.mem_state[0]
.sym 109211 picorv32.mem_do_rinst
.sym 109212 picorv32.mem_do_rdata
.sym 109213 picorv32.mem_do_prefetch
.sym 109214 $abc$36366$n2861_1
.sym 109215 $abc$36366$n2879_1
.sym 109216 $abc$36366$n2818
.sym 109217 $abc$36366$n3681_1
.sym 109219 $abc$36366$n208
.sym 109220 picorv32.trap
.sym 109223 picorv32.mem_do_rinst
.sym 109224 $abc$36366$n2859
.sym 109225 picorv32.mem_state[0]
.sym 109226 picorv32.mem_state[1]
.sym 109227 picorv32.mem_state[1]
.sym 109228 picorv32.mem_do_rdata
.sym 109229 picorv32.mem_do_rinst
.sym 109230 picorv32.mem_state[0]
.sym 109231 $abc$36366$n3200
.sym 109232 $abc$36366$n2859
.sym 109233 $abc$36366$n3203
.sym 109234 $abc$36366$n3202
.sym 109235 $abc$36366$n3199
.sym 109236 picorv32.mem_do_wdata
.sym 109237 $abc$36366$n3200
.sym 109238 $abc$36366$n5420
.sym 109239 picorv32.mem_rdata_latched_noshuffle[1]
.sym 109243 picorv32.mem_rdata_latched_noshuffle[3]
.sym 109247 $abc$36366$n2892
.sym 109248 $abc$36366$n2893_1
.sym 109251 $abc$36366$n2818
.sym 109252 $abc$36366$n2891
.sym 109253 picorv32.mem_rdata_q[3]
.sym 109254 $abc$36366$n2859
.sym 109255 $abc$36366$n2870
.sym 109256 $abc$36366$n2818
.sym 109257 $abc$36366$n3681_1
.sym 109259 $abc$36366$n2875_1
.sym 109260 $abc$36366$n2876
.sym 109263 $abc$36366$n2818
.sym 109264 $abc$36366$n2883
.sym 109265 picorv32.mem_rdata_q[1]
.sym 109266 $abc$36366$n2859
.sym 109267 $abc$36366$n2888
.sym 109268 $abc$36366$n2889
.sym 109271 $abc$36366$n2891
.sym 109272 $abc$36366$n2818
.sym 109273 $abc$36366$n3681_1
.sym 109279 picorv32.mem_rdata_q[27]
.sym 109280 $abc$36366$n2913
.sym 109281 $abc$36366$n2859
.sym 109283 picorv32.mem_rdata_latched_noshuffle[27]
.sym 109295 picorv32.mem_rdata_latched_noshuffle[12]
.sym 109299 picorv32.mem_rdata_q[12]
.sym 109300 $abc$36366$n3423
.sym 109301 $abc$36366$n2859
.sym 109303 picorv32.mem_rdata_q[11]
.sym 109304 $abc$36366$n3978_1
.sym 109305 $abc$36366$n2859
.sym 109307 picorv32.mem_rdata_q[24]
.sym 109308 $abc$36366$n2967
.sym 109309 $abc$36366$n2859
.sym 109311 picorv32.instr_jal
.sym 109312 picorv32.instr_waitirq
.sym 109313 picorv32.decoder_trigger
.sym 109314 $abc$36366$n3849_1
.sym 109315 picorv32.mem_rdata_latched_noshuffle[12]
.sym 109319 picorv32.mem_rdata_latched_noshuffle[24]
.sym 109323 picorv32.mem_rdata_latched_noshuffle[11]
.sym 109327 picorv32.mem_do_prefetch
.sym 109328 picorv32.mem_do_rinst
.sym 109331 picorv32.mem_rdata_latched_noshuffle[27]
.sym 109335 picorv32.is_sb_sh_sw
.sym 109336 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 109337 picorv32.mem_rdata_q[11]
.sym 109339 picorv32.instr_auipc
.sym 109340 picorv32.instr_lui
.sym 109341 picorv32.mem_rdata_q[24]
.sym 109342 $abc$36366$n3085
.sym 109343 picorv32.mem_rdata_q[24]
.sym 109344 $abc$36366$n2841
.sym 109345 $abc$36366$n3109
.sym 109351 picorv32.mem_rdata_latched_noshuffle[20]
.sym 109355 $abc$36366$n3022
.sym 109356 $abc$36366$n3020
.sym 109359 $abc$36366$n208
.sym 109360 $abc$36366$n3147
.sym 109363 picorv32.irq_state[1]
.sym 109364 picorv32.irq_state[0]
.sym 109367 picorv32.latched_branch
.sym 109368 picorv32.latched_store
.sym 109371 picorv32.mem_rdata_q[20]
.sym 109372 $abc$36366$n2962
.sym 109373 $abc$36366$n2859
.sym 109375 picorv32.irq_state[0]
.sym 109376 picorv32.latched_store
.sym 109377 picorv32.latched_branch
.sym 109379 $abc$36366$n2845
.sym 109380 $abc$36366$n5523
.sym 109383 $abc$36366$n3031_1
.sym 109384 $abc$36366$n5523
.sym 109387 picorv32.latched_branch
.sym 109388 picorv32.latched_store
.sym 109391 picorv32.mem_rdata_latched_noshuffle[16]
.sym 109395 picorv32.instr_auipc
.sym 109396 picorv32.instr_lui
.sym 109397 picorv32.mem_rdata_q[12]
.sym 109398 $abc$36366$n3085
.sym 109399 picorv32.cpu_state[1]
.sym 109403 $abc$36366$n208
.sym 109404 picorv32.cpu_state[0]
.sym 109407 picorv32.cpu_state[2]
.sym 109408 picorv32.irq_mask[1]
.sym 109409 picorv32.irq_state[1]
.sym 109410 picorv32.cpu_state[0]
.sym 109415 $abc$36366$n4898_1
.sym 109416 $abc$36366$n4899_1
.sym 109419 $abc$36366$n6184
.sym 109420 $abc$36366$n4417
.sym 109421 $abc$36366$n3696_1
.sym 109422 $abc$36366$n4427
.sym 109427 picorv32.instr_auipc
.sym 109428 picorv32.instr_lui
.sym 109429 picorv32.mem_rdata_q[20]
.sym 109430 $abc$36366$n3085
.sym 109435 $abc$36366$n6222
.sym 109436 $abc$36366$n6178
.sym 109437 $abc$36366$n3696_1
.sym 109438 $abc$36366$n4427
.sym 109439 picorv32.reg_op2[2]
.sym 109443 picorv32.reg_op2[6]
.sym 109451 $abc$36366$n4506
.sym 109452 $abc$36366$n4507
.sym 109453 $abc$36366$n3696_1
.sym 109454 $abc$36366$n4427
.sym 109455 $abc$36366$n3032
.sym 109456 picorv32.irq_delay
.sym 109457 picorv32.irq_active
.sym 109458 picorv32.decoder_trigger
.sym 109463 $abc$36366$n4416
.sym 109464 $abc$36366$n4417
.sym 109465 $abc$36366$n3731
.sym 109466 $abc$36366$n4411
.sym 109467 picorv32.reg_op2[15]
.sym 109468 picorv32.reg_op2[7]
.sym 109469 $abc$36366$n4251_1
.sym 109471 picorv32.reg_op2[11]
.sym 109472 picorv32.reg_op2[3]
.sym 109473 $abc$36366$n4251_1
.sym 109475 $abc$36366$n6180
.sym 109476 $abc$36366$n4507
.sym 109477 $abc$36366$n3731
.sym 109478 $abc$36366$n4411
.sym 109479 picorv32.reg_op2[7]
.sym 109483 $abc$36366$n5141
.sym 109484 $abc$36366$n3027
.sym 109487 picorv32.reg_op2[1]
.sym 109491 picorv32.reg_op2[9]
.sym 109492 picorv32.reg_op2[1]
.sym 109493 $abc$36366$n4251_1
.sym 109495 $abc$36366$n3750
.sym 109496 picorv32.decoded_imm[9]
.sym 109497 picorv32.is_lui_auipc_jal
.sym 109498 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109499 basesoc_timer0_zero_pending
.sym 109500 csrbank3_ev_enable0_w
.sym 109501 $abc$36366$n3067
.sym 109502 picorv32.irq_pending[1]
.sym 109503 $abc$36366$n4514
.sym 109504 $abc$36366$n4515
.sym 109505 $abc$36366$n3696_1
.sym 109506 $abc$36366$n4427
.sym 109507 $abc$36366$n3730
.sym 109508 picorv32.decoded_imm[0]
.sym 109509 picorv32.is_lui_auipc_jal
.sym 109510 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109511 picorv32.irq_active
.sym 109512 picorv32.irq_mask[1]
.sym 109513 $abc$36366$n3068
.sym 109514 picorv32.cpu_state[1]
.sym 109515 picorv32.irq_active
.sym 109516 picorv32.irq_mask[1]
.sym 109517 $abc$36366$n3068
.sym 109519 $abc$36366$n3756
.sym 109520 picorv32.decoded_imm[12]
.sym 109521 picorv32.is_lui_auipc_jal
.sym 109522 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109523 $abc$36366$n3734
.sym 109524 picorv32.decoded_imm[1]
.sym 109525 picorv32.is_lui_auipc_jal
.sym 109526 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 109527 $abc$36366$n6223
.sym 109528 $abc$36366$n4515
.sym 109529 $abc$36366$n3731
.sym 109530 $abc$36366$n4411
.sym 109531 $abc$36366$n4432
.sym 109532 $abc$36366$n4433
.sym 109533 $abc$36366$n3696_1
.sym 109534 $abc$36366$n4427
.sym 109535 $abc$36366$n4462
.sym 109536 $abc$36366$n4463
.sym 109537 $abc$36366$n3696_1
.sym 109538 $abc$36366$n4427
.sym 109539 $abc$36366$n3078
.sym 109540 $abc$36366$n208
.sym 109543 picorv32.cpuregs_wrdata[18]
.sym 109547 $abc$36366$n4453
.sym 109548 $abc$36366$n4454
.sym 109549 $abc$36366$n3696_1
.sym 109550 $abc$36366$n4427
.sym 109551 picorv32.cpuregs_wrdata[13]
.sym 109555 $abc$36366$n4459
.sym 109556 $abc$36366$n4460
.sym 109557 $abc$36366$n3696_1
.sym 109558 $abc$36366$n4427
.sym 109559 picorv32.cpuregs_wrdata[17]
.sym 109563 $abc$36366$n4502
.sym 109564 $abc$36366$n4469
.sym 109565 $abc$36366$n3731
.sym 109566 $abc$36366$n4411
.sym 109567 $abc$36366$n4496
.sym 109568 $abc$36366$n4460
.sym 109569 $abc$36366$n3731
.sym 109570 $abc$36366$n4411
.sym 109571 $abc$36366$n4492
.sym 109572 $abc$36366$n4454
.sym 109573 $abc$36366$n3731
.sym 109574 $abc$36366$n4411
.sym 109575 picorv32.cpuregs_wrdata[22]
.sym 109579 $abc$36366$n4450
.sym 109580 $abc$36366$n4451
.sym 109581 $abc$36366$n3696_1
.sym 109582 $abc$36366$n4427
.sym 109583 picorv32.cpuregs_wrdata[20]
.sym 109587 $abc$36366$n4468
.sym 109588 $abc$36366$n4469
.sym 109589 $abc$36366$n3696_1
.sym 109590 $abc$36366$n4427
.sym 109591 picorv32.cpuregs_wrdata[19]
.sym 109599 $abc$36366$n4498
.sym 109600 $abc$36366$n4463
.sym 109601 $abc$36366$n3731
.sym 109602 $abc$36366$n4411
.sym 109603 picorv32.cpuregs_wrdata[23]
.sym 109607 $abc$36366$n4478
.sym 109608 $abc$36366$n4433
.sym 109609 $abc$36366$n3731
.sym 109610 $abc$36366$n4411
.sym 109615 picorv32.cpuregs_wrdata[29]
.sym 109619 $abc$36366$n4490
.sym 109620 $abc$36366$n4451
.sym 109621 $abc$36366$n3731
.sym 109622 $abc$36366$n4411
.sym 109631 spram_datain0[1]
.sym 109635 picorv32.instr_srai
.sym 109636 picorv32.instr_sra
.sym 109637 picorv32.reg_op1[31]
.sym 109639 $abc$36366$n2850_1
.sym 109640 $abc$36366$n2847
.sym 109641 sys_rst
.sym 109643 $abc$36366$n4418
.sym 109644 $abc$36366$n4420_1
.sym 109645 $abc$36366$n4421
.sym 109647 $abc$36366$n2850_1
.sym 109648 $abc$36366$n2847
.sym 109649 sys_rst
.sym 109651 picorv32.is_compare
.sym 109652 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 109653 $abc$36366$n4419_1
.sym 109655 $abc$36366$n4403
.sym 109656 $abc$36366$n4388
.sym 109657 picorv32.reg_op2[3]
.sym 109659 $abc$36366$n4456_1
.sym 109660 $abc$36366$n4395_1
.sym 109661 picorv32.reg_op2[3]
.sym 109663 $abc$36366$n4505
.sym 109664 $abc$36366$n5505_1
.sym 109665 picorv32.reg_op2[4]
.sym 109666 $abc$36366$n4417_1
.sym 109667 $abc$36366$n4407
.sym 109668 $abc$36366$n4411_1
.sym 109669 picorv32.reg_op2[2]
.sym 109670 $abc$36366$n5504_1
.sym 109671 $abc$36366$n4548
.sym 109672 $abc$36366$n4547
.sym 109673 picorv32.reg_op2[4]
.sym 109674 $abc$36366$n4417_1
.sym 109675 $abc$36366$n4395_1
.sym 109676 $abc$36366$n4388
.sym 109677 picorv32.reg_op2[3]
.sym 109679 $abc$36366$n4407
.sym 109680 $abc$36366$n4404_1
.sym 109681 picorv32.reg_op2[2]
.sym 109683 $abc$36366$n4404_1
.sym 109684 $abc$36366$n4389_1
.sym 109685 picorv32.reg_op2[2]
.sym 109686 picorv32.reg_op2[3]
.sym 109687 $abc$36366$n4399_1
.sym 109688 $abc$36366$n4396_1
.sym 109689 picorv32.reg_op2[2]
.sym 109695 $abc$36366$n4392_1
.sym 109696 $abc$36366$n4389_1
.sym 109697 picorv32.reg_op2[2]
.sym 109699 $abc$36366$n4456_1
.sym 109700 $abc$36366$n4399_1
.sym 109701 picorv32.reg_op2[2]
.sym 109703 $abc$36366$n4407
.sym 109704 $abc$36366$n4389_1
.sym 109705 picorv32.reg_op2[2]
.sym 109707 $abc$36366$n4507_1
.sym 109708 $abc$36366$n4506_1
.sym 109709 picorv32.reg_op2[3]
.sym 109711 $abc$36366$n4396_1
.sym 109712 $abc$36366$n4392_1
.sym 109713 picorv32.reg_op2[2]
.sym 109715 $abc$36366$n4506_1
.sym 109716 $abc$36366$n4504_1
.sym 109717 picorv32.reg_op2[3]
.sym 109723 $abc$36366$n4409_1
.sym 109724 $abc$36366$n4390_1
.sym 109725 picorv32.reg_op2[1]
.sym 109727 $abc$36366$n4391
.sym 109728 $abc$36366$n4390_1
.sym 109729 picorv32.reg_op2[1]
.sym 109731 $abc$36366$n4472_1
.sym 109732 $abc$36366$n4469_1
.sym 109733 picorv32.reg_op2[2]
.sym 109743 $abc$36366$n4409_1
.sym 109744 $abc$36366$n4408_1
.sym 109745 picorv32.reg_op2[1]
.sym 109751 $abc$36366$n4473
.sym 109752 $abc$36366$n4472_1
.sym 109753 picorv32.reg_op2[2]
.sym 109759 $abc$36366$n4397_1
.sym 109760 $abc$36366$n4394_1
.sym 109761 picorv32.reg_op2[1]
.sym 109763 $abc$36366$n4393_1
.sym 109764 $abc$36366$n4391
.sym 109765 picorv32.reg_op2[1]
.sym 109775 $abc$36366$n4394_1
.sym 109776 $abc$36366$n4393_1
.sym 109777 picorv32.reg_op2[1]
.sym 109779 $abc$36366$n4398_1
.sym 109780 $abc$36366$n4397_1
.sym 109781 picorv32.reg_op2[1]
.sym 109816 basesoc_uart_rx_fifo_level0[0]
.sym 109818 $PACKER_VCC_NET
.sym 109819 sys_rst
.sym 109820 basesoc_uart_rx_fifo_syncfifo_re
.sym 109821 basesoc_uart_rx_fifo_wrport_we
.sym 109824 $PACKER_VCC_NET
.sym 109825 basesoc_uart_rx_fifo_level0[0]
.sym 109827 sys_rst
.sym 109828 basesoc_uart_rx_fifo_syncfifo_re
.sym 109829 basesoc_uart_rx_fifo_wrport_we
.sym 109830 basesoc_uart_rx_fifo_level0[0]
.sym 109835 $abc$36366$n6608
.sym 109836 $abc$36366$n6609
.sym 109837 basesoc_uart_rx_fifo_wrport_we
.sym 109848 basesoc_uart_rx_fifo_level0[0]
.sym 109853 basesoc_uart_rx_fifo_level0[1]
.sym 109857 basesoc_uart_rx_fifo_level0[2]
.sym 109858 $auto$alumacc.cc:474:replace_alu$6506.C[2]
.sym 109861 basesoc_uart_rx_fifo_level0[3]
.sym 109862 $auto$alumacc.cc:474:replace_alu$6506.C[3]
.sym 109865 basesoc_uart_rx_fifo_level0[4]
.sym 109866 $auto$alumacc.cc:474:replace_alu$6506.C[4]
.sym 109867 sram_bus_dat_w[0]
.sym 109875 basesoc_uart_rx_fifo_level0[0]
.sym 109876 basesoc_uart_rx_fifo_level0[1]
.sym 109877 basesoc_uart_rx_fifo_level0[2]
.sym 109878 basesoc_uart_rx_fifo_level0[3]
.sym 109883 $abc$36366$n6617
.sym 109884 $abc$36366$n6618
.sym 109885 basesoc_uart_rx_fifo_wrport_we
.sym 109895 $abc$36366$n6614
.sym 109896 $abc$36366$n6615
.sym 109897 basesoc_uart_rx_fifo_wrport_we
.sym 109899 $abc$36366$n6611
.sym 109900 $abc$36366$n6612
.sym 109901 basesoc_uart_rx_fifo_wrport_we
.sym 109912 basesoc_uart_rx_fifo_level0[0]
.sym 109916 basesoc_uart_rx_fifo_level0[1]
.sym 109917 $PACKER_VCC_NET
.sym 109920 basesoc_uart_rx_fifo_level0[2]
.sym 109921 $PACKER_VCC_NET
.sym 109922 $auto$alumacc.cc:474:replace_alu$6440.C[2]
.sym 109924 basesoc_uart_rx_fifo_level0[3]
.sym 109925 $PACKER_VCC_NET
.sym 109926 $auto$alumacc.cc:474:replace_alu$6440.C[3]
.sym 109928 basesoc_uart_rx_fifo_level0[4]
.sym 109929 $PACKER_VCC_NET
.sym 109930 $auto$alumacc.cc:474:replace_alu$6440.C[4]
.sym 109935 sram_bus_dat_w[1]
.sym 109943 sram_bus_dat_w[0]
.sym 109959 sram_bus_dat_w[7]
.sym 109979 sram_bus_dat_w[6]
.sym 109983 sram_bus_dat_w[4]
.sym 110003 sram_bus_dat_w[5]
.sym 110007 sram_bus_dat_w[7]
.sym 110011 sram_bus_dat_w[2]
.sym 110023 sram_bus_dat_w[5]
.sym 110031 sram_bus_dat_w[4]
.sym 110039 sram_bus_dat_w[5]
.sym 110043 sram_bus_dat_w[2]
.sym 110051 sram_bus_dat_w[2]
.sym 110052 $abc$36366$n3342_1
.sym 110053 sys_rst
.sym 110054 $abc$36366$n2924
.sym 110055 sram_bus_dat_w[3]
.sym 110059 eventsourceprocess2_trigger
.sym 110060 eventsourceprocess2_old_trigger
.sym 110063 sram_bus_dat_w[7]
.sym 110071 sram_bus_dat_w[3]
.sym 110091 sram_bus_dat_w[2]
.sym 110095 sram_bus_dat_w[5]
.sym 110104 $PACKER_VCC_NET
.sym 110105 spiflash_counter[0]
.sym 110107 $abc$36366$n3374
.sym 110108 $abc$36366$n3385_1
.sym 110111 spiflash_counter[2]
.sym 110112 spiflash_counter[3]
.sym 110113 $abc$36366$n3368
.sym 110114 spiflash_counter[1]
.sym 110119 spiflash_counter[1]
.sym 110120 spiflash_counter[2]
.sym 110121 spiflash_counter[3]
.sym 110131 $abc$36366$n6313
.sym 110132 $abc$36366$n3374
.sym 110133 $abc$36366$n3385_1
.sym 110135 $abc$36366$n3687_1
.sym 110136 spram_maskwren1[1]
.sym 110137 $abc$36366$n3199
.sym 110138 $abc$36366$n3392
.sym 110139 picorv32.reg_op1[0]
.sym 110140 picorv32.mem_wordsize[2]
.sym 110141 picorv32.reg_op1[1]
.sym 110142 picorv32.mem_wordsize[0]
.sym 110143 $abc$36366$n3681_1
.sym 110144 spram_maskwren0[1]
.sym 110145 $abc$36366$n3199
.sym 110146 $abc$36366$n3392
.sym 110147 $abc$36366$n3691_1
.sym 110148 spram_maskwren1[3]
.sym 110149 $abc$36366$n3199
.sym 110150 $abc$36366$n3392
.sym 110151 picorv32.mem_wordsize[0]
.sym 110152 $abc$36366$n3688_1
.sym 110155 $abc$36366$n3684_1
.sym 110156 spram_maskwren0[3]
.sym 110157 $abc$36366$n3199
.sym 110158 $abc$36366$n3392
.sym 110159 picorv32.mem_wordsize[2]
.sym 110160 picorv32.reg_op1[0]
.sym 110161 picorv32.reg_op1[1]
.sym 110162 picorv32.mem_wordsize[0]
.sym 110163 picorv32.reg_op1[0]
.sym 110164 picorv32.mem_wordsize[2]
.sym 110165 picorv32.reg_op1[1]
.sym 110166 picorv32.mem_wordsize[0]
.sym 110167 $abc$36366$n2862
.sym 110168 $abc$36366$n3205
.sym 110169 $abc$36366$n208
.sym 110170 picorv32.trap
.sym 110171 $abc$36366$n2861_1
.sym 110172 picorv32.mem_do_wdata
.sym 110175 $abc$36366$n2861_1
.sym 110176 $abc$36366$n3205
.sym 110177 $abc$36366$n3206
.sym 110178 $abc$36366$n3199
.sym 110179 $abc$36366$n2984
.sym 110183 $abc$36366$n208
.sym 110184 $abc$36366$n3203
.sym 110187 $abc$36366$n3203
.sym 110188 $abc$36366$n3199
.sym 110189 $abc$36366$n2984
.sym 110191 $abc$36366$n208
.sym 110192 picorv32.trap
.sym 110195 picorv32.mem_valid
.sym 110196 $abc$36366$n3203
.sym 110197 $abc$36366$n2862
.sym 110199 $abc$36366$n2866
.sym 110200 $abc$36366$n2818
.sym 110201 $abc$36366$n3681_1
.sym 110203 $abc$36366$n2962
.sym 110204 $abc$36366$n3688_1
.sym 110205 $abc$36366$n4715
.sym 110206 $abc$36366$n4251_1
.sym 110207 $abc$36366$n2917
.sym 110208 $abc$36366$n3423
.sym 110209 picorv32.reg_op1[1]
.sym 110210 picorv32.reg_op1[0]
.sym 110211 $abc$36366$n4682
.sym 110212 $abc$36366$n4251_1
.sym 110213 picorv32.reg_op1[0]
.sym 110214 $abc$36366$n4683
.sym 110215 picorv32.mem_rdata_latched_noshuffle[26]
.sym 110219 $abc$36366$n2884_1
.sym 110220 $abc$36366$n2885_1
.sym 110223 $abc$36366$n2887_1
.sym 110224 $abc$36366$n2818
.sym 110225 $abc$36366$n3681_1
.sym 110227 $abc$36366$n2883
.sym 110228 $abc$36366$n2818
.sym 110229 $abc$36366$n3681_1
.sym 110231 picorv32.mem_rdata_latched_noshuffle[31]
.sym 110235 $abc$36366$n4707
.sym 110236 $abc$36366$n4251_1
.sym 110237 picorv32.reg_op1[0]
.sym 110238 $abc$36366$n4708_1
.sym 110239 $abc$36366$n2818
.sym 110240 $abc$36366$n2874
.sym 110241 $abc$36366$n3681_1
.sym 110242 $abc$36366$n4714_1
.sym 110243 picorv32.mem_rdata_latched_noshuffle[15]
.sym 110247 $abc$36366$n2913
.sym 110248 $abc$36366$n3978_1
.sym 110249 picorv32.reg_op1[1]
.sym 110251 picorv32.mem_rdata_q[28]
.sym 110252 $abc$36366$n2917
.sym 110253 $abc$36366$n2859
.sym 110255 $abc$36366$n4690_1
.sym 110256 $abc$36366$n4251_1
.sym 110257 picorv32.reg_op1[0]
.sym 110258 $abc$36366$n4691
.sym 110259 picorv32.mem_rdata_latched_noshuffle[19]
.sym 110263 picorv32.mem_rdata_latched_noshuffle[9]
.sym 110267 picorv32.mem_rdata_latched_noshuffle[23]
.sym 110271 picorv32.mem_rdata_latched_noshuffle[19]
.sym 110275 $abc$36366$n3688_1
.sym 110276 $abc$36366$n2956_1
.sym 110277 $abc$36366$n4706
.sym 110279 picorv32.mem_rdata_latched_noshuffle[15]
.sym 110283 picorv32.mem_rdata_q[19]
.sym 110284 $abc$36366$n2956_1
.sym 110285 $abc$36366$n2859
.sym 110287 picorv32.mem_rdata_latched_noshuffle[21]
.sym 110291 picorv32.mem_rdata_q[9]
.sym 110292 $abc$36366$n3972_1
.sym 110293 $abc$36366$n2859
.sym 110295 picorv32.instr_auipc
.sym 110296 picorv32.instr_lui
.sym 110297 picorv32.mem_rdata_q[15]
.sym 110298 $abc$36366$n3085
.sym 110299 picorv32.instr_auipc
.sym 110300 picorv32.instr_lui
.sym 110301 picorv32.mem_rdata_q[19]
.sym 110302 $abc$36366$n3085
.sym 110303 picorv32.mem_rdata_latched_noshuffle[28]
.sym 110307 $abc$36366$n2952
.sym 110308 $abc$36366$n3688_1
.sym 110309 $abc$36366$n4681_1
.sym 110310 $abc$36366$n3829_1
.sym 110311 picorv32.mem_rdata_latched_noshuffle[17]
.sym 110315 $abc$36366$n2925_1
.sym 110316 $abc$36366$n3688_1
.sym 110317 $abc$36366$n4689
.sym 110318 $abc$36366$n3829_1
.sym 110319 picorv32.mem_rdata_latched_noshuffle[16]
.sym 110323 picorv32.mem_rdata_q[15]
.sym 110324 $abc$36366$n2929
.sym 110325 $abc$36366$n2859
.sym 110327 picorv32.trap
.sym 110328 $abc$36366$n3392
.sym 110331 picorv32.decoded_imm_uj[14]
.sym 110332 picorv32.instr_jal
.sym 110333 $abc$36366$n3083_1
.sym 110334 $abc$36366$n3123
.sym 110335 picorv32.decoded_imm_uj[12]
.sym 110336 picorv32.instr_jal
.sym 110337 $abc$36366$n3083_1
.sym 110338 $abc$36366$n3119
.sym 110339 picorv32.instr_auipc
.sym 110340 picorv32.instr_lui
.sym 110341 picorv32.mem_rdata_q[14]
.sym 110342 $abc$36366$n3085
.sym 110343 picorv32.decoded_imm_uj[19]
.sym 110344 picorv32.instr_jal
.sym 110345 $abc$36366$n3083_1
.sym 110346 $abc$36366$n3133
.sym 110347 picorv32.mem_rdata_q[16]
.sym 110348 $abc$36366$n2952
.sym 110349 $abc$36366$n2859
.sym 110351 picorv32.mem_rdata_q[17]
.sym 110352 $abc$36366$n2925_1
.sym 110353 $abc$36366$n2859
.sym 110355 picorv32.instr_jal
.sym 110356 picorv32.decoded_imm_uj[4]
.sym 110357 $abc$36366$n3108
.sym 110359 $abc$36366$n4705_1
.sym 110360 $abc$36366$n3829_1
.sym 110361 $abc$36366$n4709
.sym 110363 picorv32.irq_mask[1]
.sym 110364 picorv32.irq_state[1]
.sym 110365 picorv32.irq_pending[1]
.sym 110366 $abc$36366$n4291_1
.sym 110367 $abc$36366$n4688
.sym 110368 $abc$36366$n4692
.sym 110371 picorv32.cpu_state[3]
.sym 110372 picorv32.decoded_imm[1]
.sym 110373 picorv32.reg_op1[1]
.sym 110374 picorv32.cpu_state[4]
.sym 110375 picorv32.irq_pending[1]
.sym 110376 picorv32.cpu_state[0]
.sym 110377 $abc$36366$n4693_1
.sym 110378 $abc$36366$n4694
.sym 110379 picorv32.instr_auipc
.sym 110380 picorv32.instr_lui
.sym 110381 picorv32.mem_rdata_q[17]
.sym 110382 $abc$36366$n3085
.sym 110383 $abc$36366$n207
.sym 110384 picorv32.latched_compr
.sym 110385 $abc$36366$n4290_1
.sym 110387 picorv32.reg_out[1]
.sym 110388 picorv32.alu_out_q[1]
.sym 110389 picorv32.latched_stalu
.sym 110390 $abc$36366$n2845
.sym 110391 picorv32.cpuregs_wrdata[14]
.sym 110395 picorv32.cpuregs_wrdata[5]
.sym 110399 picorv32.reg_out[0]
.sym 110400 picorv32.alu_out_q[0]
.sym 110401 picorv32.latched_stalu
.sym 110402 $abc$36366$n2845
.sym 110403 picorv32.irq_mask[0]
.sym 110404 picorv32.irq_state[1]
.sym 110405 picorv32.irq_pending[0]
.sym 110407 picorv32.cpuregs_wrdata[3]
.sym 110411 $abc$36366$n4680
.sym 110412 $abc$36366$n4684_1
.sym 110415 picorv32.latched_compr
.sym 110416 picorv32.irq_state[0]
.sym 110417 $abc$36366$n3194
.sym 110418 $abc$36366$n3195
.sym 110419 $abc$36366$n5008
.sym 110420 $abc$36366$n4410
.sym 110421 $abc$36366$n3696_1
.sym 110422 $abc$36366$n4427
.sym 110423 picorv32.cpuregs_wrdata[2]
.sym 110427 picorv32.cpuregs_wrdata[12]
.sym 110431 picorv32.irq_mask[1]
.sym 110432 picorv32.cpuregs_rs1[1]
.sym 110433 picorv32.instr_maskirq
.sym 110434 picorv32.cpu_state[2]
.sym 110435 picorv32.irq_pending[0]
.sym 110436 picorv32.cpu_state[0]
.sym 110437 $abc$36366$n4685
.sym 110438 $abc$36366$n4686
.sym 110439 $abc$36366$n6253
.sym 110440 $abc$36366$n4510
.sym 110441 $abc$36366$n3731
.sym 110442 $abc$36366$n4411
.sym 110443 $abc$36366$n4512
.sym 110444 $abc$36366$n4420
.sym 110445 $abc$36366$n3696_1
.sym 110446 $abc$36366$n4427
.sym 110447 picorv32.irq_mask[0]
.sym 110448 picorv32.cpuregs_rs1[0]
.sym 110449 picorv32.instr_maskirq
.sym 110450 picorv32.cpu_state[2]
.sym 110451 picorv32.cpuregs_wrdata[21]
.sym 110455 picorv32.cpu_state[0]
.sym 110456 $abc$36366$n3019
.sym 110459 picorv32.cpu_state[3]
.sym 110460 $abc$36366$n7105
.sym 110461 picorv32.reg_op1[0]
.sym 110462 picorv32.cpu_state[4]
.sym 110463 picorv32.cpu_state[0]
.sym 110464 picorv32.is_lbu_lhu_lw
.sym 110465 picorv32.latched_is_lu
.sym 110466 $abc$36366$n3019
.sym 110467 picorv32.cpu_state[0]
.sym 110468 picorv32.instr_lh
.sym 110469 picorv32.latched_is_lh
.sym 110470 $abc$36366$n3019
.sym 110471 picorv32.mem_wordsize[2]
.sym 110472 picorv32.mem_wordsize[0]
.sym 110475 $abc$36366$n4410
.sym 110476 $abc$36366$n4409
.sym 110477 $abc$36366$n3731
.sym 110478 $abc$36366$n4411
.sym 110479 $abc$36366$n3159
.sym 110480 picorv32.cpu_state[3]
.sym 110481 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 110485 picorv32.decoded_imm[0]
.sym 110487 $abc$36366$n4465
.sym 110488 $abc$36366$n4466
.sym 110489 $abc$36366$n3696_1
.sym 110490 $abc$36366$n4427
.sym 110495 $abc$36366$n4435
.sym 110496 $abc$36366$n4436
.sym 110497 $abc$36366$n3696_1
.sym 110498 $abc$36366$n4427
.sym 110499 $abc$36366$n4429
.sym 110500 $abc$36366$n4430
.sym 110501 $abc$36366$n3696_1
.sym 110502 $abc$36366$n4427
.sym 110503 picorv32.reg_op2[14]
.sym 110504 picorv32.reg_op2[6]
.sym 110505 $abc$36366$n4251_1
.sym 110507 picorv32.reg_op2[8]
.sym 110508 picorv32.reg_op2[0]
.sym 110509 $abc$36366$n4251_1
.sym 110511 $abc$36366$n4426
.sym 110512 $abc$36366$n4425
.sym 110513 $abc$36366$n3696_1
.sym 110514 $abc$36366$n4427
.sym 110515 $abc$36366$n4456
.sym 110516 $abc$36366$n4457
.sym 110517 $abc$36366$n3696_1
.sym 110518 $abc$36366$n4427
.sym 110523 $abc$36366$n4494
.sym 110524 $abc$36366$n4457
.sym 110525 $abc$36366$n3731
.sym 110526 $abc$36366$n4411
.sym 110527 $abc$36366$n3736_1
.sym 110528 picorv32.decoded_imm[2]
.sym 110529 picorv32.is_lui_auipc_jal
.sym 110530 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 110531 $abc$36366$n3008_1
.sym 110532 picorv32.cpu_state[4]
.sym 110539 $abc$36366$n4500
.sym 110540 $abc$36366$n4466
.sym 110541 $abc$36366$n3731
.sym 110542 $abc$36366$n4411
.sym 110543 $abc$36366$n3760_1
.sym 110544 picorv32.decoded_imm[14]
.sym 110545 picorv32.is_lui_auipc_jal
.sym 110546 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 110551 $abc$36366$n4480
.sym 110552 $abc$36366$n4436
.sym 110553 $abc$36366$n3731
.sym 110554 $abc$36366$n4411
.sym 110555 picorv32.cpuregs_wrdata[24]
.sym 110559 picorv32.cpuregs_wrdata[28]
.sym 110563 picorv32.cpuregs_wrdata[31]
.sym 110567 $abc$36366$n4488
.sym 110568 $abc$36366$n4448
.sym 110569 $abc$36366$n3731
.sym 110570 $abc$36366$n4411
.sym 110571 $abc$36366$n4474
.sym 110572 $abc$36366$n4426
.sym 110573 $abc$36366$n3731
.sym 110574 $abc$36366$n4411
.sym 110575 picorv32.cpuregs_wrdata[30]
.sym 110579 $abc$36366$n4476
.sym 110580 $abc$36366$n4430
.sym 110581 $abc$36366$n3731
.sym 110582 $abc$36366$n4411
.sym 110583 $abc$36366$n4421
.sym 110584 $abc$36366$n4419_1
.sym 110585 picorv32.reg_op1[0]
.sym 110586 picorv32.reg_op2[0]
.sym 110587 $abc$36366$n4402
.sym 110588 $abc$36366$n4387_1
.sym 110589 picorv32.reg_op2[4]
.sym 110590 $abc$36366$n4417_1
.sym 110592 picorv32.reg_op2[0]
.sym 110593 picorv32.reg_op1[0]
.sym 110595 picorv32.is_compare
.sym 110596 $abc$36366$n3159
.sym 110597 $abc$36366$n4386_1
.sym 110598 $abc$36366$n4422_1
.sym 110603 $abc$36366$n4420_1
.sym 110604 $abc$36366$n3186
.sym 110605 $abc$36366$n4424
.sym 110606 $abc$36366$n4423_1
.sym 110611 $abc$36366$n5397
.sym 110612 $abc$36366$n5398
.sym 110613 picorv32.instr_sub
.sym 110614 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 110615 $abc$36366$n4415
.sym 110616 picorv32.reg_op2[1]
.sym 110619 $abc$36366$n4467
.sym 110620 $abc$36366$n4464
.sym 110621 picorv32.reg_op2[3]
.sym 110623 picorv32.reg_op1[0]
.sym 110624 picorv32.reg_op1[1]
.sym 110625 picorv32.reg_op2[1]
.sym 110626 picorv32.reg_op2[0]
.sym 110627 $abc$36366$n4410_1
.sym 110628 $abc$36366$n4403
.sym 110629 picorv32.reg_op2[3]
.sym 110631 $abc$36366$n4406
.sym 110632 $abc$36366$n4405_1
.sym 110633 picorv32.reg_op2[1]
.sym 110635 $abc$36366$n4414_1
.sym 110636 $abc$36366$n4416_1
.sym 110637 $abc$36366$n4411_1
.sym 110638 picorv32.reg_op2[2]
.sym 110639 $abc$36366$n4466_1
.sym 110640 $abc$36366$n4465_1
.sym 110641 picorv32.reg_op2[2]
.sym 110643 $abc$36366$n4470
.sym 110644 $abc$36366$n4463_1
.sym 110645 picorv32.reg_op2[4]
.sym 110646 $abc$36366$n4417_1
.sym 110648 picorv32.reg_op1[0]
.sym 110649 $abc$36366$n6693
.sym 110650 $PACKER_VCC_NET
.sym 110651 $abc$36366$n4577
.sym 110652 $abc$36366$n4576
.sym 110653 picorv32.reg_op2[4]
.sym 110654 $abc$36366$n4417_1
.sym 110655 picorv32.reg_op2[0]
.sym 110659 $abc$36366$n4562
.sym 110660 $abc$36366$n4561
.sym 110661 picorv32.reg_op2[4]
.sym 110663 $abc$36366$n4471_1
.sym 110664 $abc$36366$n4467
.sym 110665 picorv32.reg_op2[3]
.sym 110667 picorv32.reg_op2[4]
.sym 110668 $abc$36366$n4505
.sym 110669 $abc$36366$n4604
.sym 110671 $abc$36366$n4456_1
.sym 110672 $abc$36366$n4507_1
.sym 110673 picorv32.reg_op2[3]
.sym 110675 picorv32.reg_op2[4]
.sym 110676 $abc$36366$n4548
.sym 110677 $abc$36366$n4604
.sym 110679 $abc$36366$n4530
.sym 110680 $abc$36366$n4529_1
.sym 110681 picorv32.reg_op2[3]
.sym 110683 $abc$36366$n4591_1
.sym 110684 $abc$36366$n4590_1
.sym 110685 picorv32.reg_op2[4]
.sym 110686 $abc$36366$n4417_1
.sym 110687 $abc$36366$n4529_1
.sym 110688 $abc$36366$n4527
.sym 110689 picorv32.reg_op2[3]
.sym 110691 $abc$36366$n4527
.sym 110692 $abc$36366$n4526_1
.sym 110693 picorv32.reg_op2[3]
.sym 110695 $abc$36366$n4408_1
.sym 110696 $abc$36366$n4406
.sym 110697 picorv32.reg_op2[1]
.sym 110699 $abc$36366$n4469_1
.sym 110700 $abc$36366$n4468_1
.sym 110701 picorv32.reg_op2[2]
.sym 110703 $abc$36366$n4456_1
.sym 110704 $abc$36366$n4530
.sym 110705 picorv32.reg_op2[3]
.sym 110707 $abc$36366$n4468_1
.sym 110708 $abc$36366$n4466_1
.sym 110709 picorv32.reg_op2[2]
.sym 110711 $abc$36366$n4401_1
.sym 110712 $abc$36366$n4400_1
.sym 110713 picorv32.reg_op2[1]
.sym 110715 $abc$36366$n4456_1
.sym 110716 $abc$36366$n4401_1
.sym 110717 picorv32.reg_op2[1]
.sym 110719 $abc$36366$n4400_1
.sym 110720 $abc$36366$n4398_1
.sym 110721 picorv32.reg_op2[1]
.sym 110723 $abc$36366$n4475
.sym 110724 $abc$36366$n4473
.sym 110725 picorv32.reg_op2[2]
.sym 110727 $abc$36366$n4456_1
.sym 110728 $abc$36366$n4474_1
.sym 110729 picorv32.reg_op2[3]
.sym 110731 $abc$36366$n4456_1
.sym 110732 $abc$36366$n4476_1
.sym 110733 picorv32.reg_op2[2]
.sym 110735 $abc$36366$n4476_1
.sym 110736 $abc$36366$n4475
.sym 110737 picorv32.reg_op2[2]
.sym 110739 $abc$36366$n4474_1
.sym 110740 $abc$36366$n4471_1
.sym 110741 picorv32.reg_op2[3]
.sym 110747 sram_bus_dat_w[0]
.sym 110803 $abc$36366$n7
.sym 110807 sram_bus_adr[4]
.sym 110808 $abc$36366$n3289
.sym 110809 $abc$36366$n3311
.sym 110810 sys_rst
.sym 110811 sram_bus_adr[4]
.sym 110812 $abc$36366$n3289
.sym 110813 $abc$36366$n2850_1
.sym 110814 sys_rst
.sym 110815 $abc$36366$n7
.sym 110819 $abc$36366$n5
.sym 110823 $abc$36366$n100
.sym 110824 $abc$36366$n3214
.sym 110825 $abc$36366$n94
.sym 110826 $abc$36366$n3211
.sym 110835 $abc$36366$n11
.sym 110839 csrbank3_load2_w[6]
.sym 110840 $abc$36366$n5197_1
.sym 110841 csrbank3_en0_w
.sym 110851 sram_bus_adr[4]
.sym 110852 $abc$36366$n2850_1
.sym 110863 csrbank3_load3_w[6]
.sym 110864 $abc$36366$n5213
.sym 110865 csrbank3_en0_w
.sym 110867 csrbank3_load3_w[1]
.sym 110868 $abc$36366$n5203_1
.sym 110869 csrbank3_en0_w
.sym 110887 $abc$36366$n7
.sym 110891 $abc$36366$n5
.sym 110899 $abc$36366$n4961
.sym 110900 csrbank3_value1_w[1]
.sym 110901 $abc$36366$n3298
.sym 110902 csrbank3_load3_w[1]
.sym 110903 csrbank3_value3_w[6]
.sym 110904 $abc$36366$n4954_1
.sym 110905 $abc$36366$n5014
.sym 110907 basesoc_timer0_value[14]
.sym 110911 csrbank3_value1_w[6]
.sym 110912 $abc$36366$n4961
.sym 110913 csrbank3_load2_w[6]
.sym 110914 $abc$36366$n3296
.sym 110915 basesoc_timer0_value[22]
.sym 110923 basesoc_timer0_value[30]
.sym 110927 $abc$36366$n4962_1
.sym 110928 csrbank3_value2_w[6]
.sym 110929 $abc$36366$n3300
.sym 110930 csrbank3_reload0_w[6]
.sym 110931 sram_bus_adr[4]
.sym 110932 $abc$36366$n3211
.sym 110935 sram_bus_dat_w[1]
.sym 110939 sram_bus_dat_w[6]
.sym 110943 $abc$36366$n3296
.sym 110944 $abc$36366$n3289
.sym 110945 sys_rst
.sym 110947 $abc$36366$n3300
.sym 110948 $abc$36366$n3289
.sym 110949 sys_rst
.sym 110951 $abc$36366$n3289
.sym 110952 $abc$36366$n3298
.sym 110953 sys_rst
.sym 110959 $abc$36366$n3309
.sym 110960 $abc$36366$n3289
.sym 110961 sys_rst
.sym 110963 sram_bus_dat_w[0]
.sym 110967 $abc$36366$n4954_1
.sym 110968 csrbank3_value3_w[1]
.sym 110969 $abc$36366$n3300
.sym 110970 csrbank3_reload0_w[1]
.sym 110971 basesoc_timer0_value[26]
.sym 110975 csrbank3_value2_w[5]
.sym 110976 $abc$36366$n4962_1
.sym 110977 $abc$36366$n5008_1
.sym 110978 $abc$36366$n5009
.sym 110979 basesoc_timer0_value[25]
.sym 110983 basesoc_timer0_value[21]
.sym 110987 csrbank3_value3_w[2]
.sym 110988 $abc$36366$n4954_1
.sym 110989 $abc$36366$n4978_1
.sym 110990 $abc$36366$n4979
.sym 110991 csrbank3_reload3_w[5]
.sym 110992 $abc$36366$n3309
.sym 110993 $abc$36366$n3292
.sym 110994 csrbank3_load0_w[5]
.sym 110995 basesoc_timer0_value[24]
.sym 110999 eventsourceprocess0_trigger
.sym 111003 csrbank3_value2_w[1]
.sym 111004 $abc$36366$n4962_1
.sym 111005 $abc$36366$n4973
.sym 111007 eventsourceprocess2_trigger
.sym 111011 csrbank3_reload0_w[5]
.sym 111012 $abc$36366$n3300
.sym 111013 $abc$36366$n3296
.sym 111014 csrbank3_load2_w[5]
.sym 111015 csrbank3_reload3_w[2]
.sym 111016 $abc$36366$n3309
.sym 111017 $abc$36366$n3292
.sym 111018 csrbank3_load0_w[2]
.sym 111019 csrbank3_reload0_w[2]
.sym 111020 $abc$36366$n3300
.sym 111021 $abc$36366$n3298
.sym 111022 csrbank3_load3_w[2]
.sym 111023 csrbank3_load2_w[5]
.sym 111024 $abc$36366$n5195
.sym 111025 csrbank3_en0_w
.sym 111027 csrbank3_load3_w[7]
.sym 111028 $abc$36366$n5215_1
.sym 111029 csrbank3_en0_w
.sym 111039 sram_bus_dat_w[0]
.sym 111040 $abc$36366$n3342_1
.sym 111041 sys_rst
.sym 111042 $abc$36366$n2898
.sym 111047 $abc$36366$n2898
.sym 111051 eventsourceprocess0_trigger
.sym 111052 eventsourceprocess0_old_trigger
.sym 111063 $abc$36366$n2814
.sym 111064 $abc$36366$n2812
.sym 111065 sys_rst
.sym 111067 spiflash_counter[6]
.sym 111068 spiflash_counter[7]
.sym 111069 $abc$36366$n2812
.sym 111071 spiflash_counter[5]
.sym 111072 spiflash_counter[6]
.sym 111073 spiflash_counter[4]
.sym 111074 spiflash_counter[7]
.sym 111075 spiflash_counter[0]
.sym 111076 $abc$36366$n2813
.sym 111079 spiflash_counter[5]
.sym 111080 $abc$36366$n3375
.sym 111081 spiflash_counter[4]
.sym 111083 $abc$36366$n2814
.sym 111084 spiflash_counter[0]
.sym 111087 spiflash_counter[5]
.sym 111088 spiflash_counter[4]
.sym 111089 $abc$36366$n3375
.sym 111091 $abc$36366$n3368
.sym 111092 $abc$36366$n2813
.sym 111103 picorv32.reg_op1[0]
.sym 111104 picorv32.mem_wordsize[0]
.sym 111105 picorv32.mem_wordsize[2]
.sym 111106 picorv32.reg_op1[1]
.sym 111107 spram_maskwren0[1]
.sym 111108 spram_maskwren0[3]
.sym 111109 spram_maskwren1[1]
.sym 111110 spram_maskwren1[3]
.sym 111123 slave_sel_r[1]
.sym 111124 spiflash_sr[19]
.sym 111125 $abc$36366$n2818
.sym 111126 $abc$36366$n3979_1
.sym 111127 slave_sel_r[1]
.sym 111128 spiflash_sr[20]
.sym 111129 $abc$36366$n2818
.sym 111130 $abc$36366$n3424
.sym 111131 $abc$36366$n2819
.sym 111132 $abc$36366$n2821
.sym 111135 picorv32.mem_rdata_latched_noshuffle[10]
.sym 111139 $abc$36366$n2818
.sym 111140 $abc$36366$n3966_1
.sym 111141 $abc$36366$n3967_1
.sym 111143 picorv32.mem_rdata_q[7]
.sym 111144 $abc$36366$n3965_1
.sym 111145 $abc$36366$n2859
.sym 111147 slave_sel_r[1]
.sym 111148 spiflash_sr[16]
.sym 111149 $abc$36366$n2818
.sym 111150 $abc$36366$n3970_1
.sym 111151 $abc$36366$n3969_1
.sym 111152 $abc$36366$n2967
.sym 111153 picorv32.reg_op1[1]
.sym 111155 $abc$36366$n2817_1
.sym 111156 $abc$36366$n2826_1
.sym 111159 picorv32.mem_rdata_latched_noshuffle[29]
.sym 111163 $abc$36366$n3969_1
.sym 111164 picorv32.mem_wordsize[0]
.sym 111167 picorv32.mem_rdata_latched_noshuffle[25]
.sym 111168 picorv32.mem_rdata_latched_noshuffle[31]
.sym 111169 picorv32.mem_rdata_latched_noshuffle[29]
.sym 111170 picorv32.mem_rdata_latched_noshuffle[30]
.sym 111171 picorv32.mem_rdata_q[29]
.sym 111172 $abc$36366$n2904
.sym 111173 $abc$36366$n2859
.sym 111175 picorv32.mem_rdata_latched_noshuffle[25]
.sym 111179 picorv32.mem_rdata_q[8]
.sym 111180 $abc$36366$n3969_1
.sym 111181 $abc$36366$n2859
.sym 111183 picorv32.mem_rdata_latched_noshuffle[30]
.sym 111187 picorv32.mem_rdata_latched_noshuffle[8]
.sym 111191 picorv32.mem_rdata_latched_noshuffle[31]
.sym 111195 $abc$36366$n3965_1
.sym 111196 $abc$36366$n3681_1
.sym 111197 $abc$36366$n2978
.sym 111198 $abc$36366$n3688_1
.sym 111199 picorv32.mem_rdata_latched_noshuffle[31]
.sym 111203 picorv32.reg_op1[1]
.sym 111204 picorv32.mem_wordsize[2]
.sym 111205 picorv32.mem_wordsize[0]
.sym 111206 $abc$36366$n3423
.sym 111207 picorv32.mem_rdata_latched_noshuffle[21]
.sym 111211 picorv32.mem_rdata_latched_noshuffle[31]
.sym 111215 picorv32.mem_rdata_latched_noshuffle[31]
.sym 111219 picorv32.mem_rdata_latched_noshuffle[23]
.sym 111223 picorv32.instr_jal
.sym 111224 picorv32.decoded_imm_uj[1]
.sym 111225 $abc$36366$n2841
.sym 111226 picorv32.mem_rdata_q[21]
.sym 111227 $abc$36366$n3978_1
.sym 111228 picorv32.mem_wordsize[0]
.sym 111229 $abc$36366$n4707
.sym 111230 picorv32.mem_wordsize[2]
.sym 111231 picorv32.mem_rdata_q[23]
.sym 111232 $abc$36366$n2978
.sym 111233 $abc$36366$n2859
.sym 111235 $PACKER_GND_NET
.sym 111239 picorv32.is_sb_sh_sw
.sym 111240 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 111241 picorv32.mem_rdata_q[9]
.sym 111243 picorv32.instr_jal
.sym 111244 picorv32.decoded_imm_uj[3]
.sym 111245 $abc$36366$n2841
.sym 111246 picorv32.mem_rdata_q[23]
.sym 111247 picorv32.instr_waitirq
.sym 111248 picorv32.decoder_trigger
.sym 111249 picorv32.instr_jal
.sym 111255 picorv32.mem_rdata_q[22]
.sym 111256 $abc$36366$n2841
.sym 111257 $abc$36366$n3104
.sym 111259 picorv32.mem_rdata_latched_noshuffle[31]
.sym 111263 picorv32.mem_rdata_q[7]
.sym 111264 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 111265 picorv32.instr_jal
.sym 111266 picorv32.decoded_imm_uj[11]
.sym 111267 picorv32.mem_rdata_latched_noshuffle[31]
.sym 111271 picorv32.instr_auipc
.sym 111272 picorv32.instr_lui
.sym 111273 picorv32.mem_rdata_q[23]
.sym 111274 $abc$36366$n3085
.sym 111275 picorv32.mem_rdata_q[22]
.sym 111276 $abc$36366$n2982_1
.sym 111277 $abc$36366$n2859
.sym 111279 picorv32.mem_rdata_latched_noshuffle[22]
.sym 111283 picorv32.mem_rdata_latched_noshuffle[18]
.sym 111287 picorv32.instr_jal
.sym 111288 picorv32.decoded_imm_uj[2]
.sym 111289 $abc$36366$n3103_1
.sym 111291 picorv32.decoded_imm_uj[24]
.sym 111292 picorv32.instr_jal
.sym 111293 $abc$36366$n3083_1
.sym 111294 $abc$36366$n3139_1
.sym 111295 picorv32.instr_auipc
.sym 111296 picorv32.instr_lui
.sym 111297 picorv32.mem_rdata_q[16]
.sym 111298 $abc$36366$n3085
.sym 111299 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 111300 picorv32.is_sb_sh_sw
.sym 111301 picorv32.mem_rdata_q[8]
.sym 111302 $abc$36366$n3101
.sym 111303 picorv32.decoded_imm_uj[30]
.sym 111304 picorv32.instr_jal
.sym 111305 $abc$36366$n3083_1
.sym 111306 $abc$36366$n3093_1
.sym 111307 picorv32.instr_auipc
.sym 111308 picorv32.instr_lui
.sym 111309 picorv32.mem_rdata_q[30]
.sym 111310 $abc$36366$n3085
.sym 111311 $abc$36366$n2841
.sym 111312 picorv32.mem_rdata_q[31]
.sym 111315 picorv32.decoded_imm_uj[16]
.sym 111316 picorv32.instr_jal
.sym 111317 $abc$36366$n3083_1
.sym 111318 $abc$36366$n3127
.sym 111319 picorv32.instr_jal
.sym 111320 picorv32.decoded_imm_uj[7]
.sym 111321 $abc$36366$n2840_1
.sym 111322 picorv32.mem_rdata_q[27]
.sym 111323 picorv32.is_sb_sh_sw
.sym 111324 $abc$36366$n2841
.sym 111325 picorv32.mem_rdata_q[31]
.sym 111326 $abc$36366$n3117
.sym 111327 picorv32.instr_jal
.sym 111328 picorv32.decoded_imm_uj[9]
.sym 111329 $abc$36366$n2840_1
.sym 111330 picorv32.mem_rdata_q[29]
.sym 111331 $abc$36366$n6252
.sym 111332 $abc$36366$n4529
.sym 111333 $abc$36366$n3696_1
.sym 111334 $abc$36366$n4427
.sym 111335 $abc$36366$n6181
.sym 111336 $abc$36366$n5696
.sym 111337 $abc$36366$n3696_1
.sym 111338 $abc$36366$n4427
.sym 111339 picorv32.decoded_imm_uj[29]
.sym 111340 picorv32.instr_jal
.sym 111341 $abc$36366$n3083_1
.sym 111342 $abc$36366$n3089_1
.sym 111343 picorv32.decoded_imm_uj[15]
.sym 111344 picorv32.instr_jal
.sym 111345 $abc$36366$n3083_1
.sym 111346 $abc$36366$n3125_1
.sym 111347 picorv32.instr_auipc
.sym 111348 picorv32.instr_lui
.sym 111349 picorv32.mem_rdata_q[29]
.sym 111350 $abc$36366$n3085
.sym 111351 picorv32.instr_auipc
.sym 111352 picorv32.instr_lui
.sym 111353 picorv32.mem_rdata_q[27]
.sym 111354 $abc$36366$n3085
.sym 111355 $abc$36366$n4509
.sym 111356 $abc$36366$n4510
.sym 111357 $abc$36366$n3696_1
.sym 111358 $abc$36366$n4427
.sym 111359 picorv32.instr_auipc
.sym 111360 picorv32.instr_lui
.sym 111361 picorv32.mem_rdata_q[22]
.sym 111362 $abc$36366$n3085
.sym 111363 $abc$36366$n4037_1
.sym 111364 picorv32.cpuregs_rs1[10]
.sym 111365 $abc$36366$n4106_1
.sym 111367 picorv32.mem_rdata_latched_noshuffle[22]
.sym 111371 picorv32.cpuregs_wrdata[10]
.sym 111375 picorv32.cpuregs_wrdata[7]
.sym 111379 $abc$36366$n6182
.sym 111380 $abc$36366$n4620
.sym 111381 $abc$36366$n3696_1
.sym 111382 $abc$36366$n4427
.sym 111383 $abc$36366$n4528
.sym 111384 $abc$36366$n4529
.sym 111385 $abc$36366$n3731
.sym 111386 $abc$36366$n4411
.sym 111387 $abc$36366$n4036_1
.sym 111388 picorv32.reg_op1[1]
.sym 111389 picorv32.reg_op1[0]
.sym 111390 $abc$36366$n3008_1
.sym 111391 $abc$36366$n5141
.sym 111395 $abc$36366$n4619
.sym 111396 $abc$36366$n4620
.sym 111397 $abc$36366$n3731
.sym 111398 $abc$36366$n4411
.sym 111399 $abc$36366$n5695
.sym 111400 $abc$36366$n5696
.sym 111401 $abc$36366$n3731
.sym 111402 $abc$36366$n4411
.sym 111403 picorv32.cpuregs_rs1[0]
.sym 111404 $abc$36366$n4037_1
.sym 111405 $abc$36366$n5422_1
.sym 111406 picorv32.cpu_state[4]
.sym 111407 $abc$36366$n2995
.sym 111408 picorv32.reg_op1[9]
.sym 111411 $abc$36366$n4036_1
.sym 111412 picorv32.reg_op1[11]
.sym 111413 $abc$36366$n4107_1
.sym 111414 $abc$36366$n3007_1
.sym 111415 $abc$36366$n3746
.sym 111416 picorv32.decoded_imm[7]
.sym 111417 picorv32.is_lui_auipc_jal
.sym 111418 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 111419 $abc$36366$n3738
.sym 111420 picorv32.decoded_imm[3]
.sym 111421 picorv32.is_lui_auipc_jal
.sym 111422 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 111423 $abc$36366$n3744
.sym 111424 picorv32.decoded_imm[6]
.sym 111425 picorv32.is_lui_auipc_jal
.sym 111426 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 111427 $abc$36366$n3740
.sym 111428 picorv32.decoded_imm[4]
.sym 111429 picorv32.is_lui_auipc_jal
.sym 111430 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 111431 $abc$36366$n3742
.sym 111432 picorv32.decoded_imm[5]
.sym 111433 picorv32.is_lui_auipc_jal
.sym 111434 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 111435 $abc$36366$n3762_1
.sym 111436 picorv32.decoded_imm[15]
.sym 111437 picorv32.is_lui_auipc_jal
.sym 111438 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 111439 $abc$36366$n3754
.sym 111440 picorv32.decoded_imm[11]
.sym 111441 picorv32.is_lui_auipc_jal
.sym 111442 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 111443 picorv32.cpu_state[4]
.sym 111444 $abc$36366$n3008_1
.sym 111445 $abc$36366$n4038_1
.sym 111447 $abc$36366$n4441
.sym 111448 $abc$36366$n4442
.sym 111449 $abc$36366$n3696_1
.sym 111450 $abc$36366$n4427
.sym 111451 $abc$36366$n4037_1
.sym 111452 picorv32.cpuregs_rs1[20]
.sym 111453 $abc$36366$n4174
.sym 111455 $abc$36366$n4036_1
.sym 111456 picorv32.reg_op1[12]
.sym 111457 $abc$36366$n4116
.sym 111458 $abc$36366$n3007_1
.sym 111459 $abc$36366$n2995
.sym 111460 picorv32.reg_op1[19]
.sym 111463 $abc$36366$n4036_1
.sym 111464 picorv32.reg_op1[21]
.sym 111465 $abc$36366$n4175
.sym 111466 $abc$36366$n3007_1
.sym 111467 picorv32.reg_op2[10]
.sym 111468 picorv32.reg_op2[2]
.sym 111469 $abc$36366$n4251_1
.sym 111471 $abc$36366$n2995
.sym 111472 picorv32.reg_op1[10]
.sym 111475 picorv32.reg_op2[13]
.sym 111476 picorv32.reg_op2[5]
.sym 111477 $abc$36366$n4251_1
.sym 111479 picorv32.mem_wordsize[0]
.sym 111480 picorv32.reg_op2[6]
.sym 111481 picorv32.reg_op2[14]
.sym 111482 picorv32.mem_wordsize[2]
.sym 111491 $abc$36366$n4447
.sym 111492 $abc$36366$n4448
.sym 111493 $abc$36366$n3696_1
.sym 111494 $abc$36366$n4427
.sym 111495 picorv32.mem_wordsize[0]
.sym 111496 picorv32.reg_op2[30]
.sym 111497 $abc$36366$n4280_1
.sym 111499 $abc$36366$n3008_1
.sym 111500 $abc$36366$n5546
.sym 111501 picorv32.reg_op1[31]
.sym 111502 $abc$36366$n2995
.sym 111503 picorv32.mem_wordsize[2]
.sym 111504 picorv32.reg_op2[4]
.sym 111505 picorv32.reg_op2[28]
.sym 111506 picorv32.mem_wordsize[0]
.sym 111507 picorv32.mem_wordsize[2]
.sym 111508 picorv32.reg_op2[12]
.sym 111509 $abc$36366$n4276_1
.sym 111511 picorv32.instr_srli
.sym 111512 picorv32.instr_srl
.sym 111513 picorv32.reg_op1[30]
.sym 111514 $abc$36366$n2995
.sym 111515 $abc$36366$n3770_1
.sym 111516 picorv32.decoded_imm[19]
.sym 111517 picorv32.is_lui_auipc_jal
.sym 111518 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 111519 $abc$36366$n3792
.sym 111520 picorv32.decoded_imm[30]
.sym 111521 picorv32.is_lui_auipc_jal
.sym 111522 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 111523 $abc$36366$n3790
.sym 111524 picorv32.decoded_imm[29]
.sym 111525 picorv32.is_lui_auipc_jal
.sym 111526 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 111531 $abc$36366$n3788
.sym 111532 picorv32.decoded_imm[28]
.sym 111533 picorv32.is_lui_auipc_jal
.sym 111534 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 111535 $abc$36366$n4484
.sym 111536 $abc$36366$n4442
.sym 111537 $abc$36366$n3731
.sym 111538 $abc$36366$n4411
.sym 111539 picorv32.instr_srl
.sym 111540 picorv32.instr_srli
.sym 111541 picorv32.reg_op1[13]
.sym 111542 $abc$36366$n2995
.sym 111543 $abc$36366$n4421
.sym 111544 $abc$36366$n4419_1
.sym 111545 picorv32.reg_op1[6]
.sym 111546 picorv32.reg_op2[6]
.sym 111547 $abc$36366$n4421
.sym 111548 $abc$36366$n4419_1
.sym 111549 picorv32.reg_op1[8]
.sym 111550 picorv32.reg_op2[8]
.sym 111555 $abc$36366$n4420_1
.sym 111556 $abc$36366$n3187
.sym 111563 $abc$36366$n4524_1
.sym 111564 $abc$36366$n4531_1
.sym 111565 $abc$36366$n4533_1
.sym 111566 $abc$36366$n4532
.sym 111567 picorv32.reg_op1[6]
.sym 111568 picorv32.reg_op2[6]
.sym 111575 $abc$36366$n4413_1
.sym 111576 $abc$36366$n4405_1
.sym 111577 picorv32.reg_op2[1]
.sym 111579 picorv32.reg_op1[9]
.sym 111580 picorv32.reg_op1[8]
.sym 111581 picorv32.reg_op2[0]
.sym 111583 $abc$36366$n5415
.sym 111584 $abc$36366$n5416
.sym 111585 picorv32.instr_sub
.sym 111586 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111587 $abc$36366$n4420_1
.sym 111588 picorv32.reg_op1[8]
.sym 111589 picorv32.reg_op2[8]
.sym 111591 $abc$36366$n4546
.sym 111592 $abc$36366$n4549
.sym 111593 $abc$36366$n4551
.sym 111594 $abc$36366$n4550
.sym 111595 $abc$36366$n4415
.sym 111596 $abc$36366$n4412
.sym 111597 picorv32.reg_op2[1]
.sym 111599 $abc$36366$n4560
.sym 111600 $abc$36366$n4417_1
.sym 111601 $abc$36366$n4563_1
.sym 111603 $abc$36366$n4413_1
.sym 111604 $abc$36366$n4412
.sym 111605 picorv32.reg_op2[1]
.sym 111607 $abc$36366$n5427
.sym 111608 $abc$36366$n5428
.sym 111609 picorv32.instr_sub
.sym 111610 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111611 $abc$36366$n4421
.sym 111612 $abc$36366$n4419_1
.sym 111613 picorv32.reg_op1[12]
.sym 111614 picorv32.reg_op2[12]
.sym 111615 $abc$36366$n4564
.sym 111616 $abc$36366$n4566_1
.sym 111617 $abc$36366$n4565
.sym 111619 $abc$36366$n4420_1
.sym 111620 picorv32.reg_op1[12]
.sym 111621 picorv32.reg_op2[12]
.sym 111622 $abc$36366$n4579
.sym 111623 $abc$36366$n4420_1
.sym 111624 picorv32.reg_op1[10]
.sym 111625 picorv32.reg_op2[10]
.sym 111627 picorv32.reg_op2[1]
.sym 111631 $abc$36366$n5421
.sym 111632 $abc$36366$n5422
.sym 111633 picorv32.instr_sub
.sym 111634 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111635 $abc$36366$n4421
.sym 111636 $abc$36366$n4419_1
.sym 111637 picorv32.reg_op1[10]
.sym 111638 picorv32.reg_op2[10]
.sym 111639 picorv32.reg_op1[13]
.sym 111640 picorv32.reg_op1[12]
.sym 111641 picorv32.reg_op2[0]
.sym 111643 $abc$36366$n4591_1
.sym 111644 picorv32.reg_op2[4]
.sym 111645 $abc$36366$n4604
.sym 111646 $abc$36366$n4671
.sym 111647 $abc$36366$n4589
.sym 111648 $abc$36366$n4594_1
.sym 111649 $abc$36366$n4592_1
.sym 111651 picorv32.reg_op1[11]
.sym 111652 picorv32.reg_op1[10]
.sym 111653 picorv32.reg_op2[0]
.sym 111655 $abc$36366$n5439
.sym 111656 $abc$36366$n5440
.sym 111657 picorv32.instr_sub
.sym 111658 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 111659 picorv32.reg_op2[15]
.sym 111663 $abc$36366$n4528_1
.sym 111664 $abc$36366$n4525
.sym 111665 picorv32.reg_op2[4]
.sym 111666 $abc$36366$n4417_1
.sym 111667 picorv32.reg_op1[15]
.sym 111668 picorv32.reg_op1[14]
.sym 111669 picorv32.reg_op2[0]
.sym 111675 $abc$36366$n4672_1
.sym 111676 $abc$36366$n4674
.sym 111677 $abc$36366$n4673
.sym 111679 picorv32.reg_op2[4]
.sym 111680 $abc$36366$n4562
.sym 111681 $abc$36366$n4604
.sym 111683 picorv32.reg_op1[21]
.sym 111684 picorv32.reg_op1[20]
.sym 111685 picorv32.reg_op2[0]
.sym 111687 picorv32.reg_op1[31]
.sym 111688 picorv32.reg_op1[30]
.sym 111689 picorv32.reg_op2[0]
.sym 111691 $abc$36366$n4420_1
.sym 111692 picorv32.reg_op1[30]
.sym 111693 picorv32.reg_op2[30]
.sym 111695 $abc$36366$n4421
.sym 111696 $abc$36366$n4419_1
.sym 111697 picorv32.reg_op1[30]
.sym 111698 picorv32.reg_op2[30]
.sym 111699 picorv32.reg_op1[19]
.sym 111700 picorv32.reg_op1[18]
.sym 111701 picorv32.reg_op2[0]
.sym 111723 csrbank4_txfull_w
.sym 111727 csrbank4_txfull_w
.sym 111728 basesoc_uart_tx_old_trigger
.sym 111751 sram_bus_dat_w[5]
.sym 111759 sram_bus_dat_w[7]
.sym 111767 spram_bus_adr[3]
.sym 111771 eventsourceprocess1_trigger
.sym 111775 regs1
.sym 111776 $abc$36366$n3251
.sym 111777 $abc$36366$n3254
.sym 111778 basesoc_uart_phy_uart_clk_rxen
.sym 111779 spram_bus_adr[4]
.sym 111783 regs1
.sym 111787 $abc$36366$n3251
.sym 111788 $abc$36366$n3254
.sym 111791 regs1
.sym 111792 basesoc_uart_phy_rx_r
.sym 111793 basesoc_uart_phy_uart_clk_rxen
.sym 111794 basesoc_uart_phy_rx_busy
.sym 111795 regs1
.sym 111796 basesoc_uart_phy_rx_r
.sym 111797 $abc$36366$n5225
.sym 111798 basesoc_uart_phy_rx_busy
.sym 111799 csrbank3_ev_enable0_w
.sym 111800 $abc$36366$n2850_1
.sym 111801 $abc$36366$n5534
.sym 111802 sram_bus_adr[4]
.sym 111803 sram_bus_adr[4]
.sym 111804 $abc$36366$n3301
.sym 111811 sram_bus_dat_w[6]
.sym 111815 csrbank3_en0_w
.sym 111816 $abc$36366$n3311
.sym 111817 csrbank3_reload0_w[0]
.sym 111818 $abc$36366$n3301
.sym 111823 sram_bus_dat_w[4]
.sym 111827 sram_bus_dat_w[0]
.sym 111831 basesoc_timer0_value[6]
.sym 111839 basesoc_timer0_value[0]
.sym 111843 csrbank3_reload2_w[6]
.sym 111844 $abc$36366$n6513
.sym 111845 basesoc_timer0_zero_trigger
.sym 111847 $abc$36366$n4959_1
.sym 111848 csrbank3_value0_w[0]
.sym 111849 $abc$36366$n3294
.sym 111850 csrbank3_load1_w[0]
.sym 111855 $abc$36366$n5542_1
.sym 111856 sram_bus_adr[4]
.sym 111857 $abc$36366$n5543
.sym 111858 $abc$36366$n5020
.sym 111859 $abc$36366$n4959_1
.sym 111860 csrbank3_value0_w[6]
.sym 111861 $abc$36366$n3306
.sym 111862 csrbank3_reload2_w[6]
.sym 111863 $abc$36366$n4961
.sym 111864 csrbank3_value1_w[4]
.sym 111865 $abc$36366$n3298
.sym 111866 csrbank3_load3_w[4]
.sym 111867 basesoc_timer0_value[12]
.sym 111871 $abc$36366$n3296
.sym 111872 csrbank3_load2_w[0]
.sym 111875 basesoc_timer0_value[4]
.sym 111879 $abc$36366$n4954_1
.sym 111880 csrbank3_value3_w[3]
.sym 111881 $abc$36366$n3294
.sym 111882 csrbank3_load1_w[3]
.sym 111883 csrbank3_load3_w[0]
.sym 111884 $abc$36366$n3298
.sym 111885 $abc$36366$n4957_1
.sym 111886 $abc$36366$n4958
.sym 111887 $abc$36366$n4959_1
.sym 111888 csrbank3_value0_w[4]
.sym 111891 basesoc_timer0_value[27]
.sym 111895 csrbank3_reload0_w[6]
.sym 111896 $abc$36366$n6465
.sym 111897 basesoc_timer0_zero_trigger
.sym 111899 basesoc_timer0_value[28]
.sym 111903 basesoc_timer0_value[20]
.sym 111904 basesoc_timer0_value[21]
.sym 111905 basesoc_timer0_value[22]
.sym 111906 basesoc_timer0_value[23]
.sym 111907 basesoc_timer0_value[20]
.sym 111911 $abc$36366$n4954_1
.sym 111912 csrbank3_value3_w[4]
.sym 111913 $abc$36366$n3300
.sym 111914 csrbank3_reload0_w[4]
.sym 111915 basesoc_timer0_value[23]
.sym 111919 basesoc_timer0_value[5]
.sym 111923 csrbank3_value2_w[4]
.sym 111924 $abc$36366$n4962_1
.sym 111925 $abc$36366$n5000
.sym 111927 csrbank3_load0_w[7]
.sym 111928 $abc$36366$n5167_1
.sym 111929 csrbank3_en0_w
.sym 111931 csrbank3_reload3_w[0]
.sym 111932 $abc$36366$n6519
.sym 111933 basesoc_timer0_zero_trigger
.sym 111935 csrbank3_load3_w[0]
.sym 111936 $abc$36366$n5201
.sym 111937 csrbank3_en0_w
.sym 111939 csrbank3_load3_w[3]
.sym 111940 $abc$36366$n5207
.sym 111941 csrbank3_en0_w
.sym 111943 basesoc_timer0_value[24]
.sym 111944 basesoc_timer0_value[25]
.sym 111945 basesoc_timer0_value[26]
.sym 111946 basesoc_timer0_value[27]
.sym 111947 csrbank3_load0_w[5]
.sym 111948 $abc$36366$n5163_1
.sym 111949 csrbank3_en0_w
.sym 111951 csrbank3_load0_w[6]
.sym 111952 $abc$36366$n5165
.sym 111953 csrbank3_en0_w
.sym 111955 basesoc_timer0_value[28]
.sym 111956 basesoc_timer0_value[29]
.sym 111957 basesoc_timer0_value[30]
.sym 111958 basesoc_timer0_value[31]
.sym 111959 csrbank3_reload0_w[7]
.sym 111960 $abc$36366$n6468
.sym 111961 basesoc_timer0_zero_trigger
.sym 111963 csrbank3_reload3_w[3]
.sym 111964 $abc$36366$n6528
.sym 111965 basesoc_timer0_zero_trigger
.sym 111967 sram_bus_dat_w[2]
.sym 111971 sram_bus_dat_w[7]
.sym 111975 csrbank3_reload0_w[5]
.sym 111976 $abc$36366$n6462
.sym 111977 basesoc_timer0_zero_trigger
.sym 111979 csrbank3_reload3_w[7]
.sym 111980 $abc$36366$n6540
.sym 111981 basesoc_timer0_zero_trigger
.sym 111983 csrbank3_load2_w[7]
.sym 111984 $abc$36366$n3296
.sym 111985 $abc$36366$n3298
.sym 111986 csrbank3_load3_w[7]
.sym 111987 sram_bus_dat_w[4]
.sym 112019 sram_bus_dat_w[6]
.sym 112035 $abc$36366$n3373
.sym 112039 $abc$36366$n57
.sym 112040 $abc$36366$n3373
.sym 112055 spram_bus_ack
.sym 112056 $abc$36366$n5284
.sym 112059 slave_sel_r[1]
.sym 112060 spiflash_sr[17]
.sym 112061 $abc$36366$n2818
.sym 112062 $abc$36366$n3973_1
.sym 112063 $abc$36366$n3374
.sym 112064 $abc$36366$n3376
.sym 112065 $abc$36366$n2826_1
.sym 112067 spram_bus_ack
.sym 112068 basesoc_bus_wishbone_ack
.sym 112069 spiflash_bus_ack
.sym 112071 $abc$36366$n2826_1
.sym 112072 slave_sel[2]
.sym 112079 $abc$36366$n5096
.sym 112080 $abc$36366$n5284
.sym 112083 $abc$36366$n2826_1
.sym 112084 $abc$36366$n3376
.sym 112085 sys_rst
.sym 112086 $abc$36366$n3374
.sym 112087 picorv32.mem_rdata_latched_noshuffle[31]
.sym 112091 $abc$36366$n2818
.sym 112092 $abc$36366$n2825_1
.sym 112095 grant
.sym 112096 picorv32.mem_instr
.sym 112097 picorv32.mem_valid
.sym 112099 $abc$36366$n2821
.sym 112100 $abc$36366$n2819
.sym 112101 $abc$36366$n2825_1
.sym 112102 $abc$36366$n2826_1
.sym 112103 picorv32.mem_rdata_latched_noshuffle[31]
.sym 112107 $abc$36366$n2817_1
.sym 112108 grant
.sym 112109 picorv32.mem_instr
.sym 112111 picorv32.mem_rdata_latched_noshuffle[31]
.sym 112115 picorv32.mem_rdata_q[31]
.sym 112116 $abc$36366$n2900
.sym 112117 $abc$36366$n2859
.sym 112119 picorv32.mem_rdata_latched_noshuffle[26]
.sym 112123 picorv32.mem_rdata_latched_noshuffle[29]
.sym 112127 picorv32.mem_rdata_latched_noshuffle[31]
.sym 112131 picorv32.mem_rdata_latched_noshuffle[25]
.sym 112135 picorv32.mem_rdata_q[25]
.sym 112136 $abc$36366$n2896
.sym 112137 $abc$36366$n2859
.sym 112139 picorv32.mem_rdata_latched_noshuffle[30]
.sym 112143 picorv32.mem_rdata_q[13]
.sym 112144 $abc$36366$n3426
.sym 112145 $abc$36366$n2859
.sym 112147 picorv32.mem_rdata_latched_noshuffle[13]
.sym 112151 picorv32.latched_compr
.sym 112155 picorv32.mem_rdata_q[21]
.sym 112156 $abc$36366$n2973_1
.sym 112157 $abc$36366$n2859
.sym 112159 $abc$36366$n5096
.sym 112160 basesoc_counter[1]
.sym 112161 basesoc_counter[0]
.sym 112163 $abc$36366$n3688_1
.sym 112164 $abc$36366$n2939
.sym 112165 $abc$36366$n4699_1
.sym 112167 $abc$36366$n2896
.sym 112168 $abc$36366$n3972_1
.sym 112169 picorv32.reg_op1[1]
.sym 112171 $abc$36366$n4682
.sym 112172 picorv32.mem_wordsize[2]
.sym 112173 $abc$36366$n4748_1
.sym 112174 $abc$36366$n4746
.sym 112175 grant
.sym 112176 picorv32.mem_instr
.sym 112177 picorv32.mem_valid
.sym 112179 $abc$36366$n3972_1
.sym 112180 picorv32.mem_wordsize[0]
.sym 112181 $abc$36366$n4690_1
.sym 112182 picorv32.mem_wordsize[2]
.sym 112183 $abc$36366$n3029_1
.sym 112184 picorv32.instr_jal
.sym 112185 picorv32.decoder_trigger
.sym 112186 $abc$36366$n5367
.sym 112187 $abc$36366$n5366
.sym 112188 picorv32.instr_jal
.sym 112189 picorv32.decoder_trigger
.sym 112190 $abc$36366$n3065
.sym 112191 picorv32.reg_next_pc[2]
.sym 112192 $abc$36366$n3837
.sym 112193 $abc$36366$n3836_1
.sym 112194 $abc$36366$n3838_1
.sym 112195 picorv32.decoder_trigger
.sym 112196 $abc$36366$n3065
.sym 112197 $abc$36366$n3797
.sym 112199 $abc$36366$n3030
.sym 112200 $abc$36366$n3848_1
.sym 112201 $abc$36366$n5160
.sym 112202 $abc$36366$n5157
.sym 112203 $abc$36366$n3840
.sym 112204 $abc$36366$n3841_1
.sym 112205 $abc$36366$n3797
.sym 112206 $abc$36366$n5157
.sym 112207 picorv32.instr_jal
.sym 112208 $abc$36366$n5366
.sym 112209 picorv32.decoder_trigger
.sym 112210 $abc$36366$n3065
.sym 112211 $abc$36366$n5160
.sym 112212 $abc$36366$n3846_1
.sym 112213 $abc$36366$n3847_1
.sym 112214 $abc$36366$n3845_1
.sym 112215 picorv32.decoded_imm_uj[28]
.sym 112216 picorv32.instr_jal
.sym 112217 $abc$36366$n3083_1
.sym 112218 $abc$36366$n3091_1
.sym 112219 picorv32.decoded_imm_uj[26]
.sym 112220 picorv32.instr_jal
.sym 112221 $abc$36366$n3083_1
.sym 112222 $abc$36366$n3143
.sym 112223 picorv32.decoded_imm_uj[25]
.sym 112224 picorv32.instr_jal
.sym 112225 $abc$36366$n3083_1
.sym 112226 $abc$36366$n3141
.sym 112227 picorv32.instr_auipc
.sym 112228 picorv32.instr_lui
.sym 112229 picorv32.mem_rdata_q[28]
.sym 112230 $abc$36366$n3085
.sym 112231 picorv32.instr_auipc
.sym 112232 picorv32.instr_lui
.sym 112233 picorv32.mem_rdata_q[26]
.sym 112234 $abc$36366$n3085
.sym 112235 picorv32.instr_jal
.sym 112236 picorv32.decoded_imm_uj[6]
.sym 112237 $abc$36366$n2840_1
.sym 112238 picorv32.mem_rdata_q[26]
.sym 112239 picorv32.instr_auipc
.sym 112240 picorv32.instr_lui
.sym 112241 picorv32.mem_rdata_q[25]
.sym 112242 $abc$36366$n3085
.sym 112243 picorv32.decoded_imm_uj[23]
.sym 112244 picorv32.instr_jal
.sym 112245 $abc$36366$n3083_1
.sym 112246 $abc$36366$n3084
.sym 112247 picorv32.mem_rdata_q[18]
.sym 112248 $abc$36366$n2939
.sym 112249 $abc$36366$n2859
.sym 112251 picorv32.latched_is_lh
.sym 112252 picorv32.latched_is_lu
.sym 112255 picorv32.mem_rdata_latched_noshuffle[18]
.sym 112259 picorv32.reg_out[8]
.sym 112260 picorv32.alu_out_q[8]
.sym 112261 picorv32.latched_stalu
.sym 112263 picorv32.reg_out[10]
.sym 112264 picorv32.alu_out_q[10]
.sym 112265 picorv32.latched_stalu
.sym 112267 $abc$36366$n4312_1
.sym 112268 $abc$36366$n4313_1
.sym 112271 $abc$36366$n5523
.sym 112272 $abc$36366$n5945
.sym 112273 $abc$36366$n3868_1
.sym 112274 $abc$36366$n2845
.sym 112275 $abc$36366$n4745_1
.sym 112276 $abc$36366$n4747
.sym 112277 $abc$36366$n3829_1
.sym 112278 $abc$36366$n5511_1
.sym 112279 picorv32.decoded_imm_uj[20]
.sym 112280 picorv32.instr_jal
.sym 112281 $abc$36366$n3083_1
.sym 112282 $abc$36366$n3135
.sym 112283 picorv32.instr_auipc
.sym 112284 picorv32.instr_lui
.sym 112285 $abc$36366$n2840_1
.sym 112286 picorv32.mem_rdata_q[31]
.sym 112287 picorv32.instr_auipc
.sym 112288 picorv32.instr_lui
.sym 112289 picorv32.mem_rdata_q[21]
.sym 112290 $abc$36366$n3085
.sym 112291 picorv32.decoded_imm_uj[17]
.sym 112292 picorv32.instr_jal
.sym 112293 $abc$36366$n3083_1
.sym 112294 $abc$36366$n3129
.sym 112295 picorv32.instr_jal
.sym 112296 picorv32.decoded_imm_uj[31]
.sym 112297 $abc$36366$n3095
.sym 112299 picorv32.decoded_imm_uj[18]
.sym 112300 picorv32.instr_jal
.sym 112301 $abc$36366$n3083_1
.sym 112302 $abc$36366$n3131_1
.sym 112303 picorv32.decoded_imm_uj[21]
.sym 112304 picorv32.instr_jal
.sym 112305 $abc$36366$n3083_1
.sym 112306 $abc$36366$n3137_1
.sym 112307 picorv32.instr_auipc
.sym 112308 picorv32.instr_lui
.sym 112309 picorv32.mem_rdata_q[18]
.sym 112310 $abc$36366$n3085
.sym 112311 picorv32.reg_out[14]
.sym 112312 picorv32.alu_out_q[14]
.sym 112313 picorv32.latched_stalu
.sym 112315 picorv32.instr_lui
.sym 112316 picorv32.is_lui_auipc_jal
.sym 112319 picorv32.is_lui_auipc_jal
.sym 112320 picorv32.cpu_state[2]
.sym 112323 picorv32.decoded_imm_uj[13]
.sym 112324 picorv32.instr_jal
.sym 112325 $abc$36366$n3083_1
.sym 112326 $abc$36366$n3121
.sym 112327 picorv32.decoded_imm_uj[27]
.sym 112328 picorv32.instr_jal
.sym 112329 $abc$36366$n3083_1
.sym 112330 $abc$36366$n3145_1
.sym 112331 picorv32.decoded_imm_uj[22]
.sym 112332 picorv32.instr_jal
.sym 112333 $abc$36366$n3083_1
.sym 112334 $abc$36366$n3087
.sym 112335 picorv32.instr_jal
.sym 112336 picorv32.decoded_imm_uj[10]
.sym 112337 $abc$36366$n2840_1
.sym 112338 picorv32.mem_rdata_q[30]
.sym 112339 picorv32.instr_auipc
.sym 112340 picorv32.instr_lui
.sym 112341 picorv32.mem_rdata_q[13]
.sym 112342 $abc$36366$n3085
.sym 112343 picorv32.reg_op1[2]
.sym 112344 $abc$36366$n3981_1
.sym 112345 $abc$36366$n3870
.sym 112347 $abc$36366$n207
.sym 112348 picorv32.reg_pc[2]
.sym 112349 picorv32.latched_compr
.sym 112350 $abc$36366$n4294_1
.sym 112351 $abc$36366$n4036_1
.sym 112352 picorv32.reg_op1[3]
.sym 112353 $abc$36366$n4051_1
.sym 112354 $abc$36366$n3007_1
.sym 112355 picorv32.reg_out[2]
.sym 112356 picorv32.alu_out_q[2]
.sym 112357 picorv32.latched_stalu
.sym 112359 picorv32.reg_next_pc[2]
.sym 112360 picorv32.irq_state[0]
.sym 112361 $abc$36366$n4295_1
.sym 112363 $abc$36366$n2995
.sym 112364 picorv32.reg_op1[1]
.sym 112367 picorv32.reg_next_pc[2]
.sym 112368 picorv32.reg_out[2]
.sym 112369 $abc$36366$n3836_1
.sym 112371 $abc$36366$n3837
.sym 112372 $abc$36366$n2845
.sym 112373 $abc$36366$n4293_1
.sym 112375 $abc$36366$n4053_1
.sym 112376 picorv32.cpu_state[2]
.sym 112377 picorv32.reg_pc[2]
.sym 112379 $abc$36366$n3021
.sym 112380 $abc$36366$n4045
.sym 112381 picorv32.reg_op1[2]
.sym 112382 $abc$36366$n5426
.sym 112383 $abc$36366$n5141
.sym 112384 $abc$36366$n3024
.sym 112385 $abc$36366$n4878
.sym 112386 $abc$36366$n4032_1
.sym 112388 picorv32.reg_op1[0]
.sym 112389 picorv32.decoded_imm[0]
.sym 112391 $abc$36366$n4360_1
.sym 112392 $abc$36366$n4362_1
.sym 112395 $abc$36366$n3021
.sym 112396 $abc$36366$n4038_1
.sym 112397 picorv32.reg_op1[0]
.sym 112398 $abc$36366$n5423
.sym 112399 $abc$36366$n4037_1
.sym 112400 picorv32.cpuregs_rs1[2]
.sym 112401 $abc$36366$n4052_1
.sym 112402 $abc$36366$n4050_1
.sym 112403 $abc$36366$n3024
.sym 112404 $abc$36366$n5141
.sym 112405 $abc$36366$n4880
.sym 112406 $abc$36366$n4049_1
.sym 112407 $abc$36366$n208
.sym 112408 $abc$36366$n3018
.sym 112411 $abc$36366$n3748
.sym 112412 picorv32.decoded_imm[8]
.sym 112413 picorv32.is_lui_auipc_jal
.sym 112414 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112415 $abc$36366$n3758
.sym 112416 picorv32.decoded_imm[13]
.sym 112417 picorv32.is_lui_auipc_jal
.sym 112418 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112419 $abc$36366$n4036_1
.sym 112420 picorv32.reg_op1[9]
.sym 112421 $abc$36366$n4096_1
.sym 112422 $abc$36366$n3007_1
.sym 112423 $abc$36366$n3752
.sym 112424 picorv32.decoded_imm[10]
.sym 112425 picorv32.is_lui_auipc_jal
.sym 112426 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112427 picorv32.cpuregs_rs1[27]
.sym 112428 $abc$36366$n4037_1
.sym 112429 $abc$36366$n4220
.sym 112430 $abc$36366$n3007_1
.sym 112431 $abc$36366$n2995
.sym 112432 picorv32.reg_op1[26]
.sym 112433 $abc$36366$n4036_1
.sym 112434 picorv32.reg_op1[28]
.sym 112435 $abc$36366$n2995
.sym 112436 picorv32.reg_op1[7]
.sym 112439 $abc$36366$n3772_1
.sym 112440 picorv32.decoded_imm[20]
.sym 112441 picorv32.is_lui_auipc_jal
.sym 112442 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112443 $abc$36366$n3766
.sym 112444 picorv32.decoded_imm[17]
.sym 112445 picorv32.is_lui_auipc_jal
.sym 112446 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112447 $abc$36366$n3774
.sym 112448 picorv32.decoded_imm[21]
.sym 112449 picorv32.is_lui_auipc_jal
.sym 112450 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112451 $abc$36366$n3778_1
.sym 112452 picorv32.decoded_imm[23]
.sym 112453 picorv32.is_lui_auipc_jal
.sym 112454 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112455 $abc$36366$n3768
.sym 112456 picorv32.decoded_imm[18]
.sym 112457 picorv32.is_lui_auipc_jal
.sym 112458 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112459 $abc$36366$n3764_1
.sym 112460 picorv32.decoded_imm[16]
.sym 112461 picorv32.is_lui_auipc_jal
.sym 112462 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112467 $abc$36366$n3776_1
.sym 112468 picorv32.decoded_imm[22]
.sym 112469 picorv32.is_lui_auipc_jal
.sym 112470 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112471 $abc$36366$n3782_1
.sym 112472 picorv32.decoded_imm[25]
.sym 112473 picorv32.is_lui_auipc_jal
.sym 112474 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112475 $abc$36366$n3794
.sym 112476 picorv32.decoded_imm[31]
.sym 112477 picorv32.is_lui_auipc_jal
.sym 112478 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112479 $abc$36366$n3784
.sym 112480 picorv32.decoded_imm[26]
.sym 112481 picorv32.is_lui_auipc_jal
.sym 112482 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112483 $abc$36366$n3780
.sym 112484 picorv32.decoded_imm[24]
.sym 112485 picorv32.is_lui_auipc_jal
.sym 112486 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112491 picorv32.instr_srl
.sym 112492 picorv32.instr_srli
.sym 112493 picorv32.reg_op1[22]
.sym 112494 $abc$36366$n2995
.sym 112495 picorv32.instr_srl
.sym 112496 picorv32.instr_srli
.sym 112497 picorv32.reg_op1[19]
.sym 112498 $abc$36366$n2995
.sym 112499 $abc$36366$n3786
.sym 112500 picorv32.decoded_imm[27]
.sym 112501 picorv32.is_lui_auipc_jal
.sym 112502 picorv32.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 112503 picorv32.reg_op1[7]
.sym 112504 picorv32.reg_op1[6]
.sym 112505 picorv32.reg_op2[0]
.sym 112507 $abc$36366$n4462_1
.sym 112508 $abc$36366$n4477
.sym 112509 $abc$36366$n4479
.sym 112510 $abc$36366$n4478_1
.sym 112511 picorv32.reg_op1[5]
.sym 112512 picorv32.reg_op1[4]
.sym 112513 picorv32.reg_op2[0]
.sym 112515 picorv32.reg_op1[2]
.sym 112516 picorv32.reg_op2[2]
.sym 112519 picorv32.reg_op1[0]
.sym 112520 picorv32.reg_op2[0]
.sym 112523 $abc$36366$n4421
.sym 112524 $abc$36366$n4419_1
.sym 112525 picorv32.reg_op1[2]
.sym 112526 picorv32.reg_op2[2]
.sym 112527 $abc$36366$n3186
.sym 112528 $abc$36366$n3187
.sym 112529 picorv32.reg_op1[5]
.sym 112530 picorv32.reg_op2[5]
.sym 112531 $abc$36366$n4420_1
.sym 112532 $abc$36366$n3165
.sym 112536 picorv32.reg_op2[0]
.sym 112537 picorv32.reg_op1[0]
.sym 112540 picorv32.reg_op2[1]
.sym 112541 picorv32.reg_op1[1]
.sym 112542 $auto$alumacc.cc:474:replace_alu$6482.C[1]
.sym 112544 picorv32.reg_op2[2]
.sym 112545 picorv32.reg_op1[2]
.sym 112546 $auto$alumacc.cc:474:replace_alu$6482.C[2]
.sym 112548 picorv32.reg_op2[3]
.sym 112549 picorv32.reg_op1[3]
.sym 112550 $auto$alumacc.cc:474:replace_alu$6482.C[3]
.sym 112552 picorv32.reg_op2[4]
.sym 112553 picorv32.reg_op1[4]
.sym 112554 $auto$alumacc.cc:474:replace_alu$6482.C[4]
.sym 112556 picorv32.reg_op2[5]
.sym 112557 picorv32.reg_op1[5]
.sym 112558 $auto$alumacc.cc:474:replace_alu$6482.C[5]
.sym 112560 picorv32.reg_op2[6]
.sym 112561 picorv32.reg_op1[6]
.sym 112562 $auto$alumacc.cc:474:replace_alu$6482.C[6]
.sym 112564 picorv32.reg_op2[7]
.sym 112565 picorv32.reg_op1[7]
.sym 112566 $auto$alumacc.cc:474:replace_alu$6482.C[7]
.sym 112568 picorv32.reg_op2[8]
.sym 112569 picorv32.reg_op1[8]
.sym 112570 $auto$alumacc.cc:474:replace_alu$6482.C[8]
.sym 112572 picorv32.reg_op2[9]
.sym 112573 picorv32.reg_op1[9]
.sym 112574 $auto$alumacc.cc:474:replace_alu$6482.C[9]
.sym 112576 picorv32.reg_op2[10]
.sym 112577 picorv32.reg_op1[10]
.sym 112578 $auto$alumacc.cc:474:replace_alu$6482.C[10]
.sym 112580 picorv32.reg_op2[11]
.sym 112581 picorv32.reg_op1[11]
.sym 112582 $auto$alumacc.cc:474:replace_alu$6482.C[11]
.sym 112584 picorv32.reg_op2[12]
.sym 112585 picorv32.reg_op1[12]
.sym 112586 $auto$alumacc.cc:474:replace_alu$6482.C[12]
.sym 112588 picorv32.reg_op2[13]
.sym 112589 picorv32.reg_op1[13]
.sym 112590 $auto$alumacc.cc:474:replace_alu$6482.C[13]
.sym 112592 picorv32.reg_op2[14]
.sym 112593 picorv32.reg_op1[14]
.sym 112594 $auto$alumacc.cc:474:replace_alu$6482.C[14]
.sym 112596 picorv32.reg_op2[15]
.sym 112597 picorv32.reg_op1[15]
.sym 112598 $auto$alumacc.cc:474:replace_alu$6482.C[15]
.sym 112600 picorv32.reg_op2[16]
.sym 112601 picorv32.reg_op1[16]
.sym 112602 $auto$alumacc.cc:474:replace_alu$6482.C[16]
.sym 112604 picorv32.reg_op2[17]
.sym 112605 picorv32.reg_op1[17]
.sym 112606 $auto$alumacc.cc:474:replace_alu$6482.C[17]
.sym 112608 picorv32.reg_op2[18]
.sym 112609 picorv32.reg_op1[18]
.sym 112610 $auto$alumacc.cc:474:replace_alu$6482.C[18]
.sym 112612 picorv32.reg_op2[19]
.sym 112613 picorv32.reg_op1[19]
.sym 112614 $auto$alumacc.cc:474:replace_alu$6482.C[19]
.sym 112616 picorv32.reg_op2[20]
.sym 112617 picorv32.reg_op1[20]
.sym 112618 $auto$alumacc.cc:474:replace_alu$6482.C[20]
.sym 112620 picorv32.reg_op2[21]
.sym 112621 picorv32.reg_op1[21]
.sym 112622 $auto$alumacc.cc:474:replace_alu$6482.C[21]
.sym 112624 picorv32.reg_op2[22]
.sym 112625 picorv32.reg_op1[22]
.sym 112626 $auto$alumacc.cc:474:replace_alu$6482.C[22]
.sym 112628 picorv32.reg_op2[23]
.sym 112629 picorv32.reg_op1[23]
.sym 112630 $auto$alumacc.cc:474:replace_alu$6482.C[23]
.sym 112632 picorv32.reg_op2[24]
.sym 112633 picorv32.reg_op1[24]
.sym 112634 $auto$alumacc.cc:474:replace_alu$6482.C[24]
.sym 112636 picorv32.reg_op2[25]
.sym 112637 picorv32.reg_op1[25]
.sym 112638 $auto$alumacc.cc:474:replace_alu$6482.C[25]
.sym 112640 picorv32.reg_op2[26]
.sym 112641 picorv32.reg_op1[26]
.sym 112642 $auto$alumacc.cc:474:replace_alu$6482.C[26]
.sym 112644 picorv32.reg_op2[27]
.sym 112645 picorv32.reg_op1[27]
.sym 112646 $auto$alumacc.cc:474:replace_alu$6482.C[27]
.sym 112648 picorv32.reg_op2[28]
.sym 112649 picorv32.reg_op1[28]
.sym 112650 $auto$alumacc.cc:474:replace_alu$6482.C[28]
.sym 112652 picorv32.reg_op2[29]
.sym 112653 picorv32.reg_op1[29]
.sym 112654 $auto$alumacc.cc:474:replace_alu$6482.C[29]
.sym 112656 picorv32.reg_op2[30]
.sym 112657 picorv32.reg_op1[30]
.sym 112658 $auto$alumacc.cc:474:replace_alu$6482.C[30]
.sym 112660 picorv32.reg_op2[31]
.sym 112661 picorv32.reg_op1[31]
.sym 112662 $auto$alumacc.cc:474:replace_alu$6482.C[31]
.sym 112663 picorv32.reg_op1[27]
.sym 112664 picorv32.reg_op1[26]
.sym 112665 picorv32.reg_op2[0]
.sym 112671 $abc$36366$n4653
.sym 112672 $abc$36366$n4656
.sym 112673 $abc$36366$n4654_1
.sym 112675 picorv32.reg_op1[29]
.sym 112676 picorv32.reg_op1[28]
.sym 112677 picorv32.reg_op2[0]
.sym 112683 $abc$36366$n4420_1
.sym 112684 picorv32.reg_op1[26]
.sym 112685 picorv32.reg_op2[26]
.sym 112686 $abc$36366$n4655
.sym 112687 $abc$36366$n5487
.sym 112688 $abc$36366$n5488
.sym 112689 picorv32.instr_sub
.sym 112690 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 112691 $abc$36366$n4421
.sym 112692 $abc$36366$n4419_1
.sym 112693 picorv32.reg_op1[26]
.sym 112694 picorv32.reg_op2[26]
.sym 112695 $abc$36366$n2884
.sym 112696 $abc$36366$n3327
.sym 112699 $abc$36366$n2847
.sym 112700 $abc$36366$n3217
.sym 112701 sys_rst
.sym 112703 csrbank1_scratch3_w[7]
.sym 112704 $abc$36366$n3217
.sym 112705 $abc$36366$n5082
.sym 112706 $abc$36366$n5081_1
.sym 112707 $abc$36366$n2847
.sym 112708 $abc$36366$n3214
.sym 112709 sys_rst
.sym 112711 $abc$36366$n3217
.sym 112712 csrbank1_scratch3_w[5]
.sym 112715 $abc$36366$n2884
.sym 112719 $abc$36366$n2847
.sym 112720 $abc$36366$n3211
.sym 112721 sys_rst
.sym 112731 sys_rst
.sym 112732 sram_bus_dat_w[6]
.sym 112735 sram_bus_dat_w[0]
.sym 112736 $abc$36366$n3289
.sym 112737 $abc$36366$n3328
.sym 112738 sys_rst
.sym 112739 $abc$36366$n3251
.sym 112740 regs1
.sym 112741 basesoc_uart_phy_uart_clk_rxen
.sym 112742 basesoc_uart_phy_rx_busy
.sym 112747 sram_bus_dat_w[1]
.sym 112748 $abc$36366$n3342_1
.sym 112749 sys_rst
.sym 112750 $abc$36366$n2911
.sym 112751 eventsourceprocess1_trigger
.sym 112752 eventsourceprocess1_old_trigger
.sym 112755 $abc$36366$n2911
.sym 112759 csrbank3_reload3_w[6]
.sym 112760 $abc$36366$n6537
.sym 112761 basesoc_timer0_zero_trigger
.sym 112763 csrbank3_reload1_w[0]
.sym 112764 $abc$36366$n6471
.sym 112765 basesoc_timer0_zero_trigger
.sym 112767 csrbank3_reload0_w[4]
.sym 112768 $abc$36366$n6459
.sym 112769 basesoc_timer0_zero_trigger
.sym 112771 basesoc_timer0_zero_trigger
.sym 112772 basesoc_timer0_zero_old_trigger
.sym 112775 csrbank3_load0_w[4]
.sym 112776 $abc$36366$n5161_1
.sym 112777 csrbank3_en0_w
.sym 112779 basesoc_timer0_zero_trigger
.sym 112783 csrbank3_load1_w[0]
.sym 112784 $abc$36366$n5169_1
.sym 112785 csrbank3_en0_w
.sym 112787 $abc$36366$n2850_1
.sym 112788 csrbank3_load3_w[6]
.sym 112789 csrbank3_reload3_w[6]
.sym 112790 $abc$36366$n3209
.sym 112792 basesoc_timer0_value[0]
.sym 112796 basesoc_timer0_value[1]
.sym 112797 $PACKER_VCC_NET
.sym 112800 basesoc_timer0_value[2]
.sym 112801 $PACKER_VCC_NET
.sym 112802 $auto$alumacc.cc:474:replace_alu$6443.C[2]
.sym 112804 basesoc_timer0_value[3]
.sym 112805 $PACKER_VCC_NET
.sym 112806 $auto$alumacc.cc:474:replace_alu$6443.C[3]
.sym 112808 basesoc_timer0_value[4]
.sym 112809 $PACKER_VCC_NET
.sym 112810 $auto$alumacc.cc:474:replace_alu$6443.C[4]
.sym 112812 basesoc_timer0_value[5]
.sym 112813 $PACKER_VCC_NET
.sym 112814 $auto$alumacc.cc:474:replace_alu$6443.C[5]
.sym 112816 basesoc_timer0_value[6]
.sym 112817 $PACKER_VCC_NET
.sym 112818 $auto$alumacc.cc:474:replace_alu$6443.C[6]
.sym 112820 basesoc_timer0_value[7]
.sym 112821 $PACKER_VCC_NET
.sym 112822 $auto$alumacc.cc:474:replace_alu$6443.C[7]
.sym 112824 basesoc_timer0_value[8]
.sym 112825 $PACKER_VCC_NET
.sym 112826 $auto$alumacc.cc:474:replace_alu$6443.C[8]
.sym 112828 basesoc_timer0_value[9]
.sym 112829 $PACKER_VCC_NET
.sym 112830 $auto$alumacc.cc:474:replace_alu$6443.C[9]
.sym 112832 basesoc_timer0_value[10]
.sym 112833 $PACKER_VCC_NET
.sym 112834 $auto$alumacc.cc:474:replace_alu$6443.C[10]
.sym 112836 basesoc_timer0_value[11]
.sym 112837 $PACKER_VCC_NET
.sym 112838 $auto$alumacc.cc:474:replace_alu$6443.C[11]
.sym 112840 basesoc_timer0_value[12]
.sym 112841 $PACKER_VCC_NET
.sym 112842 $auto$alumacc.cc:474:replace_alu$6443.C[12]
.sym 112844 basesoc_timer0_value[13]
.sym 112845 $PACKER_VCC_NET
.sym 112846 $auto$alumacc.cc:474:replace_alu$6443.C[13]
.sym 112848 basesoc_timer0_value[14]
.sym 112849 $PACKER_VCC_NET
.sym 112850 $auto$alumacc.cc:474:replace_alu$6443.C[14]
.sym 112852 basesoc_timer0_value[15]
.sym 112853 $PACKER_VCC_NET
.sym 112854 $auto$alumacc.cc:474:replace_alu$6443.C[15]
.sym 112856 basesoc_timer0_value[16]
.sym 112857 $PACKER_VCC_NET
.sym 112858 $auto$alumacc.cc:474:replace_alu$6443.C[16]
.sym 112860 basesoc_timer0_value[17]
.sym 112861 $PACKER_VCC_NET
.sym 112862 $auto$alumacc.cc:474:replace_alu$6443.C[17]
.sym 112864 basesoc_timer0_value[18]
.sym 112865 $PACKER_VCC_NET
.sym 112866 $auto$alumacc.cc:474:replace_alu$6443.C[18]
.sym 112868 basesoc_timer0_value[19]
.sym 112869 $PACKER_VCC_NET
.sym 112870 $auto$alumacc.cc:474:replace_alu$6443.C[19]
.sym 112872 basesoc_timer0_value[20]
.sym 112873 $PACKER_VCC_NET
.sym 112874 $auto$alumacc.cc:474:replace_alu$6443.C[20]
.sym 112876 basesoc_timer0_value[21]
.sym 112877 $PACKER_VCC_NET
.sym 112878 $auto$alumacc.cc:474:replace_alu$6443.C[21]
.sym 112880 basesoc_timer0_value[22]
.sym 112881 $PACKER_VCC_NET
.sym 112882 $auto$alumacc.cc:474:replace_alu$6443.C[22]
.sym 112884 basesoc_timer0_value[23]
.sym 112885 $PACKER_VCC_NET
.sym 112886 $auto$alumacc.cc:474:replace_alu$6443.C[23]
.sym 112888 basesoc_timer0_value[24]
.sym 112889 $PACKER_VCC_NET
.sym 112890 $auto$alumacc.cc:474:replace_alu$6443.C[24]
.sym 112892 basesoc_timer0_value[25]
.sym 112893 $PACKER_VCC_NET
.sym 112894 $auto$alumacc.cc:474:replace_alu$6443.C[25]
.sym 112896 basesoc_timer0_value[26]
.sym 112897 $PACKER_VCC_NET
.sym 112898 $auto$alumacc.cc:474:replace_alu$6443.C[26]
.sym 112900 basesoc_timer0_value[27]
.sym 112901 $PACKER_VCC_NET
.sym 112902 $auto$alumacc.cc:474:replace_alu$6443.C[27]
.sym 112904 basesoc_timer0_value[28]
.sym 112905 $PACKER_VCC_NET
.sym 112906 $auto$alumacc.cc:474:replace_alu$6443.C[28]
.sym 112908 basesoc_timer0_value[29]
.sym 112909 $PACKER_VCC_NET
.sym 112910 $auto$alumacc.cc:474:replace_alu$6443.C[29]
.sym 112912 basesoc_timer0_value[30]
.sym 112913 $PACKER_VCC_NET
.sym 112914 $auto$alumacc.cc:474:replace_alu$6443.C[30]
.sym 112916 basesoc_timer0_value[31]
.sym 112917 $PACKER_VCC_NET
.sym 112918 $auto$alumacc.cc:474:replace_alu$6443.C[31]
.sym 112919 $abc$36366$n4954_1
.sym 112920 csrbank3_value3_w[7]
.sym 112921 $abc$36366$n3300
.sym 112922 csrbank3_reload0_w[7]
.sym 112923 sram_bus_dat_w[2]
.sym 112927 csrbank3_reload0_w[2]
.sym 112928 $abc$36366$n6453
.sym 112929 basesoc_timer0_zero_trigger
.sym 112932 basesoc_timer0_value[0]
.sym 112934 $PACKER_VCC_NET
.sym 112935 sram_bus_dat_w[5]
.sym 112939 csrbank3_reload2_w[5]
.sym 112940 $abc$36366$n6510
.sym 112941 basesoc_timer0_zero_trigger
.sym 112943 $abc$36366$n4959_1
.sym 112944 csrbank3_value0_w[5]
.sym 112945 $abc$36366$n3306
.sym 112946 csrbank3_reload2_w[5]
.sym 112947 csrbank3_reload0_w[0]
.sym 112948 $abc$36366$n6447
.sym 112949 basesoc_timer0_zero_trigger
.sym 112951 basesoc_timer0_value[15]
.sym 112959 basesoc_timer0_value[31]
.sym 112963 csrbank3_value1_w[7]
.sym 112964 $abc$36366$n4961
.sym 112965 $abc$36366$n5023
.sym 112967 basesoc_timer0_value[29]
.sym 112971 csrbank3_reload3_w[5]
.sym 112972 $abc$36366$n6534
.sym 112973 basesoc_timer0_zero_trigger
.sym 112979 csrbank3_reload3_w[2]
.sym 112980 $abc$36366$n6525
.sym 112981 basesoc_timer0_zero_trigger
.sym 113019 slave_sel_r[1]
.sym 113020 spiflash_sr[22]
.sym 113021 $abc$36366$n2818
.sym 113022 $abc$36366$n3430
.sym 113031 slave_sel_r[1]
.sym 113032 spiflash_sr[21]
.sym 113033 $abc$36366$n2818
.sym 113034 $abc$36366$n3427_1
.sym 113043 slave_sel_r[1]
.sym 113044 spiflash_sr[18]
.sym 113045 $abc$36366$n2818
.sym 113046 $abc$36366$n3976_1
.sym 113047 basesoc_counter[1]
.sym 113048 basesoc_counter[0]
.sym 113051 sys_rst
.sym 113052 basesoc_counter[1]
.sym 113055 picorv32.mem_rdata_q[10]
.sym 113056 $abc$36366$n3975_1
.sym 113057 $abc$36366$n2859
.sym 113063 $abc$36366$n2921
.sym 113064 $abc$36366$n3975_1
.sym 113065 picorv32.reg_op1[1]
.sym 113066 picorv32.reg_op1[0]
.sym 113067 slave_sel[0]
.sym 113068 $abc$36366$n2826_1
.sym 113069 $abc$36366$n2709
.sym 113070 basesoc_counter[0]
.sym 113075 slave_sel_r[1]
.sym 113076 spiflash_sr[23]
.sym 113077 $abc$36366$n2818
.sym 113078 $abc$36366$n2930
.sym 113079 $abc$36366$n3688_1
.sym 113080 $abc$36366$n2982_1
.sym 113081 $abc$36366$n4731
.sym 113083 picorv32.mem_rdata_q[30]
.sym 113084 $abc$36366$n2908
.sym 113085 $abc$36366$n2859
.sym 113087 $abc$36366$n2904
.sym 113088 $abc$36366$n3426
.sym 113089 picorv32.reg_op1[1]
.sym 113091 $abc$36366$n3688_1
.sym 113092 $abc$36366$n2973_1
.sym 113093 $abc$36366$n4723
.sym 113095 $abc$36366$n3870
.sym 113099 $abc$36366$n4721
.sym 113100 $abc$36366$n4251_1
.sym 113101 picorv32.reg_op1[0]
.sym 113102 $abc$36366$n4722
.sym 113103 $abc$36366$n3426
.sym 113104 picorv32.mem_wordsize[0]
.sym 113105 $abc$36366$n4721
.sym 113106 picorv32.mem_wordsize[2]
.sym 113107 picorv32.mem_rdata_q[26]
.sym 113108 $abc$36366$n2921
.sym 113109 $abc$36366$n2859
.sym 113111 picorv32.is_beq_bne_blt_bge_bltu_bgeu
.sym 113112 picorv32.is_sb_sh_sw
.sym 113113 picorv32.mem_rdata_q[10]
.sym 113114 $abc$36366$n3106
.sym 113115 picorv32.reg_next_pc[6]
.sym 113116 picorv32.irq_state[0]
.sym 113117 $abc$36366$n207
.sym 113118 $abc$36366$n5941
.sym 113119 $abc$36366$n2917
.sym 113120 $abc$36366$n4762
.sym 113121 $abc$36366$n4776
.sym 113122 $abc$36366$n4746
.sym 113123 picorv32.instr_jal
.sym 113124 picorv32.decoded_imm_uj[5]
.sym 113125 $abc$36366$n2840_1
.sym 113126 picorv32.mem_rdata_q[25]
.sym 113127 $abc$36366$n4697
.sym 113128 $abc$36366$n4251_1
.sym 113129 $abc$36366$n4698
.sym 113130 $abc$36366$n3829_1
.sym 113131 picorv32.reg_next_pc[14]
.sym 113132 picorv32.irq_state[0]
.sym 113133 $abc$36366$n207
.sym 113134 $abc$36366$n5957
.sym 113135 picorv32.reg_next_pc[5]
.sym 113136 picorv32.irq_state[0]
.sym 113137 $abc$36366$n207
.sym 113138 $abc$36366$n5939
.sym 113139 picorv32.instr_jal
.sym 113140 picorv32.decoded_imm_uj[8]
.sym 113141 $abc$36366$n2840_1
.sym 113142 picorv32.mem_rdata_q[28]
.sym 113143 picorv32.reg_next_pc[6]
.sym 113144 $abc$36366$n3860_1
.sym 113145 $abc$36366$n3836_1
.sym 113146 $abc$36366$n3838_1
.sym 113147 picorv32.reg_next_pc[5]
.sym 113148 $abc$36366$n3856_1
.sym 113149 $abc$36366$n3836_1
.sym 113150 $abc$36366$n3838_1
.sym 113151 picorv32.reg_next_pc[12]
.sym 113152 $abc$36366$n3884_1
.sym 113153 $abc$36366$n3836_1
.sym 113154 $abc$36366$n3838_1
.sym 113155 picorv32.reg_next_pc[24]
.sym 113156 picorv32.irq_state[0]
.sym 113157 $abc$36366$n207
.sym 113158 $abc$36366$n5977
.sym 113159 picorv32.reg_next_pc[3]
.sym 113160 $abc$36366$n3843_1
.sym 113161 $abc$36366$n3836_1
.sym 113162 $abc$36366$n3838_1
.sym 113163 picorv32.reg_next_pc[5]
.sym 113164 picorv32.reg_out[5]
.sym 113165 $abc$36366$n3836_1
.sym 113167 picorv32.reg_op1[5]
.sym 113168 $abc$36366$n3987_1
.sym 113169 $abc$36366$n3870
.sym 113171 picorv32.reg_next_pc[3]
.sym 113172 picorv32.irq_state[0]
.sym 113173 $abc$36366$n207
.sym 113174 $abc$36366$n5935
.sym 113175 picorv32.reg_next_pc[10]
.sym 113176 $abc$36366$n3876
.sym 113177 $abc$36366$n3836_1
.sym 113178 $abc$36366$n3838_1
.sym 113179 picorv32.reg_next_pc[8]
.sym 113180 $abc$36366$n3868_1
.sym 113181 $abc$36366$n3836_1
.sym 113182 $abc$36366$n3838_1
.sym 113183 $abc$36366$n3856_1
.sym 113184 $abc$36366$n2845
.sym 113185 $abc$36366$n4304_1
.sym 113186 $abc$36366$n4303_1
.sym 113187 $abc$36366$n5523
.sym 113188 $abc$36366$n5949
.sym 113189 $abc$36366$n3876
.sym 113190 $abc$36366$n2845
.sym 113191 picorv32.irq_state[1]
.sym 113192 picorv32.irq_state[0]
.sym 113195 $abc$36366$n5523
.sym 113196 $abc$36366$n5953
.sym 113197 $abc$36366$n3884_1
.sym 113198 $abc$36366$n2845
.sym 113199 $abc$36366$n4754_1
.sym 113200 $abc$36366$n4746
.sym 113201 $abc$36366$n4745_1
.sym 113202 $abc$36366$n3829_1
.sym 113203 $abc$36366$n5523
.sym 113207 picorv32.reg_next_pc[3]
.sym 113208 picorv32.reg_out[3]
.sym 113209 $abc$36366$n3836_1
.sym 113211 picorv32.reg_next_pc[14]
.sym 113212 $abc$36366$n3892_1
.sym 113213 $abc$36366$n3836_1
.sym 113214 $abc$36366$n3838_1
.sym 113215 picorv32.reg_out[3]
.sym 113216 picorv32.alu_out_q[3]
.sym 113217 picorv32.latched_stalu
.sym 113219 $abc$36366$n4318_1
.sym 113220 $abc$36366$n4319_1
.sym 113223 picorv32.reg_next_pc[8]
.sym 113224 picorv32.reg_out[8]
.sym 113225 $abc$36366$n3836_1
.sym 113227 $abc$36366$n3843_1
.sym 113228 $abc$36366$n2845
.sym 113229 $abc$36366$n4298_1
.sym 113230 $abc$36366$n4297_1
.sym 113231 basesoc_counter[1]
.sym 113232 basesoc_counter[0]
.sym 113235 basesoc_counter[0]
.sym 113239 $abc$36366$n4330_1
.sym 113240 $abc$36366$n4331_1
.sym 113243 $abc$36366$n4745_1
.sym 113244 $abc$36366$n4775_1
.sym 113245 $abc$36366$n3829_1
.sym 113246 $abc$36366$n5520_1
.sym 113247 $abc$36366$n4333_1
.sym 113248 $abc$36366$n4334_1
.sym 113251 picorv32.reg_next_pc[12]
.sym 113252 picorv32.irq_state[0]
.sym 113253 $abc$36366$n4325_1
.sym 113254 $abc$36366$n4324_1
.sym 113255 picorv32.reg_out[12]
.sym 113256 picorv32.alu_out_q[12]
.sym 113257 picorv32.latched_stalu
.sym 113259 picorv32.reg_next_pc[12]
.sym 113260 picorv32.reg_out[12]
.sym 113261 $abc$36366$n3836_1
.sym 113263 $abc$36366$n3860_1
.sym 113264 $abc$36366$n2845
.sym 113265 $abc$36366$n4307_1
.sym 113266 $abc$36366$n4306_1
.sym 113267 picorv32.reg_out[6]
.sym 113268 picorv32.alu_out_q[6]
.sym 113269 picorv32.latched_stalu
.sym 113271 picorv32.reg_next_pc[14]
.sym 113272 picorv32.reg_out[14]
.sym 113273 $abc$36366$n3836_1
.sym 113275 $abc$36366$n5989
.sym 113276 $abc$36366$n207
.sym 113277 $abc$36366$n4380_1
.sym 113278 $abc$36366$n4381_1
.sym 113279 $abc$36366$n4080_1
.sym 113280 picorv32.reg_pc[11]
.sym 113281 picorv32.cpuregs_rs1[11]
.sym 113282 $abc$36366$n4037_1
.sym 113283 $abc$36366$n4080_1
.sym 113284 picorv32.reg_pc[8]
.sym 113285 picorv32.cpuregs_rs1[8]
.sym 113286 $abc$36366$n4037_1
.sym 113287 $abc$36366$n3040
.sym 113288 picorv32.irq_state[1]
.sym 113289 $abc$36366$n3892_1
.sym 113290 $abc$36366$n2845
.sym 113291 picorv32.reg_out[30]
.sym 113292 picorv32.alu_out_q[30]
.sym 113293 picorv32.latched_stalu
.sym 113294 $abc$36366$n2845
.sym 113295 picorv32.reg_op1[14]
.sym 113296 $abc$36366$n4005_1
.sym 113297 $abc$36366$n3870
.sym 113299 picorv32.reg_out[30]
.sym 113300 picorv32.alu_out_q[30]
.sym 113301 picorv32.latched_stalu
.sym 113302 $abc$36366$n3836_1
.sym 113303 $abc$36366$n4703
.sym 113304 picorv32.cpuregs_rs1[2]
.sym 113305 $abc$36366$n4696_1
.sym 113306 $abc$36366$n4700
.sym 113307 $abc$36366$n4080_1
.sym 113308 picorv32.reg_pc[6]
.sym 113309 picorv32.cpuregs_rs1[6]
.sym 113310 $abc$36366$n4037_1
.sym 113311 picorv32.reg_pc[3]
.sym 113312 $abc$36366$n4053_1
.sym 113313 picorv32.cpu_state[2]
.sym 113314 $abc$36366$n4056_1
.sym 113315 $abc$36366$n4036_1
.sym 113316 picorv32.reg_op1[4]
.sym 113317 $abc$36366$n4058_1
.sym 113318 $abc$36366$n3007_1
.sym 113319 $abc$36366$n2995
.sym 113320 picorv32.reg_op1[2]
.sym 113323 $abc$36366$n2995
.sym 113324 picorv32.reg_op1[0]
.sym 113327 $abc$36366$n4037_1
.sym 113328 picorv32.cpuregs_rs1[3]
.sym 113329 $abc$36366$n4057_1
.sym 113331 $abc$36366$n4053_1
.sym 113332 picorv32.cpu_state[2]
.sym 113335 $abc$36366$n4884
.sym 113336 $abc$36366$n5141
.sym 113337 $abc$36366$n5436_1
.sym 113339 $abc$36366$n4884
.sym 113340 $abc$36366$n3024
.sym 113341 $abc$36366$n4081_1
.sym 113342 $abc$36366$n4079_1
.sym 113343 $abc$36366$n2995
.sym 113344 picorv32.reg_op1[5]
.sym 113347 $abc$36366$n3024
.sym 113348 $abc$36366$n5141
.sym 113349 $abc$36366$n4881
.sym 113350 $abc$36366$n5428_1
.sym 113351 $abc$36366$n4037_1
.sym 113352 picorv32.cpuregs_rs1[1]
.sym 113353 $abc$36366$n4042_1
.sym 113355 $abc$36366$n4036_1
.sym 113356 picorv32.reg_op1[2]
.sym 113357 $abc$36366$n4043_1
.sym 113358 $abc$36366$n3007_1
.sym 113359 $abc$36366$n4036_1
.sym 113360 picorv32.reg_op1[7]
.sym 113361 $abc$36366$n4082_1
.sym 113362 $abc$36366$n3007_1
.sym 113363 $abc$36366$n3021
.sym 113364 $abc$36366$n4045
.sym 113365 picorv32.reg_op1[6]
.sym 113366 $abc$36366$n4078_1
.sym 113367 $abc$36366$n4889
.sym 113368 $abc$36366$n3024
.sym 113369 $abc$36366$n4115
.sym 113370 $abc$36366$n4114
.sym 113371 picorv32.reg_pc[20]
.sym 113372 $abc$36366$n4053_1
.sym 113373 picorv32.cpu_state[2]
.sym 113374 $abc$36366$n4173
.sym 113375 $abc$36366$n3024
.sym 113376 $abc$36366$n5141
.sym 113377 $abc$36366$n4890
.sym 113378 $abc$36366$n4120
.sym 113379 $abc$36366$n4886
.sym 113380 $abc$36366$n5141
.sym 113381 $abc$36366$n5441
.sym 113383 $abc$36366$n4886
.sym 113384 $abc$36366$n3024
.sym 113385 $abc$36366$n4095
.sym 113386 $abc$36366$n4094
.sym 113387 $abc$36366$n3021
.sym 113388 $abc$36366$n4045
.sym 113389 picorv32.reg_op1[11]
.sym 113390 $abc$36366$n4113
.sym 113391 $abc$36366$n4080_1
.sym 113392 picorv32.reg_pc[26]
.sym 113393 picorv32.cpuregs_rs1[26]
.sym 113394 $abc$36366$n4037_1
.sym 113395 $abc$36366$n4889
.sym 113396 $abc$36366$n5141
.sym 113397 $abc$36366$n5446_1
.sym 113399 $abc$36366$n3021
.sym 113400 picorv32.reg_op1[9]
.sym 113401 $abc$36366$n4098_1
.sym 113403 $abc$36366$n3021
.sym 113404 $abc$36366$n4045
.sym 113405 picorv32.reg_op1[20]
.sym 113406 $abc$36366$n5473_1
.sym 113407 $abc$36366$n4080_1
.sym 113408 picorv32.reg_pc[27]
.sym 113409 $abc$36366$n3024
.sym 113410 $abc$36366$n4905
.sym 113411 $abc$36366$n3021
.sym 113412 $abc$36366$n4045
.sym 113413 picorv32.reg_op1[12]
.sym 113414 $abc$36366$n5450
.sym 113415 $abc$36366$n4080_1
.sym 113416 picorv32.reg_pc[17]
.sym 113417 $abc$36366$n3024
.sym 113418 $abc$36366$n4895
.sym 113419 $abc$36366$n3024
.sym 113420 $abc$36366$n5141
.sym 113421 $abc$36366$n4898
.sym 113422 $abc$36366$n5472_1
.sym 113423 $abc$36366$n5141
.sym 113424 $abc$36366$n4905
.sym 113425 $abc$36366$n4219_1
.sym 113426 $abc$36366$n4221_1
.sym 113427 picorv32.reg_op1[13]
.sym 113428 picorv32.reg_op2[13]
.sym 113431 $abc$36366$n2995
.sym 113432 picorv32.reg_op1[25]
.sym 113435 $abc$36366$n5465
.sym 113436 $abc$36366$n5467_1
.sym 113439 picorv32.reg_op1[20]
.sym 113440 $abc$36366$n3007_1
.sym 113441 $abc$36366$n2995
.sym 113442 $abc$36366$n5475_1
.sym 113443 $abc$36366$n4036_1
.sym 113444 picorv32.reg_op1[27]
.sym 113445 $abc$36366$n4214
.sym 113446 $abc$36366$n3007_1
.sym 113447 picorv32.reg_op1[26]
.sym 113448 $abc$36366$n4045
.sym 113449 $abc$36366$n4213_1
.sym 113450 $abc$36366$n4215_1
.sym 113451 picorv32.reg_op1[11]
.sym 113452 $abc$36366$n3007_1
.sym 113453 $abc$36366$n2995
.sym 113454 $abc$36366$n5448_1
.sym 113455 picorv32.reg_op1[17]
.sym 113456 $abc$36366$n3007_1
.sym 113457 $abc$36366$n2995
.sym 113458 $abc$36366$n5464_1
.sym 113459 $abc$36366$n5449_1
.sym 113460 $abc$36366$n5451_1
.sym 113463 $abc$36366$n4420_1
.sym 113464 picorv32.reg_op1[16]
.sym 113465 picorv32.reg_op2[16]
.sym 113466 $abc$36366$n4606
.sym 113467 $abc$36366$n4421
.sym 113468 $abc$36366$n4419_1
.sym 113469 picorv32.reg_op1[18]
.sym 113470 picorv32.reg_op2[18]
.sym 113471 $abc$36366$n4420_1
.sym 113472 picorv32.reg_op1[18]
.sym 113473 picorv32.reg_op2[18]
.sym 113474 $abc$36366$n4616_1
.sym 113475 $abc$36366$n4603_1
.sym 113476 $abc$36366$n4607_1
.sym 113477 $abc$36366$n4605_1
.sym 113479 $abc$36366$n4421
.sym 113480 $abc$36366$n4419_1
.sym 113481 picorv32.reg_op1[16]
.sym 113482 picorv32.reg_op2[16]
.sym 113483 $abc$36366$n3165
.sym 113484 $abc$36366$n3166
.sym 113485 picorv32.reg_op1[14]
.sym 113486 picorv32.reg_op2[14]
.sym 113487 picorv32.reg_op1[24]
.sym 113488 picorv32.reg_op2[24]
.sym 113489 picorv32.reg_op1[27]
.sym 113490 picorv32.reg_op2[27]
.sym 113491 picorv32.reg_op2[4]
.sym 113492 $abc$36366$n4387_1
.sym 113493 $abc$36366$n4604
.sym 113495 $abc$36366$n5406
.sym 113496 $abc$36366$n5407
.sym 113497 picorv32.instr_sub
.sym 113498 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113499 $abc$36366$n4421
.sym 113500 $abc$36366$n4419_1
.sym 113501 picorv32.reg_op1[3]
.sym 113502 picorv32.reg_op2[3]
.sym 113503 $abc$36366$n4417_1
.sym 113504 $abc$36366$n5501_1
.sym 113505 $abc$36366$n5499_1
.sym 113506 $abc$36366$n4498_1
.sym 113507 picorv32.reg_op1[3]
.sym 113508 picorv32.reg_op1[2]
.sym 113509 picorv32.reg_op2[0]
.sym 113511 $abc$36366$n4614_1
.sym 113512 $abc$36366$n4617
.sym 113513 $abc$36366$n4615_1
.sym 113515 picorv32.reg_op2[4]
.sym 113516 $abc$36366$n4470
.sym 113517 $abc$36366$n4604
.sym 113519 $abc$36366$n5403
.sym 113520 $abc$36366$n5404
.sym 113521 picorv32.instr_sub
.sym 113522 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113523 $abc$36366$n4420_1
.sym 113524 picorv32.reg_op2[3]
.sym 113525 picorv32.reg_op1[3]
.sym 113526 $abc$36366$n4499
.sym 113527 $abc$36366$n5433
.sym 113528 $abc$36366$n5434
.sym 113529 picorv32.instr_sub
.sym 113530 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113531 $abc$36366$n4575
.sym 113532 $abc$36366$n4580
.sym 113533 $abc$36366$n4578
.sym 113535 $abc$36366$n4420_1
.sym 113536 picorv32.reg_op1[20]
.sym 113537 picorv32.reg_op2[20]
.sym 113538 $abc$36366$n4626_1
.sym 113539 picorv32.reg_op2[6]
.sym 113543 $abc$36366$n5442
.sym 113544 $abc$36366$n5443
.sym 113545 picorv32.instr_sub
.sym 113546 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113547 $abc$36366$n4624
.sym 113548 $abc$36366$n4627
.sym 113549 $abc$36366$n4625
.sym 113551 picorv32.reg_op2[11]
.sym 113555 $abc$36366$n4421
.sym 113556 $abc$36366$n4419_1
.sym 113557 picorv32.reg_op1[20]
.sym 113558 picorv32.reg_op2[20]
.sym 113559 $abc$36366$n4421
.sym 113560 $abc$36366$n4419_1
.sym 113561 picorv32.reg_op1[14]
.sym 113562 picorv32.reg_op2[14]
.sym 113563 $abc$36366$n5457
.sym 113564 $abc$36366$n5458
.sym 113565 picorv32.instr_sub
.sym 113566 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113567 $abc$36366$n5448
.sym 113568 $abc$36366$n5449
.sym 113569 picorv32.instr_sub
.sym 113570 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113571 $abc$36366$n5451
.sym 113572 $abc$36366$n5452
.sym 113573 picorv32.instr_sub
.sym 113574 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113575 picorv32.reg_op2[12]
.sym 113579 picorv32.reg_op1[17]
.sym 113580 picorv32.reg_op1[16]
.sym 113581 picorv32.reg_op2[0]
.sym 113583 picorv32.reg_op2[14]
.sym 113587 $abc$36366$n4420_1
.sym 113588 picorv32.reg_op1[14]
.sym 113589 picorv32.reg_op2[14]
.sym 113590 $abc$36366$n4593_1
.sym 113591 $abc$36366$n2791
.sym 113595 $abc$36366$n5445
.sym 113596 $abc$36366$n5446
.sym 113597 picorv32.instr_sub
.sym 113598 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113599 picorv32.reg_op2[16]
.sym 113603 picorv32.reg_op2[17]
.sym 113607 $abc$36366$n5484
.sym 113608 $abc$36366$n5485
.sym 113609 picorv32.instr_sub
.sym 113610 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113611 picorv32.reg_op2[18]
.sym 113615 picorv32.reg_op2[19]
.sym 113619 picorv32.reg_op1[23]
.sym 113620 picorv32.reg_op1[22]
.sym 113621 picorv32.reg_op2[0]
.sym 113623 sram_bus_dat_w[0]
.sym 113624 $abc$36366$n3262
.sym 113625 sys_rst
.sym 113626 $abc$36366$n2791
.sym 113627 picorv32.reg_op2[26]
.sym 113631 picorv32.reg_op2[30]
.sym 113635 $abc$36366$n4421
.sym 113636 $abc$36366$n4419_1
.sym 113637 picorv32.reg_op1[24]
.sym 113638 picorv32.reg_op2[24]
.sym 113639 $abc$36366$n4420_1
.sym 113640 picorv32.reg_op1[24]
.sym 113641 picorv32.reg_op2[24]
.sym 113642 $abc$36366$n4645_1
.sym 113643 picorv32.reg_op2[21]
.sym 113647 $abc$36366$n5472
.sym 113648 $abc$36366$n5473
.sym 113649 picorv32.instr_sub
.sym 113650 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 113651 $abc$36366$n9
.sym 113655 csrbank1_bus_errors1_w[0]
.sym 113656 $abc$36366$n3301
.sym 113657 $abc$36366$n3211
.sym 113658 csrbank1_scratch1_w[0]
.sym 113663 csrbank1_bus_errors0_w[5]
.sym 113664 $abc$36366$n3311
.sym 113665 $abc$36366$n5069_1
.sym 113666 $abc$36366$n5068
.sym 113671 $abc$36366$n104
.sym 113672 $abc$36366$n3214
.sym 113673 $abc$36366$n3211
.sym 113674 csrbank1_scratch1_w[5]
.sym 113675 sram_bus_dat_w[3]
.sym 113679 sram_bus_dat_w[5]
.sym 113683 sram_bus_dat_w[0]
.sym 113687 $abc$36366$n3227
.sym 113688 $abc$36366$n3228
.sym 113689 $abc$36366$n3229
.sym 113690 $abc$36366$n3230
.sym 113691 $abc$36366$n3226
.sym 113692 $abc$36366$n3221
.sym 113693 $abc$36366$n2818
.sym 113696 $PACKER_VCC_NET
.sym 113697 csrbank1_bus_errors0_w[0]
.sym 113699 csrbank1_bus_errors0_w[4]
.sym 113700 csrbank1_bus_errors0_w[5]
.sym 113701 csrbank1_bus_errors0_w[6]
.sym 113702 csrbank1_bus_errors0_w[7]
.sym 113703 $abc$36366$n3220
.sym 113704 csrbank1_bus_errors0_w[0]
.sym 113705 sys_rst
.sym 113707 csrbank1_bus_errors2_w[0]
.sym 113708 $abc$36366$n3304
.sym 113709 $abc$36366$n3217
.sym 113710 csrbank1_scratch3_w[0]
.sym 113711 csrbank1_bus_errors0_w[0]
.sym 113712 csrbank1_bus_errors0_w[1]
.sym 113713 csrbank1_bus_errors0_w[2]
.sym 113714 csrbank1_bus_errors0_w[3]
.sym 113715 $abc$36366$n3220
.sym 113716 sys_rst
.sym 113719 $abc$36366$n3304
.sym 113720 csrbank1_bus_errors2_w[2]
.sym 113723 $abc$36366$n96
.sym 113724 $abc$36366$n3211
.sym 113725 $abc$36366$n5063_1
.sym 113727 sram_bus_adr[3]
.sym 113728 sram_bus_adr[2]
.sym 113729 $abc$36366$n3215
.sym 113731 $abc$36366$n3301
.sym 113732 csrbank1_bus_errors1_w[1]
.sym 113733 $abc$36366$n3311
.sym 113734 csrbank1_bus_errors0_w[1]
.sym 113735 csrbank1_bus_errors3_w[4]
.sym 113736 $abc$36366$n3307
.sym 113737 $abc$36366$n5062_1
.sym 113738 $abc$36366$n5064
.sym 113739 $abc$36366$n3301
.sym 113740 csrbank1_bus_errors1_w[4]
.sym 113741 $abc$36366$n108
.sym 113742 $abc$36366$n3217
.sym 113743 csrbank1_bus_errors1_w[0]
.sym 113744 csrbank1_bus_errors1_w[1]
.sym 113745 csrbank1_bus_errors1_w[2]
.sym 113746 csrbank1_bus_errors1_w[3]
.sym 113747 csrbank1_bus_errors0_w[1]
.sym 113751 sram_bus_dat_w[7]
.sym 113755 csrbank1_bus_errors2_w[7]
.sym 113756 $abc$36366$n3304
.sym 113757 $abc$36366$n3214
.sym 113758 csrbank1_scratch2_w[7]
.sym 113759 sram_bus_adr[4]
.sym 113760 sram_bus_adr[2]
.sym 113761 $abc$36366$n3215
.sym 113762 sram_bus_adr[3]
.sym 113763 sram_bus_dat_w[2]
.sym 113767 $abc$36366$n3304
.sym 113768 csrbank1_bus_errors2_w[4]
.sym 113769 $abc$36366$n102
.sym 113770 $abc$36366$n3214
.sym 113771 sram_bus_dat_w[3]
.sym 113775 sram_bus_dat_w[0]
.sym 113779 csrbank1_bus_errors2_w[0]
.sym 113780 csrbank1_bus_errors2_w[1]
.sym 113781 csrbank1_bus_errors2_w[2]
.sym 113782 csrbank1_bus_errors2_w[3]
.sym 113783 csrbank3_load1_w[6]
.sym 113784 $abc$36366$n5181_1
.sym 113785 csrbank3_en0_w
.sym 113787 sram_bus_adr[4]
.sym 113788 sram_bus_adr[2]
.sym 113789 $abc$36366$n3212
.sym 113790 sram_bus_adr[3]
.sym 113791 csrbank3_reload1_w[4]
.sym 113792 $abc$36366$n6483
.sym 113793 basesoc_timer0_zero_trigger
.sym 113795 csrbank3_reload1_w[6]
.sym 113796 $abc$36366$n6489
.sym 113797 basesoc_timer0_zero_trigger
.sym 113799 csrbank3_reload1_w[3]
.sym 113800 $abc$36366$n6480
.sym 113801 basesoc_timer0_zero_trigger
.sym 113803 csrbank3_load1_w[4]
.sym 113804 $abc$36366$n5177
.sym 113805 csrbank3_en0_w
.sym 113807 $abc$36366$n4968_1
.sym 113808 $abc$36366$n4974_1
.sym 113809 $abc$36366$n4975_1
.sym 113810 $abc$36366$n3290
.sym 113811 csrbank3_load1_w[3]
.sym 113812 $abc$36366$n5175_1
.sym 113813 csrbank3_en0_w
.sym 113815 basesoc_timer0_value[4]
.sym 113816 basesoc_timer0_value[5]
.sym 113817 basesoc_timer0_value[6]
.sym 113818 basesoc_timer0_value[7]
.sym 113819 csrbank3_load1_w[7]
.sym 113820 $abc$36366$n5183
.sym 113821 csrbank3_en0_w
.sym 113823 csrbank3_reload1_w[7]
.sym 113824 $abc$36366$n6492
.sym 113825 basesoc_timer0_zero_trigger
.sym 113827 csrbank3_load2_w[4]
.sym 113828 $abc$36366$n5193_1
.sym 113829 csrbank3_en0_w
.sym 113831 csrbank3_reload2_w[4]
.sym 113832 $abc$36366$n6507
.sym 113833 basesoc_timer0_zero_trigger
.sym 113835 basesoc_timer0_value[12]
.sym 113836 basesoc_timer0_value[13]
.sym 113837 basesoc_timer0_value[14]
.sym 113838 basesoc_timer0_value[15]
.sym 113839 csrbank3_load2_w[7]
.sym 113840 $abc$36366$n5199_1
.sym 113841 csrbank3_en0_w
.sym 113843 csrbank3_load3_w[4]
.sym 113844 $abc$36366$n5209_1
.sym 113845 csrbank3_en0_w
.sym 113847 csrbank3_reload1_w[7]
.sym 113848 $abc$36366$n3303
.sym 113849 $abc$36366$n3294
.sym 113850 csrbank3_load1_w[7]
.sym 113851 sram_bus_dat_w[7]
.sym 113855 $abc$36366$n3317
.sym 113856 $abc$36366$n3318
.sym 113857 $abc$36366$n3319
.sym 113858 $abc$36366$n3320
.sym 113859 $abc$36366$n4954_1
.sym 113860 csrbank3_value3_w[0]
.sym 113863 sram_bus_dat_w[4]
.sym 113867 csrbank3_reload1_w[3]
.sym 113868 $abc$36366$n3303
.sym 113869 $abc$36366$n3298
.sym 113870 csrbank3_load3_w[3]
.sym 113871 csrbank3_reload3_w[1]
.sym 113872 $abc$36366$n6522
.sym 113873 basesoc_timer0_zero_trigger
.sym 113875 csrbank3_load0_w[7]
.sym 113876 $abc$36366$n3292
.sym 113877 $abc$36366$n5029_1
.sym 113879 csrbank3_load0_w[2]
.sym 113880 $abc$36366$n5157_1
.sym 113881 csrbank3_en0_w
.sym 113883 $abc$36366$n5022_1
.sym 113884 $abc$36366$n5024
.sym 113885 $abc$36366$n5028
.sym 113886 $abc$36366$n3290
.sym 113887 $abc$36366$n4954_1
.sym 113888 csrbank3_value3_w[5]
.sym 113889 $abc$36366$n3298
.sym 113890 csrbank3_load3_w[5]
.sym 113891 csrbank3_load0_w[0]
.sym 113892 $abc$36366$n5153
.sym 113893 csrbank3_en0_w
.sym 113895 csrbank3_load3_w[2]
.sym 113896 $abc$36366$n5205_1
.sym 113897 csrbank3_en0_w
.sym 113899 $abc$36366$n5004_1
.sym 113900 $abc$36366$n5007
.sym 113901 $abc$36366$n5010_1
.sym 113902 $abc$36366$n3290
.sym 113903 csrbank3_value2_w[7]
.sym 113904 $abc$36366$n4962_1
.sym 113905 $abc$36366$n5025
.sym 113906 $abc$36366$n5027
.sym 113907 csrbank3_load3_w[5]
.sym 113908 $abc$36366$n5211_1
.sym 113909 csrbank3_en0_w
.sym 113923 sram_bus_dat_w[3]
.sym 113939 sram_bus_dat_w[5]
.sym 113975 spiflash_sr[17]
.sym 113976 spram_bus_adr[8]
.sym 113977 $abc$36366$n3380
.sym 113979 spiflash_sr[19]
.sym 113980 spram_bus_adr[10]
.sym 113981 $abc$36366$n3380
.sym 113987 slave_sel[1]
.sym 113988 spiflash_i
.sym 113991 spiflash_sr[21]
.sym 113992 spram_bus_adr[12]
.sym 113993 $abc$36366$n3380
.sym 113995 spiflash_sr[20]
.sym 113996 spram_bus_adr[11]
.sym 113997 $abc$36366$n3380
.sym 113999 spiflash_sr[18]
.sym 114000 spram_bus_adr[9]
.sym 114001 $abc$36366$n3380
.sym 114003 spiflash_sr[22]
.sym 114004 spram_bus_adr[13]
.sym 114005 $abc$36366$n3380
.sym 114007 $abc$36366$n5178
.sym 114011 $abc$36366$n3886_1
.sym 114012 $abc$36366$n5187
.sym 114013 $abc$36366$n3846_1
.sym 114015 $abc$36366$n5175
.sym 114023 $abc$36366$n5169
.sym 114027 $abc$36366$n5184
.sym 114031 $abc$36366$n5187
.sym 114035 $abc$36366$n5160
.sym 114040 picorv32.reg_pc[2]
.sym 114041 $abc$36366$n6750
.sym 114044 picorv32.reg_pc[3]
.sym 114046 $auto$alumacc.cc:474:replace_alu$6485.C[3]
.sym 114048 picorv32.reg_pc[4]
.sym 114050 $auto$alumacc.cc:474:replace_alu$6485.C[4]
.sym 114052 picorv32.reg_pc[5]
.sym 114054 $auto$alumacc.cc:474:replace_alu$6485.C[5]
.sym 114056 picorv32.reg_pc[6]
.sym 114058 $auto$alumacc.cc:474:replace_alu$6485.C[6]
.sym 114060 picorv32.reg_pc[7]
.sym 114062 $auto$alumacc.cc:474:replace_alu$6485.C[7]
.sym 114064 picorv32.reg_pc[8]
.sym 114066 $auto$alumacc.cc:474:replace_alu$6485.C[8]
.sym 114068 picorv32.reg_pc[9]
.sym 114070 $auto$alumacc.cc:474:replace_alu$6485.C[9]
.sym 114072 picorv32.reg_pc[10]
.sym 114074 $auto$alumacc.cc:474:replace_alu$6485.C[10]
.sym 114076 picorv32.reg_pc[11]
.sym 114078 $auto$alumacc.cc:474:replace_alu$6485.C[11]
.sym 114080 picorv32.reg_pc[12]
.sym 114082 $auto$alumacc.cc:474:replace_alu$6485.C[12]
.sym 114084 picorv32.reg_pc[13]
.sym 114086 $auto$alumacc.cc:474:replace_alu$6485.C[13]
.sym 114088 picorv32.reg_pc[14]
.sym 114090 $auto$alumacc.cc:474:replace_alu$6485.C[14]
.sym 114092 picorv32.reg_pc[15]
.sym 114094 $auto$alumacc.cc:474:replace_alu$6485.C[15]
.sym 114096 picorv32.reg_pc[16]
.sym 114098 $auto$alumacc.cc:474:replace_alu$6485.C[16]
.sym 114100 picorv32.reg_pc[17]
.sym 114102 $auto$alumacc.cc:474:replace_alu$6485.C[17]
.sym 114104 picorv32.reg_pc[18]
.sym 114106 $auto$alumacc.cc:474:replace_alu$6485.C[18]
.sym 114108 picorv32.reg_pc[19]
.sym 114110 $auto$alumacc.cc:474:replace_alu$6485.C[19]
.sym 114112 picorv32.reg_pc[20]
.sym 114114 $auto$alumacc.cc:474:replace_alu$6485.C[20]
.sym 114116 picorv32.reg_pc[21]
.sym 114118 $auto$alumacc.cc:474:replace_alu$6485.C[21]
.sym 114120 picorv32.reg_pc[22]
.sym 114122 $auto$alumacc.cc:474:replace_alu$6485.C[22]
.sym 114124 picorv32.reg_pc[23]
.sym 114126 $auto$alumacc.cc:474:replace_alu$6485.C[23]
.sym 114128 picorv32.reg_pc[24]
.sym 114130 $auto$alumacc.cc:474:replace_alu$6485.C[24]
.sym 114132 picorv32.reg_pc[25]
.sym 114134 $auto$alumacc.cc:474:replace_alu$6485.C[25]
.sym 114136 picorv32.reg_pc[26]
.sym 114138 $auto$alumacc.cc:474:replace_alu$6485.C[26]
.sym 114140 picorv32.reg_pc[27]
.sym 114142 $auto$alumacc.cc:474:replace_alu$6485.C[27]
.sym 114144 picorv32.reg_pc[28]
.sym 114146 $auto$alumacc.cc:474:replace_alu$6485.C[28]
.sym 114148 picorv32.reg_pc[29]
.sym 114150 $auto$alumacc.cc:474:replace_alu$6485.C[29]
.sym 114152 picorv32.reg_pc[30]
.sym 114154 $auto$alumacc.cc:474:replace_alu$6485.C[30]
.sym 114156 picorv32.reg_pc[31]
.sym 114158 $auto$alumacc.cc:474:replace_alu$6485.C[31]
.sym 114159 picorv32.reg_next_pc[19]
.sym 114160 picorv32.irq_state[0]
.sym 114161 $abc$36366$n207
.sym 114162 $abc$36366$n5967
.sym 114163 picorv32.reg_next_pc[18]
.sym 114164 picorv32.irq_state[0]
.sym 114165 $abc$36366$n207
.sym 114166 $abc$36366$n5965
.sym 114167 picorv32.reg_op1[10]
.sym 114168 $abc$36366$n3997_1
.sym 114169 $abc$36366$n3870
.sym 114171 picorv32.reg_op1[7]
.sym 114172 $abc$36366$n3991_1
.sym 114173 $abc$36366$n3870
.sym 114175 $abc$36366$n5523
.sym 114176 $abc$36366$n5943
.sym 114177 $abc$36366$n3864_1
.sym 114178 $abc$36366$n2845
.sym 114179 picorv32.reg_next_pc[7]
.sym 114180 picorv32.reg_out[7]
.sym 114181 $abc$36366$n3836_1
.sym 114183 picorv32.reg_out[7]
.sym 114184 picorv32.alu_out_q[7]
.sym 114185 picorv32.latched_stalu
.sym 114187 picorv32.reg_next_pc[10]
.sym 114188 picorv32.reg_out[10]
.sym 114189 $abc$36366$n3836_1
.sym 114191 $abc$36366$n5523
.sym 114192 $abc$36366$n5937
.sym 114193 $abc$36366$n3851_1
.sym 114194 $abc$36366$n2845
.sym 114195 $abc$36366$n5523
.sym 114196 $abc$36366$n5959
.sym 114197 $abc$36366$n3896_1
.sym 114198 $abc$36366$n2845
.sym 114199 picorv32.reg_op1[3]
.sym 114200 $abc$36366$n3983_1
.sym 114201 $abc$36366$n3870
.sym 114203 picorv32.reg_op1[8]
.sym 114204 $abc$36366$n3993_1
.sym 114205 $abc$36366$n3870
.sym 114207 picorv32.reg_op1[6]
.sym 114208 $abc$36366$n3989_1
.sym 114209 $abc$36366$n3870
.sym 114211 $abc$36366$n5979
.sym 114212 $abc$36366$n207
.sym 114213 $abc$36366$n4364
.sym 114214 $abc$36366$n4365_1
.sym 114215 picorv32.reg_next_pc[6]
.sym 114216 picorv32.reg_out[6]
.sym 114217 $abc$36366$n3836_1
.sym 114219 picorv32.reg_next_pc[4]
.sym 114220 picorv32.irq_state[0]
.sym 114221 $abc$36366$n4301_1
.sym 114222 $abc$36366$n4300_1
.sym 114223 picorv32.reg_next_pc[7]
.sym 114224 picorv32.irq_state[0]
.sym 114225 $abc$36366$n4310_1
.sym 114226 $abc$36366$n4309_1
.sym 114227 $abc$36366$n3838_1
.sym 114228 picorv32.reg_next_pc[30]
.sym 114229 $abc$36366$n3956_1
.sym 114231 $abc$36366$n4037_1
.sym 114232 picorv32.cpuregs_rs1[4]
.sym 114233 $abc$36366$n4064_1
.sym 114235 picorv32.reg_pc[4]
.sym 114236 $abc$36366$n4053_1
.sym 114237 picorv32.cpu_state[2]
.sym 114238 $abc$36366$n4063_1
.sym 114239 picorv32.reg_next_pc[30]
.sym 114240 picorv32.reg_out[30]
.sym 114241 $abc$36366$n3836_1
.sym 114243 $abc$36366$n4080_1
.sym 114244 picorv32.reg_pc[15]
.sym 114245 picorv32.cpuregs_rs1[15]
.sym 114246 $abc$36366$n4037_1
.sym 114247 $abc$36366$n4080_1
.sym 114248 picorv32.reg_pc[12]
.sym 114249 picorv32.cpuregs_rs1[12]
.sym 114250 $abc$36366$n4037_1
.sym 114251 picorv32.reg_op1[4]
.sym 114252 $abc$36366$n3985_1
.sym 114253 $abc$36366$n3870
.sym 114255 picorv32.reg_pc[10]
.sym 114256 $abc$36366$n4053_1
.sym 114257 picorv32.cpu_state[2]
.sym 114258 $abc$36366$n4105_1
.sym 114259 picorv32.reg_op1[30]
.sym 114260 $abc$36366$n4029_1
.sym 114261 $abc$36366$n3870
.sym 114263 picorv32.reg_out[26]
.sym 114264 picorv32.alu_out_q[26]
.sym 114265 picorv32.latched_stalu
.sym 114266 $abc$36366$n3836_1
.sym 114267 $abc$36366$n3024
.sym 114268 $abc$36366$n5141
.sym 114269 $abc$36366$n4882
.sym 114270 $abc$36366$n5431_1
.sym 114271 $abc$36366$n4345_1
.sym 114272 $abc$36366$n4346
.sym 114275 picorv32.reg_out[4]
.sym 114276 picorv32.alu_out_q[4]
.sym 114277 picorv32.latched_stalu
.sym 114279 $abc$36366$n3024
.sym 114280 $abc$36366$n5141
.sym 114281 $abc$36366$n4888
.sym 114282 $abc$36366$n5443_1
.sym 114283 $abc$36366$n5981
.sym 114284 $abc$36366$n207
.sym 114285 $abc$36366$n4367
.sym 114286 $abc$36366$n4368_1
.sym 114287 $abc$36366$n4342_1
.sym 114288 $abc$36366$n4343_1
.sym 114291 picorv32.reg_out[26]
.sym 114292 picorv32.alu_out_q[26]
.sym 114293 picorv32.latched_stalu
.sym 114294 $abc$36366$n2845
.sym 114296 picorv32.reg_op1[0]
.sym 114297 picorv32.decoded_imm[0]
.sym 114300 picorv32.reg_op1[1]
.sym 114301 picorv32.decoded_imm[1]
.sym 114302 $auto$alumacc.cc:474:replace_alu$6497.C[1]
.sym 114304 picorv32.reg_op1[2]
.sym 114305 picorv32.decoded_imm[2]
.sym 114306 $auto$alumacc.cc:474:replace_alu$6497.C[2]
.sym 114308 picorv32.reg_op1[3]
.sym 114309 picorv32.decoded_imm[3]
.sym 114310 $auto$alumacc.cc:474:replace_alu$6497.C[3]
.sym 114312 picorv32.reg_op1[4]
.sym 114313 picorv32.decoded_imm[4]
.sym 114314 $auto$alumacc.cc:474:replace_alu$6497.C[4]
.sym 114316 picorv32.reg_op1[5]
.sym 114317 picorv32.decoded_imm[5]
.sym 114318 $auto$alumacc.cc:474:replace_alu$6497.C[5]
.sym 114320 picorv32.reg_op1[6]
.sym 114321 picorv32.decoded_imm[6]
.sym 114322 $auto$alumacc.cc:474:replace_alu$6497.C[6]
.sym 114324 picorv32.reg_op1[7]
.sym 114325 picorv32.decoded_imm[7]
.sym 114326 $auto$alumacc.cc:474:replace_alu$6497.C[7]
.sym 114328 picorv32.reg_op1[8]
.sym 114329 picorv32.decoded_imm[8]
.sym 114330 $auto$alumacc.cc:474:replace_alu$6497.C[8]
.sym 114332 picorv32.reg_op1[9]
.sym 114333 picorv32.decoded_imm[9]
.sym 114334 $auto$alumacc.cc:474:replace_alu$6497.C[9]
.sym 114336 picorv32.reg_op1[10]
.sym 114337 picorv32.decoded_imm[10]
.sym 114338 $auto$alumacc.cc:474:replace_alu$6497.C[10]
.sym 114340 picorv32.reg_op1[11]
.sym 114341 picorv32.decoded_imm[11]
.sym 114342 $auto$alumacc.cc:474:replace_alu$6497.C[11]
.sym 114344 picorv32.reg_op1[12]
.sym 114345 picorv32.decoded_imm[12]
.sym 114346 $auto$alumacc.cc:474:replace_alu$6497.C[12]
.sym 114348 picorv32.reg_op1[13]
.sym 114349 picorv32.decoded_imm[13]
.sym 114350 $auto$alumacc.cc:474:replace_alu$6497.C[13]
.sym 114352 picorv32.reg_op1[14]
.sym 114353 picorv32.decoded_imm[14]
.sym 114354 $auto$alumacc.cc:474:replace_alu$6497.C[14]
.sym 114356 picorv32.reg_op1[15]
.sym 114357 picorv32.decoded_imm[15]
.sym 114358 $auto$alumacc.cc:474:replace_alu$6497.C[15]
.sym 114360 picorv32.reg_op1[16]
.sym 114361 picorv32.decoded_imm[16]
.sym 114362 $auto$alumacc.cc:474:replace_alu$6497.C[16]
.sym 114364 picorv32.reg_op1[17]
.sym 114365 picorv32.decoded_imm[17]
.sym 114366 $auto$alumacc.cc:474:replace_alu$6497.C[17]
.sym 114368 picorv32.reg_op1[18]
.sym 114369 picorv32.decoded_imm[18]
.sym 114370 $auto$alumacc.cc:474:replace_alu$6497.C[18]
.sym 114372 picorv32.reg_op1[19]
.sym 114373 picorv32.decoded_imm[19]
.sym 114374 $auto$alumacc.cc:474:replace_alu$6497.C[19]
.sym 114376 picorv32.reg_op1[20]
.sym 114377 picorv32.decoded_imm[20]
.sym 114378 $auto$alumacc.cc:474:replace_alu$6497.C[20]
.sym 114380 picorv32.reg_op1[21]
.sym 114381 picorv32.decoded_imm[21]
.sym 114382 $auto$alumacc.cc:474:replace_alu$6497.C[21]
.sym 114384 picorv32.reg_op1[22]
.sym 114385 picorv32.decoded_imm[22]
.sym 114386 $auto$alumacc.cc:474:replace_alu$6497.C[22]
.sym 114388 picorv32.reg_op1[23]
.sym 114389 picorv32.decoded_imm[23]
.sym 114390 $auto$alumacc.cc:474:replace_alu$6497.C[23]
.sym 114392 picorv32.reg_op1[24]
.sym 114393 picorv32.decoded_imm[24]
.sym 114394 $auto$alumacc.cc:474:replace_alu$6497.C[24]
.sym 114396 picorv32.reg_op1[25]
.sym 114397 picorv32.decoded_imm[25]
.sym 114398 $auto$alumacc.cc:474:replace_alu$6497.C[25]
.sym 114400 picorv32.reg_op1[26]
.sym 114401 picorv32.decoded_imm[26]
.sym 114402 $auto$alumacc.cc:474:replace_alu$6497.C[26]
.sym 114404 picorv32.reg_op1[27]
.sym 114405 picorv32.decoded_imm[27]
.sym 114406 $auto$alumacc.cc:474:replace_alu$6497.C[27]
.sym 114408 picorv32.reg_op1[28]
.sym 114409 picorv32.decoded_imm[28]
.sym 114410 $auto$alumacc.cc:474:replace_alu$6497.C[28]
.sym 114412 picorv32.reg_op1[29]
.sym 114413 picorv32.decoded_imm[29]
.sym 114414 $auto$alumacc.cc:474:replace_alu$6497.C[29]
.sym 114416 picorv32.reg_op1[30]
.sym 114417 picorv32.decoded_imm[30]
.sym 114418 $auto$alumacc.cc:474:replace_alu$6497.C[30]
.sym 114420 picorv32.reg_op1[31]
.sym 114421 picorv32.decoded_imm[31]
.sym 114422 $auto$alumacc.cc:474:replace_alu$6497.C[31]
.sym 114423 picorv32.reg_op1[7]
.sym 114424 picorv32.reg_op2[7]
.sym 114425 $abc$36366$n3164
.sym 114426 $abc$36366$n3167
.sym 114427 $abc$36366$n4420_1
.sym 114428 picorv32.reg_op1[7]
.sym 114429 picorv32.reg_op2[7]
.sym 114431 $abc$36366$n5503_1
.sym 114432 $abc$36366$n5506_1
.sym 114433 $abc$36366$n4510_1
.sym 114435 $abc$36366$n4420_1
.sym 114436 picorv32.reg_op2[4]
.sym 114437 picorv32.reg_op1[4]
.sym 114438 $abc$36366$n4511
.sym 114439 picorv32.reg_op1[1]
.sym 114440 picorv32.reg_op2[1]
.sym 114441 picorv32.reg_op1[4]
.sym 114442 picorv32.reg_op2[4]
.sym 114443 $abc$36366$n4535
.sym 114444 $abc$36366$n4542
.sym 114445 $abc$36366$n4544
.sym 114446 $abc$36366$n4543
.sym 114447 $abc$36366$n4421
.sym 114448 $abc$36366$n4419_1
.sym 114449 picorv32.reg_op1[4]
.sym 114450 picorv32.reg_op2[4]
.sym 114451 $abc$36366$n4421
.sym 114452 $abc$36366$n4419_1
.sym 114453 picorv32.reg_op1[7]
.sym 114454 picorv32.reg_op2[7]
.sym 114455 $abc$36366$n5400
.sym 114456 $abc$36366$n5401
.sym 114457 picorv32.instr_sub
.sym 114458 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114459 serial_rx
.sym 114463 $abc$36366$n5436
.sym 114464 $abc$36366$n5437
.sym 114465 picorv32.instr_sub
.sym 114466 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114467 $abc$36366$n5418
.sym 114468 $abc$36366$n5419
.sym 114469 picorv32.instr_sub
.sym 114470 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114471 $abc$36366$n5409
.sym 114472 $abc$36366$n5410
.sym 114473 picorv32.instr_sub
.sym 114474 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114475 $abc$36366$n5412
.sym 114476 $abc$36366$n5413
.sym 114477 picorv32.instr_sub
.sym 114478 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 114479 picorv32.reg_op2[3]
.sym 114483 regs0
.sym 114488 picorv32.reg_op1[0]
.sym 114489 $abc$36366$n6693
.sym 114492 picorv32.reg_op1[1]
.sym 114493 $abc$36366$n6694
.sym 114494 $auto$alumacc.cc:474:replace_alu$6530.C[1]
.sym 114496 picorv32.reg_op1[2]
.sym 114497 $abc$36366$n6695
.sym 114498 $auto$alumacc.cc:474:replace_alu$6530.C[2]
.sym 114500 picorv32.reg_op1[3]
.sym 114501 $abc$36366$n6696
.sym 114502 $auto$alumacc.cc:474:replace_alu$6530.C[3]
.sym 114504 picorv32.reg_op1[4]
.sym 114505 $abc$36366$n6697
.sym 114506 $auto$alumacc.cc:474:replace_alu$6530.C[4]
.sym 114508 picorv32.reg_op1[5]
.sym 114509 $abc$36366$n6698
.sym 114510 $auto$alumacc.cc:474:replace_alu$6530.C[5]
.sym 114512 picorv32.reg_op1[6]
.sym 114513 $abc$36366$n6699
.sym 114514 $auto$alumacc.cc:474:replace_alu$6530.C[6]
.sym 114516 picorv32.reg_op1[7]
.sym 114517 $abc$36366$n6700
.sym 114518 $auto$alumacc.cc:474:replace_alu$6530.C[7]
.sym 114520 picorv32.reg_op1[8]
.sym 114521 $abc$36366$n6702
.sym 114522 $auto$alumacc.cc:474:replace_alu$6530.C[8]
.sym 114524 picorv32.reg_op1[9]
.sym 114525 $abc$36366$n6704
.sym 114526 $auto$alumacc.cc:474:replace_alu$6530.C[9]
.sym 114528 picorv32.reg_op1[10]
.sym 114529 $abc$36366$n6706
.sym 114530 $auto$alumacc.cc:474:replace_alu$6530.C[10]
.sym 114532 picorv32.reg_op1[11]
.sym 114533 $abc$36366$n6708
.sym 114534 $auto$alumacc.cc:474:replace_alu$6530.C[11]
.sym 114536 picorv32.reg_op1[12]
.sym 114537 $abc$36366$n6710
.sym 114538 $auto$alumacc.cc:474:replace_alu$6530.C[12]
.sym 114540 picorv32.reg_op1[13]
.sym 114541 $abc$36366$n6712
.sym 114542 $auto$alumacc.cc:474:replace_alu$6530.C[13]
.sym 114544 picorv32.reg_op1[14]
.sym 114545 $abc$36366$n6714
.sym 114546 $auto$alumacc.cc:474:replace_alu$6530.C[14]
.sym 114548 picorv32.reg_op1[15]
.sym 114549 $abc$36366$n6716
.sym 114550 $auto$alumacc.cc:474:replace_alu$6530.C[15]
.sym 114552 picorv32.reg_op1[16]
.sym 114553 $abc$36366$n6718
.sym 114554 $auto$alumacc.cc:474:replace_alu$6530.C[16]
.sym 114556 picorv32.reg_op1[17]
.sym 114557 $abc$36366$n6720
.sym 114558 $auto$alumacc.cc:474:replace_alu$6530.C[17]
.sym 114560 picorv32.reg_op1[18]
.sym 114561 $abc$36366$n6722
.sym 114562 $auto$alumacc.cc:474:replace_alu$6530.C[18]
.sym 114564 picorv32.reg_op1[19]
.sym 114565 $abc$36366$n6724
.sym 114566 $auto$alumacc.cc:474:replace_alu$6530.C[19]
.sym 114568 picorv32.reg_op1[20]
.sym 114569 $abc$36366$n6726
.sym 114570 $auto$alumacc.cc:474:replace_alu$6530.C[20]
.sym 114572 picorv32.reg_op1[21]
.sym 114573 $abc$36366$n6728
.sym 114574 $auto$alumacc.cc:474:replace_alu$6530.C[21]
.sym 114576 picorv32.reg_op1[22]
.sym 114577 $abc$36366$n6730
.sym 114578 $auto$alumacc.cc:474:replace_alu$6530.C[22]
.sym 114580 picorv32.reg_op1[23]
.sym 114581 $abc$36366$n6732
.sym 114582 $auto$alumacc.cc:474:replace_alu$6530.C[23]
.sym 114584 picorv32.reg_op1[24]
.sym 114585 $abc$36366$n6734
.sym 114586 $auto$alumacc.cc:474:replace_alu$6530.C[24]
.sym 114588 picorv32.reg_op1[25]
.sym 114589 $abc$36366$n6736
.sym 114590 $auto$alumacc.cc:474:replace_alu$6530.C[25]
.sym 114592 picorv32.reg_op1[26]
.sym 114593 $abc$36366$n6738
.sym 114594 $auto$alumacc.cc:474:replace_alu$6530.C[26]
.sym 114596 picorv32.reg_op1[27]
.sym 114597 $abc$36366$n6740
.sym 114598 $auto$alumacc.cc:474:replace_alu$6530.C[27]
.sym 114600 picorv32.reg_op1[28]
.sym 114601 $abc$36366$n6742
.sym 114602 $auto$alumacc.cc:474:replace_alu$6530.C[28]
.sym 114604 picorv32.reg_op1[29]
.sym 114605 $abc$36366$n6744
.sym 114606 $auto$alumacc.cc:474:replace_alu$6530.C[29]
.sym 114608 picorv32.reg_op1[30]
.sym 114609 $abc$36366$n6746
.sym 114610 $auto$alumacc.cc:474:replace_alu$6530.C[30]
.sym 114612 picorv32.reg_op1[31]
.sym 114613 $abc$36366$n6748
.sym 114614 $auto$alumacc.cc:474:replace_alu$6530.C[31]
.sym 114615 picorv32.reg_op2[29]
.sym 114619 $abc$36366$n3209
.sym 114620 csrbank1_scratch0_w[7]
.sym 114621 $abc$36366$n3311
.sym 114622 csrbank1_bus_errors0_w[7]
.sym 114623 $abc$36366$n2847
.sym 114624 $abc$36366$n3209
.sym 114625 sys_rst
.sym 114627 sram_bus_dat_w[7]
.sym 114635 sram_bus_dat_w[1]
.sym 114639 picorv32.reg_op2[25]
.sym 114643 picorv32.reg_op2[24]
.sym 114648 csrbank1_bus_errors0_w[0]
.sym 114653 csrbank1_bus_errors0_w[1]
.sym 114657 csrbank1_bus_errors0_w[2]
.sym 114658 $auto$alumacc.cc:474:replace_alu$6422.C[2]
.sym 114661 csrbank1_bus_errors0_w[3]
.sym 114662 $auto$alumacc.cc:474:replace_alu$6422.C[3]
.sym 114665 csrbank1_bus_errors0_w[4]
.sym 114666 $auto$alumacc.cc:474:replace_alu$6422.C[4]
.sym 114669 csrbank1_bus_errors0_w[5]
.sym 114670 $auto$alumacc.cc:474:replace_alu$6422.C[5]
.sym 114673 csrbank1_bus_errors0_w[6]
.sym 114674 $auto$alumacc.cc:474:replace_alu$6422.C[6]
.sym 114677 csrbank1_bus_errors0_w[7]
.sym 114678 $auto$alumacc.cc:474:replace_alu$6422.C[7]
.sym 114681 csrbank1_bus_errors1_w[0]
.sym 114682 $auto$alumacc.cc:474:replace_alu$6422.C[8]
.sym 114685 csrbank1_bus_errors1_w[1]
.sym 114686 $auto$alumacc.cc:474:replace_alu$6422.C[9]
.sym 114689 csrbank1_bus_errors1_w[2]
.sym 114690 $auto$alumacc.cc:474:replace_alu$6422.C[10]
.sym 114693 csrbank1_bus_errors1_w[3]
.sym 114694 $auto$alumacc.cc:474:replace_alu$6422.C[11]
.sym 114697 csrbank1_bus_errors1_w[4]
.sym 114698 $auto$alumacc.cc:474:replace_alu$6422.C[12]
.sym 114701 csrbank1_bus_errors1_w[5]
.sym 114702 $auto$alumacc.cc:474:replace_alu$6422.C[13]
.sym 114705 csrbank1_bus_errors1_w[6]
.sym 114706 $auto$alumacc.cc:474:replace_alu$6422.C[14]
.sym 114709 csrbank1_bus_errors1_w[7]
.sym 114710 $auto$alumacc.cc:474:replace_alu$6422.C[15]
.sym 114713 csrbank1_bus_errors2_w[0]
.sym 114714 $auto$alumacc.cc:474:replace_alu$6422.C[16]
.sym 114717 csrbank1_bus_errors2_w[1]
.sym 114718 $auto$alumacc.cc:474:replace_alu$6422.C[17]
.sym 114721 csrbank1_bus_errors2_w[2]
.sym 114722 $auto$alumacc.cc:474:replace_alu$6422.C[18]
.sym 114725 csrbank1_bus_errors2_w[3]
.sym 114726 $auto$alumacc.cc:474:replace_alu$6422.C[19]
.sym 114729 csrbank1_bus_errors2_w[4]
.sym 114730 $auto$alumacc.cc:474:replace_alu$6422.C[20]
.sym 114733 csrbank1_bus_errors2_w[5]
.sym 114734 $auto$alumacc.cc:474:replace_alu$6422.C[21]
.sym 114737 csrbank1_bus_errors2_w[6]
.sym 114738 $auto$alumacc.cc:474:replace_alu$6422.C[22]
.sym 114741 csrbank1_bus_errors2_w[7]
.sym 114742 $auto$alumacc.cc:474:replace_alu$6422.C[23]
.sym 114745 csrbank1_bus_errors3_w[0]
.sym 114746 $auto$alumacc.cc:474:replace_alu$6422.C[24]
.sym 114749 csrbank1_bus_errors3_w[1]
.sym 114750 $auto$alumacc.cc:474:replace_alu$6422.C[25]
.sym 114753 csrbank1_bus_errors3_w[2]
.sym 114754 $auto$alumacc.cc:474:replace_alu$6422.C[26]
.sym 114757 csrbank1_bus_errors3_w[3]
.sym 114758 $auto$alumacc.cc:474:replace_alu$6422.C[27]
.sym 114761 csrbank1_bus_errors3_w[4]
.sym 114762 $auto$alumacc.cc:474:replace_alu$6422.C[28]
.sym 114765 csrbank1_bus_errors3_w[5]
.sym 114766 $auto$alumacc.cc:474:replace_alu$6422.C[29]
.sym 114769 csrbank1_bus_errors3_w[6]
.sym 114770 $auto$alumacc.cc:474:replace_alu$6422.C[30]
.sym 114773 csrbank1_bus_errors3_w[7]
.sym 114774 $auto$alumacc.cc:474:replace_alu$6422.C[31]
.sym 114775 sram_bus_dat_w[1]
.sym 114779 csrbank3_reload3_w[4]
.sym 114780 $abc$36366$n3309
.sym 114781 $abc$36366$n4996_1
.sym 114782 $abc$36366$n4999_1
.sym 114783 sram_bus_dat_w[6]
.sym 114787 csrbank3_reload2_w[4]
.sym 114788 $abc$36366$n3306
.sym 114789 $abc$36366$n4998_1
.sym 114790 $abc$36366$n4997
.sym 114791 csrbank3_reload2_w[7]
.sym 114792 $abc$36366$n6516
.sym 114793 basesoc_timer0_zero_trigger
.sym 114795 csrbank3_reload1_w[4]
.sym 114796 $abc$36366$n3303
.sym 114797 $abc$36366$n3292
.sym 114798 csrbank3_load0_w[4]
.sym 114799 sram_bus_dat_w[4]
.sym 114803 $abc$36366$n3322
.sym 114804 $abc$36366$n3323
.sym 114805 $abc$36366$n3324
.sym 114806 $abc$36366$n3325
.sym 114807 basesoc_timer0_value[16]
.sym 114808 basesoc_timer0_value[17]
.sym 114809 basesoc_timer0_value[18]
.sym 114810 basesoc_timer0_value[19]
.sym 114811 $abc$36366$n3316
.sym 114812 $abc$36366$n3321
.sym 114815 $abc$36366$n4977_1
.sym 114816 $abc$36366$n4980_1
.sym 114817 $abc$36366$n4983_1
.sym 114818 $abc$36366$n3290
.sym 114819 csrbank3_reload3_w[0]
.sym 114820 $abc$36366$n3309
.sym 114821 $abc$36366$n3292
.sym 114822 csrbank3_load0_w[0]
.sym 114823 csrbank3_reload0_w[3]
.sym 114824 $abc$36366$n6456
.sym 114825 basesoc_timer0_zero_trigger
.sym 114827 $abc$36366$n3303
.sym 114828 csrbank3_reload1_w[0]
.sym 114829 $abc$36366$n4953_1
.sym 114830 $abc$36366$n4963_1
.sym 114831 basesoc_timer0_value[0]
.sym 114832 basesoc_timer0_value[1]
.sym 114833 basesoc_timer0_value[2]
.sym 114834 basesoc_timer0_value[3]
.sym 114835 csrbank3_reload3_w[4]
.sym 114836 $abc$36366$n6531
.sym 114837 basesoc_timer0_zero_trigger
.sym 114839 csrbank3_load0_w[1]
.sym 114840 $abc$36366$n5155
.sym 114841 csrbank3_en0_w
.sym 114843 $abc$36366$n3292
.sym 114844 $abc$36366$n3289
.sym 114845 sys_rst
.sym 114847 sys_rst
.sym 114848 basesoc_timer0_value[0]
.sym 114849 csrbank3_en0_w
.sym 114851 $abc$36366$n3309
.sym 114852 csrbank3_reload3_w[3]
.sym 114853 $abc$36366$n3300
.sym 114854 csrbank3_reload0_w[3]
.sym 114855 csrbank3_reload2_w[2]
.sym 114856 $abc$36366$n6501
.sym 114857 basesoc_timer0_zero_trigger
.sym 114859 csrbank3_reload0_w[1]
.sym 114860 basesoc_timer0_value[1]
.sym 114861 basesoc_timer0_zero_trigger
.sym 114863 $abc$36366$n4959_1
.sym 114864 csrbank3_value0_w[2]
.sym 114865 $abc$36366$n3306
.sym 114866 csrbank3_reload2_w[2]
.sym 114867 csrbank3_reload3_w[1]
.sym 114868 $abc$36366$n3309
.sym 114869 $abc$36366$n4969_1
.sym 114870 $abc$36366$n4972_1
.sym 114871 basesoc_timer0_value[2]
.sym 114939 spram_bus_adr[28]
.sym 114940 spram_bus_adr[27]
.sym 114941 spram_bus_adr[26]
.sym 114943 spram_bus_adr[26]
.sym 114944 spram_bus_adr[28]
.sym 114945 spram_bus_adr[27]
.sym 114947 slave_sel[1]
.sym 114951 spram_bus_adr[26]
.sym 114952 spram_bus_adr[28]
.sym 114953 spram_bus_adr[27]
.sym 114955 slave_sel[2]
.sym 114968 $abc$36366$n5773
.sym 114969 picorv32.decoded_imm_uj[1]
.sym 114972 $abc$36366$n5157
.sym 114973 picorv32.decoded_imm_uj[2]
.sym 114974 $auto$alumacc.cc:474:replace_alu$6491.C[2]
.sym 114976 $abc$36366$n5160
.sym 114977 picorv32.decoded_imm_uj[3]
.sym 114978 $auto$alumacc.cc:474:replace_alu$6491.C[3]
.sym 114980 $abc$36366$n5163
.sym 114981 picorv32.decoded_imm_uj[4]
.sym 114982 $auto$alumacc.cc:474:replace_alu$6491.C[4]
.sym 114984 $abc$36366$n5166
.sym 114985 picorv32.decoded_imm_uj[5]
.sym 114986 $auto$alumacc.cc:474:replace_alu$6491.C[5]
.sym 114988 $abc$36366$n5169
.sym 114989 picorv32.decoded_imm_uj[6]
.sym 114990 $auto$alumacc.cc:474:replace_alu$6491.C[6]
.sym 114992 $abc$36366$n5172
.sym 114993 picorv32.decoded_imm_uj[7]
.sym 114994 $auto$alumacc.cc:474:replace_alu$6491.C[7]
.sym 114996 $abc$36366$n5175
.sym 114997 picorv32.decoded_imm_uj[8]
.sym 114998 $auto$alumacc.cc:474:replace_alu$6491.C[8]
.sym 115000 $abc$36366$n5178
.sym 115001 picorv32.decoded_imm_uj[9]
.sym 115002 $auto$alumacc.cc:474:replace_alu$6491.C[9]
.sym 115004 $abc$36366$n5181
.sym 115005 picorv32.decoded_imm_uj[10]
.sym 115006 $auto$alumacc.cc:474:replace_alu$6491.C[10]
.sym 115008 $abc$36366$n5184
.sym 115009 picorv32.decoded_imm_uj[11]
.sym 115010 $auto$alumacc.cc:474:replace_alu$6491.C[11]
.sym 115012 $abc$36366$n5187
.sym 115013 picorv32.decoded_imm_uj[12]
.sym 115014 $auto$alumacc.cc:474:replace_alu$6491.C[12]
.sym 115016 $abc$36366$n5190
.sym 115017 picorv32.decoded_imm_uj[13]
.sym 115018 $auto$alumacc.cc:474:replace_alu$6491.C[13]
.sym 115020 $abc$36366$n5193
.sym 115021 picorv32.decoded_imm_uj[14]
.sym 115022 $auto$alumacc.cc:474:replace_alu$6491.C[14]
.sym 115024 $abc$36366$n5196
.sym 115025 picorv32.decoded_imm_uj[15]
.sym 115026 $auto$alumacc.cc:474:replace_alu$6491.C[15]
.sym 115028 $abc$36366$n5199
.sym 115029 picorv32.decoded_imm_uj[16]
.sym 115030 $auto$alumacc.cc:474:replace_alu$6491.C[16]
.sym 115032 $abc$36366$n5202
.sym 115033 picorv32.decoded_imm_uj[17]
.sym 115034 $auto$alumacc.cc:474:replace_alu$6491.C[17]
.sym 115036 $abc$36366$n5205
.sym 115037 picorv32.decoded_imm_uj[18]
.sym 115038 $auto$alumacc.cc:474:replace_alu$6491.C[18]
.sym 115040 $abc$36366$n5208
.sym 115041 picorv32.decoded_imm_uj[19]
.sym 115042 $auto$alumacc.cc:474:replace_alu$6491.C[19]
.sym 115044 $abc$36366$n5211
.sym 115045 picorv32.decoded_imm_uj[20]
.sym 115046 $auto$alumacc.cc:474:replace_alu$6491.C[20]
.sym 115048 $abc$36366$n5214
.sym 115049 picorv32.decoded_imm_uj[21]
.sym 115050 $auto$alumacc.cc:474:replace_alu$6491.C[21]
.sym 115052 $abc$36366$n5217
.sym 115053 picorv32.decoded_imm_uj[22]
.sym 115054 $auto$alumacc.cc:474:replace_alu$6491.C[22]
.sym 115056 $abc$36366$n5220
.sym 115057 picorv32.decoded_imm_uj[23]
.sym 115058 $auto$alumacc.cc:474:replace_alu$6491.C[23]
.sym 115060 $abc$36366$n5223
.sym 115061 picorv32.decoded_imm_uj[24]
.sym 115062 $auto$alumacc.cc:474:replace_alu$6491.C[24]
.sym 115064 $abc$36366$n5226
.sym 115065 picorv32.decoded_imm_uj[25]
.sym 115066 $auto$alumacc.cc:474:replace_alu$6491.C[25]
.sym 115068 $abc$36366$n5229
.sym 115069 picorv32.decoded_imm_uj[26]
.sym 115070 $auto$alumacc.cc:474:replace_alu$6491.C[26]
.sym 115072 $abc$36366$n5232
.sym 115073 picorv32.decoded_imm_uj[27]
.sym 115074 $auto$alumacc.cc:474:replace_alu$6491.C[27]
.sym 115076 $abc$36366$n5235
.sym 115077 picorv32.decoded_imm_uj[28]
.sym 115078 $auto$alumacc.cc:474:replace_alu$6491.C[28]
.sym 115080 $abc$36366$n5238
.sym 115081 picorv32.decoded_imm_uj[29]
.sym 115082 $auto$alumacc.cc:474:replace_alu$6491.C[29]
.sym 115084 $abc$36366$n5241
.sym 115085 picorv32.decoded_imm_uj[30]
.sym 115086 $auto$alumacc.cc:474:replace_alu$6491.C[30]
.sym 115088 $abc$36366$n5244
.sym 115089 picorv32.decoded_imm_uj[31]
.sym 115090 $auto$alumacc.cc:474:replace_alu$6491.C[31]
.sym 115091 $abc$36366$n4720
.sym 115092 $abc$36366$n3829_1
.sym 115093 $abc$36366$n4724_1
.sym 115095 $abc$36366$n5211
.sym 115099 picorv32.reg_out[5]
.sym 115100 picorv32.alu_out_q[5]
.sym 115101 picorv32.latched_stalu
.sym 115103 $abc$36366$n5214
.sym 115107 $abc$36366$n5208
.sym 115111 $abc$36366$n5181
.sym 115115 $abc$36366$n5205
.sym 115119 $abc$36366$n5217
.sym 115123 $abc$36366$n5244
.sym 115127 $abc$36366$n5232
.sym 115131 $abc$36366$n5235
.sym 115135 $abc$36366$n5229
.sym 115139 $abc$36366$n5196
.sym 115143 $abc$36366$n5163
.sym 115147 picorv32.reg_next_pc[4]
.sym 115148 $abc$36366$n3851_1
.sym 115149 picorv32.irq_state[0]
.sym 115150 $abc$36366$n3836_1
.sym 115151 picorv32.reg_next_pc[7]
.sym 115152 $abc$36366$n3864_1
.sym 115153 $abc$36366$n3836_1
.sym 115154 $abc$36366$n3838_1
.sym 115155 picorv32.reg_out[1]
.sym 115156 picorv32.alu_out_q[1]
.sym 115157 picorv32.latched_stalu
.sym 115158 $abc$36366$n3836_1
.sym 115160 picorv32.reg_pc[2]
.sym 115161 picorv32.decoded_imm[2]
.sym 115164 picorv32.reg_pc[3]
.sym 115165 picorv32.decoded_imm[3]
.sym 115166 $auto$alumacc.cc:474:replace_alu$6494.C[3]
.sym 115168 picorv32.reg_pc[4]
.sym 115169 picorv32.decoded_imm[4]
.sym 115170 $auto$alumacc.cc:474:replace_alu$6494.C[4]
.sym 115172 picorv32.reg_pc[5]
.sym 115173 picorv32.decoded_imm[5]
.sym 115174 $auto$alumacc.cc:474:replace_alu$6494.C[5]
.sym 115176 picorv32.reg_pc[6]
.sym 115177 picorv32.decoded_imm[6]
.sym 115178 $auto$alumacc.cc:474:replace_alu$6494.C[6]
.sym 115180 picorv32.reg_pc[7]
.sym 115181 picorv32.decoded_imm[7]
.sym 115182 $auto$alumacc.cc:474:replace_alu$6494.C[7]
.sym 115184 picorv32.reg_pc[8]
.sym 115185 picorv32.decoded_imm[8]
.sym 115186 $auto$alumacc.cc:474:replace_alu$6494.C[8]
.sym 115188 picorv32.reg_pc[9]
.sym 115189 picorv32.decoded_imm[9]
.sym 115190 $auto$alumacc.cc:474:replace_alu$6494.C[9]
.sym 115192 picorv32.reg_pc[10]
.sym 115193 picorv32.decoded_imm[10]
.sym 115194 $auto$alumacc.cc:474:replace_alu$6494.C[10]
.sym 115196 picorv32.reg_pc[11]
.sym 115197 picorv32.decoded_imm[11]
.sym 115198 $auto$alumacc.cc:474:replace_alu$6494.C[11]
.sym 115200 picorv32.reg_pc[12]
.sym 115201 picorv32.decoded_imm[12]
.sym 115202 $auto$alumacc.cc:474:replace_alu$6494.C[12]
.sym 115204 picorv32.reg_pc[13]
.sym 115205 picorv32.decoded_imm[13]
.sym 115206 $auto$alumacc.cc:474:replace_alu$6494.C[13]
.sym 115208 picorv32.reg_pc[14]
.sym 115209 picorv32.decoded_imm[14]
.sym 115210 $auto$alumacc.cc:474:replace_alu$6494.C[14]
.sym 115212 picorv32.reg_pc[15]
.sym 115213 picorv32.decoded_imm[15]
.sym 115214 $auto$alumacc.cc:474:replace_alu$6494.C[15]
.sym 115216 picorv32.reg_pc[16]
.sym 115217 picorv32.decoded_imm[16]
.sym 115218 $auto$alumacc.cc:474:replace_alu$6494.C[16]
.sym 115220 picorv32.reg_pc[17]
.sym 115221 picorv32.decoded_imm[17]
.sym 115222 $auto$alumacc.cc:474:replace_alu$6494.C[17]
.sym 115224 picorv32.reg_pc[18]
.sym 115225 picorv32.decoded_imm[18]
.sym 115226 $auto$alumacc.cc:474:replace_alu$6494.C[18]
.sym 115228 picorv32.reg_pc[19]
.sym 115229 picorv32.decoded_imm[19]
.sym 115230 $auto$alumacc.cc:474:replace_alu$6494.C[19]
.sym 115232 picorv32.reg_pc[20]
.sym 115233 picorv32.decoded_imm[20]
.sym 115234 $auto$alumacc.cc:474:replace_alu$6494.C[20]
.sym 115236 picorv32.reg_pc[21]
.sym 115237 picorv32.decoded_imm[21]
.sym 115238 $auto$alumacc.cc:474:replace_alu$6494.C[21]
.sym 115240 picorv32.reg_pc[22]
.sym 115241 picorv32.decoded_imm[22]
.sym 115242 $auto$alumacc.cc:474:replace_alu$6494.C[22]
.sym 115244 picorv32.reg_pc[23]
.sym 115245 picorv32.decoded_imm[23]
.sym 115246 $auto$alumacc.cc:474:replace_alu$6494.C[23]
.sym 115248 picorv32.reg_pc[24]
.sym 115249 picorv32.decoded_imm[24]
.sym 115250 $auto$alumacc.cc:474:replace_alu$6494.C[24]
.sym 115252 picorv32.reg_pc[25]
.sym 115253 picorv32.decoded_imm[25]
.sym 115254 $auto$alumacc.cc:474:replace_alu$6494.C[25]
.sym 115256 picorv32.reg_pc[26]
.sym 115257 picorv32.decoded_imm[26]
.sym 115258 $auto$alumacc.cc:474:replace_alu$6494.C[26]
.sym 115260 picorv32.reg_pc[27]
.sym 115261 picorv32.decoded_imm[27]
.sym 115262 $auto$alumacc.cc:474:replace_alu$6494.C[27]
.sym 115264 picorv32.reg_pc[28]
.sym 115265 picorv32.decoded_imm[28]
.sym 115266 $auto$alumacc.cc:474:replace_alu$6494.C[28]
.sym 115268 picorv32.reg_pc[29]
.sym 115269 picorv32.decoded_imm[29]
.sym 115270 $auto$alumacc.cc:474:replace_alu$6494.C[29]
.sym 115272 picorv32.reg_pc[30]
.sym 115273 picorv32.decoded_imm[30]
.sym 115274 $auto$alumacc.cc:474:replace_alu$6494.C[30]
.sym 115276 picorv32.reg_pc[31]
.sym 115277 picorv32.decoded_imm[31]
.sym 115278 $auto$alumacc.cc:474:replace_alu$6494.C[31]
.sym 115279 $abc$36366$n3021
.sym 115280 $abc$36366$n4045
.sym 115281 picorv32.reg_op1[3]
.sym 115282 $abc$36366$n5429
.sym 115283 $abc$36366$n3024
.sym 115284 $abc$36366$n5141
.sym 115285 $abc$36366$n4879
.sym 115286 $abc$36366$n4041_1
.sym 115287 picorv32.cpuregs_wrdata[26]
.sym 115291 $abc$36366$n3021
.sym 115292 $abc$36366$n4045
.sym 115293 picorv32.reg_op1[8]
.sym 115294 $abc$36366$n4093_1
.sym 115295 picorv32.reg_pc[19]
.sym 115296 $abc$36366$n4053_1
.sym 115297 picorv32.cpu_state[2]
.sym 115298 $abc$36366$n4166
.sym 115299 $abc$36366$n3021
.sym 115300 $abc$36366$n4038_1
.sym 115301 picorv32.reg_op1[31]
.sym 115302 $abc$36366$n4249_1
.sym 115303 $abc$36366$n4080_1
.sym 115304 picorv32.reg_pc[18]
.sym 115305 picorv32.cpuregs_rs1[18]
.sym 115306 $abc$36366$n4037_1
.sym 115307 $abc$36366$n4080_1
.sym 115308 picorv32.reg_pc[21]
.sym 115309 picorv32.cpuregs_rs1[21]
.sym 115310 $abc$36366$n4037_1
.sym 115311 $abc$36366$n4037_1
.sym 115312 picorv32.cpuregs_rs1[31]
.sym 115313 $abc$36366$n3024
.sym 115314 $abc$36366$n4909
.sym 115315 picorv32.reg_pc[31]
.sym 115316 $abc$36366$n4080_1
.sym 115317 $abc$36366$n4909
.sym 115318 $abc$36366$n5141
.sym 115319 $abc$36366$n3024
.sym 115320 $abc$36366$n5141
.sym 115321 $abc$36366$n4896
.sym 115322 $abc$36366$n4160
.sym 115323 $abc$36366$n5141
.sym 115324 $abc$36366$n4895
.sym 115325 $abc$36366$n4154
.sym 115326 $abc$36366$n4156
.sym 115327 $abc$36366$n3024
.sym 115328 $abc$36366$n5141
.sym 115329 $abc$36366$n4899
.sym 115330 $abc$36366$n4181
.sym 115331 $abc$36366$n3024
.sym 115332 $abc$36366$n5141
.sym 115333 $abc$36366$n4897
.sym 115334 $abc$36366$n5469_1
.sym 115335 $abc$36366$n2995
.sym 115336 picorv32.reg_op1[16]
.sym 115337 $abc$36366$n4036_1
.sym 115338 picorv32.reg_op1[18]
.sym 115339 picorv32.cpuregs_rs1[17]
.sym 115340 $abc$36366$n4037_1
.sym 115341 $abc$36366$n4155
.sym 115342 $abc$36366$n3007_1
.sym 115343 picorv32.reg_op2[3]
.sym 115347 $abc$36366$n3024
.sym 115348 $abc$36366$n5141
.sym 115349 $abc$36366$n4887
.sym 115350 $abc$36366$n4099_1
.sym 115351 $abc$36366$n3024
.sym 115352 $abc$36366$n5141
.sym 115353 $abc$36366$n4904
.sym 115354 $abc$36366$n4212_1
.sym 115355 $abc$36366$n3021
.sym 115356 $abc$36366$n4045
.sym 115357 picorv32.reg_op1[19]
.sym 115358 $abc$36366$n5470_1
.sym 115359 $abc$36366$n3021
.sym 115360 $abc$36366$n4045
.sym 115361 picorv32.reg_op1[18]
.sym 115362 $abc$36366$n5466_1
.sym 115363 $abc$36366$n3021
.sym 115364 $abc$36366$n4045
.sym 115365 picorv32.reg_op1[27]
.sym 115366 $abc$36366$n5486
.sym 115367 $abc$36366$n3021
.sym 115368 $abc$36366$n4045
.sym 115369 picorv32.reg_op1[21]
.sym 115370 $abc$36366$n5477
.sym 115371 $abc$36366$n3021
.sym 115372 $abc$36366$n4045
.sym 115373 picorv32.reg_op1[17]
.sym 115374 $abc$36366$n5462
.sym 115375 $abc$36366$n5547
.sym 115376 picorv32.cpu_state[4]
.sym 115377 $abc$36366$n5496_1
.sym 115378 $abc$36366$n5497_1
.sym 115379 $abc$36366$n5476_1
.sym 115380 $abc$36366$n5478_1
.sym 115383 $abc$36366$n4420_1
.sym 115384 $abc$36366$n3181
.sym 115385 $abc$36366$n4631
.sym 115386 $abc$36366$n4630_1
.sym 115387 spram_datain0[3]
.sym 115391 $abc$36366$n3181
.sym 115392 picorv32.reg_op1[22]
.sym 115393 picorv32.reg_op2[22]
.sym 115394 $abc$36366$n3182
.sym 115395 picorv32.reg_op1[10]
.sym 115396 picorv32.reg_op2[10]
.sym 115397 picorv32.reg_op1[20]
.sym 115398 picorv32.reg_op2[20]
.sym 115399 picorv32.reg_op1[21]
.sym 115400 picorv32.reg_op2[21]
.sym 115403 $abc$36366$n4421
.sym 115404 $abc$36366$n4419_1
.sym 115405 picorv32.reg_op1[13]
.sym 115406 picorv32.reg_op2[13]
.sym 115407 $abc$36366$n4420_1
.sym 115408 $abc$36366$n3166
.sym 115409 $abc$36366$n4587
.sym 115410 $abc$36366$n4586
.sym 115411 $abc$36366$n4421
.sym 115412 $abc$36366$n4419_1
.sym 115413 picorv32.reg_op1[21]
.sym 115414 picorv32.reg_op2[21]
.sym 115415 picorv32.reg_op1[17]
.sym 115416 picorv32.reg_op2[17]
.sym 115417 picorv32.reg_op1[30]
.sym 115418 picorv32.reg_op2[30]
.sym 115419 $abc$36366$n4420_1
.sym 115420 $abc$36366$n3178
.sym 115421 $abc$36366$n4669_1
.sym 115422 $abc$36366$n4668
.sym 115423 $abc$36366$n3177
.sym 115424 $abc$36366$n3180
.sym 115425 $abc$36366$n3183
.sym 115426 $abc$36366$n3184
.sym 115427 $abc$36366$n4421
.sym 115428 $abc$36366$n4419_1
.sym 115429 picorv32.reg_op1[29]
.sym 115430 picorv32.reg_op2[29]
.sym 115435 picorv32.reg_op1[29]
.sym 115436 picorv32.reg_op2[29]
.sym 115439 picorv32.reg_op1[8]
.sym 115440 picorv32.reg_op2[8]
.sym 115441 picorv32.reg_op1[11]
.sym 115442 picorv32.reg_op2[11]
.sym 115443 $abc$36366$n3178
.sym 115444 picorv32.reg_op1[18]
.sym 115445 picorv32.reg_op2[18]
.sym 115446 $abc$36366$n3179
.sym 115447 $abc$36366$n4643
.sym 115448 $abc$36366$n4646
.sym 115449 $abc$36366$n4644
.sym 115451 picorv32.reg_op2[2]
.sym 115455 $abc$36366$n4577
.sym 115456 picorv32.reg_op2[4]
.sym 115457 $abc$36366$n4604
.sym 115458 $abc$36366$n4663_1
.sym 115459 $abc$36366$n5430
.sym 115460 $abc$36366$n5431
.sym 115461 picorv32.instr_sub
.sym 115462 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115463 picorv32.reg_op2[5]
.sym 115467 $abc$36366$n5424
.sym 115468 $abc$36366$n5425
.sym 115469 picorv32.instr_sub
.sym 115470 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115471 picorv32.reg_op2[7]
.sym 115475 picorv32.reg_op2[4]
.sym 115479 picorv32.reg_op2[8]
.sym 115483 $abc$36366$n5454
.sym 115484 $abc$36366$n5455
.sym 115485 picorv32.instr_sub
.sym 115486 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115487 $abc$36366$n5466
.sym 115488 $abc$36366$n5467
.sym 115489 picorv32.instr_sub
.sym 115490 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115491 picorv32.reg_op2[10]
.sym 115495 picorv32.reg_op2[13]
.sym 115499 $abc$36366$n5463
.sym 115500 $abc$36366$n5464
.sym 115501 picorv32.instr_sub
.sym 115502 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115503 picorv32.reg_op2[9]
.sym 115507 $abc$36366$n5460
.sym 115508 $abc$36366$n5461
.sym 115509 picorv32.instr_sub
.sym 115510 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115511 $abc$36366$n5469
.sym 115512 $abc$36366$n5470
.sym 115513 picorv32.instr_sub
.sym 115514 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115515 $abc$36366$n5478
.sym 115516 $abc$36366$n5479
.sym 115517 picorv32.instr_sub
.sym 115518 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115519 picorv32.reg_op2[20]
.sym 115523 picorv32.reg_op2[23]
.sym 115527 $abc$36366$n5490
.sym 115528 $abc$36366$n5491
.sym 115529 picorv32.instr_sub
.sym 115530 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115531 picorv32.reg_op2[22]
.sym 115535 picorv32.reg_op1[25]
.sym 115536 picorv32.reg_op1[24]
.sym 115537 picorv32.reg_op2[0]
.sym 115539 sram_bus_dat_w[0]
.sym 115543 picorv32.reg_op2[31]
.sym 115547 $abc$36366$n13
.sym 115551 picorv32.reg_op2[28]
.sym 115555 $abc$36366$n5481
.sym 115556 $abc$36366$n5482
.sym 115557 picorv32.instr_sub
.sym 115558 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115559 $abc$36366$n5475
.sym 115560 $abc$36366$n5476
.sym 115561 picorv32.instr_sub
.sym 115562 picorv32.is_lui_auipc_jal_jalr_addi_add_sub
.sym 115567 $abc$36366$n4421
.sym 115568 $abc$36366$n4419_1
.sym 115569 picorv32.reg_op1[28]
.sym 115570 picorv32.reg_op2[28]
.sym 115571 $abc$36366$n4420_1
.sym 115572 $abc$36366$n3175
.sym 115573 $abc$36366$n4665
.sym 115574 $abc$36366$n4664
.sym 115575 $abc$36366$n5079_1
.sym 115576 $abc$36366$n5080
.sym 115577 $abc$36366$n5083_1
.sym 115578 $abc$36366$n2848
.sym 115579 basesoc_uart_rx_fifo_level0[4]
.sym 115580 $abc$36366$n3279
.sym 115581 basesoc_uart_rx_fifo_syncfifo_we
.sym 115583 csrbank1_scratch2_w[0]
.sym 115584 $abc$36366$n3214
.sym 115585 $abc$36366$n5039_1
.sym 115587 $abc$36366$n2848
.sym 115588 sram_bus_we
.sym 115591 $abc$36366$n5041
.sym 115592 $abc$36366$n5037_1
.sym 115593 $abc$36366$n2848
.sym 115595 spram_datain0[6]
.sym 115599 csrbank1_scratch0_w[0]
.sym 115600 $abc$36366$n3209
.sym 115601 $abc$36366$n5038
.sym 115602 $abc$36366$n5040
.sym 115603 $abc$36366$n6270
.sym 115607 $abc$36366$n3307
.sym 115608 csrbank1_bus_errors3_w[6]
.sym 115611 $abc$36366$n3307
.sym 115612 csrbank1_bus_errors3_w[0]
.sym 115613 $abc$36366$n3311
.sym 115614 csrbank1_bus_errors0_w[0]
.sym 115615 csrbank1_bus_errors2_w[6]
.sym 115616 $abc$36366$n3304
.sym 115617 $abc$36366$n5075_1
.sym 115618 $abc$36366$n5074
.sym 115619 $abc$36366$n3301
.sym 115620 csrbank1_bus_errors1_w[6]
.sym 115621 $abc$36366$n3311
.sym 115622 csrbank1_bus_errors0_w[6]
.sym 115623 csrbank1_scratch3_w[2]
.sym 115624 $abc$36366$n3217
.sym 115625 $abc$36366$n5052
.sym 115626 $abc$36366$n5051
.sym 115627 sram_bus_adr[3]
.sym 115628 $abc$36366$n2851_1
.sym 115631 sram_bus_dat_w[6]
.sym 115635 $abc$36366$n3211
.sym 115636 csrbank1_scratch1_w[3]
.sym 115637 $abc$36366$n3311
.sym 115638 csrbank1_bus_errors0_w[3]
.sym 115639 $abc$36366$n5535
.sym 115640 $abc$36366$n5551_1
.sym 115641 $abc$36366$n4955
.sym 115642 $abc$36366$n3290
.sym 115643 $abc$36366$n5067_1
.sym 115644 $abc$36366$n5070
.sym 115645 $abc$36366$n5071_1
.sym 115646 $abc$36366$n2848
.sym 115647 $abc$36366$n3307
.sym 115648 csrbank1_bus_errors3_w[2]
.sym 115649 $abc$36366$n3301
.sym 115650 csrbank1_bus_errors1_w[2]
.sym 115651 csrbank1_bus_errors1_w[4]
.sym 115652 csrbank1_bus_errors1_w[5]
.sym 115653 csrbank1_bus_errors1_w[6]
.sym 115654 csrbank1_bus_errors1_w[7]
.sym 115655 $abc$36366$n3301
.sym 115656 csrbank1_bus_errors1_w[5]
.sym 115657 $abc$36366$n88
.sym 115658 $abc$36366$n3209
.sym 115659 $abc$36366$n3307
.sym 115660 csrbank1_bus_errors3_w[7]
.sym 115661 $abc$36366$n3301
.sym 115662 csrbank1_bus_errors1_w[7]
.sym 115663 $abc$36366$n3215
.sym 115664 basesoc_timer0_zero_trigger
.sym 115665 basesoc_timer0_zero_pending
.sym 115666 $abc$36366$n3212
.sym 115667 csrbank1_bus_errors3_w[1]
.sym 115668 $abc$36366$n3307
.sym 115669 $abc$36366$n3209
.sym 115670 csrbank1_scratch0_w[1]
.sym 115671 csrbank1_bus_errors2_w[4]
.sym 115672 csrbank1_bus_errors2_w[5]
.sym 115673 csrbank1_bus_errors2_w[6]
.sym 115674 csrbank1_bus_errors2_w[7]
.sym 115675 $abc$36366$n3307
.sym 115676 csrbank1_bus_errors3_w[5]
.sym 115677 $abc$36366$n3304
.sym 115678 csrbank1_bus_errors2_w[5]
.sym 115679 $abc$36366$n3222
.sym 115680 $abc$36366$n3223
.sym 115681 $abc$36366$n3224
.sym 115682 $abc$36366$n3225
.sym 115683 basesoc_timer0_value[8]
.sym 115687 csrbank1_bus_errors3_w[0]
.sym 115688 csrbank1_bus_errors3_w[1]
.sym 115689 csrbank1_bus_errors3_w[2]
.sym 115690 csrbank1_bus_errors3_w[3]
.sym 115691 csrbank1_bus_errors3_w[4]
.sym 115692 csrbank1_bus_errors3_w[5]
.sym 115693 csrbank1_bus_errors3_w[6]
.sym 115694 csrbank1_bus_errors3_w[7]
.sym 115695 sram_bus_adr[4]
.sym 115696 $abc$36366$n3329_1
.sym 115697 $abc$36366$n3212
.sym 115699 sram_bus_adr[4]
.sym 115700 $abc$36366$n5550
.sym 115701 $abc$36366$n3329_1
.sym 115702 $abc$36366$n5549
.sym 115703 $abc$36366$n5544
.sym 115704 $abc$36366$n5013
.sym 115705 $abc$36366$n5018
.sym 115706 $abc$36366$n3290
.sym 115707 $abc$36366$n4995_1
.sym 115708 $abc$36366$n5001_1
.sym 115709 $abc$36366$n5002_1
.sym 115710 $abc$36366$n3290
.sym 115711 csrbank3_reload2_w[0]
.sym 115712 $abc$36366$n3306
.sym 115713 $abc$36366$n4960_1
.sym 115714 $abc$36366$n4956_1
.sym 115715 $abc$36366$n3296
.sym 115716 csrbank3_load2_w[4]
.sym 115717 $abc$36366$n3294
.sym 115718 csrbank3_load1_w[4]
.sym 115719 csrbank3_load1_w[1]
.sym 115720 $abc$36366$n5171
.sym 115721 csrbank3_en0_w
.sym 115723 basesoc_timer0_value[8]
.sym 115724 basesoc_timer0_value[9]
.sym 115725 basesoc_timer0_value[10]
.sym 115726 basesoc_timer0_value[11]
.sym 115727 $abc$36366$n3296
.sym 115728 csrbank3_load2_w[1]
.sym 115729 $abc$36366$n3294
.sym 115730 csrbank3_load1_w[1]
.sym 115731 csrbank3_reload1_w[1]
.sym 115732 $abc$36366$n6474
.sym 115733 basesoc_timer0_zero_trigger
.sym 115735 $abc$36366$n4962_1
.sym 115736 csrbank3_value2_w[0]
.sym 115737 $abc$36366$n4961
.sym 115738 csrbank3_value1_w[0]
.sym 115739 csrbank3_reload1_w[6]
.sym 115740 $abc$36366$n3303
.sym 115741 $abc$36366$n3294
.sym 115742 csrbank3_load1_w[6]
.sym 115743 csrbank3_load0_w[6]
.sym 115744 $abc$36366$n3292
.sym 115745 $abc$36366$n5019
.sym 115747 csrbank3_reload2_w[0]
.sym 115748 $abc$36366$n6495
.sym 115749 basesoc_timer0_zero_trigger
.sym 115751 basesoc_timer0_value[16]
.sym 115755 $abc$36366$n4959_1
.sym 115756 csrbank3_value0_w[3]
.sym 115757 $abc$36366$n3292
.sym 115758 csrbank3_load0_w[3]
.sym 115759 sram_bus_adr[4]
.sym 115760 $abc$36366$n3209
.sym 115763 basesoc_timer0_value[3]
.sym 115767 csrbank3_load1_w[5]
.sym 115768 $abc$36366$n5179_1
.sym 115769 csrbank3_en0_w
.sym 115771 csrbank3_load2_w[0]
.sym 115772 $abc$36366$n5185_1
.sym 115773 csrbank3_en0_w
.sym 115775 csrbank3_load0_w[3]
.sym 115776 $abc$36366$n5159
.sym 115777 csrbank3_en0_w
.sym 115779 csrbank3_reload1_w[5]
.sym 115780 $abc$36366$n3303
.sym 115781 $abc$36366$n3294
.sym 115782 csrbank3_load1_w[5]
.sym 115783 csrbank3_reload1_w[5]
.sym 115784 $abc$36366$n6486
.sym 115785 basesoc_timer0_zero_trigger
.sym 115787 $abc$36366$n4989_1
.sym 115788 $abc$36366$n4991
.sym 115789 $abc$36366$n4992_1
.sym 115790 $abc$36366$n4993_1
.sym 115791 csrbank3_reload1_w[2]
.sym 115792 $abc$36366$n6477
.sym 115793 basesoc_timer0_zero_trigger
.sym 115795 csrbank3_load1_w[2]
.sym 115796 $abc$36366$n5173_1
.sym 115797 csrbank3_en0_w
.sym 115799 csrbank3_value1_w[5]
.sym 115800 $abc$36366$n4961
.sym 115801 $abc$36366$n5005_1
.sym 115802 $abc$36366$n5006
.sym 115803 csrbank3_reload1_w[1]
.sym 115804 $abc$36366$n3303
.sym 115805 $abc$36366$n3292
.sym 115806 csrbank3_load0_w[1]
.sym 115807 csrbank3_reload2_w[1]
.sym 115808 $abc$36366$n6498
.sym 115809 basesoc_timer0_zero_trigger
.sym 115811 csrbank3_reload2_w[7]
.sym 115812 $abc$36366$n3306
.sym 115813 $abc$36366$n5026
.sym 115815 csrbank3_reload2_w[1]
.sym 115816 $abc$36366$n3306
.sym 115817 $abc$36366$n4971_1
.sym 115818 $abc$36366$n4970
.sym 115819 sram_bus_dat_w[5]
.sym 115823 sram_bus_dat_w[2]
.sym 115827 $abc$36366$n4959_1
.sym 115828 csrbank3_value0_w[7]
.sym 115829 $abc$36366$n3309
.sym 115830 csrbank3_reload3_w[7]
.sym 115843 csrbank3_load2_w[1]
.sym 115844 $abc$36366$n5187_1
.sym 115845 csrbank3_en0_w
.sym 115895 $abc$36366$n3854_1
.sym 115896 $abc$36366$n5368
.sym 115897 $abc$36366$n3848_1
.sym 115898 $abc$36366$n5308
.sym 115899 $abc$36366$n3854_1
.sym 115900 $abc$36366$n5371
.sym 115901 $abc$36366$n3848_1
.sym 115902 $abc$36366$n5311
.sym 115903 $abc$36366$n3870_1
.sym 115904 $abc$36366$n5175
.sym 115905 $abc$36366$n3846_1
.sym 115907 $abc$36366$n3854_1
.sym 115908 $abc$36366$n5372
.sym 115909 $abc$36366$n3848_1
.sym 115910 $abc$36366$n5312
.sym 115911 $abc$36366$n3866
.sym 115912 $abc$36366$n5172
.sym 115913 $abc$36366$n3846_1
.sym 115915 $abc$36366$n3853_1
.sym 115916 $abc$36366$n5163
.sym 115917 $abc$36366$n3846_1
.sym 115919 $abc$36366$n3862
.sym 115920 $abc$36366$n5169
.sym 115921 $abc$36366$n3846_1
.sym 115923 $abc$36366$n3858_1
.sym 115924 $abc$36366$n5166
.sym 115925 $abc$36366$n3846_1
.sym 115927 $abc$36366$n3854_1
.sym 115928 $abc$36366$n5378
.sym 115929 $abc$36366$n3848_1
.sym 115930 $abc$36366$n5318
.sym 115931 $abc$36366$n3854_1
.sym 115932 $abc$36366$n5374
.sym 115933 $abc$36366$n3848_1
.sym 115934 $abc$36366$n5314
.sym 115935 $abc$36366$n3878
.sym 115936 $abc$36366$n5181
.sym 115937 $abc$36366$n3846_1
.sym 115939 $abc$36366$n3854_1
.sym 115940 $abc$36366$n5376
.sym 115941 $abc$36366$n3848_1
.sym 115942 $abc$36366$n5316
.sym 115943 $abc$36366$n2908
.sym 115944 $abc$36366$n3429
.sym 115945 picorv32.reg_op1[1]
.sym 115946 picorv32.reg_op1[0]
.sym 115947 $abc$36366$n3882_1
.sym 115948 $abc$36366$n5184
.sym 115949 $abc$36366$n3846_1
.sym 115951 $abc$36366$n3894_1
.sym 115952 $abc$36366$n5193
.sym 115953 $abc$36366$n3846_1
.sym 115955 $abc$36366$n3854_1
.sym 115956 $abc$36366$n5375
.sym 115957 $abc$36366$n3848_1
.sym 115958 $abc$36366$n5315
.sym 115959 $abc$36366$n3854_1
.sym 115960 $abc$36366$n5377
.sym 115961 $abc$36366$n3848_1
.sym 115962 $abc$36366$n5317
.sym 115963 $abc$36366$n3854_1
.sym 115964 $abc$36366$n5386
.sym 115965 $abc$36366$n3848_1
.sym 115966 $abc$36366$n5326
.sym 115967 $abc$36366$n4251_1
.sym 115968 $abc$36366$n4729
.sym 115969 $abc$36366$n4730_1
.sym 115971 $abc$36366$n3926_1
.sym 115972 $abc$36366$n5217
.sym 115973 $abc$36366$n3846_1
.sym 115975 $abc$36366$n3854_1
.sym 115976 $abc$36366$n5379
.sym 115977 $abc$36366$n3848_1
.sym 115978 $abc$36366$n5319
.sym 115979 $abc$36366$n5166
.sym 115983 $abc$36366$n5157
.sym 115987 $abc$36366$n3890_1
.sym 115988 $abc$36366$n5190
.sym 115989 $abc$36366$n3846_1
.sym 115991 $abc$36366$n3934_1
.sym 115992 $abc$36366$n5223
.sym 115993 $abc$36366$n3846_1
.sym 115995 $abc$36366$n5199
.sym 115999 $abc$36366$n3854_1
.sym 116000 $abc$36366$n5383
.sym 116001 $abc$36366$n3848_1
.sym 116002 $abc$36366$n5323
.sym 116003 $abc$36366$n3854_1
.sym 116004 $abc$36366$n5382
.sym 116005 $abc$36366$n3848_1
.sym 116006 $abc$36366$n5322
.sym 116007 $abc$36366$n3898_1
.sym 116008 $abc$36366$n5196
.sym 116009 $abc$36366$n3846_1
.sym 116011 $abc$36366$n3914_1
.sym 116012 $abc$36366$n5208
.sym 116013 $abc$36366$n3846_1
.sym 116015 $abc$36366$n5202
.sym 116019 $abc$36366$n3854_1
.sym 116020 $abc$36366$n5388
.sym 116021 $abc$36366$n3848_1
.sym 116022 $abc$36366$n5328
.sym 116023 $abc$36366$n3958_1
.sym 116024 $abc$36366$n5241
.sym 116025 $abc$36366$n3846_1
.sym 116027 $abc$36366$n3854_1
.sym 116028 $abc$36366$n5390
.sym 116029 $abc$36366$n3848_1
.sym 116030 $abc$36366$n5330
.sym 116031 $abc$36366$n5190
.sym 116035 $abc$36366$n3942_1
.sym 116036 $abc$36366$n5229
.sym 116037 $abc$36366$n3846_1
.sym 116039 $abc$36366$n3854_1
.sym 116040 $abc$36366$n5392
.sym 116041 $abc$36366$n3848_1
.sym 116042 $abc$36366$n5332
.sym 116043 $abc$36366$n3854_1
.sym 116044 $abc$36366$n5391
.sym 116045 $abc$36366$n3848_1
.sym 116046 $abc$36366$n5331
.sym 116047 $abc$36366$n3854_1
.sym 116048 $abc$36366$n5394
.sym 116049 $abc$36366$n3848_1
.sym 116050 $abc$36366$n5334
.sym 116051 $abc$36366$n5223
.sym 116055 picorv32.reg_next_pc[22]
.sym 116056 $abc$36366$n3924_1
.sym 116057 $abc$36366$n3836_1
.sym 116058 $abc$36366$n3838_1
.sym 116059 $abc$36366$n3910_1
.sym 116060 $abc$36366$n5205
.sym 116061 $abc$36366$n3846_1
.sym 116063 $abc$36366$n4769_1
.sym 116064 $abc$36366$n4746
.sym 116067 picorv32.reg_next_pc[22]
.sym 116068 picorv32.irq_state[0]
.sym 116069 $abc$36366$n4355
.sym 116070 $abc$36366$n4354_1
.sym 116071 $abc$36366$n3946_1
.sym 116072 $abc$36366$n5232
.sym 116073 $abc$36366$n3846_1
.sym 116075 $abc$36366$n5523
.sym 116076 $abc$36366$n5973
.sym 116077 $abc$36366$n3924_1
.sym 116078 $abc$36366$n2845
.sym 116079 $abc$36366$n3950_1
.sym 116080 $abc$36366$n5235
.sym 116081 $abc$36366$n3846_1
.sym 116083 picorv32.reg_next_pc[27]
.sym 116084 picorv32.irq_state[0]
.sym 116085 $abc$36366$n207
.sym 116086 $abc$36366$n5983
.sym 116087 $abc$36366$n5238
.sym 116091 picorv32.reg_next_pc[15]
.sym 116092 $abc$36366$n3896_1
.sym 116093 $abc$36366$n3836_1
.sym 116094 $abc$36366$n3838_1
.sym 116095 $abc$36366$n3838_1
.sym 116096 picorv32.reg_next_pc[27]
.sym 116097 $abc$36366$n3944_1
.sym 116099 picorv32.irq_state[0]
.sym 116100 picorv32.reg_next_pc[10]
.sym 116101 $abc$36366$n3051
.sym 116102 picorv32.irq_state[1]
.sym 116103 $abc$36366$n3838_1
.sym 116104 picorv32.reg_next_pc[28]
.sym 116105 $abc$36366$n3948_1
.sym 116107 $abc$36366$n5172
.sym 116111 picorv32.irq_state[0]
.sym 116112 picorv32.reg_next_pc[8]
.sym 116113 $abc$36366$n3059
.sym 116114 picorv32.irq_state[1]
.sym 116115 $abc$36366$n5226
.sym 116119 picorv32.reg_next_pc[13]
.sym 116120 picorv32.irq_state[0]
.sym 116121 $abc$36366$n207
.sym 116122 $abc$36366$n5955
.sym 116123 picorv32.reg_next_pc[11]
.sym 116124 picorv32.irq_state[0]
.sym 116125 $abc$36366$n207
.sym 116126 $abc$36366$n5951
.sym 116127 $abc$36366$n5241
.sym 116131 $abc$36366$n3838_1
.sym 116132 picorv32.reg_next_pc[26]
.sym 116133 $abc$36366$n3940_1
.sym 116135 $abc$36366$n4321_1
.sym 116136 $abc$36366$n4322_1
.sym 116139 $abc$36366$n5193
.sym 116143 picorv32.reg_out[15]
.sym 116144 picorv32.alu_out_q[15]
.sym 116145 picorv32.latched_stalu
.sym 116147 picorv32.cpu_state[3]
.sym 116148 $abc$36366$n7111
.sym 116149 picorv32.cpu_state[4]
.sym 116150 picorv32.reg_op1[8]
.sym 116151 picorv32.reg_pc[7]
.sym 116152 $abc$36366$n4053_1
.sym 116153 picorv32.cpu_state[2]
.sym 116154 $abc$36366$n4085_1
.sym 116155 picorv32.reg_next_pc[4]
.sym 116156 picorv32.reg_out[4]
.sym 116157 $abc$36366$n3836_1
.sym 116159 picorv32.irq_state[0]
.sym 116160 picorv32.reg_next_pc[30]
.sym 116161 $abc$36366$n3054
.sym 116162 picorv32.irq_state[1]
.sym 116163 $abc$36366$n4327_1
.sym 116164 $abc$36366$n4328_1
.sym 116167 $abc$36366$n4713
.sym 116168 $abc$36366$n3829_1
.sym 116169 $abc$36366$n4716
.sym 116171 picorv32.cpuregs_wrdata[11]
.sym 116175 $abc$36366$n4080_1
.sym 116176 picorv32.reg_pc[9]
.sym 116177 picorv32.cpuregs_rs1[9]
.sym 116178 $abc$36366$n4037_1
.sym 116179 picorv32.reg_out[28]
.sym 116180 picorv32.alu_out_q[28]
.sym 116181 picorv32.latched_stalu
.sym 116182 $abc$36366$n3836_1
.sym 116183 picorv32.reg_pc[14]
.sym 116184 $abc$36366$n4053_1
.sym 116185 picorv32.cpu_state[2]
.sym 116186 $abc$36366$n4133
.sym 116187 picorv32.reg_op1[29]
.sym 116188 $abc$36366$n4027_1
.sym 116189 $abc$36366$n3870
.sym 116191 picorv32.reg_op1[28]
.sym 116192 $abc$36366$n4025_1
.sym 116193 $abc$36366$n3870
.sym 116195 picorv32.irq_state[0]
.sym 116196 picorv32.reg_next_pc[28]
.sym 116197 $abc$36366$n3046
.sym 116198 picorv32.irq_state[1]
.sym 116199 picorv32.reg_out[28]
.sym 116200 picorv32.alu_out_q[28]
.sym 116201 picorv32.latched_stalu
.sym 116202 $abc$36366$n2845
.sym 116203 picorv32.reg_next_pc[28]
.sym 116204 picorv32.reg_out[28]
.sym 116205 $abc$36366$n3836_1
.sym 116207 $abc$36366$n5985
.sym 116208 $abc$36366$n207
.sym 116209 $abc$36366$n4374_1
.sym 116210 $abc$36366$n4375_1
.sym 116211 picorv32.irq_state[0]
.sym 116212 picorv32.reg_next_pc[26]
.sym 116213 $abc$36366$n3056
.sym 116214 picorv32.irq_state[1]
.sym 116215 $abc$36366$n4053_1
.sym 116216 picorv32.cpu_state[2]
.sym 116217 picorv32.reg_pc[5]
.sym 116219 picorv32.decoded_imm[2]
.sym 116220 picorv32.reg_pc[2]
.sym 116221 picorv32.cpu_state[3]
.sym 116223 $abc$36366$n3021
.sym 116224 $abc$36366$n4045
.sym 116225 picorv32.reg_op1[10]
.sym 116226 $abc$36366$n5444
.sym 116227 $abc$36366$n4370
.sym 116228 $abc$36366$n4372_1
.sym 116231 $abc$36366$n3024
.sym 116232 $abc$36366$n5141
.sym 116233 $abc$36366$n4885
.sym 116234 $abc$36366$n5438
.sym 116235 $abc$36366$n3021
.sym 116236 $abc$36366$n4045
.sym 116237 picorv32.reg_op1[1]
.sym 116238 $abc$36366$n5424_1
.sym 116239 $abc$36366$n3021
.sym 116240 $abc$36366$n4045
.sym 116241 picorv32.reg_op1[4]
.sym 116242 $abc$36366$n5432
.sym 116243 $abc$36366$n3021
.sym 116244 $abc$36366$n4045
.sym 116245 picorv32.reg_op1[7]
.sym 116246 $abc$36366$n5439_1
.sym 116247 $abc$36366$n3024
.sym 116248 $abc$36366$n5141
.sym 116249 $abc$36366$n4892
.sym 116250 $abc$36366$n5455_1
.sym 116251 $abc$36366$n3021
.sym 116252 $abc$36366$n4045
.sym 116253 picorv32.reg_op1[14]
.sym 116254 $abc$36366$n5456
.sym 116255 $abc$36366$n4080_1
.sym 116256 picorv32.reg_pc[29]
.sym 116257 picorv32.cpuregs_rs1[29]
.sym 116258 $abc$36366$n4037_1
.sym 116259 $abc$36366$n4080_1
.sym 116260 picorv32.reg_pc[22]
.sym 116261 picorv32.cpuregs_rs1[22]
.sym 116262 $abc$36366$n4037_1
.sym 116263 $abc$36366$n4037_1
.sym 116264 picorv32.cpuregs_rs1[19]
.sym 116265 $abc$36366$n4167
.sym 116267 $abc$36366$n2995
.sym 116268 picorv32.reg_op1[29]
.sym 116269 $abc$36366$n4036_1
.sym 116270 picorv32.reg_op1[31]
.sym 116271 picorv32.cpuregs_rs1[30]
.sym 116272 $abc$36366$n4037_1
.sym 116273 $abc$36366$n4239_1
.sym 116274 $abc$36366$n3007_1
.sym 116275 $abc$36366$n4053_1
.sym 116276 picorv32.cpu_state[2]
.sym 116277 picorv32.reg_pc[13]
.sym 116279 $abc$36366$n4900
.sym 116280 $abc$36366$n5141
.sym 116281 $abc$36366$n5480
.sym 116283 $abc$36366$n4080_1
.sym 116284 picorv32.reg_pc[28]
.sym 116285 $abc$36366$n3024
.sym 116286 $abc$36366$n4906
.sym 116287 $abc$36366$n5141
.sym 116288 $abc$36366$n4906
.sym 116289 $abc$36366$n4225_1
.sym 116290 $abc$36366$n4227_1
.sym 116291 $abc$36366$n4080_1
.sym 116292 picorv32.reg_pc[30]
.sym 116293 $abc$36366$n3024
.sym 116294 $abc$36366$n4908
.sym 116295 picorv32.reg_op1[9]
.sym 116296 $abc$36366$n4045
.sym 116297 $abc$36366$n4100_1
.sym 116298 $abc$36366$n4102_1
.sym 116299 $abc$36366$n3021
.sym 116300 $abc$36366$n4045
.sym 116301 picorv32.reg_op1[22]
.sym 116302 $abc$36366$n4188
.sym 116303 $abc$36366$n4900
.sym 116304 $abc$36366$n3024
.sym 116305 $abc$36366$n4190
.sym 116306 $abc$36366$n4189
.sym 116307 $abc$36366$n3021
.sym 116308 $abc$36366$n4045
.sym 116309 picorv32.reg_op1[28]
.sym 116310 $abc$36366$n5488_1
.sym 116311 $abc$36366$n3021
.sym 116312 $abc$36366$n4045
.sym 116313 picorv32.reg_op1[29]
.sym 116314 $abc$36366$n4231_1
.sym 116315 $abc$36366$n5141
.sym 116316 $abc$36366$n4908
.sym 116317 $abc$36366$n4238
.sym 116318 $abc$36366$n4240_1
.sym 116319 $abc$36366$n3021
.sym 116320 picorv32.reg_op1[26]
.sym 116321 $abc$36366$n4211
.sym 116323 $abc$36366$n3021
.sym 116324 $abc$36366$n4045
.sym 116325 picorv32.reg_op1[30]
.sym 116326 $abc$36366$n5492
.sym 116327 $abc$36366$n2995
.sym 116328 picorv32.reg_op1[21]
.sym 116331 $abc$36366$n4907
.sym 116332 $abc$36366$n5141
.sym 116333 $abc$36366$n5490_1
.sym 116335 $abc$36366$n4036_1
.sym 116336 picorv32.reg_op1[23]
.sym 116337 $abc$36366$n4191
.sym 116338 $abc$36366$n3007_1
.sym 116339 $abc$36366$n4907
.sym 116340 $abc$36366$n3024
.sym 116341 $abc$36366$n4233_1
.sym 116342 $abc$36366$n4232
.sym 116343 $abc$36366$n3168
.sym 116344 $abc$36366$n3163
.sym 116345 $abc$36366$n3169
.sym 116346 $abc$36366$n3170
.sym 116347 $abc$36366$n4421
.sym 116348 $abc$36366$n4420_1
.sym 116349 picorv32.reg_op1[1]
.sym 116350 picorv32.reg_op2[1]
.sym 116355 picorv32.reg_op1[3]
.sym 116356 picorv32.reg_op2[3]
.sym 116357 picorv32.reg_op1[12]
.sym 116358 picorv32.reg_op2[12]
.sym 116359 $abc$36366$n4417_1
.sym 116360 $abc$36366$n4513
.sym 116361 $abc$36366$n4520_1
.sym 116362 $abc$36366$n4521_1
.sym 116363 picorv32.reg_op1[5]
.sym 116364 picorv32.reg_op2[5]
.sym 116365 $abc$36366$n4419_1
.sym 116366 $abc$36366$n4522
.sym 116367 $abc$36366$n4417_1
.sym 116368 $abc$36366$n4426_1
.sym 116369 $abc$36366$n4458
.sym 116370 $abc$36366$n4460_1
.sym 116371 $abc$36366$n4421
.sym 116372 $abc$36366$n4420_1
.sym 116373 picorv32.reg_op1[5]
.sym 116374 picorv32.reg_op2[5]
.sym 116375 $abc$36366$n4421
.sym 116376 $abc$36366$n4419_1
.sym 116377 picorv32.reg_op1[15]
.sym 116378 picorv32.reg_op2[15]
.sym 116379 picorv32.reg_op1[15]
.sym 116380 picorv32.reg_op2[15]
.sym 116383 picorv32.reg_op1[1]
.sym 116384 picorv32.reg_op2[1]
.sym 116385 $abc$36366$n4419_1
.sym 116386 $abc$36366$n4459_1
.sym 116391 $abc$36366$n4421
.sym 116392 $abc$36366$n4419_1
.sym 116393 picorv32.reg_op1[9]
.sym 116394 picorv32.reg_op2[9]
.sym 116395 $abc$36366$n4596_1
.sym 116396 $abc$36366$n4599_1
.sym 116399 $abc$36366$n4420_1
.sym 116400 $abc$36366$n3168
.sym 116401 $abc$36366$n4601_1
.sym 116402 $abc$36366$n4600_1
.sym 116407 $abc$36366$n3162
.sym 116408 $abc$36366$n3171
.sym 116409 $abc$36366$n3176
.sym 116410 $abc$36366$n3185
.sym 116411 $abc$36366$n4638
.sym 116412 $abc$36366$n4641
.sym 116413 $abc$36366$n4639_1
.sym 116415 $abc$36366$n4604
.sym 116416 $abc$36366$n4597_1
.sym 116417 $abc$36366$n4676
.sym 116419 $abc$36366$n4420_1
.sym 116420 picorv32.reg_op1[23]
.sym 116421 picorv32.reg_op2[23]
.sym 116422 $abc$36366$n4640
.sym 116423 $abc$36366$n4421
.sym 116424 $abc$36366$n4419_1
.sym 116425 picorv32.reg_op1[23]
.sym 116426 picorv32.reg_op2[23]
.sym 116427 $abc$36366$n4598_1
.sym 116428 $abc$36366$n4597_1
.sym 116429 picorv32.reg_op2[4]
.sym 116430 $abc$36366$n4417_1
.sym 116431 picorv32.reg_op2[4]
.sym 116432 $abc$36366$n4539
.sym 116433 $abc$36366$n4604
.sym 116435 picorv32.reg_op2[3]
.sym 116436 $abc$36366$n4456_1
.sym 116437 $abc$36366$n4540
.sym 116439 $abc$36366$n4420_1
.sym 116440 picorv32.reg_op1[22]
.sym 116441 picorv32.reg_op2[22]
.sym 116442 $abc$36366$n4635
.sym 116443 $abc$36366$n4633_1
.sym 116444 $abc$36366$n4636_1
.sym 116445 $abc$36366$n4634
.sym 116447 $abc$36366$n4421
.sym 116448 $abc$36366$n4419_1
.sym 116449 picorv32.reg_op1[11]
.sym 116450 picorv32.reg_op2[11]
.sym 116451 picorv32.reg_op2[4]
.sym 116452 $abc$36366$n4528_1
.sym 116453 $abc$36366$n4604
.sym 116455 $abc$36366$n4421
.sym 116456 $abc$36366$n4419_1
.sym 116457 picorv32.reg_op1[22]
.sym 116458 picorv32.reg_op2[22]
.sym 116459 picorv32.reg_op1[25]
.sym 116460 picorv32.reg_op2[25]
.sym 116461 picorv32.reg_op1[26]
.sym 116462 picorv32.reg_op2[26]
.sym 116463 $abc$36366$n4420_1
.sym 116464 picorv32.reg_op1[11]
.sym 116465 picorv32.reg_op2[11]
.sym 116466 $abc$36366$n4572_1
.sym 116471 basesoc_uart_rx_fifo_syncfifo_re
.sym 116479 $abc$36366$n3173
.sym 116480 picorv32.reg_op1[16]
.sym 116481 picorv32.reg_op2[16]
.sym 116482 $abc$36366$n3174
.sym 116483 basesoc_uart_rx_fifo_syncfifo_re
.sym 116484 $abc$36366$n3267
.sym 116485 sys_rst
.sym 116487 $abc$36366$n4421
.sym 116488 $abc$36366$n4419_1
.sym 116489 picorv32.reg_op1[31]
.sym 116490 picorv32.reg_op2[31]
.sym 116491 $abc$36366$n3175
.sym 116492 picorv32.reg_op1[19]
.sym 116493 picorv32.reg_op2[19]
.sym 116494 $abc$36366$n3172
.sym 116495 picorv32.reg_op1[31]
.sym 116496 picorv32.reg_op2[31]
.sym 116499 $abc$36366$n4420_1
.sym 116500 $abc$36366$n3173
.sym 116501 $abc$36366$n4678_1
.sym 116502 $abc$36366$n4677
.sym 116503 $abc$36366$n3262
.sym 116504 sram_bus_dat_w[1]
.sym 116507 basesoc_uart_rx_fifo_level0[4]
.sym 116508 $abc$36366$n3279
.sym 116509 $abc$36366$n3267
.sym 116510 basesoc_uart_rx_fifo_source_valid
.sym 116515 $abc$36366$n13
.sym 116519 $abc$36366$n3263
.sym 116520 $abc$36366$n2852
.sym 116521 sram_bus_adr[2]
.sym 116523 $abc$36366$n4420_1
.sym 116524 picorv32.reg_op1[25]
.sym 116525 picorv32.reg_op2[25]
.sym 116526 $abc$36366$n4651_1
.sym 116527 picorv32.reg_op1[28]
.sym 116528 picorv32.reg_op2[28]
.sym 116535 sram_bus_dat_w[1]
.sym 116543 sram_bus_dat_w[6]
.sym 116547 csrbank4_txfull_w
.sym 116548 $abc$36366$n2851_1
.sym 116549 $abc$36366$n3263
.sym 116551 sram_bus_dat_w[0]
.sym 116555 $abc$36366$n3214
.sym 116556 csrbank1_scratch2_w[1]
.sym 116557 $abc$36366$n92
.sym 116558 $abc$36366$n3211
.sym 116563 $abc$36366$n106
.sym 116564 $abc$36366$n3217
.sym 116565 $abc$36366$n5045
.sym 116567 $abc$36366$n2851_1
.sym 116568 sram_bus_adr[3]
.sym 116571 $abc$36366$n86
.sym 116572 $abc$36366$n3209
.sym 116573 $abc$36366$n3311
.sym 116574 csrbank1_bus_errors0_w[4]
.sym 116575 $abc$36366$n5049
.sym 116576 $abc$36366$n5050
.sym 116577 $abc$36366$n5053_1
.sym 116578 $abc$36366$n2848
.sym 116579 $abc$36366$n5073_1
.sym 116580 $abc$36366$n5076
.sym 116581 $abc$36366$n5077_1
.sym 116582 $abc$36366$n2848
.sym 116583 $abc$36366$n3217
.sym 116584 csrbank1_scratch3_w[6]
.sym 116585 $abc$36366$n90
.sym 116586 $abc$36366$n3209
.sym 116587 $abc$36366$n3214
.sym 116588 csrbank1_scratch2_w[6]
.sym 116589 $abc$36366$n98
.sym 116590 $abc$36366$n3211
.sym 116591 $abc$36366$n3209
.sym 116592 csrbank1_scratch0_w[2]
.sym 116593 $abc$36366$n3311
.sym 116594 csrbank1_bus_errors0_w[2]
.sym 116595 $abc$36366$n5065_1
.sym 116596 $abc$36366$n5061_1
.sym 116597 $abc$36366$n2848
.sym 116599 csrbank1_bus_errors1_w[3]
.sym 116600 $abc$36366$n3301
.sym 116601 $abc$36366$n3217
.sym 116602 csrbank1_scratch3_w[3]
.sym 116603 $abc$36366$n84
.sym 116604 $abc$36366$n3209
.sym 116605 $abc$36366$n5057_1
.sym 116607 csrbank1_bus_errors3_w[3]
.sym 116608 $abc$36366$n3307
.sym 116609 $abc$36366$n5056_1
.sym 116611 csrbank1_bus_errors2_w[1]
.sym 116612 $abc$36366$n3304
.sym 116613 $abc$36366$n5044
.sym 116615 sram_bus_adr[3]
.sym 116616 sram_bus_adr[2]
.sym 116617 $abc$36366$n3212
.sym 116619 $abc$36366$n5055
.sym 116620 $abc$36366$n5058_1
.sym 116621 $abc$36366$n5059_1
.sym 116622 $abc$36366$n2848
.sym 116623 $abc$36366$n5043
.sym 116624 $abc$36366$n5046
.sym 116625 $abc$36366$n5047
.sym 116626 $abc$36366$n2848
.sym 116631 sram_bus_dat_w[7]
.sym 116635 sram_bus_adr[2]
.sym 116636 sram_bus_adr[3]
.sym 116637 $abc$36366$n3215
.sym 116639 sram_bus_adr[4]
.sym 116640 $abc$36366$n3304
.sym 116643 sram_bus_adr[4]
.sym 116644 $abc$36366$n3329_1
.sym 116645 $abc$36366$n2852
.sym 116647 sram_bus_adr[4]
.sym 116648 $abc$36366$n3214
.sym 116651 sram_bus_dat_w[3]
.sym 116655 sram_bus_adr[3]
.sym 116656 sram_bus_adr[2]
.sym 116657 $abc$36366$n2852
.sym 116659 csrbank1_bus_errors2_w[3]
.sym 116660 $abc$36366$n3304
.sym 116661 $abc$36366$n3214
.sym 116662 csrbank1_scratch2_w[3]
.sym 116663 $abc$36366$n3217
.sym 116664 csrbank3_load2_w[3]
.sym 116665 csrbank3_reload2_w[3]
.sym 116666 $abc$36366$n3307
.sym 116667 sram_bus_dat_w[0]
.sym 116671 sram_bus_dat_w[2]
.sym 116675 sram_bus_adr[4]
.sym 116676 $abc$36366$n3307
.sym 116679 sram_bus_dat_w[3]
.sym 116683 sram_bus_dat_w[1]
.sym 116687 sram_bus_adr[2]
.sym 116688 sram_bus_adr[3]
.sym 116689 $abc$36366$n3212
.sym 116691 sram_bus_adr[4]
.sym 116692 $abc$36366$n3217
.sym 116695 sram_bus_dat_w[4]
.sym 116699 sram_bus_dat_w[6]
.sym 116703 sram_bus_dat_w[3]
.sym 116707 sram_bus_dat_w[1]
.sym 116711 csrbank3_reload2_w[3]
.sym 116712 $abc$36366$n6504
.sym 116713 basesoc_timer0_zero_trigger
.sym 116715 $abc$36366$n3294
.sym 116716 $abc$36366$n3289
.sym 116717 sys_rst
.sym 116719 sram_bus_dat_w[0]
.sym 116723 sram_bus_dat_w[7]
.sym 116727 csrbank3_load2_w[2]
.sym 116728 $abc$36366$n5189
.sym 116729 csrbank3_en0_w
.sym 116731 csrbank3_load2_w[3]
.sym 116732 $abc$36366$n5191_1
.sym 116733 csrbank3_en0_w
.sym 116735 csrbank3_value1_w[3]
.sym 116736 $abc$36366$n4961
.sym 116737 sram_bus_adr[4]
.sym 116738 $abc$36366$n5538
.sym 116739 csrbank3_reload1_w[2]
.sym 116740 $abc$36366$n3303
.sym 116741 $abc$36366$n3296
.sym 116742 csrbank3_load2_w[2]
.sym 116743 $abc$36366$n5539_1
.sym 116744 $abc$36366$n5540
.sym 116745 $abc$36366$n4990_1
.sym 116746 $abc$36366$n3290
.sym 116747 $abc$36366$n4962_1
.sym 116748 csrbank3_value2_w[3]
.sym 116751 $abc$36366$n4962_1
.sym 116752 csrbank3_value2_w[2]
.sym 116753 $abc$36366$n3294
.sym 116754 csrbank3_load1_w[2]
.sym 116755 csrbank3_value1_w[2]
.sym 116756 $abc$36366$n4961
.sym 116757 $abc$36366$n4981_1
.sym 116758 $abc$36366$n4982
.sym 116759 basesoc_timer0_value[19]
.sym 116763 basesoc_timer0_value[7]
.sym 116767 basesoc_timer0_value[13]
.sym 116771 $abc$36366$n3306
.sym 116772 $abc$36366$n3289
.sym 116773 sys_rst
.sym 116775 $abc$36366$n3303
.sym 116776 $abc$36366$n3289
.sym 116777 sys_rst
.sym 116779 basesoc_timer0_value[1]
.sym 116783 basesoc_timer0_value[11]
.sym 116787 $abc$36366$n4959_1
.sym 116788 csrbank3_value0_w[1]
.sym 116807 sram_bus_dat_w[0]
.sym 116835 user_btn_n
.sym 116856 $abc$36366$n5157
.sym 116861 $abc$36366$n5160
.sym 116865 $abc$36366$n5163
.sym 116866 $auto$alumacc.cc:474:replace_alu$6488.C[4]
.sym 116869 $abc$36366$n5166
.sym 116870 $auto$alumacc.cc:474:replace_alu$6488.C[5]
.sym 116873 $abc$36366$n5169
.sym 116874 $auto$alumacc.cc:474:replace_alu$6488.C[6]
.sym 116877 $abc$36366$n5172
.sym 116878 $auto$alumacc.cc:474:replace_alu$6488.C[7]
.sym 116881 $abc$36366$n5175
.sym 116882 $auto$alumacc.cc:474:replace_alu$6488.C[8]
.sym 116885 $abc$36366$n5178
.sym 116886 $auto$alumacc.cc:474:replace_alu$6488.C[9]
.sym 116889 $abc$36366$n5181
.sym 116890 $auto$alumacc.cc:474:replace_alu$6488.C[10]
.sym 116893 $abc$36366$n5184
.sym 116894 $auto$alumacc.cc:474:replace_alu$6488.C[11]
.sym 116897 $abc$36366$n5187
.sym 116898 $auto$alumacc.cc:474:replace_alu$6488.C[12]
.sym 116901 $abc$36366$n5190
.sym 116902 $auto$alumacc.cc:474:replace_alu$6488.C[13]
.sym 116905 $abc$36366$n5193
.sym 116906 $auto$alumacc.cc:474:replace_alu$6488.C[14]
.sym 116909 $abc$36366$n5196
.sym 116910 $auto$alumacc.cc:474:replace_alu$6488.C[15]
.sym 116913 $abc$36366$n5199
.sym 116914 $auto$alumacc.cc:474:replace_alu$6488.C[16]
.sym 116917 $abc$36366$n5202
.sym 116918 $auto$alumacc.cc:474:replace_alu$6488.C[17]
.sym 116921 $abc$36366$n5205
.sym 116922 $auto$alumacc.cc:474:replace_alu$6488.C[18]
.sym 116925 $abc$36366$n5208
.sym 116926 $auto$alumacc.cc:474:replace_alu$6488.C[19]
.sym 116929 $abc$36366$n5211
.sym 116930 $auto$alumacc.cc:474:replace_alu$6488.C[20]
.sym 116933 $abc$36366$n5214
.sym 116934 $auto$alumacc.cc:474:replace_alu$6488.C[21]
.sym 116937 $abc$36366$n5217
.sym 116938 $auto$alumacc.cc:474:replace_alu$6488.C[22]
.sym 116941 $abc$36366$n5220
.sym 116942 $auto$alumacc.cc:474:replace_alu$6488.C[23]
.sym 116945 $abc$36366$n5223
.sym 116946 $auto$alumacc.cc:474:replace_alu$6488.C[24]
.sym 116949 $abc$36366$n5226
.sym 116950 $auto$alumacc.cc:474:replace_alu$6488.C[25]
.sym 116953 $abc$36366$n5229
.sym 116954 $auto$alumacc.cc:474:replace_alu$6488.C[26]
.sym 116957 $abc$36366$n5232
.sym 116958 $auto$alumacc.cc:474:replace_alu$6488.C[27]
.sym 116961 $abc$36366$n5235
.sym 116962 $auto$alumacc.cc:474:replace_alu$6488.C[28]
.sym 116965 $abc$36366$n5238
.sym 116966 $auto$alumacc.cc:474:replace_alu$6488.C[29]
.sym 116969 $abc$36366$n5241
.sym 116970 $auto$alumacc.cc:474:replace_alu$6488.C[30]
.sym 116973 $abc$36366$n5244
.sym 116974 $auto$alumacc.cc:474:replace_alu$6488.C[31]
.sym 116975 $abc$36366$n3854_1
.sym 116976 $abc$36366$n5384
.sym 116977 $abc$36366$n3848_1
.sym 116978 $abc$36366$n5324
.sym 116979 $abc$36366$n3854_1
.sym 116980 $abc$36366$n5381
.sym 116981 $abc$36366$n3848_1
.sym 116982 $abc$36366$n5321
.sym 116983 $abc$36366$n3838_1
.sym 116984 picorv32.reg_next_pc[24]
.sym 116985 $abc$36366$n3932_1
.sym 116987 $abc$36366$n5220
.sym 116991 $abc$36366$n3854_1
.sym 116992 $abc$36366$n5395
.sym 116993 $abc$36366$n3848_1
.sym 116994 $abc$36366$n5335
.sym 116995 $abc$36366$n3954_1
.sym 116996 $abc$36366$n5238
.sym 116997 $abc$36366$n3846_1
.sym 116999 $abc$36366$n3938_1
.sym 117000 $abc$36366$n5226
.sym 117001 $abc$36366$n3846_1
.sym 117003 $abc$36366$n3854_1
.sym 117004 $abc$36366$n5393
.sym 117005 $abc$36366$n3848_1
.sym 117006 $abc$36366$n5333
.sym 117007 $abc$36366$n3854_1
.sym 117008 $abc$36366$n5389
.sym 117009 $abc$36366$n3848_1
.sym 117010 $abc$36366$n5329
.sym 117011 $abc$36366$n3918_1
.sym 117012 $abc$36366$n5211
.sym 117013 $abc$36366$n3846_1
.sym 117015 picorv32.reg_next_pc[20]
.sym 117016 picorv32.irq_state[0]
.sym 117017 $abc$36366$n207
.sym 117018 $abc$36366$n5969
.sym 117019 picorv32.reg_out[22]
.sym 117020 picorv32.alu_out_q[22]
.sym 117021 picorv32.latched_stalu
.sym 117023 $abc$36366$n4739_1
.sym 117024 $abc$36366$n4737
.sym 117025 $abc$36366$n4746
.sym 117027 picorv32.reg_next_pc[18]
.sym 117028 $abc$36366$n3908_1
.sym 117029 $abc$36366$n3836_1
.sym 117030 $abc$36366$n3838_1
.sym 117031 $abc$36366$n4738
.sym 117032 $abc$36366$n4251_1
.sym 117033 picorv32.reg_op1[0]
.sym 117035 $abc$36366$n3962_1
.sym 117036 $abc$36366$n5244
.sym 117037 $abc$36366$n3846_1
.sym 117039 $abc$36366$n3838_1
.sym 117040 picorv32.reg_next_pc[31]
.sym 117041 $abc$36366$n3960_1
.sym 117043 picorv32.reg_next_pc[20]
.sym 117044 $abc$36366$n3916_1
.sym 117045 $abc$36366$n3836_1
.sym 117046 $abc$36366$n3838_1
.sym 117047 $abc$36366$n3838_1
.sym 117048 picorv32.reg_next_pc[25]
.sym 117049 $abc$36366$n3936_1
.sym 117051 $abc$36366$n4745_1
.sym 117052 $abc$36366$n4760_1
.sym 117053 $abc$36366$n3829_1
.sym 117054 $abc$36366$n5514_1
.sym 117055 $abc$36366$n4348_1
.sym 117056 $abc$36366$n4349
.sym 117059 $abc$36366$n3050
.sym 117060 picorv32.irq_state[1]
.sym 117061 $abc$36366$n3916_1
.sym 117062 $abc$36366$n2845
.sym 117063 $abc$36366$n4737
.sym 117064 $abc$36366$n4739_1
.sym 117065 $abc$36366$n3829_1
.sym 117066 $abc$36366$n4740
.sym 117067 $abc$36366$n7113
.sym 117068 picorv32.cpu_state[3]
.sym 117069 $abc$36366$n5513_1
.sym 117070 $abc$36366$n4765
.sym 117071 picorv32.reg_next_pc[11]
.sym 117072 $abc$36366$n3880_1
.sym 117073 $abc$36366$n3836_1
.sym 117074 $abc$36366$n3838_1
.sym 117075 picorv32.reg_next_pc[29]
.sym 117076 $abc$36366$n3952_1
.sym 117077 picorv32.irq_state[0]
.sym 117078 $abc$36366$n3836_1
.sym 117079 picorv32.irq_state[0]
.sym 117080 picorv32.reg_next_pc[15]
.sym 117081 $abc$36366$n3058
.sym 117082 picorv32.irq_state[1]
.sym 117083 picorv32.reg_out[11]
.sym 117084 picorv32.alu_out_q[11]
.sym 117085 picorv32.latched_stalu
.sym 117087 $abc$36366$n4745_1
.sym 117088 $abc$36366$n4768
.sym 117089 $abc$36366$n3829_1
.sym 117090 $abc$36366$n5517_1
.sym 117091 picorv32.reg_out[25]
.sym 117092 picorv32.alu_out_q[25]
.sym 117093 picorv32.latched_stalu
.sym 117094 $abc$36366$n2845
.sym 117095 picorv32.reg_next_pc[15]
.sym 117096 picorv32.reg_out[15]
.sym 117097 $abc$36366$n3836_1
.sym 117099 picorv32.reg_out[25]
.sym 117100 picorv32.alu_out_q[25]
.sym 117101 picorv32.latched_stalu
.sym 117102 $abc$36366$n3836_1
.sym 117103 picorv32.irq_state[0]
.sym 117104 picorv32.reg_next_pc[25]
.sym 117105 $abc$36366$n3055
.sym 117106 picorv32.irq_state[1]
.sym 117107 picorv32.reg_next_pc[11]
.sym 117108 picorv32.reg_out[11]
.sym 117109 $abc$36366$n3836_1
.sym 117111 picorv32.reg_next_pc[18]
.sym 117112 picorv32.reg_out[18]
.sym 117113 $abc$36366$n3836_1
.sym 117115 $abc$36366$n7114
.sym 117116 picorv32.cpu_state[3]
.sym 117117 $abc$36366$n5516_1
.sym 117118 $abc$36366$n4772_1
.sym 117119 picorv32.reg_op1[16]
.sym 117120 $abc$36366$n4009_1
.sym 117121 $abc$36366$n3870
.sym 117123 picorv32.reg_op1[12]
.sym 117124 $abc$36366$n4001_1
.sym 117125 $abc$36366$n3870
.sym 117127 picorv32.reg_op1[18]
.sym 117128 $abc$36366$n4013_1
.sym 117129 $abc$36366$n3870
.sym 117131 picorv32.reg_op1[15]
.sym 117132 $abc$36366$n4007_1
.sym 117133 $abc$36366$n3870
.sym 117135 picorv32.reg_op1[11]
.sym 117136 $abc$36366$n3999_1
.sym 117137 $abc$36366$n3870
.sym 117139 picorv32.reg_next_pc[29]
.sym 117140 picorv32.irq_state[0]
.sym 117141 $abc$36366$n207
.sym 117142 $abc$36366$n5987
.sym 117143 $abc$36366$n3037
.sym 117144 picorv32.irq_state[1]
.sym 117145 $abc$36366$n3908_1
.sym 117146 $abc$36366$n2845
.sym 117147 picorv32.reg_out[18]
.sym 117148 picorv32.alu_out_q[18]
.sym 117149 picorv32.latched_stalu
.sym 117151 picorv32.reg_out[29]
.sym 117152 picorv32.alu_out_q[29]
.sym 117153 picorv32.latched_stalu
.sym 117155 picorv32.cpuregs_rs1[0]
.sym 117159 picorv32.irq_state[0]
.sym 117160 picorv32.reg_next_pc[31]
.sym 117161 $abc$36366$n3044
.sym 117162 picorv32.irq_state[1]
.sym 117163 $abc$36366$n3952_1
.sym 117164 $abc$36366$n2845
.sym 117165 $abc$36366$n4378_1
.sym 117166 $abc$36366$n4377_1
.sym 117167 $abc$36366$n5991
.sym 117168 $abc$36366$n207
.sym 117169 $abc$36366$n4383_1
.sym 117170 $abc$36366$n4384_1
.sym 117171 picorv32.reg_next_pc[29]
.sym 117172 picorv32.reg_out[29]
.sym 117173 $abc$36366$n3836_1
.sym 117175 $abc$36366$n4080_1
.sym 117176 picorv32.reg_pc[25]
.sym 117177 picorv32.cpuregs_rs1[25]
.sym 117178 $abc$36366$n4037_1
.sym 117179 picorv32.irq_mask[2]
.sym 117180 $abc$36366$n3412
.sym 117181 $abc$36366$n4701
.sym 117182 $abc$36366$n4702_1
.sym 117183 picorv32.reg_out[27]
.sym 117184 picorv32.alu_out_q[27]
.sym 117185 picorv32.latched_stalu
.sym 117186 $abc$36366$n2845
.sym 117187 picorv32.reg_out[31]
.sym 117188 picorv32.alu_out_q[31]
.sym 117189 picorv32.latched_stalu
.sym 117190 $abc$36366$n3836_1
.sym 117191 picorv32.instr_maskirq
.sym 117192 picorv32.cpu_state[2]
.sym 117195 picorv32.reg_out[31]
.sym 117196 picorv32.alu_out_q[31]
.sym 117197 picorv32.latched_stalu
.sym 117198 $abc$36366$n2845
.sym 117199 picorv32.reg_out[27]
.sym 117200 picorv32.alu_out_q[27]
.sym 117201 picorv32.latched_stalu
.sym 117202 $abc$36366$n3836_1
.sym 117203 picorv32.cpuregs_rs1[2]
.sym 117207 $abc$36366$n3021
.sym 117208 $abc$36366$n4045
.sym 117209 picorv32.reg_op1[13]
.sym 117210 $abc$36366$n5453
.sym 117211 $abc$36366$n3021
.sym 117212 $abc$36366$n4045
.sym 117213 picorv32.reg_op1[15]
.sym 117214 $abc$36366$n4141
.sym 117215 $abc$36366$n2995
.sym 117216 picorv32.reg_op1[18]
.sym 117219 $abc$36366$n4036_1
.sym 117220 picorv32.reg_op1[20]
.sym 117221 $abc$36366$n4168
.sym 117222 $abc$36366$n3007_1
.sym 117223 $abc$36366$n4893
.sym 117224 $abc$36366$n5141
.sym 117225 $abc$36366$n5458_1
.sym 117227 $abc$36366$n3024
.sym 117228 $abc$36366$n5141
.sym 117229 $abc$36366$n4891
.sym 117230 $abc$36366$n4127
.sym 117231 $abc$36366$n4037_1
.sym 117232 picorv32.cpuregs_rs1[13]
.sym 117233 $abc$36366$n4130
.sym 117234 $abc$36366$n4128
.sym 117235 $abc$36366$n4893
.sym 117236 $abc$36366$n3024
.sym 117237 $abc$36366$n4143
.sym 117238 $abc$36366$n4142
.sym 117243 $abc$36366$n2995
.sym 117244 picorv32.reg_op1[27]
.sym 117245 $abc$36366$n4036_1
.sym 117246 picorv32.reg_op1[29]
.sym 117247 $abc$36366$n5141
.sym 117248 $abc$36366$n4894
.sym 117249 $abc$36366$n4148
.sym 117250 $abc$36366$n4150
.sym 117251 $abc$36366$n3021
.sym 117252 $abc$36366$n4045
.sym 117253 picorv32.reg_op1[16]
.sym 117254 $abc$36366$n5460_1
.sym 117255 $abc$36366$n4080_1
.sym 117256 picorv32.reg_pc[16]
.sym 117257 $abc$36366$n3024
.sym 117258 $abc$36366$n4894
.sym 117259 $abc$36366$n4080_1
.sym 117260 picorv32.reg_pc[23]
.sym 117261 $abc$36366$n3024
.sym 117262 $abc$36366$n4901
.sym 117263 picorv32.cpuregs_rs1[28]
.sym 117264 $abc$36366$n4037_1
.sym 117265 $abc$36366$n4226
.sym 117266 $abc$36366$n3007_1
.sym 117267 $abc$36366$n4080_1
.sym 117268 picorv32.reg_pc[24]
.sym 117269 $abc$36366$n3024
.sym 117270 $abc$36366$n4902
.sym 117275 $abc$36366$n2995
.sym 117276 picorv32.reg_op1[28]
.sym 117291 $abc$36366$n4036_1
.sym 117292 picorv32.reg_op1[30]
.sym 117293 $abc$36366$n4234_1
.sym 117294 $abc$36366$n3007_1
.sym 117303 $abc$36366$n4420_1
.sym 117304 picorv32.reg_op1[17]
.sym 117305 picorv32.reg_op2[17]
.sym 117306 $abc$36366$n4611_1
.sym 117307 $abc$36366$n4442_1
.sym 117308 $abc$36366$n4427_1
.sym 117309 picorv32.reg_op2[4]
.sym 117311 picorv32.reg_op2[4]
.sym 117312 $abc$36366$n4456_1
.sym 117313 $abc$36366$n4417_1
.sym 117315 $abc$36366$n4609_1
.sym 117316 $abc$36366$n4612_1
.sym 117317 $abc$36366$n4610
.sym 117319 picorv32.reg_op2[4]
.sym 117320 $abc$36366$n4442_1
.sym 117321 $abc$36366$n4604
.sym 117323 $abc$36366$n4584
.sym 117324 picorv32.reg_op2[4]
.sym 117325 $abc$36366$n4604
.sym 117326 $abc$36366$n4667
.sym 117327 $abc$36366$n4421
.sym 117328 $abc$36366$n4419_1
.sym 117329 picorv32.reg_op1[17]
.sym 117330 picorv32.reg_op2[17]
.sym 117331 picorv32.reg_op2[4]
.sym 117332 $abc$36366$n4517_1
.sym 117333 $abc$36366$n4604
.sym 117334 $abc$36366$n4629
.sym 117335 $abc$36366$n4555
.sym 117336 $abc$36366$n4554
.sym 117337 picorv32.reg_op2[4]
.sym 117338 $abc$36366$n4417_1
.sym 117339 $abc$36366$n4421
.sym 117340 $abc$36366$n4419_1
.sym 117341 picorv32.reg_op1[25]
.sym 117342 picorv32.reg_op2[25]
.sym 117343 $abc$36366$n4420_1
.sym 117344 picorv32.reg_op1[9]
.sym 117345 picorv32.reg_op2[9]
.sym 117347 $abc$36366$n4483
.sym 117348 $abc$36366$n4490_1
.sym 117349 picorv32.reg_op2[3]
.sym 117350 $abc$36366$n5500_1
.sym 117351 $abc$36366$n4456_1
.sym 117352 $abc$36366$n4450_1
.sym 117353 picorv32.reg_op2[3]
.sym 117355 $abc$36366$n4553
.sym 117356 $abc$36366$n4556
.sym 117357 $abc$36366$n4558
.sym 117358 $abc$36366$n4557
.sym 117359 picorv32.reg_op2[4]
.sym 117360 $abc$36366$n4555
.sym 117361 $abc$36366$n4604
.sym 117363 $abc$36366$n4648_1
.sym 117364 $abc$36366$n4649
.sym 117365 $abc$36366$n4650
.sym 117367 $abc$36366$n4495
.sym 117368 $abc$36366$n4492_1
.sym 117369 picorv32.reg_op2[2]
.sym 117371 $abc$36366$n4539
.sym 117372 $abc$36366$n4536_1
.sym 117373 picorv32.reg_op2[4]
.sym 117374 $abc$36366$n4417_1
.sym 117375 $abc$36366$n4486_1
.sym 117376 $abc$36366$n4493
.sym 117377 picorv32.reg_op2[3]
.sym 117378 picorv32.reg_op2[4]
.sym 117379 $abc$36366$n4490_1
.sym 117380 $abc$36366$n4486_1
.sym 117381 picorv32.reg_op2[3]
.sym 117383 $abc$36366$n4541
.sym 117384 $abc$36366$n4540
.sym 117385 picorv32.reg_op2[3]
.sym 117387 $abc$36366$n4568
.sym 117388 $abc$36366$n4573
.sym 117389 $abc$36366$n4571
.sym 117391 $abc$36366$n4541
.sym 117392 $abc$36366$n4537
.sym 117393 picorv32.reg_op2[3]
.sym 117395 $abc$36366$n4570
.sym 117396 $abc$36366$n4569_1
.sym 117397 picorv32.reg_op2[4]
.sym 117398 $abc$36366$n4417_1
.sym 117399 $abc$36366$n4495
.sym 117400 $abc$36366$n4494_1
.sym 117401 picorv32.reg_op2[2]
.sym 117403 $abc$36366$n4619_1
.sym 117404 $abc$36366$n4622
.sym 117405 $abc$36366$n4620_1
.sym 117407 $abc$36366$n4456_1
.sym 117408 $abc$36366$n4493
.sym 117409 picorv32.reg_op2[3]
.sym 117411 picorv32.reg_op2[4]
.sym 117412 $abc$36366$n4489
.sym 117413 $abc$36366$n4604
.sym 117415 picorv32.reg_op2[2]
.sym 117416 $abc$36366$n4456_1
.sym 117417 $abc$36366$n4494_1
.sym 117419 $abc$36366$n4493
.sym 117420 $abc$36366$n4490_1
.sym 117421 picorv32.reg_op2[3]
.sym 117423 $abc$36366$n4658
.sym 117424 $abc$36366$n4661
.sym 117425 $abc$36366$n4659
.sym 117427 picorv32.reg_op2[4]
.sym 117428 $abc$36366$n4570
.sym 117429 $abc$36366$n4604
.sym 117431 $abc$36366$n4420_1
.sym 117432 picorv32.reg_op1[19]
.sym 117433 picorv32.reg_op2[19]
.sym 117434 $abc$36366$n4621
.sym 117439 $abc$36366$n4421
.sym 117440 $abc$36366$n4419_1
.sym 117441 picorv32.reg_op1[19]
.sym 117442 picorv32.reg_op2[19]
.sym 117443 $abc$36366$n4421
.sym 117444 $abc$36366$n4419_1
.sym 117445 picorv32.reg_op1[27]
.sym 117446 picorv32.reg_op2[27]
.sym 117447 basesoc_uart_rx_fifo_source_valid
.sym 117448 basesoc_uart_rx_old_trigger
.sym 117451 $abc$36366$n4420_1
.sym 117452 picorv32.reg_op1[27]
.sym 117453 picorv32.reg_op2[27]
.sym 117454 $abc$36366$n4660_1
.sym 117455 $abc$36366$n2795
.sym 117459 $abc$36366$n3267
.sym 117460 sys_rst
.sym 117461 $abc$36366$n2795
.sym 117467 spram_bus_adr[12]
.sym 117475 basesoc_uart_rx_fifo_source_valid
.sym 117479 spram_bus_adr[11]
.sym 117483 sram_bus_adr[2]
.sym 117484 $abc$36366$n2852
.sym 117495 sram_bus_adr[11]
.sym 117496 sram_bus_adr[12]
.sym 117497 $abc$36366$n2849
.sym 117503 sram_bus_adr[13]
.sym 117504 sram_bus_adr[9]
.sym 117505 sram_bus_adr[10]
.sym 117511 spram_bus_adr[13]
.sym 117515 spram_bus_adr[9]
.sym 117519 $abc$36366$n3264
.sym 117520 sram_bus_we
.sym 117523 spram_bus_adr[10]
.sym 117527 $abc$36366$n11
.sym 117531 sram_bus_adr[13]
.sym 117532 $abc$36366$n3237
.sym 117533 sram_bus_adr[9]
.sym 117535 sram_bus_adr[13]
.sym 117536 sram_bus_adr[10]
.sym 117537 sram_bus_adr[9]
.sym 117539 sram_bus_adr[11]
.sym 117540 sram_bus_adr[12]
.sym 117541 sram_bus_adr[10]
.sym 117543 sram_bus_adr[13]
.sym 117544 sram_bus_adr[9]
.sym 117545 $abc$36366$n3237
.sym 117547 $abc$36366$n7
.sym 117551 sram_bus_adr[11]
.sym 117552 $abc$36366$n3291
.sym 117553 sram_bus_adr[12]
.sym 117555 sram_bus_adr[12]
.sym 117556 sram_bus_adr[11]
.sym 117557 $abc$36366$n3291
.sym 117559 sys_rst
.sym 117560 sram_bus_dat_w[3]
.sym 117563 $abc$36366$n3290
.sym 117564 sram_bus_we
.sym 117575 $abc$36366$n3333
.sym 117576 $abc$36366$n3215
.sym 117577 sram_bus_we
.sym 117587 $abc$36366$n9
.sym 117599 sram_bus_adr[4]
.sym 117600 $abc$36366$n3329_1
.sym 117601 $abc$36366$n3218
.sym 117603 sys_rst
.sym 117604 sram_bus_dat_w[4]
.sym 117611 sram_bus_adr[2]
.sym 117612 sram_bus_adr[3]
.sym 117631 sys_rst
.sym 117632 sram_bus_dat_w[1]
.sym 117635 sram_bus_adr[4]
.sym 117636 sram_bus_adr[2]
.sym 117637 $abc$36366$n3218
.sym 117638 sram_bus_adr[3]
.sym 117643 $abc$36366$n3289
.sym 117644 $abc$36366$n3313
.sym 117645 sys_rst
.sym 117651 sram_bus_adr[3]
.sym 117652 sram_bus_adr[2]
.sym 117653 $abc$36366$n3218
.sym 117667 sram_bus_dat_w[3]
.sym 117683 sram_bus_dat_w[1]
.sym 117695 basesoc_timer0_value[10]
.sym 117715 basesoc_timer0_value[18]
.sym 117719 sram_bus_dat_w[1]
.sym 117727 sram_bus_dat_w[6]
.sym 117815 $abc$36366$n3854_1
.sym 117816 $abc$36366$n5369
.sym 117817 $abc$36366$n3848_1
.sym 117818 $abc$36366$n5309
.sym 117823 $abc$36366$n3854_1
.sym 117824 $abc$36366$n5370
.sym 117825 $abc$36366$n3848_1
.sym 117826 $abc$36366$n5310
.sym 117847 basesoc_bus_wishbone_dat_r[7]
.sym 117848 slave_sel_r[0]
.sym 117849 spiflash_sr[31]
.sym 117850 slave_sel_r[1]
.sym 117851 $abc$36366$n3373_1
.sym 117852 spiflash_sr[30]
.sym 117853 spram_bus_adr[21]
.sym 117854 $abc$36366$n3380
.sym 117855 $abc$36366$n3373_1
.sym 117856 spiflash_sr[23]
.sym 117857 spram_bus_adr[14]
.sym 117858 $abc$36366$n3380
.sym 117863 basesoc_bus_wishbone_dat_r[6]
.sym 117864 slave_sel_r[0]
.sym 117865 spiflash_sr[30]
.sym 117866 slave_sel_r[1]
.sym 117867 spiflash_sr[16]
.sym 117868 spram_bus_adr[7]
.sym 117869 $abc$36366$n3380
.sym 117871 picorv32.reg_op1[1]
.sym 117872 picorv32.mem_wordsize[2]
.sym 117873 picorv32.mem_wordsize[0]
.sym 117874 $abc$36366$n3975_1
.sym 117879 basesoc_bus_wishbone_dat_r[5]
.sym 117880 slave_sel_r[0]
.sym 117881 spiflash_sr[29]
.sym 117882 slave_sel_r[1]
.sym 117883 basesoc_bus_wishbone_dat_r[2]
.sym 117884 slave_sel_r[0]
.sym 117885 spiflash_sr[26]
.sym 117886 slave_sel_r[1]
.sym 117887 $abc$36366$n3874
.sym 117888 $abc$36366$n5178
.sym 117889 $abc$36366$n3846_1
.sym 117891 $abc$36366$n3854_1
.sym 117892 $abc$36366$n5380
.sym 117893 $abc$36366$n3848_1
.sym 117894 $abc$36366$n5320
.sym 117895 $abc$36366$n3854_1
.sym 117896 $abc$36366$n5373
.sym 117897 $abc$36366$n3848_1
.sym 117898 $abc$36366$n5313
.sym 117899 basesoc_bus_wishbone_dat_r[3]
.sym 117900 slave_sel_r[0]
.sym 117901 spiflash_sr[27]
.sym 117902 slave_sel_r[1]
.sym 117903 basesoc_bus_wishbone_dat_r[4]
.sym 117904 slave_sel_r[0]
.sym 117905 spiflash_sr[28]
.sym 117906 slave_sel_r[1]
.sym 117907 basesoc_bus_wishbone_dat_r[0]
.sym 117908 slave_sel_r[0]
.sym 117909 spiflash_sr[24]
.sym 117910 slave_sel_r[1]
.sym 117911 $abc$36366$n3902_1
.sym 117912 $abc$36366$n5199
.sym 117913 $abc$36366$n3846_1
.sym 117915 picorv32.reg_next_pc[9]
.sym 117916 picorv32.irq_state[0]
.sym 117917 $abc$36366$n207
.sym 117918 $abc$36366$n5947
.sym 117919 $abc$36366$n3854_1
.sym 117920 $abc$36366$n5387
.sym 117921 $abc$36366$n3848_1
.sym 117922 $abc$36366$n5327
.sym 117923 $abc$36366$n2921
.sym 117924 $abc$36366$n4762
.sym 117925 $abc$36366$n4761
.sym 117926 $abc$36366$n4746
.sym 117927 $abc$36366$n3854_1
.sym 117928 $abc$36366$n5385
.sym 117929 $abc$36366$n3848_1
.sym 117930 $abc$36366$n5325
.sym 117931 $abc$36366$n3922_1
.sym 117932 $abc$36366$n5214
.sym 117933 $abc$36366$n3846_1
.sym 117935 picorv32.reg_next_pc[16]
.sym 117936 picorv32.irq_state[0]
.sym 117937 $abc$36366$n207
.sym 117938 $abc$36366$n5961
.sym 117939 $abc$36366$n3930_1
.sym 117940 $abc$36366$n5220
.sym 117941 $abc$36366$n3846_1
.sym 117943 picorv32.reg_next_pc[17]
.sym 117944 picorv32.irq_state[0]
.sym 117945 $abc$36366$n207
.sym 117946 $abc$36366$n5963
.sym 117947 picorv32.reg_next_pc[23]
.sym 117948 picorv32.irq_state[0]
.sym 117949 $abc$36366$n207
.sym 117950 $abc$36366$n5975
.sym 117951 $abc$36366$n2900
.sym 117952 $abc$36366$n2929
.sym 117953 picorv32.reg_op1[1]
.sym 117955 picorv32.reg_next_pc[21]
.sym 117956 picorv32.irq_state[0]
.sym 117957 $abc$36366$n207
.sym 117958 $abc$36366$n5971
.sym 117959 picorv32.reg_next_pc[17]
.sym 117960 $abc$36366$n3904_1
.sym 117961 picorv32.irq_state[0]
.sym 117962 $abc$36366$n3836_1
.sym 117963 $abc$36366$n3906_1
.sym 117964 $abc$36366$n5202
.sym 117965 $abc$36366$n3846_1
.sym 117967 picorv32.reg_next_pc[23]
.sym 117968 $abc$36366$n3928_1
.sym 117969 $abc$36366$n3836_1
.sym 117970 $abc$36366$n3838_1
.sym 117971 picorv32.reg_next_pc[13]
.sym 117972 $abc$36366$n3888_1
.sym 117973 $abc$36366$n3836_1
.sym 117974 $abc$36366$n3838_1
.sym 117975 picorv32.reg_out[21]
.sym 117976 picorv32.alu_out_q[21]
.sym 117977 picorv32.latched_stalu
.sym 117979 picorv32.cpu_state[0]
.sym 117980 picorv32.irq_state[1]
.sym 117981 $abc$36366$n208
.sym 117983 picorv32.reg_next_pc[21]
.sym 117984 $abc$36366$n3920_1
.sym 117985 $abc$36366$n3836_1
.sym 117986 $abc$36366$n3838_1
.sym 117987 $abc$36366$n3920_1
.sym 117988 $abc$36366$n2845
.sym 117989 $abc$36366$n4352
.sym 117990 $abc$36366$n4351_1
.sym 117991 picorv32.reg_next_pc[16]
.sym 117992 $abc$36366$n3900_1
.sym 117993 $abc$36366$n3836_1
.sym 117994 $abc$36366$n3838_1
.sym 117995 $abc$36366$n4315_1
.sym 117996 $abc$36366$n4316_1
.sym 117999 picorv32.reg_next_pc[19]
.sym 118000 $abc$36366$n3912_1
.sym 118001 $abc$36366$n3836_1
.sym 118002 $abc$36366$n3838_1
.sym 118003 $abc$36366$n2929
.sym 118004 picorv32.mem_wordsize[0]
.sym 118005 $abc$36366$n4738
.sym 118006 picorv32.mem_wordsize[2]
.sym 118007 picorv32.cpuregs_rs1[10]
.sym 118011 $abc$36366$n4357_1
.sym 118012 $abc$36366$n4358
.sym 118015 picorv32.irq_pending[8]
.sym 118016 picorv32.cpu_state[0]
.sym 118017 $abc$36366$n5510_1
.sym 118018 $abc$36366$n4751_1
.sym 118019 picorv32.cpuregs_rs1[8]
.sym 118023 picorv32.cpuregs_rs1[10]
.sym 118024 picorv32.irq_mask[10]
.sym 118025 picorv32.instr_maskirq
.sym 118026 picorv32.cpu_state[2]
.sym 118027 picorv32.cpuregs_rs1[8]
.sym 118028 picorv32.irq_mask[8]
.sym 118029 picorv32.instr_maskirq
.sym 118030 picorv32.cpu_state[2]
.sym 118031 $abc$36366$n4796_1
.sym 118032 $abc$36366$n4746
.sym 118033 $abc$36366$n4745_1
.sym 118034 $abc$36366$n3829_1
.sym 118035 picorv32.reg_out[20]
.sym 118036 picorv32.alu_out_q[20]
.sym 118037 picorv32.latched_stalu
.sym 118039 $abc$36366$n4728
.sym 118040 $abc$36366$n3829_1
.sym 118041 $abc$36366$n5508_1
.sym 118042 $abc$36366$n4734
.sym 118043 $abc$36366$n3060
.sym 118044 picorv32.irq_state[1]
.sym 118045 $abc$36366$n3880_1
.sym 118046 $abc$36366$n2845
.sym 118047 picorv32.reg_op1[3]
.sym 118048 picorv32.cpu_state[4]
.sym 118049 $abc$36366$n3412
.sym 118050 picorv32.irq_mask[3]
.sym 118051 $abc$36366$n4703
.sym 118052 picorv32.cpuregs_rs1[3]
.sym 118053 $abc$36366$n4710
.sym 118054 $abc$36366$n4711_1
.sym 118055 picorv32.cpu_state[3]
.sym 118056 $abc$36366$n7106
.sym 118057 picorv32.cpu_state[0]
.sym 118058 picorv32.irq_pending[3]
.sym 118059 $abc$36366$n4703
.sym 118060 picorv32.cpuregs_rs1[15]
.sym 118061 $abc$36366$n4795
.sym 118062 $abc$36366$n4797
.sym 118063 $abc$36366$n7109
.sym 118064 picorv32.cpu_state[3]
.sym 118065 $abc$36366$n4735
.sym 118067 picorv32.irq_mask[3]
.sym 118068 picorv32.irq_state[1]
.sym 118069 picorv32.irq_pending[3]
.sym 118071 $abc$36366$n3041
.sym 118072 picorv32.irq_state[1]
.sym 118073 $abc$36366$n3888_1
.sym 118074 $abc$36366$n2845
.sym 118075 picorv32.cpu_state[3]
.sym 118076 $abc$36366$n7120
.sym 118077 picorv32.cpu_state[4]
.sym 118078 picorv32.reg_op1[17]
.sym 118079 picorv32.reg_out[19]
.sym 118080 picorv32.alu_out_q[19]
.sym 118081 picorv32.latched_stalu
.sym 118083 $abc$36366$n4037_1
.sym 118084 picorv32.cpuregs_rs1[7]
.sym 118085 $abc$36366$n4086_1
.sym 118087 picorv32.irq_pending[3]
.sym 118088 picorv32.irq_mask[3]
.sym 118091 picorv32.reg_next_pc[16]
.sym 118092 picorv32.reg_out[16]
.sym 118093 $abc$36366$n3836_1
.sym 118095 $abc$36366$n3053
.sym 118096 picorv32.irq_state[1]
.sym 118097 $abc$36366$n3904_1
.sym 118098 $abc$36366$n2845
.sym 118099 $abc$36366$n4339_1
.sym 118100 $abc$36366$n4340_1
.sym 118103 $abc$36366$n7126
.sym 118104 picorv32.cpu_state[3]
.sym 118105 $abc$36366$n4844
.sym 118106 $abc$36366$n4846
.sym 118107 picorv32.reg_out[16]
.sym 118108 picorv32.alu_out_q[16]
.sym 118109 picorv32.latched_stalu
.sym 118111 $abc$36366$n7121
.sym 118112 picorv32.cpu_state[3]
.sym 118113 $abc$36366$n4814
.sym 118114 $abc$36366$n4816
.sym 118115 picorv32.reg_next_pc[13]
.sym 118116 picorv32.reg_out[13]
.sym 118117 $abc$36366$n3836_1
.sym 118119 $abc$36366$n4036_1
.sym 118120 picorv32.reg_op1[8]
.sym 118121 $abc$36366$n4087_1
.sym 118122 $abc$36366$n3007_1
.sym 118123 $abc$36366$n2995
.sym 118124 picorv32.reg_op1[6]
.sym 118127 picorv32.reg_out[13]
.sym 118128 picorv32.alu_out_q[13]
.sym 118129 picorv32.latched_stalu
.sym 118131 picorv32.reg_out[24]
.sym 118132 picorv32.alu_out_q[24]
.sym 118133 picorv32.latched_stalu
.sym 118134 $abc$36366$n3836_1
.sym 118135 $abc$36366$n3024
.sym 118136 $abc$36366$n5141
.sym 118137 $abc$36366$n4883
.sym 118138 $abc$36366$n4071_1
.sym 118139 picorv32.reg_op1[13]
.sym 118140 $abc$36366$n4003_1
.sym 118141 $abc$36366$n3870
.sym 118143 picorv32.reg_op1[23]
.sym 118144 $abc$36366$n4023_1
.sym 118145 $abc$36366$n3870
.sym 118147 $abc$36366$n4336_1
.sym 118148 $abc$36366$n4337_1
.sym 118151 picorv32.reg_out[23]
.sym 118152 picorv32.alu_out_q[23]
.sym 118153 picorv32.latched_stalu
.sym 118155 picorv32.reg_next_pc[23]
.sym 118156 picorv32.reg_out[23]
.sym 118157 $abc$36366$n3836_1
.sym 118159 $abc$36366$n3043
.sym 118160 picorv32.irq_state[1]
.sym 118161 $abc$36366$n3900_1
.sym 118162 $abc$36366$n2845
.sym 118163 $abc$36366$n4037_1
.sym 118164 picorv32.cpuregs_rs1[5]
.sym 118165 $abc$36366$n4074_1
.sym 118166 $abc$36366$n4072_1
.sym 118167 $abc$36366$n2995
.sym 118168 picorv32.reg_op1[14]
.sym 118171 $abc$36366$n3021
.sym 118172 $abc$36366$n4045
.sym 118173 picorv32.reg_op1[5]
.sym 118174 $abc$36366$n5434_1
.sym 118175 $abc$36366$n208
.sym 118176 $abc$36366$n3412
.sym 118183 $abc$36366$n4036_1
.sym 118184 picorv32.reg_op1[16]
.sym 118185 $abc$36366$n4144
.sym 118186 $abc$36366$n3007_1
.sym 118187 picorv32.cpu_state[3]
.sym 118188 $abc$36366$n7128
.sym 118189 picorv32.cpu_state[4]
.sym 118190 picorv32.reg_op1[25]
.sym 118191 picorv32.cpu_state[3]
.sym 118192 $abc$36366$n7129
.sym 118193 picorv32.cpu_state[4]
.sym 118194 picorv32.reg_op1[26]
.sym 118195 picorv32.cpu_state[3]
.sym 118196 $abc$36366$n7131
.sym 118197 picorv32.cpu_state[4]
.sym 118198 picorv32.reg_op1[28]
.sym 118199 $abc$36366$n2995
.sym 118200 picorv32.reg_op1[12]
.sym 118203 $abc$36366$n3021
.sym 118204 $abc$36366$n4045
.sym 118205 picorv32.reg_op1[24]
.sym 118206 $abc$36366$n5484_1
.sym 118207 $abc$36366$n5141
.sym 118208 $abc$36366$n4902
.sym 118209 $abc$36366$n4201_1
.sym 118210 $abc$36366$n4203_1
.sym 118211 picorv32.cpuregs_rs1[24]
.sym 118212 $abc$36366$n4037_1
.sym 118213 $abc$36366$n4202
.sym 118214 $abc$36366$n3007_1
.sym 118215 $abc$36366$n3021
.sym 118216 $abc$36366$n4045
.sym 118217 picorv32.reg_op1[23]
.sym 118218 $abc$36366$n5482_1
.sym 118219 $abc$36366$n5141
.sym 118220 $abc$36366$n4901
.sym 118221 $abc$36366$n4195_1
.sym 118222 $abc$36366$n4197_1
.sym 118223 $abc$36366$n4036_1
.sym 118224 picorv32.reg_op1[14]
.sym 118225 $abc$36366$n4129
.sym 118226 $abc$36366$n3007_1
.sym 118227 $abc$36366$n2995
.sym 118228 picorv32.reg_op1[23]
.sym 118229 $abc$36366$n4036_1
.sym 118230 picorv32.reg_op1[25]
.sym 118231 $abc$36366$n3021
.sym 118232 picorv32.reg_op1[25]
.sym 118233 $abc$36366$n4205
.sym 118247 picorv32.reg_op1[25]
.sym 118248 $abc$36366$n4045
.sym 118249 $abc$36366$n4207_1
.sym 118250 $abc$36366$n4209_1
.sym 118251 $abc$36366$n3024
.sym 118252 $abc$36366$n5141
.sym 118253 $abc$36366$n4903
.sym 118254 $abc$36366$n4206_1
.sym 118263 $abc$36366$n4456_1
.sym 118264 $abc$36366$n4454_1
.sym 118265 picorv32.reg_op2[2]
.sym 118267 $abc$36366$n4432_1
.sym 118268 $abc$36366$n4429_1
.sym 118269 picorv32.reg_op2[2]
.sym 118271 $abc$36366$n4519
.sym 118272 $abc$36366$n4518_1
.sym 118273 picorv32.reg_op2[3]
.sym 118275 $abc$36366$n4517_1
.sym 118276 $abc$36366$n4514_1
.sym 118277 picorv32.reg_op2[4]
.sym 118279 $abc$36366$n4584
.sym 118280 $abc$36366$n4583
.sym 118281 picorv32.reg_op2[4]
.sym 118282 $abc$36366$n4417_1
.sym 118283 $abc$36366$n4456_1
.sym 118284 $abc$36366$n4519
.sym 118285 picorv32.reg_op2[3]
.sym 118287 $abc$36366$n4582
.sym 118288 $abc$36366$n4585
.sym 118291 $abc$36366$n4435_1
.sym 118292 $abc$36366$n4428
.sym 118293 picorv32.reg_op2[3]
.sym 118295 $abc$36366$n4450_1
.sym 118296 $abc$36366$n4443
.sym 118297 picorv32.reg_op2[3]
.sym 118299 $abc$36366$n4454_1
.sym 118300 $abc$36366$n4451_1
.sym 118301 picorv32.reg_op2[2]
.sym 118303 picorv32.reg_op1[4]
.sym 118304 picorv32.reg_op1[3]
.sym 118305 picorv32.reg_op2[0]
.sym 118307 $abc$36366$n4451_1
.sym 118308 $abc$36366$n4447_1
.sym 118309 picorv32.reg_op2[2]
.sym 118311 $abc$36366$n4447_1
.sym 118312 $abc$36366$n4444_1
.sym 118313 picorv32.reg_op2[2]
.sym 118315 $abc$36366$n4443
.sym 118316 $abc$36366$n4435_1
.sym 118317 picorv32.reg_op2[3]
.sym 118319 picorv32.reg_op1[2]
.sym 118320 picorv32.reg_op1[1]
.sym 118321 picorv32.reg_op2[0]
.sym 118323 $abc$36366$n4431
.sym 118324 $abc$36366$n4430_1
.sym 118325 picorv32.reg_op2[1]
.sym 118327 $abc$36366$n4449
.sym 118328 $abc$36366$n4448_1
.sym 118329 picorv32.reg_op2[1]
.sym 118331 $abc$36366$n4448_1
.sym 118332 $abc$36366$n4446
.sym 118333 picorv32.reg_op2[1]
.sym 118335 picorv32.reg_op1[22]
.sym 118336 picorv32.reg_op1[21]
.sym 118337 picorv32.reg_op2[0]
.sym 118339 $abc$36366$n4452
.sym 118340 $abc$36366$n4449
.sym 118341 picorv32.reg_op2[1]
.sym 118343 $abc$36366$n4491
.sym 118344 $abc$36366$n4488_1
.sym 118345 picorv32.reg_op2[2]
.sym 118347 picorv32.reg_op1[24]
.sym 118348 picorv32.reg_op1[23]
.sym 118349 picorv32.reg_op2[0]
.sym 118351 $abc$36366$n4492_1
.sym 118352 $abc$36366$n4491
.sym 118353 picorv32.reg_op2[2]
.sym 118355 picorv32.reg_op2[3]
.sym 118356 $abc$36366$n4537
.sym 118357 $abc$36366$n4538_1
.sym 118359 $abc$36366$n4453_1
.sym 118360 $abc$36366$n4452
.sym 118361 picorv32.reg_op2[1]
.sym 118363 picorv32.reg_op2[0]
.sym 118364 picorv32.reg_op1[31]
.sym 118367 $abc$36366$n4456_1
.sym 118368 $abc$36366$n4455
.sym 118369 $abc$36366$n4457_1
.sym 118370 picorv32.reg_op2[1]
.sym 118371 $abc$36366$n4457_1
.sym 118372 $abc$36366$n4453_1
.sym 118373 picorv32.reg_op2[1]
.sym 118375 picorv32.reg_op1[26]
.sym 118376 picorv32.reg_op1[25]
.sym 118377 picorv32.reg_op2[0]
.sym 118379 picorv32.reg_op2[1]
.sym 118380 $abc$36366$n4455
.sym 118381 $abc$36366$n4456_1
.sym 118383 picorv32.reg_op1[30]
.sym 118384 picorv32.reg_op1[29]
.sym 118385 picorv32.reg_op2[0]
.sym 118387 spram_bus_adr[1]
.sym 118391 picorv32.reg_op1[28]
.sym 118392 picorv32.reg_op1[27]
.sym 118393 picorv32.reg_op2[0]
.sym 118395 sram_bus_adr[0]
.sym 118396 sram_bus_adr[1]
.sym 118407 sram_bus_adr[1]
.sym 118411 sram_bus_adr[2]
.sym 118423 $abc$36366$n4536
.sym 118424 $abc$36366$n4538
.sym 118425 sel_r
.sym 118427 $abc$36366$n5235_1
.sym 118428 $abc$36366$n4623
.sym 118429 $abc$36366$n5232_1
.sym 118431 $abc$36366$n4538
.sym 118432 $abc$36366$n4536
.sym 118433 $abc$36366$n4623
.sym 118434 sel_r
.sym 118435 $abc$36366$n4538
.sym 118436 $abc$36366$n4536
.sym 118437 sel_r
.sym 118438 $abc$36366$n4623
.sym 118439 $abc$36366$n4623
.sym 118440 sel_r
.sym 118441 $abc$36366$n5235_1
.sym 118442 $abc$36366$n5251
.sym 118443 $abc$36366$n5233_1
.sym 118444 $abc$36366$n5243
.sym 118445 $abc$36366$n5249
.sym 118447 $abc$36366$n4538
.sym 118448 $abc$36366$n4623
.sym 118449 sel_r
.sym 118450 $abc$36366$n4536
.sym 118451 $abc$36366$n4536
.sym 118452 $abc$36366$n4538
.sym 118453 $abc$36366$n4623
.sym 118454 sel_r
.sym 118455 $abc$36366$n5246
.sym 118456 interface0_bank_bus_dat_r[4]
.sym 118457 interface1_bank_bus_dat_r[4]
.sym 118458 $abc$36366$n5247
.sym 118459 sram_bus_adr[11]
.sym 118460 $abc$36366$n2849
.sym 118461 sram_bus_adr[12]
.sym 118463 $abc$36366$n5243
.sym 118464 interface0_bank_bus_dat_r[3]
.sym 118465 interface1_bank_bus_dat_r[3]
.sym 118466 $abc$36366$n5244_1
.sym 118467 $abc$36366$n5233_1
.sym 118468 interface0_bank_bus_dat_r[0]
.sym 118469 interface1_bank_bus_dat_r[0]
.sym 118470 $abc$36366$n5234
.sym 118471 sram_bus_adr[12]
.sym 118472 sram_bus_adr[11]
.sym 118473 $abc$36366$n2849
.sym 118475 interface1_bank_bus_dat_r[7]
.sym 118476 interface3_bank_bus_dat_r[7]
.sym 118477 interface4_bank_bus_dat_r[7]
.sym 118478 interface5_bank_bus_dat_r[7]
.sym 118479 $abc$36366$n3333
.sym 118480 $abc$36366$n2852
.sym 118481 user_led4
.sym 118491 eventsourceprocess0_trigger
.sym 118492 $abc$36366$n3218
.sym 118493 $abc$36366$n5085_1
.sym 118494 $abc$36366$n3333
.sym 118495 interface3_bank_bus_dat_r[4]
.sym 118496 interface4_bank_bus_dat_r[4]
.sym 118497 interface5_bank_bus_dat_r[4]
.sym 118499 interface1_bank_bus_dat_r[6]
.sym 118500 interface3_bank_bus_dat_r[6]
.sym 118501 interface4_bank_bus_dat_r[6]
.sym 118502 interface5_bank_bus_dat_r[6]
.sym 118503 $abc$36366$n3333
.sym 118504 $abc$36366$n2852
.sym 118505 user_led3
.sym 118507 sys_rst
.sym 118508 sram_bus_dat_w[5]
.sym 118511 $abc$36366$n5240
.sym 118512 interface0_bank_bus_dat_r[2]
.sym 118513 interface1_bank_bus_dat_r[2]
.sym 118514 $abc$36366$n5241_1
.sym 118519 interface1_bank_bus_dat_r[5]
.sym 118520 interface3_bank_bus_dat_r[5]
.sym 118521 interface4_bank_bus_dat_r[5]
.sym 118522 interface5_bank_bus_dat_r[5]
.sym 118523 sram_bus_we
.sym 118524 $abc$36366$n3333
.sym 118525 $abc$36366$n2852
.sym 118526 sys_rst
.sym 118539 eventsourceprocess1_trigger
.sym 118540 $abc$36366$n3218
.sym 118541 $abc$36366$n5088
.sym 118542 $abc$36366$n3333
.sym 118551 sram_bus_dat_w[3]
.sym 118555 eventmanager_storage_full[1]
.sym 118556 $abc$36366$n3212
.sym 118557 $abc$36366$n5089_1
.sym 118559 sram_bus_dat_w[1]
.sym 118563 sram_bus_dat_w[2]
.sym 118567 sram_bus_adr[0]
.sym 118568 sram_bus_adr[1]
.sym 118571 sram_bus_we
.sym 118572 $abc$36366$n3333
.sym 118573 $abc$36366$n3212
.sym 118574 sys_rst
.sym 118575 sram_bus_dat_w[0]
.sym 118579 user_led1
.sym 118580 eventsourceprocess1_pending
.sym 118581 sram_bus_adr[0]
.sym 118582 sram_bus_adr[1]
.sym 118587 eventsourceprocess2_trigger
.sym 118588 $abc$36366$n3218
.sym 118589 $abc$36366$n5091_1
.sym 118590 $abc$36366$n3333
.sym 118615 user_led2
.sym 118616 eventsourceprocess2_pending
.sym 118617 sram_bus_adr[0]
.sym 118618 sram_bus_adr[1]
.sym 118619 sram_bus_dat_w[0]
.sym 118623 sram_bus_dat_w[1]
.sym 118627 eventmanager_storage_full[0]
.sym 118628 $abc$36366$n3212
.sym 118629 $abc$36366$n5086
.sym 118635 user_led0
.sym 118636 eventsourceprocess0_pending
.sym 118637 sram_bus_adr[0]
.sym 118638 sram_bus_adr[1]
.sym 118639 eventmanager_storage_full[2]
.sym 118640 $abc$36366$n3212
.sym 118641 $abc$36366$n5092
.sym 118643 sram_bus_dat_w[2]
.sym 118667 sys_rst
.sym 118668 sram_bus_dat_w[2]
.sym 118671 sram_bus_dat_w[5]
.sym 118755 $abc$36366$n3373_1
.sym 118756 $abc$36366$n57
.sym 118767 $abc$36366$n57
.sym 118811 $abc$36366$n2821
.sym 118812 $abc$36366$n2819
.sym 118813 $abc$36366$n2905_1
.sym 118814 $abc$36366$n2906_1
.sym 118815 slave_sel[0]
.sym 118835 slave_sel_r[1]
.sym 118836 spiflash_sr[5]
.sym 118839 $abc$36366$n3373_1
.sym 118840 spiflash_sr[27]
.sym 118841 spram_bus_adr[18]
.sym 118842 $abc$36366$n3380
.sym 118843 $abc$36366$n3373_1
.sym 118844 spiflash_sr[25]
.sym 118845 spram_bus_adr[16]
.sym 118846 $abc$36366$n3380
.sym 118847 basesoc_bus_wishbone_dat_r[1]
.sym 118848 slave_sel_r[0]
.sym 118849 spiflash_sr[25]
.sym 118850 slave_sel_r[1]
.sym 118855 $abc$36366$n3373_1
.sym 118856 spiflash_sr[28]
.sym 118857 spram_bus_adr[19]
.sym 118858 $abc$36366$n3380
.sym 118859 spiflash_sr[26]
.sym 118860 $abc$36366$n3373_1
.sym 118861 spram_bus_adr[17]
.sym 118862 $abc$36366$n3380
.sym 118863 $abc$36366$n3373_1
.sym 118864 spiflash_sr[29]
.sym 118865 spram_bus_adr[20]
.sym 118866 $abc$36366$n3380
.sym 118867 spiflash_sr[24]
.sym 118868 $abc$36366$n3373_1
.sym 118869 spram_bus_adr[15]
.sym 118870 $abc$36366$n3380
.sym 118871 $abc$36366$n2908
.sym 118872 $abc$36366$n4762
.sym 118873 $abc$36366$n4790_1
.sym 118874 $abc$36366$n4746
.sym 118875 slave_sel_r[1]
.sym 118876 spiflash_sr[15]
.sym 118877 $abc$36366$n2818
.sym 118878 $abc$36366$n2979
.sym 118879 $abc$36366$n2921
.sym 118880 picorv32.latched_is_lu
.sym 118881 picorv32.mem_wordsize[0]
.sym 118887 picorv32.reg_op1[1]
.sym 118888 picorv32.mem_wordsize[2]
.sym 118891 $abc$36366$n2896
.sym 118892 picorv32.latched_is_lu
.sym 118893 picorv32.mem_wordsize[0]
.sym 118895 picorv32.reg_op1[1]
.sym 118896 picorv32.mem_wordsize[2]
.sym 118897 picorv32.mem_wordsize[0]
.sym 118898 $abc$36366$n3429
.sym 118899 $abc$36366$n2908
.sym 118900 picorv32.latched_is_lu
.sym 118901 picorv32.mem_wordsize[0]
.sym 118903 picorv32.reg_next_pc[9]
.sym 118904 $abc$36366$n3872
.sym 118905 $abc$36366$n3836_1
.sym 118906 $abc$36366$n3838_1
.sym 118911 $abc$36366$n4745_1
.sym 118912 $abc$36366$n4802_1
.sym 118913 $abc$36366$n4887_1
.sym 118914 $abc$36366$n3829_1
.sym 118915 $abc$36366$n4745_1
.sym 118916 $abc$36366$n4802_1
.sym 118917 $abc$36366$n4845
.sym 118918 $abc$36366$n3829_1
.sym 118927 $abc$36366$n4745_1
.sym 118928 $abc$36366$n4802_1
.sym 118929 $abc$36366$n4875
.sym 118930 $abc$36366$n3829_1
.sym 118931 $abc$36366$n2978
.sym 118932 picorv32.latched_is_lu
.sym 118933 picorv32.mem_wordsize[0]
.sym 118935 picorv32.reg_op1[22]
.sym 118936 $abc$36366$n4021_1
.sym 118937 $abc$36366$n3870
.sym 118939 picorv32.reg_next_pc[21]
.sym 118940 picorv32.reg_out[21]
.sym 118941 $abc$36366$n3836_1
.sym 118943 picorv32.reg_next_pc[22]
.sym 118944 picorv32.reg_out[22]
.sym 118945 $abc$36366$n3836_1
.sym 118947 $abc$36366$n4745_1
.sym 118948 $abc$36366$n4802_1
.sym 118949 $abc$36366$n4857
.sym 118950 $abc$36366$n3829_1
.sym 118951 $abc$36366$n4745_1
.sym 118952 $abc$36366$n4802_1
.sym 118953 $abc$36366$n4863
.sym 118954 $abc$36366$n3829_1
.sym 118955 picorv32.reg_next_pc[19]
.sym 118956 picorv32.reg_out[19]
.sym 118957 $abc$36366$n3836_1
.sym 118959 $abc$36366$n3049
.sym 118960 picorv32.irq_state[1]
.sym 118961 $abc$36366$n3872
.sym 118962 $abc$36366$n2845
.sym 118963 $abc$36366$n4745_1
.sym 118964 $abc$36366$n4802_1
.sym 118965 $abc$36366$n4869
.sym 118966 $abc$36366$n3829_1
.sym 118967 picorv32.irq_mask[8]
.sym 118968 picorv32.irq_pending[8]
.sym 118971 picorv32.reg_out[17]
.sym 118972 picorv32.alu_out_q[17]
.sym 118973 picorv32.latched_stalu
.sym 118975 $abc$36366$n4796_1
.sym 118976 picorv32.latched_is_lh
.sym 118979 picorv32.irq_pending[8]
.sym 118980 picorv32.irq_pending[9]
.sym 118981 picorv32.irq_pending[10]
.sym 118982 picorv32.irq_pending[11]
.sym 118983 picorv32.cpu_state[4]
.sym 118984 picorv32.reg_op1[10]
.sym 118985 picorv32.cpu_state[0]
.sym 118986 picorv32.irq_pending[10]
.sym 118987 picorv32.irq_pending[8]
.sym 118988 picorv32.irq_mask[8]
.sym 118991 $abc$36366$n4745_1
.sym 118992 $abc$36366$n4802_1
.sym 118993 $abc$36366$n4893_1
.sym 118994 $abc$36366$n3829_1
.sym 118995 picorv32.reg_op1[5]
.sym 118996 picorv32.cpu_state[4]
.sym 118997 $abc$36366$n3412
.sym 118998 picorv32.irq_mask[5]
.sym 118999 $abc$36366$n4745_1
.sym 119000 $abc$36366$n4789
.sym 119001 $abc$36366$n3829_1
.sym 119002 $abc$36366$n5526
.sym 119003 $abc$36366$n4703
.sym 119004 picorv32.cpuregs_rs1[5]
.sym 119005 $abc$36366$n4725
.sym 119006 $abc$36366$n4726
.sym 119007 picorv32.irq_mask[15]
.sym 119008 picorv32.irq_pending[15]
.sym 119011 picorv32.cpu_state[4]
.sym 119012 picorv32.reg_op1[6]
.sym 119013 picorv32.cpu_state[0]
.sym 119014 picorv32.irq_pending[6]
.sym 119015 picorv32.irq_mask[15]
.sym 119016 $abc$36366$n3412
.sym 119017 $abc$36366$n4798
.sym 119019 $abc$36366$n3058
.sym 119020 $abc$36366$n3059
.sym 119021 $abc$36366$n3060
.sym 119022 $abc$36366$n3061
.sym 119023 picorv32.cpu_state[3]
.sym 119024 $abc$36366$n7108
.sym 119025 picorv32.cpu_state[0]
.sym 119026 picorv32.irq_pending[5]
.sym 119027 picorv32.irq_pending[25]
.sym 119028 picorv32.cpu_state[0]
.sym 119029 $abc$36366$n4856
.sym 119030 $abc$36366$n4858
.sym 119031 picorv32.cpu_state[3]
.sym 119032 $abc$36366$n7115
.sym 119033 picorv32.cpu_state[4]
.sym 119034 picorv32.reg_op1[12]
.sym 119035 picorv32.cpu_state[3]
.sym 119036 $abc$36366$n7118
.sym 119037 picorv32.cpu_state[0]
.sym 119038 picorv32.irq_pending[15]
.sym 119039 picorv32.cpuregs_rs1[11]
.sym 119040 picorv32.irq_mask[11]
.sym 119041 picorv32.instr_maskirq
.sym 119042 picorv32.cpu_state[2]
.sym 119043 picorv32.cpu_state[4]
.sym 119044 picorv32.reg_op1[11]
.sym 119045 picorv32.cpu_state[0]
.sym 119046 picorv32.irq_pending[11]
.sym 119047 picorv32.reg_op1[15]
.sym 119048 picorv32.cpu_state[4]
.sym 119049 $abc$36366$n4799_1
.sym 119051 picorv32.irq_pending[19]
.sym 119052 picorv32.cpu_state[0]
.sym 119053 $abc$36366$n4820
.sym 119054 $abc$36366$n4822
.sym 119055 $abc$36366$n4703
.sym 119056 picorv32.cpuregs_rs1[22]
.sym 119057 $abc$36366$n4841
.sym 119058 $abc$36366$n4842
.sym 119059 $abc$36366$n4703
.sym 119060 picorv32.cpuregs_rs1[30]
.sym 119061 $abc$36366$n4886_1
.sym 119062 $abc$36366$n4888_1
.sym 119063 $abc$36366$n3045
.sym 119064 picorv32.irq_state[1]
.sym 119065 $abc$36366$n3912_1
.sym 119066 $abc$36366$n2845
.sym 119067 $abc$36366$n4037_1
.sym 119068 picorv32.cpuregs_rs1[14]
.sym 119069 $abc$36366$n4134
.sym 119071 picorv32.mem_wordsize[2]
.sym 119072 picorv32.reg_op2[9]
.sym 119073 $abc$36366$n4270_1
.sym 119075 picorv32.irq_mask[2]
.sym 119076 picorv32.irq_state[1]
.sym 119077 picorv32.irq_pending[2]
.sym 119079 picorv32.cpu_state[3]
.sym 119080 $abc$36366$n7125
.sym 119081 picorv32.cpu_state[4]
.sym 119082 picorv32.reg_op1[22]
.sym 119083 picorv32.cpu_state[3]
.sym 119084 $abc$36366$n7119
.sym 119085 picorv32.cpu_state[4]
.sym 119086 picorv32.reg_op1[16]
.sym 119087 picorv32.cpu_state[3]
.sym 119088 $abc$36366$n7123
.sym 119089 picorv32.cpu_state[4]
.sym 119090 picorv32.reg_op1[20]
.sym 119091 picorv32.irq_mask[19]
.sym 119092 picorv32.irq_pending[19]
.sym 119095 $abc$36366$n3412
.sym 119096 picorv32.irq_mask[25]
.sym 119099 $abc$36366$n4703
.sym 119100 picorv32.cpuregs_rs1[25]
.sym 119101 $abc$36366$n4859
.sym 119102 $abc$36366$n4860
.sym 119103 picorv32.irq_pending[26]
.sym 119104 picorv32.cpu_state[0]
.sym 119105 $abc$36366$n4862
.sym 119106 $abc$36366$n4864
.sym 119107 $abc$36366$n4703
.sym 119108 picorv32.cpuregs_rs1[31]
.sym 119109 $abc$36366$n4892_1
.sym 119110 $abc$36366$n4894_1
.sym 119111 picorv32.irq_mask[24]
.sym 119112 picorv32.irq_state[1]
.sym 119113 picorv32.irq_pending[24]
.sym 119114 $abc$36366$n4361
.sym 119115 $abc$36366$n4703
.sym 119116 picorv32.cpuregs_rs1[26]
.sym 119117 $abc$36366$n4865
.sym 119118 $abc$36366$n4866
.sym 119119 $abc$36366$n7130
.sym 119120 picorv32.cpu_state[3]
.sym 119121 $abc$36366$n4868
.sym 119122 $abc$36366$n4870
.sym 119123 picorv32.reg_out[24]
.sym 119124 picorv32.alu_out_q[24]
.sym 119125 picorv32.latched_stalu
.sym 119126 $abc$36366$n2845
.sym 119127 $abc$36366$n4036_1
.sym 119128 picorv32.reg_op1[15]
.sym 119129 $abc$36366$n4135
.sym 119130 $abc$36366$n3007_1
.sym 119131 $abc$36366$n7134
.sym 119132 picorv32.cpu_state[3]
.sym 119133 $abc$36366$n4896_1
.sym 119135 picorv32.irq_mask[31]
.sym 119136 $abc$36366$n3412
.sym 119137 $abc$36366$n4895_1
.sym 119139 picorv32.cpu_state[4]
.sym 119140 picorv32.reg_op1[31]
.sym 119141 picorv32.cpu_state[0]
.sym 119142 picorv32.irq_pending[31]
.sym 119143 $abc$36366$n4703
.sym 119144 picorv32.cpuregs_rs1[28]
.sym 119145 $abc$36366$n4877
.sym 119146 $abc$36366$n4878_1
.sym 119147 picorv32.cpu_state[3]
.sym 119148 $abc$36366$n7122
.sym 119149 picorv32.cpu_state[4]
.sym 119150 picorv32.reg_op1[19]
.sym 119151 picorv32.cpuregs_rs1[24]
.sym 119155 $abc$36366$n4703
.sym 119156 picorv32.cpuregs_rs1[19]
.sym 119157 $abc$36366$n4823
.sym 119158 $abc$36366$n4824
.sym 119159 $abc$36366$n4036_1
.sym 119160 picorv32.reg_op1[6]
.sym 119161 $abc$36366$n4073_1
.sym 119162 $abc$36366$n3007_1
.sym 119167 picorv32.mem_wordsize[2]
.sym 119168 picorv32.reg_op2[1]
.sym 119169 picorv32.reg_op2[25]
.sym 119170 picorv32.mem_wordsize[0]
.sym 119175 $abc$36366$n2995
.sym 119176 picorv32.reg_op1[22]
.sym 119177 $abc$36366$n4036_1
.sym 119178 picorv32.reg_op1[24]
.sym 119183 picorv32.mem_wordsize[2]
.sym 119184 picorv32.reg_op2[5]
.sym 119185 picorv32.reg_op2[29]
.sym 119186 picorv32.mem_wordsize[0]
.sym 119199 picorv32.reg_op1[6]
.sym 119215 $abc$36366$n4036_1
.sym 119216 picorv32.reg_op1[26]
.sym 119217 $abc$36366$n4208
.sym 119218 $abc$36366$n3007_1
.sym 119223 picorv32.reg_op1[10]
.sym 119224 picorv32.reg_op1[9]
.sym 119225 picorv32.reg_op2[0]
.sym 119227 picorv32.reg_op1[6]
.sym 119228 picorv32.reg_op1[5]
.sym 119229 picorv32.reg_op2[0]
.sym 119231 picorv32.reg_op1[12]
.sym 119232 picorv32.reg_op1[11]
.sym 119233 picorv32.reg_op2[0]
.sym 119235 $abc$36366$n4436_1
.sym 119236 $abc$36366$n4432_1
.sym 119237 picorv32.reg_op2[2]
.sym 119239 $abc$36366$n4439_1
.sym 119240 $abc$36366$n4436_1
.sym 119241 picorv32.reg_op2[2]
.sym 119243 $abc$36366$n4438_1
.sym 119244 $abc$36366$n4437
.sym 119245 picorv32.reg_op2[1]
.sym 119247 $abc$36366$n4434
.sym 119248 $abc$36366$n4433_1
.sym 119249 picorv32.reg_op2[1]
.sym 119251 $abc$36366$n4437
.sym 119252 $abc$36366$n4434
.sym 119253 picorv32.reg_op2[1]
.sym 119255 picorv32.reg_op1[16]
.sym 119256 picorv32.reg_op1[15]
.sym 119257 picorv32.reg_op2[0]
.sym 119259 $abc$36366$n4441_1
.sym 119260 $abc$36366$n4440
.sym 119261 picorv32.reg_op2[1]
.sym 119263 picorv32.reg_op1[20]
.sym 119267 $abc$36366$n4440
.sym 119268 $abc$36366$n4438_1
.sym 119269 picorv32.reg_op2[1]
.sym 119271 picorv32.reg_op1[14]
.sym 119272 picorv32.reg_op1[13]
.sym 119273 picorv32.reg_op2[0]
.sym 119275 $abc$36366$n4485
.sym 119276 $abc$36366$n4484_1
.sym 119277 picorv32.reg_op2[2]
.sym 119279 $abc$36366$n4433_1
.sym 119280 $abc$36366$n4430_1
.sym 119281 picorv32.reg_op2[1]
.sym 119287 $abc$36366$n4446
.sym 119288 $abc$36366$n4445_1
.sym 119289 picorv32.reg_op2[1]
.sym 119291 picorv32.reg_op1[18]
.sym 119292 picorv32.reg_op1[17]
.sym 119293 picorv32.reg_op2[0]
.sym 119295 picorv32.reg_op1[20]
.sym 119296 picorv32.reg_op1[19]
.sym 119297 picorv32.reg_op2[0]
.sym 119299 picorv32.instr_bge
.sym 119300 picorv32.is_slti_blt_slt
.sym 119301 $abc$36366$n3160
.sym 119302 $abc$36366$n3188
.sym 119307 $abc$36366$n4445_1
.sym 119308 $abc$36366$n4441_1
.sym 119309 picorv32.reg_op2[1]
.sym 119311 $abc$36366$n4488_1
.sym 119312 $abc$36366$n4487
.sym 119313 picorv32.reg_op2[2]
.sym 119315 $abc$36366$n4487
.sym 119316 $abc$36366$n4485
.sym 119317 picorv32.reg_op2[3]
.sym 119318 picorv32.reg_op2[2]
.sym 119319 sram_bus_dat_w[3]
.sym 119327 sram_bus_we
.sym 119328 $abc$36366$n3370
.sym 119329 $abc$36366$n2852
.sym 119330 sys_rst
.sym 119339 picorv32.reg_op1[22]
.sym 119343 picorv32.reg_op1[25]
.sym 119347 basesoc_uart_rx_fifo_wrport_we
.sym 119352 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 119357 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 119361 basesoc_uart_rx_fifo_rdport_adr[2]
.sym 119362 $auto$alumacc.cc:474:replace_alu$6509.C[2]
.sym 119365 basesoc_uart_rx_fifo_rdport_adr[3]
.sym 119366 $auto$alumacc.cc:474:replace_alu$6509.C[3]
.sym 119375 basesoc_uart_rx_fifo_syncfifo_re
.sym 119376 sys_rst
.sym 119380 $PACKER_VCC_NET
.sym 119381 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 119383 $abc$36366$n2851_1
.sym 119384 $abc$36366$n3264
.sym 119385 memdat_3[3]
.sym 119387 $abc$36366$n3370
.sym 119388 $abc$36366$n2852
.sym 119389 spiflash_bitbang_storage_full[3]
.sym 119391 $abc$36366$n2851_1
.sym 119392 $abc$36366$n3264
.sym 119393 memdat_3[4]
.sym 119395 $abc$36366$n2851_1
.sym 119396 $abc$36366$n3264
.sym 119397 memdat_3[6]
.sym 119399 $abc$36366$n2851_1
.sym 119400 $abc$36366$n3264
.sym 119401 memdat_3[7]
.sym 119403 interface3_bank_bus_dat_r[1]
.sym 119404 interface4_bank_bus_dat_r[1]
.sym 119405 $abc$36366$n5237
.sym 119406 $abc$36366$n5238_1
.sym 119419 interface2_bank_bus_dat_r[3]
.sym 119420 interface3_bank_bus_dat_r[3]
.sym 119421 interface4_bank_bus_dat_r[3]
.sym 119422 interface5_bank_bus_dat_r[3]
.sym 119431 sram_bus_dat_w[2]
.sym 119435 sram_bus_dat_w[3]
.sym 119443 interface2_bank_bus_dat_r[0]
.sym 119444 interface3_bank_bus_dat_r[0]
.sym 119445 interface4_bank_bus_dat_r[0]
.sym 119446 interface5_bank_bus_dat_r[0]
.sym 119447 $abc$36366$n2851_1
.sym 119448 $abc$36366$n3264
.sym 119449 memdat_3[2]
.sym 119451 basesoc_uart_phy_rx_busy
.sym 119452 $abc$36366$n3253
.sym 119453 basesoc_uart_phy_uart_clk_rxen
.sym 119454 sys_rst
.sym 119459 $abc$36366$n2851_1
.sym 119460 $abc$36366$n3264
.sym 119461 memdat_3[5]
.sym 119467 $abc$36366$n3370
.sym 119468 $abc$36366$n2852
.sym 119469 spiflash_bitbang_storage_full[2]
.sym 119475 interface2_bank_bus_dat_r[2]
.sym 119476 interface3_bank_bus_dat_r[2]
.sym 119477 interface4_bank_bus_dat_r[2]
.sym 119478 interface5_bank_bus_dat_r[2]
.sym 119479 $abc$36366$n4922
.sym 119480 $abc$36366$n4921_1
.sym 119481 $abc$36366$n3236
.sym 119487 csrbank5_tuning_word0_w[4]
.sym 119488 $abc$36366$n126
.sym 119489 sram_bus_adr[1]
.sym 119490 sram_bus_adr[0]
.sym 119499 $abc$36366$n4928
.sym 119500 $abc$36366$n4927_1
.sym 119501 $abc$36366$n3236
.sym 119503 $abc$36366$n4931
.sym 119504 $abc$36366$n4930_1
.sym 119505 $abc$36366$n3236
.sym 119515 sram_bus_we
.sym 119516 $abc$36366$n3236
.sym 119517 $abc$36366$n3212
.sym 119518 sys_rst
.sym 119519 csrbank5_tuning_word3_w[7]
.sym 119520 csrbank5_tuning_word1_w[7]
.sym 119521 sram_bus_adr[0]
.sym 119522 sram_bus_adr[1]
.sym 119523 sram_bus_we
.sym 119524 $abc$36366$n3236
.sym 119525 $abc$36366$n2852
.sym 119526 sys_rst
.sym 119527 sram_bus_dat_w[6]
.sym 119571 basesoc_uart_phy_tx_busy
.sym 119572 $abc$36366$n4004
.sym 119575 basesoc_uart_phy_tx_busy
.sym 119576 $abc$36366$n4022
.sym 119579 basesoc_uart_phy_tx_busy
.sym 119580 $abc$36366$n4012
.sym 119587 basesoc_uart_phy_tx_busy
.sym 119588 $abc$36366$n4018
.sym 119599 basesoc_uart_phy_tx_busy
.sym 119600 $abc$36366$n4026
.sym 119663 basesoc_uart_phy_tx_busy
.sym 119664 $abc$36366$n3881
.sym 119703 spiflash_bitbang_storage_full[2]
.sym 119704 $abc$36366$n176
.sym 119705 spiflash_bitbang_en_storage_full
.sym 119711 spiflash_i
.sym 119727 spiflash_clk1
.sym 119728 spiflash_bitbang_storage_full[1]
.sym 119729 spiflash_bitbang_en_storage_full
.sym 119739 sys_rst
.sym 119740 spiflash_i
.sym 119747 sys_rst
.sym 119748 spiflash_i
.sym 119763 spiflash_miso
.sym 119767 slave_sel_r[1]
.sym 119768 spiflash_sr[6]
.sym 119771 spiflash_sr[31]
.sym 119772 spiflash_bitbang_storage_full[0]
.sym 119773 spiflash_bitbang_en_storage_full
.sym 119775 spiflash_sr[7]
.sym 119776 slave_sel_r[1]
.sym 119779 $abc$36366$n2821
.sym 119780 $abc$36366$n2819
.sym 119781 $abc$36366$n2909
.sym 119782 $abc$36366$n2910
.sym 119783 $abc$36366$n2821
.sym 119784 $abc$36366$n2819
.sym 119785 $abc$36366$n2901
.sym 119786 $abc$36366$n2902
.sym 119787 spiflash_sr[6]
.sym 119791 spiflash_sr[4]
.sym 119795 spiflash_sr[5]
.sym 119811 spiflash_sr[15]
.sym 119812 spram_bus_adr[6]
.sym 119813 $abc$36366$n3380
.sym 119815 slave_sel_r[1]
.sym 119816 spiflash_sr[4]
.sym 119819 $abc$36366$n2821
.sym 119820 $abc$36366$n2819
.sym 119821 $abc$36366$n2918_1
.sym 119822 $abc$36366$n2919_1
.sym 119823 spiflash_sr[14]
.sym 119824 spram_bus_adr[5]
.sym 119825 $abc$36366$n3380
.sym 119831 $abc$36366$n2913
.sym 119832 picorv32.latched_is_lu
.sym 119833 picorv32.mem_wordsize[0]
.sym 119839 $abc$36366$n2917
.sym 119840 picorv32.latched_is_lu
.sym 119841 picorv32.mem_wordsize[0]
.sym 119855 $abc$36366$n3380
.sym 119856 spiflash_sr[7]
.sym 119859 $abc$36366$n2904
.sym 119860 picorv32.latched_is_lu
.sym 119861 picorv32.mem_wordsize[0]
.sym 119863 picorv32.reg_next_pc[9]
.sym 119864 picorv32.reg_out[9]
.sym 119865 $abc$36366$n3836_1
.sym 119871 $abc$36366$n2900
.sym 119872 picorv32.latched_is_lu
.sym 119873 picorv32.mem_wordsize[0]
.sym 119875 $abc$36366$n4783
.sym 119876 $abc$36366$n4746
.sym 119879 $abc$36366$n2956_1
.sym 119880 picorv32.latched_is_lu
.sym 119881 picorv32.mem_wordsize[0]
.sym 119883 picorv32.reg_next_pc[17]
.sym 119884 picorv32.reg_out[17]
.sym 119885 $abc$36366$n3836_1
.sym 119887 picorv32.reg_op1[17]
.sym 119888 $abc$36366$n4011_1
.sym 119889 $abc$36366$n3870
.sym 119891 picorv32.reg_op1[9]
.sym 119892 $abc$36366$n3995_1
.sym 119893 $abc$36366$n3870
.sym 119895 picorv32.irq_mask[5]
.sym 119896 picorv32.irq_state[1]
.sym 119897 picorv32.irq_pending[5]
.sym 119899 picorv32.reg_out[9]
.sym 119900 picorv32.alu_out_q[9]
.sym 119901 picorv32.latched_stalu
.sym 119903 $abc$36366$n4745_1
.sym 119904 $abc$36366$n4802_1
.sym 119905 $abc$36366$n4821
.sym 119906 $abc$36366$n3829_1
.sym 119907 picorv32.reg_op1[19]
.sym 119908 $abc$36366$n4015_1
.sym 119909 $abc$36366$n3870
.sym 119915 picorv32.reg_op1[20]
.sym 119916 $abc$36366$n4017_1
.sym 119917 $abc$36366$n3870
.sym 119919 picorv32.reg_next_pc[20]
.sym 119920 picorv32.reg_out[20]
.sym 119921 $abc$36366$n3836_1
.sym 119923 picorv32.reg_op1[21]
.sym 119924 $abc$36366$n4019_1
.sym 119925 $abc$36366$n3870
.sym 119927 $abc$36366$n2939
.sym 119928 picorv32.latched_is_lu
.sym 119929 picorv32.mem_wordsize[0]
.sym 119931 $abc$36366$n3048
.sym 119932 $abc$36366$n3049
.sym 119933 $abc$36366$n3050
.sym 119934 $abc$36366$n3051
.sym 119935 $abc$36366$n4745_1
.sym 119936 $abc$36366$n4802_1
.sym 119937 $abc$36366$n4815
.sym 119938 $abc$36366$n3829_1
.sym 119939 picorv32.irq_pending[10]
.sym 119940 picorv32.irq_mask[10]
.sym 119943 picorv32.cpu_state[3]
.sym 119944 $abc$36366$n7112
.sym 119945 picorv32.cpu_state[0]
.sym 119946 picorv32.irq_pending[9]
.sym 119947 $abc$36366$n3048
.sym 119948 picorv32.irq_state[1]
.sym 119949 $abc$36366$n3928_1
.sym 119950 $abc$36366$n2845
.sym 119951 picorv32.irq_mask[10]
.sym 119952 picorv32.irq_pending[10]
.sym 119955 picorv32.irq_pending[11]
.sym 119956 picorv32.irq_mask[11]
.sym 119959 $abc$36366$n3804_1
.sym 119960 $abc$36366$n3805
.sym 119961 $abc$36366$n3806_1
.sym 119962 $abc$36366$n3807
.sym 119963 $abc$36366$n4745_1
.sym 119964 $abc$36366$n4782
.sym 119965 $abc$36366$n3829_1
.sym 119966 $abc$36366$n5523_1
.sym 119967 picorv32.irq_mask[11]
.sym 119968 picorv32.irq_pending[11]
.sym 119971 picorv32.irq_mask[6]
.sym 119972 picorv32.irq_state[1]
.sym 119973 picorv32.irq_pending[6]
.sym 119975 picorv32.irq_pending[28]
.sym 119976 picorv32.cpu_state[0]
.sym 119977 $abc$36366$n4874
.sym 119978 $abc$36366$n4876
.sym 119979 picorv32.irq_pending[0]
.sym 119980 picorv32.irq_pending[1]
.sym 119981 picorv32.irq_pending[2]
.sym 119982 picorv32.irq_pending[3]
.sym 119983 picorv32.cpuregs_rs1[6]
.sym 119984 picorv32.irq_mask[6]
.sym 119985 picorv32.instr_maskirq
.sym 119986 picorv32.cpu_state[2]
.sym 119987 picorv32.irq_mask[25]
.sym 119988 picorv32.irq_pending[25]
.sym 119991 picorv32.cpuregs_rs1[3]
.sym 119995 picorv32.cpuregs_rs1[11]
.sym 119999 picorv32.irq_pending[12]
.sym 120000 picorv32.cpu_state[0]
.sym 120001 $abc$36366$n5519_1
.sym 120002 $abc$36366$n4779
.sym 120003 picorv32.cpuregs_rs1[12]
.sym 120004 picorv32.irq_mask[12]
.sym 120005 picorv32.instr_maskirq
.sym 120006 picorv32.cpu_state[2]
.sym 120007 picorv32.irq_mask[12]
.sym 120008 picorv32.irq_pending[12]
.sym 120009 picorv32.irq_mask[3]
.sym 120010 picorv32.irq_pending[3]
.sym 120011 picorv32.irq_mask[12]
.sym 120012 picorv32.irq_state[1]
.sym 120013 picorv32.irq_pending[12]
.sym 120015 picorv32.cpuregs_rs1[15]
.sym 120019 $abc$36366$n3053
.sym 120020 $abc$36366$n3054
.sym 120021 $abc$36366$n3055
.sym 120022 $abc$36366$n3056
.sym 120023 picorv32.irq_pending[24]
.sym 120024 picorv32.irq_pending[25]
.sym 120025 picorv32.irq_pending[26]
.sym 120026 picorv32.irq_pending[27]
.sym 120027 $abc$36366$n3043
.sym 120028 $abc$36366$n3044
.sym 120029 $abc$36366$n3045
.sym 120030 $abc$36366$n3046
.sym 120031 picorv32.irq_pending[19]
.sym 120032 picorv32.irq_mask[19]
.sym 120035 $abc$36366$n3800
.sym 120036 $abc$36366$n3803
.sym 120037 $abc$36366$n3808
.sym 120038 $abc$36366$n3809_1
.sym 120039 $abc$36366$n3039_1
.sym 120040 $abc$36366$n3042
.sym 120041 $abc$36366$n3047
.sym 120042 $abc$36366$n3052
.sym 120043 picorv32.irq_mask[2]
.sym 120044 picorv32.irq_pending[2]
.sym 120045 $abc$36366$n3040
.sym 120046 $abc$36366$n3041
.sym 120047 $abc$36366$n2995
.sym 120048 picorv32.reg_op1[3]
.sym 120051 $abc$36366$n4036_1
.sym 120052 picorv32.reg_op1[5]
.sym 120053 $abc$36366$n4065_1
.sym 120054 $abc$36366$n3007_1
.sym 120055 picorv32.irq_mask[28]
.sym 120056 picorv32.irq_pending[28]
.sym 120059 $abc$36366$n3412
.sym 120060 picorv32.irq_mask[26]
.sym 120063 picorv32.irq_mask[27]
.sym 120064 picorv32.irq_state[1]
.sym 120065 picorv32.irq_pending[27]
.sym 120066 $abc$36366$n4371_1
.sym 120067 picorv32.cpu_state[4]
.sym 120068 picorv32.reg_op1[2]
.sym 120069 picorv32.cpu_state[0]
.sym 120070 picorv32.irq_pending[2]
.sym 120071 picorv32.irq_mask[26]
.sym 120072 picorv32.irq_pending[26]
.sym 120075 picorv32.irq_mask[31]
.sym 120076 picorv32.irq_pending[31]
.sym 120079 picorv32.cpuregs_rs1[25]
.sym 120083 picorv32.cpuregs_rs1[1]
.sym 120087 picorv32.irq_mask[2]
.sym 120088 picorv32.irq_state[1]
.sym 120089 picorv32.cpu_state[0]
.sym 120091 picorv32.cpuregs_rs1[28]
.sym 120095 picorv32.cpuregs_rs1[27]
.sym 120099 picorv32.cpuregs_rs1[31]
.sym 120103 picorv32.cpu_state[3]
.sym 120104 $abc$36366$n7127
.sym 120105 picorv32.cpu_state[4]
.sym 120106 picorv32.reg_op1[24]
.sym 120107 $abc$36366$n4703
.sym 120108 picorv32.cpuregs_rs1[27]
.sym 120109 $abc$36366$n4871
.sym 120110 $abc$36366$n4872
.sym 120111 $abc$36366$n2995
.sym 120112 picorv32.reg_op1[13]
.sym 120115 $abc$36366$n3412
.sym 120116 picorv32.irq_mask[28]
.sym 120119 picorv32.irq_pending[31]
.sym 120120 picorv32.irq_mask[31]
.sym 120123 picorv32.cpuregs_rs1[23]
.sym 120124 $abc$36366$n4037_1
.sym 120125 $abc$36366$n4196
.sym 120126 $abc$36366$n3007_1
.sym 120127 $abc$36366$n2995
.sym 120128 picorv32.reg_op1[15]
.sym 120129 $abc$36366$n4036_1
.sym 120130 picorv32.reg_op1[17]
.sym 120131 $abc$36366$n2995
.sym 120132 picorv32.reg_op1[4]
.sym 120135 $abc$36366$n2995
.sym 120136 picorv32.reg_op1[8]
.sym 120139 picorv32.cpu_state[4]
.sym 120140 picorv32.reg_op1[27]
.sym 120141 picorv32.cpu_state[0]
.sym 120142 picorv32.irq_pending[27]
.sym 120143 picorv32.cpuregs_rs1[16]
.sym 120144 $abc$36366$n4037_1
.sym 120145 $abc$36366$n4149
.sym 120146 $abc$36366$n3007_1
.sym 120147 $abc$36366$n4036_1
.sym 120148 picorv32.reg_op1[10]
.sym 120149 $abc$36366$n4101_1
.sym 120150 $abc$36366$n3007_1
.sym 120151 $abc$36366$n2995
.sym 120152 picorv32.reg_op1[24]
.sym 120155 picorv32.reg_op1[1]
.sym 120167 picorv32.reg_op1[3]
.sym 120171 picorv32.irq_pending[2]
.sym 120172 $abc$36366$n3834
.sym 120173 $abc$36366$n3833_1
.sym 120179 picorv32.reg_op1[2]
.sym 120183 picorv32.reg_op1[15]
.sym 120187 $abc$36366$n4516
.sym 120188 $abc$36366$n4515_1
.sym 120189 picorv32.reg_op2[3]
.sym 120195 sram_bus_dat_w[0]
.sym 120199 picorv32.reg_op1[9]
.sym 120200 picorv32.reg_op2[9]
.sym 120201 picorv32.reg_op1[23]
.sym 120202 picorv32.reg_op2[23]
.sym 120203 sram_bus_dat_w[1]
.sym 120207 $abc$36366$n4518_1
.sym 120208 $abc$36366$n4516
.sym 120209 picorv32.reg_op2[3]
.sym 120211 picorv32.reg_op1[8]
.sym 120212 picorv32.reg_op1[7]
.sym 120213 picorv32.reg_op2[0]
.sym 120215 picorv32.reg_op1[17]
.sym 120219 sram_bus_dat_w[0]
.sym 120223 $abc$36366$n4444_1
.sym 120224 $abc$36366$n4439_1
.sym 120225 picorv32.reg_op2[2]
.sym 120243 picorv32.reg_op1[16]
.sym 120251 picorv32.reg_op1[27]
.sym 120259 picorv32.instr_bgeu
.sym 120260 picorv32.instr_beq
.sym 120261 $abc$36366$n3189
.sym 120262 $abc$36366$n3161
.sym 120271 picorv32.reg_op1[31]
.sym 120275 sram_bus_dat_w[4]
.sym 120279 sram_bus_we
.sym 120280 $abc$36366$n3370
.sym 120281 $abc$36366$n3215
.sym 120282 sys_rst
.sym 120283 $abc$36366$n6792
.sym 120284 $abc$36366$n3190
.sym 120285 picorv32.instr_bne
.sym 120286 picorv32.instr_bgeu
.sym 120291 basesoc_uart_rx_fifo_rdport_adr[1]
.sym 120295 $abc$36366$n3218
.sym 120296 spiflash_miso
.sym 120299 $abc$36366$n5032
.sym 120300 spiflash_bitbang_storage_full[1]
.sym 120301 $abc$36366$n3215
.sym 120302 spiflash_bitbang_en_storage_full
.sym 120303 basesoc_uart_rx_fifo_syncfifo_re
.sym 120304 basesoc_uart_rx_fifo_rdport_adr[0]
.sym 120305 sys_rst
.sym 120311 sram_bus_adr[2]
.sym 120312 $abc$36366$n3263
.sym 120313 $abc$36366$n3218
.sym 120314 sys_rst
.sym 120319 basesoc_uart_rx_fifo_source_valid
.sym 120320 csrbank4_ev_enable0_w[1]
.sym 120321 sram_bus_adr[2]
.sym 120322 sram_bus_adr[1]
.sym 120323 sram_bus_dat_w[1]
.sym 120327 memdat_3[1]
.sym 120328 basesoc_uart_rx_pending
.sym 120329 sram_bus_adr[2]
.sym 120330 $abc$36366$n2852
.sym 120331 sram_bus_dat_w[0]
.sym 120335 basesoc_uart_tx_pending
.sym 120336 csrbank4_ev_enable0_w[0]
.sym 120337 sram_bus_adr[2]
.sym 120338 sram_bus_adr[0]
.sym 120339 csrbank4_ev_enable0_w[1]
.sym 120340 basesoc_uart_rx_pending
.sym 120341 csrbank4_ev_enable0_w[0]
.sym 120342 basesoc_uart_tx_pending
.sym 120343 $abc$36366$n5528
.sym 120344 memdat_3[0]
.sym 120345 sram_bus_adr[2]
.sym 120346 sram_bus_adr[1]
.sym 120347 basesoc_uart_rx_fifo_source_valid
.sym 120348 $abc$36366$n3215
.sym 120349 $abc$36366$n5528
.sym 120350 csrbank4_txfull_w
.sym 120351 $abc$36366$n5530_1
.sym 120352 sram_bus_adr[2]
.sym 120353 $abc$36366$n5529
.sym 120354 $abc$36366$n3264
.sym 120355 sram_bus_adr[0]
.sym 120356 $abc$36366$n5532
.sym 120357 $abc$36366$n4941_1
.sym 120358 $abc$36366$n3264
.sym 120359 $abc$36366$n2852
.sym 120360 spiflash_bitbang_storage_full[0]
.sym 120361 $abc$36366$n5031_1
.sym 120362 $abc$36366$n3370
.sym 120363 $abc$36366$n4623
.sym 120364 $abc$36366$n4536
.sym 120365 $abc$36366$n5235_1
.sym 120367 picorv32.reg_op2[27]
.sym 120371 $abc$36366$n3370
.sym 120372 $abc$36366$n2852
.sym 120373 spiflash_bitbang_storage_full[1]
.sym 120375 sram_bus_dat_w[5]
.sym 120383 sram_bus_dat_w[0]
.sym 120387 sram_bus_we
.sym 120388 $abc$36366$n3236
.sym 120389 $abc$36366$n3218
.sym 120390 sys_rst
.sym 120395 sram_bus_adr[0]
.sym 120396 sram_bus_adr[1]
.sym 120407 sram_bus_dat_w[7]
.sym 120419 sram_bus_adr[1]
.sym 120420 sram_bus_adr[0]
.sym 120423 sram_bus_dat_w[6]
.sym 120427 $abc$36366$n3161
.sym 120428 $abc$36366$n7338
.sym 120429 $abc$36366$n7339
.sym 120430 $abc$36366$n7341
.sym 120439 sram_bus_adr[2]
.sym 120440 sram_bus_adr[3]
.sym 120441 $abc$36366$n3218
.sym 120443 $abc$36366$n5
.sym 120447 $abc$36366$n9
.sym 120451 interface0_bank_bus_dat_r[1]
.sym 120452 interface1_bank_bus_dat_r[1]
.sym 120453 interface2_bank_bus_dat_r[1]
.sym 120454 interface5_bank_bus_dat_r[1]
.sym 120459 $abc$36366$n130
.sym 120460 $abc$36366$n114
.sym 120461 sram_bus_adr[1]
.sym 120462 sram_bus_adr[0]
.sym 120463 $abc$36366$n7
.sym 120467 $abc$36366$n11
.sym 120471 csrbank5_tuning_word2_w[7]
.sym 120472 csrbank5_tuning_word0_w[7]
.sym 120473 sram_bus_adr[1]
.sym 120474 sram_bus_adr[0]
.sym 120475 sram_bus_we
.sym 120476 $abc$36366$n3236
.sym 120477 $abc$36366$n3215
.sym 120478 sys_rst
.sym 120479 csrbank5_tuning_word3_w[6]
.sym 120480 csrbank5_tuning_word1_w[6]
.sym 120481 sram_bus_adr[0]
.sym 120482 sram_bus_adr[1]
.sym 120487 sram_bus_dat_w[1]
.sym 120491 sram_bus_dat_w[6]
.sym 120495 $abc$36366$n112
.sym 120499 sram_bus_dat_w[4]
.sym 120507 $abc$36366$n124
.sym 120508 $abc$36366$n112
.sym 120509 sram_bus_adr[1]
.sym 120510 sram_bus_adr[0]
.sym 120515 sram_bus_dat_w[1]
.sym 120527 $abc$36366$n126
.sym 120531 sram_bus_dat_w[7]
.sym 120535 basesoc_uart_phy_tx_busy
.sym 120536 $abc$36366$n4002
.sym 120539 $abc$36366$n3946
.sym 120540 basesoc_uart_phy_rx_busy
.sym 120543 basesoc_uart_phy_rx_busy
.sym 120544 $abc$36366$n6338
.sym 120547 basesoc_uart_phy_tx_busy
.sym 120548 $abc$36366$n4000
.sym 120551 basesoc_uart_phy_tx_busy
.sym 120552 $abc$36366$n4024
.sym 120555 $abc$36366$n4916
.sym 120556 $abc$36366$n4915_1
.sym 120557 $abc$36366$n3236
.sym 120559 csrbank5_tuning_word3_w[2]
.sym 120560 $abc$36366$n118
.sym 120561 sram_bus_adr[0]
.sym 120562 sram_bus_adr[1]
.sym 120563 basesoc_uart_phy_tx_busy
.sym 120564 $abc$36366$n4016
.sym 120571 sram_bus_dat_w[7]
.sym 120579 sram_bus_dat_w[3]
.sym 120583 $abc$36366$n132
.sym 120591 sram_bus_dat_w[4]
.sym 120623 $abc$36366$n13
.sym 120635 sram_bus_dat_w[2]
.sym 120695 spiflash_sr[0]
.sym 120696 slave_sel_r[1]
.sym 120697 $abc$36366$n2818
.sym 120698 $abc$36366$n2968
.sym 120699 spiflash_sr[1]
.sym 120711 spiflash_sr[0]
.sym 120715 spiflash_miso1
.sym 120719 $abc$36366$n3380
.sym 120720 $abc$36366$n2948
.sym 120723 slave_sel_r[1]
.sym 120724 spiflash_sr[1]
.sym 120727 $abc$36366$n2821
.sym 120728 $abc$36366$n2819
.sym 120729 $abc$36366$n2897
.sym 120730 $abc$36366$n2898_1
.sym 120731 $abc$36366$n2821
.sym 120732 $abc$36366$n2819
.sym 120733 $abc$36366$n2914
.sym 120734 $abc$36366$n2915
.sym 120735 slave_sel_r[1]
.sym 120736 spiflash_sr[3]
.sym 120743 spiflash_sr[2]
.sym 120747 slave_sel_r[1]
.sym 120748 spiflash_sr[2]
.sym 120751 spiflash_sr[3]
.sym 120755 $abc$36366$n2821
.sym 120756 $abc$36366$n2819
.sym 120757 $abc$36366$n2922
.sym 120758 $abc$36366$n2923
.sym 120767 slave_sel_r[1]
.sym 120768 spiflash_sr[12]
.sym 120769 $abc$36366$n2818
.sym 120770 $abc$36366$n2963
.sym 120771 spiflash_sr[11]
.sym 120772 spram_bus_adr[2]
.sym 120773 $abc$36366$n3380
.sym 120775 slave_sel_r[1]
.sym 120776 spiflash_sr[13]
.sym 120777 $abc$36366$n2818
.sym 120778 $abc$36366$n2974
.sym 120779 slave_sel_r[1]
.sym 120780 spiflash_sr[14]
.sym 120781 $abc$36366$n2818
.sym 120782 $abc$36366$n2983
.sym 120783 spiflash_sr[12]
.sym 120784 spram_bus_adr[3]
.sym 120785 $abc$36366$n3380
.sym 120787 spiflash_sr[13]
.sym 120788 spram_bus_adr[4]
.sym 120789 $abc$36366$n3380
.sym 120791 $abc$36366$n2973_1
.sym 120792 picorv32.latched_is_lu
.sym 120793 picorv32.mem_wordsize[0]
.sym 120795 slave_sel_r[1]
.sym 120796 spiflash_sr[9]
.sym 120797 $abc$36366$n2818
.sym 120798 $abc$36366$n2926
.sym 120799 slave_sel_r[1]
.sym 120800 spiflash_sr[11]
.sym 120801 $abc$36366$n2818
.sym 120802 $abc$36366$n2957
.sym 120803 spiflash_sr[9]
.sym 120804 spram_bus_adr[0]
.sym 120805 $abc$36366$n3380
.sym 120807 slave_sel_r[1]
.sym 120808 spiflash_sr[10]
.sym 120809 $abc$36366$n2818
.sym 120810 $abc$36366$n2940_1
.sym 120811 $abc$36366$n3380
.sym 120812 spiflash_sr[8]
.sym 120815 spiflash_sr[10]
.sym 120816 spram_bus_adr[1]
.sym 120817 $abc$36366$n3380
.sym 120819 slave_sel_r[1]
.sym 120820 spiflash_sr[8]
.sym 120821 $abc$36366$n2818
.sym 120822 $abc$36366$n2953_1
.sym 120823 $abc$36366$n2967
.sym 120824 picorv32.latched_is_lu
.sym 120825 picorv32.mem_wordsize[0]
.sym 120827 $abc$36366$n4745_1
.sym 120828 $abc$36366$n4802_1
.sym 120829 $abc$36366$n4833
.sym 120830 $abc$36366$n3829_1
.sym 120831 $abc$36366$n4745_1
.sym 120832 $abc$36366$n4802_1
.sym 120833 $abc$36366$n4851
.sym 120834 $abc$36366$n3829_1
.sym 120835 $abc$36366$n4745_1
.sym 120836 $abc$36366$n4802_1
.sym 120837 $abc$36366$n4839
.sym 120838 $abc$36366$n3829_1
.sym 120839 $abc$36366$n2952
.sym 120840 picorv32.latched_is_lu
.sym 120841 picorv32.mem_wordsize[0]
.sym 120843 $abc$36366$n4745_1
.sym 120844 $abc$36366$n4802_1
.sym 120845 $abc$36366$n4881_1
.sym 120846 $abc$36366$n3829_1
.sym 120847 $abc$36366$n4745_1
.sym 120848 $abc$36366$n4802_1
.sym 120849 $abc$36366$n4803
.sym 120850 $abc$36366$n3829_1
.sym 120851 $abc$36366$n2982_1
.sym 120852 picorv32.latched_is_lu
.sym 120853 picorv32.mem_wordsize[0]
.sym 120855 picorv32.irq_mask[9]
.sym 120856 $abc$36366$n3412
.sym 120857 $abc$36366$n4756
.sym 120859 $abc$36366$n4745_1
.sym 120860 $abc$36366$n4802_1
.sym 120861 $abc$36366$n4809
.sym 120862 $abc$36366$n3829_1
.sym 120863 $abc$36366$n4703
.sym 120864 picorv32.cpuregs_rs1[9]
.sym 120865 $abc$36366$n4753
.sym 120866 $abc$36366$n4755
.sym 120867 picorv32.irq_pending[22]
.sym 120868 picorv32.cpu_state[0]
.sym 120869 $abc$36366$n4838
.sym 120870 $abc$36366$n4840
.sym 120871 picorv32.irq_mask[9]
.sym 120872 picorv32.irq_pending[9]
.sym 120875 $abc$36366$n7124
.sym 120876 picorv32.cpu_state[3]
.sym 120877 $abc$36366$n4832
.sym 120878 $abc$36366$n4834
.sym 120879 picorv32.irq_mask[22]
.sym 120880 picorv32.irq_state[1]
.sym 120881 picorv32.irq_pending[22]
.sym 120883 $abc$36366$n2925_1
.sym 120884 picorv32.latched_is_lu
.sym 120885 picorv32.mem_wordsize[0]
.sym 120887 picorv32.cpu_state[3]
.sym 120888 $abc$36366$n7110
.sym 120889 picorv32.cpu_state[4]
.sym 120890 picorv32.reg_op1[7]
.sym 120891 picorv32.cpu_state[0]
.sym 120892 picorv32.irq_pending[7]
.sym 120893 picorv32.cpuregs_rs1[7]
.sym 120894 $abc$36366$n4703
.sym 120895 picorv32.irq_pending[17]
.sym 120896 picorv32.cpu_state[0]
.sym 120897 $abc$36366$n4808_1
.sym 120898 $abc$36366$n4810
.sym 120899 picorv32.reg_op1[9]
.sym 120900 picorv32.cpu_state[4]
.sym 120901 $abc$36366$n4757_1
.sym 120903 $abc$36366$n4745_1
.sym 120904 $abc$36366$n4802_1
.sym 120905 $abc$36366$n4827
.sym 120906 $abc$36366$n3829_1
.sym 120907 $abc$36366$n2962
.sym 120908 picorv32.latched_is_lu
.sym 120909 picorv32.mem_wordsize[0]
.sym 120911 picorv32.irq_mask[7]
.sym 120912 $abc$36366$n3412
.sym 120913 $abc$36366$n4742_1
.sym 120914 $abc$36366$n4741
.sym 120915 picorv32.irq_pending[20]
.sym 120916 picorv32.cpu_state[0]
.sym 120917 $abc$36366$n4826
.sym 120918 $abc$36366$n4828
.sym 120919 picorv32.irq_pending[0]
.sym 120920 picorv32.irq_mask[0]
.sym 120923 picorv32.irq_mask[6]
.sym 120924 picorv32.irq_pending[6]
.sym 120925 picorv32.irq_mask[5]
.sym 120926 picorv32.irq_pending[5]
.sym 120927 picorv32.irq_pending[25]
.sym 120928 picorv32.irq_mask[25]
.sym 120931 picorv32.irq_pending[7]
.sym 120932 picorv32.irq_mask[7]
.sym 120935 picorv32.irq_pending[6]
.sym 120936 picorv32.irq_mask[6]
.sym 120939 picorv32.irq_mask[1]
.sym 120940 picorv32.irq_pending[1]
.sym 120941 $abc$36366$n3035
.sym 120942 $abc$36366$n3036
.sym 120943 picorv32.irq_pending[4]
.sym 120944 picorv32.irq_pending[5]
.sym 120945 picorv32.irq_pending[6]
.sym 120946 picorv32.irq_pending[7]
.sym 120947 picorv32.irq_pending[15]
.sym 120948 picorv32.irq_mask[15]
.sym 120951 $abc$36366$n4703
.sym 120952 picorv32.cpuregs_rs1[4]
.sym 120953 $abc$36366$n4717_1
.sym 120954 $abc$36366$n4718
.sym 120955 picorv32.cpu_state[3]
.sym 120956 $abc$36366$n7107
.sym 120957 picorv32.cpu_state[0]
.sym 120958 picorv32.irq_pending[4]
.sym 120959 $abc$36366$n3412
.sym 120960 picorv32.irq_mask[22]
.sym 120963 picorv32.cpuregs_rs1[4]
.sym 120967 picorv32.cpuregs_rs1[22]
.sym 120971 picorv32.reg_op1[4]
.sym 120972 picorv32.cpu_state[4]
.sym 120973 $abc$36366$n3412
.sym 120974 picorv32.irq_mask[4]
.sym 120975 $abc$36366$n4703
.sym 120976 picorv32.cpuregs_rs1[17]
.sym 120977 $abc$36366$n4811_1
.sym 120978 $abc$36366$n4812
.sym 120979 picorv32.cpuregs_rs1[12]
.sym 120983 picorv32.irq_pending[16]
.sym 120984 picorv32.cpu_state[0]
.sym 120985 $abc$36366$n4801
.sym 120986 $abc$36366$n4804
.sym 120987 picorv32.irq_mask[0]
.sym 120988 picorv32.irq_pending[0]
.sym 120989 $abc$36366$n3063_1
.sym 120990 $abc$36366$n3064
.sym 120991 picorv32.irq_pending[28]
.sym 120992 picorv32.irq_pending[29]
.sym 120993 picorv32.irq_pending[30]
.sym 120994 picorv32.irq_pending[31]
.sym 120995 $abc$36366$n3033_1
.sym 120996 $abc$36366$n3038_1
.sym 120997 $abc$36366$n3057
.sym 120998 $abc$36366$n3062
.sym 120999 picorv32.irq_pending[29]
.sym 121000 picorv32.cpu_state[0]
.sym 121001 $abc$36366$n4880_1
.sym 121002 $abc$36366$n4882_1
.sym 121003 picorv32.irq_pending[24]
.sym 121004 picorv32.cpu_state[0]
.sym 121005 $abc$36366$n4850
.sym 121006 $abc$36366$n4852
.sym 121007 $abc$36366$n4703
.sym 121008 picorv32.cpuregs_rs1[20]
.sym 121009 $abc$36366$n4829
.sym 121010 $abc$36366$n4830
.sym 121011 picorv32.irq_mask[29]
.sym 121012 picorv32.irq_pending[29]
.sym 121013 $abc$36366$n3037
.sym 121014 $abc$36366$n3034
.sym 121015 picorv32.irq_pending[26]
.sym 121016 picorv32.irq_mask[26]
.sym 121019 picorv32.irq_pending[27]
.sym 121020 picorv32.irq_mask[27]
.sym 121023 picorv32.irq_pending[24]
.sym 121024 picorv32.irq_mask[24]
.sym 121027 picorv32.irq_mask[27]
.sym 121028 picorv32.irq_pending[27]
.sym 121029 picorv32.irq_mask[24]
.sym 121030 picorv32.irq_pending[24]
.sym 121031 picorv32.cpuregs_rs1[13]
.sym 121032 picorv32.irq_mask[13]
.sym 121033 picorv32.instr_maskirq
.sym 121034 picorv32.cpu_state[2]
.sym 121035 picorv32.irq_pending[28]
.sym 121036 picorv32.irq_mask[28]
.sym 121039 picorv32.irq_mask[16]
.sym 121040 picorv32.irq_pending[16]
.sym 121043 $abc$36366$n7116
.sym 121044 picorv32.cpu_state[3]
.sym 121045 $abc$36366$n5522_1
.sym 121046 $abc$36366$n4786
.sym 121047 picorv32.cpu_state[3]
.sym 121048 $abc$36366$n7132
.sym 121049 picorv32.cpu_state[4]
.sym 121050 picorv32.reg_op1[29]
.sym 121051 $abc$36366$n4703
.sym 121052 picorv32.cpuregs_rs1[16]
.sym 121053 $abc$36366$n4805_1
.sym 121054 $abc$36366$n4806
.sym 121055 $abc$36366$n4703
.sym 121056 picorv32.cpuregs_rs1[29]
.sym 121057 $abc$36366$n4883_1
.sym 121058 $abc$36366$n4884_1
.sym 121059 picorv32.cpuregs_rs1[16]
.sym 121063 $abc$36366$n3412
.sym 121064 picorv32.irq_mask[24]
.sym 121067 $abc$36366$n4703
.sym 121068 picorv32.cpuregs_rs1[24]
.sym 121069 $abc$36366$n4853
.sym 121070 $abc$36366$n4854
.sym 121071 $abc$36366$n3412
.sym 121072 picorv32.irq_mask[27]
.sym 121075 picorv32.cpuregs_rs1[13]
.sym 121083 picorv32.mem_wordsize[0]
.sym 121084 picorv32.reg_op2[0]
.sym 121085 picorv32.reg_op2[8]
.sym 121086 picorv32.mem_wordsize[2]
.sym 121087 picorv32.mem_wordsize[0]
.sym 121088 picorv32.reg_op2[24]
.sym 121089 $abc$36366$n4268_1
.sym 121103 picorv32.mem_wordsize[2]
.sym 121104 picorv32.reg_op2[13]
.sym 121105 $abc$36366$n4278_1
.sym 121107 picorv32.reg_op2[5]
.sym 121119 picorv32.reg_op1[4]
.sym 121127 picorv32.reg_op1[5]
.sym 121139 picorv32.reg_op1[7]
.sym 121147 picorv32.reg_op1[8]
.sym 121151 picorv32.reg_op1[9]
.sym 121155 picorv32.reg_op1[14]
.sym 121159 picorv32.reg_op1[0]
.sym 121163 picorv32.reg_op1[12]
.sym 121167 picorv32.reg_op1[10]
.sym 121187 picorv32.reg_op1[23]
.sym 121191 picorv32.reg_op1[11]
.sym 121195 picorv32.reg_op1[19]
.sym 121203 picorv32.reg_op1[21]
.sym 121207 picorv32.reg_op1[28]
.sym 121211 picorv32.reg_op1[26]
.sym 121219 spram_bus_adr[0]
.sym 121227 picorv32.reg_op1[24]
.sym 121235 picorv32.reg_op1[29]
.sym 121243 sys_rst
.sym 121244 basesoc_uart_rx_fifo_wrport_we
.sym 121247 basesoc_uart_phy_rx_reg[1]
.sym 121255 basesoc_uart_phy_rx_reg[2]
.sym 121267 basesoc_uart_rx_fifo_wrport_we
.sym 121268 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 121269 sys_rst
.sym 121271 sram_bus_adr[0]
.sym 121303 sram_bus_dat_w[2]
.sym 121315 sys_rst
.sym 121316 $abc$36366$n6270
.sym 121335 sys_rst
.sym 121336 sram_bus_dat_w[0]
.sym 121351 sram_bus_dat_w[3]
.sym 121363 sram_bus_dat_w[4]
.sym 121375 $abc$36366$n9
.sym 121387 csrbank5_tuning_word3_w[5]
.sym 121388 $abc$36366$n120
.sym 121389 sram_bus_adr[0]
.sym 121390 sram_bus_adr[1]
.sym 121391 $abc$36366$n120
.sym 121399 basesoc_uart_phy_tx_busy
.sym 121400 $abc$36366$n3994
.sym 121403 basesoc_uart_phy_tx_busy
.sym 121404 $abc$36366$n3992
.sym 121407 $abc$36366$n4925
.sym 121408 $abc$36366$n4924_1
.sym 121409 $abc$36366$n3236
.sym 121411 basesoc_uart_phy_tx_busy
.sym 121412 $abc$36366$n3986
.sym 121415 csrbank5_tuning_word1_w[1]
.sym 121416 $abc$36366$n132
.sym 121417 sram_bus_adr[0]
.sym 121418 sram_bus_adr[1]
.sym 121419 csrbank5_tuning_word0_w[5]
.sym 121420 $abc$36366$n128
.sym 121421 sram_bus_adr[1]
.sym 121422 sram_bus_adr[0]
.sym 121423 $abc$36366$n128
.sym 121427 $abc$36366$n4913
.sym 121428 $abc$36366$n4912_1
.sym 121429 $abc$36366$n3236
.sym 121432 csrbank5_tuning_word0_w[0]
.sym 121433 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 121436 csrbank5_tuning_word0_w[1]
.sym 121437 basesoc_uart_phy_phase_accumulator_tx[1]
.sym 121438 $auto$alumacc.cc:474:replace_alu$6431.C[1]
.sym 121440 csrbank5_tuning_word0_w[2]
.sym 121441 basesoc_uart_phy_phase_accumulator_tx[2]
.sym 121442 $auto$alumacc.cc:474:replace_alu$6431.C[2]
.sym 121444 csrbank5_tuning_word0_w[3]
.sym 121445 basesoc_uart_phy_phase_accumulator_tx[3]
.sym 121446 $auto$alumacc.cc:474:replace_alu$6431.C[3]
.sym 121448 csrbank5_tuning_word0_w[4]
.sym 121449 basesoc_uart_phy_phase_accumulator_tx[4]
.sym 121450 $auto$alumacc.cc:474:replace_alu$6431.C[4]
.sym 121452 csrbank5_tuning_word0_w[5]
.sym 121453 basesoc_uart_phy_phase_accumulator_tx[5]
.sym 121454 $auto$alumacc.cc:474:replace_alu$6431.C[5]
.sym 121456 csrbank5_tuning_word0_w[6]
.sym 121457 basesoc_uart_phy_phase_accumulator_tx[6]
.sym 121458 $auto$alumacc.cc:474:replace_alu$6431.C[6]
.sym 121460 csrbank5_tuning_word0_w[7]
.sym 121461 basesoc_uart_phy_phase_accumulator_tx[7]
.sym 121462 $auto$alumacc.cc:474:replace_alu$6431.C[7]
.sym 121464 csrbank5_tuning_word1_w[0]
.sym 121465 basesoc_uart_phy_phase_accumulator_tx[8]
.sym 121466 $auto$alumacc.cc:474:replace_alu$6431.C[8]
.sym 121468 csrbank5_tuning_word1_w[1]
.sym 121469 basesoc_uart_phy_phase_accumulator_tx[9]
.sym 121470 $auto$alumacc.cc:474:replace_alu$6431.C[9]
.sym 121472 csrbank5_tuning_word1_w[2]
.sym 121473 basesoc_uart_phy_phase_accumulator_tx[10]
.sym 121474 $auto$alumacc.cc:474:replace_alu$6431.C[10]
.sym 121476 csrbank5_tuning_word1_w[3]
.sym 121477 basesoc_uart_phy_phase_accumulator_tx[11]
.sym 121478 $auto$alumacc.cc:474:replace_alu$6431.C[11]
.sym 121480 csrbank5_tuning_word1_w[4]
.sym 121481 basesoc_uart_phy_phase_accumulator_tx[12]
.sym 121482 $auto$alumacc.cc:474:replace_alu$6431.C[12]
.sym 121484 csrbank5_tuning_word1_w[5]
.sym 121485 basesoc_uart_phy_phase_accumulator_tx[13]
.sym 121486 $auto$alumacc.cc:474:replace_alu$6431.C[13]
.sym 121488 csrbank5_tuning_word1_w[6]
.sym 121489 basesoc_uart_phy_phase_accumulator_tx[14]
.sym 121490 $auto$alumacc.cc:474:replace_alu$6431.C[14]
.sym 121492 csrbank5_tuning_word1_w[7]
.sym 121493 basesoc_uart_phy_phase_accumulator_tx[15]
.sym 121494 $auto$alumacc.cc:474:replace_alu$6431.C[15]
.sym 121496 csrbank5_tuning_word2_w[0]
.sym 121497 basesoc_uart_phy_phase_accumulator_tx[16]
.sym 121498 $auto$alumacc.cc:474:replace_alu$6431.C[16]
.sym 121500 csrbank5_tuning_word2_w[1]
.sym 121501 basesoc_uart_phy_phase_accumulator_tx[17]
.sym 121502 $auto$alumacc.cc:474:replace_alu$6431.C[17]
.sym 121504 csrbank5_tuning_word2_w[2]
.sym 121505 basesoc_uart_phy_phase_accumulator_tx[18]
.sym 121506 $auto$alumacc.cc:474:replace_alu$6431.C[18]
.sym 121508 csrbank5_tuning_word2_w[3]
.sym 121509 basesoc_uart_phy_phase_accumulator_tx[19]
.sym 121510 $auto$alumacc.cc:474:replace_alu$6431.C[19]
.sym 121512 csrbank5_tuning_word2_w[4]
.sym 121513 basesoc_uart_phy_phase_accumulator_tx[20]
.sym 121514 $auto$alumacc.cc:474:replace_alu$6431.C[20]
.sym 121516 csrbank5_tuning_word2_w[5]
.sym 121517 basesoc_uart_phy_phase_accumulator_tx[21]
.sym 121518 $auto$alumacc.cc:474:replace_alu$6431.C[21]
.sym 121520 csrbank5_tuning_word2_w[6]
.sym 121521 basesoc_uart_phy_phase_accumulator_tx[22]
.sym 121522 $auto$alumacc.cc:474:replace_alu$6431.C[22]
.sym 121524 csrbank5_tuning_word2_w[7]
.sym 121525 basesoc_uart_phy_phase_accumulator_tx[23]
.sym 121526 $auto$alumacc.cc:474:replace_alu$6431.C[23]
.sym 121528 csrbank5_tuning_word3_w[0]
.sym 121529 basesoc_uart_phy_phase_accumulator_tx[24]
.sym 121530 $auto$alumacc.cc:474:replace_alu$6431.C[24]
.sym 121532 csrbank5_tuning_word3_w[1]
.sym 121533 basesoc_uart_phy_phase_accumulator_tx[25]
.sym 121534 $auto$alumacc.cc:474:replace_alu$6431.C[25]
.sym 121536 csrbank5_tuning_word3_w[2]
.sym 121537 basesoc_uart_phy_phase_accumulator_tx[26]
.sym 121538 $auto$alumacc.cc:474:replace_alu$6431.C[26]
.sym 121540 csrbank5_tuning_word3_w[3]
.sym 121541 basesoc_uart_phy_phase_accumulator_tx[27]
.sym 121542 $auto$alumacc.cc:474:replace_alu$6431.C[27]
.sym 121544 csrbank5_tuning_word3_w[4]
.sym 121545 basesoc_uart_phy_phase_accumulator_tx[28]
.sym 121546 $auto$alumacc.cc:474:replace_alu$6431.C[28]
.sym 121548 csrbank5_tuning_word3_w[5]
.sym 121549 basesoc_uart_phy_phase_accumulator_tx[29]
.sym 121550 $auto$alumacc.cc:474:replace_alu$6431.C[29]
.sym 121552 csrbank5_tuning_word3_w[6]
.sym 121553 basesoc_uart_phy_phase_accumulator_tx[30]
.sym 121554 $auto$alumacc.cc:474:replace_alu$6431.C[30]
.sym 121556 csrbank5_tuning_word3_w[7]
.sym 121557 basesoc_uart_phy_phase_accumulator_tx[31]
.sym 121558 $auto$alumacc.cc:474:replace_alu$6431.C[31]
.sym 121562 $auto$alumacc.cc:474:replace_alu$6431.C[32]
.sym 121563 basesoc_uart_phy_tx_busy
.sym 121564 $abc$36366$n4036
.sym 121567 basesoc_uart_phy_tx_busy
.sym 121568 $abc$36366$n4028
.sym 121571 basesoc_uart_phy_tx_busy
.sym 121572 $abc$36366$n4040
.sym 121575 basesoc_uart_phy_tx_busy
.sym 121576 $abc$36366$n3998
.sym 121579 basesoc_uart_phy_tx_busy
.sym 121580 $abc$36366$n4030
.sym 121583 basesoc_uart_phy_tx_busy
.sym 121584 $abc$36366$n4032
.sym 121587 basesoc_uart_phy_tx_busy
.sym 121588 $abc$36366$n4034
.sym 121623 spram_maskwren1[1]
.sym 121624 spram_bus_adr[14]
.sym 121627 spram_bus_adr[14]
.sym 121628 spram_datain1[2]
.sym 121631 spram_bus_adr[14]
.sym 121632 spram_datain1[2]
.sym 121635 spram_bus_adr[14]
.sym 121636 spram_datain1[0]
.sym 121639 spram_bus_adr[14]
.sym 121640 spram_maskwren1[1]
.sym 121643 spram_bus_adr[14]
.sym 121644 spram_datain1[0]
.sym 121647 spram_bus_adr[14]
.sym 121648 spram_datain1[1]
.sym 121651 spram_bus_adr[14]
.sym 121652 spram_datain1[1]
.sym 121663 spram_bus_adr[14]
.sym 121664 spram_datain1[6]
.sym 121667 spram_bus_adr[14]
.sym 121668 spram_datain1[8]
.sym 121675 spram_bus_adr[14]
.sym 121676 spram_datain1[6]
.sym 121683 spram_bus_adr[14]
.sym 121684 spram_datain1[8]
.sym 121819 picorv32.irq_pending[9]
.sym 121820 picorv32.irq_mask[9]
.sym 121823 picorv32.irq_mask[21]
.sym 121824 picorv32.irq_state[1]
.sym 121825 picorv32.irq_pending[21]
.sym 121827 picorv32.irq_pending[21]
.sym 121828 picorv32.irq_mask[21]
.sym 121839 picorv32.irq_pending[22]
.sym 121840 picorv32.irq_mask[22]
.sym 121843 picorv32.irq_pending[5]
.sym 121844 picorv32.irq_mask[5]
.sym 121851 picorv32.reg_op2[16]
.sym 121852 picorv32.mem_wordsize[2]
.sym 121853 picorv32.mem_wordsize[0]
.sym 121854 picorv32.reg_op2[0]
.sym 121859 picorv32.irq_mask[22]
.sym 121860 picorv32.irq_pending[22]
.sym 121861 picorv32.irq_mask[21]
.sym 121862 picorv32.irq_pending[21]
.sym 121863 $abc$36366$n3412
.sym 121864 picorv32.irq_mask[21]
.sym 121867 picorv32.irq_pending[20]
.sym 121868 picorv32.irq_pending[21]
.sym 121869 picorv32.irq_pending[22]
.sym 121870 picorv32.irq_pending[23]
.sym 121871 $abc$36366$n4703
.sym 121872 picorv32.cpuregs_rs1[21]
.sym 121873 $abc$36366$n4835
.sym 121874 $abc$36366$n4836
.sym 121875 picorv32.cpu_state[4]
.sym 121876 picorv32.reg_op1[21]
.sym 121877 picorv32.cpu_state[0]
.sym 121878 picorv32.irq_pending[21]
.sym 121879 picorv32.cpuregs_rs1[21]
.sym 121883 picorv32.irq_mask[7]
.sym 121884 picorv32.irq_pending[7]
.sym 121885 picorv32.irq_mask[4]
.sym 121886 picorv32.irq_pending[4]
.sym 121887 picorv32.cpuregs_rs1[6]
.sym 121891 picorv32.cpuregs_rs1[5]
.sym 121895 picorv32.irq_mask[7]
.sym 121896 picorv32.irq_state[1]
.sym 121897 picorv32.irq_pending[7]
.sym 121899 picorv32.irq_mask[4]
.sym 121900 picorv32.irq_state[1]
.sym 121901 picorv32.irq_pending[4]
.sym 121907 picorv32.cpuregs_rs1[7]
.sym 121911 picorv32.irq_pending[4]
.sym 121912 picorv32.irq_mask[4]
.sym 121915 picorv32.irq_pending[12]
.sym 121916 picorv32.irq_pending[13]
.sym 121917 picorv32.irq_pending[14]
.sym 121918 picorv32.irq_pending[15]
.sym 121919 picorv32.reg_op1[14]
.sym 121920 picorv32.cpu_state[4]
.sym 121921 $abc$36366$n5525
.sym 121922 $abc$36366$n4793_1
.sym 121923 picorv32.cpu_state[3]
.sym 121924 $abc$36366$n7117
.sym 121925 picorv32.cpu_state[0]
.sym 121926 picorv32.irq_pending[14]
.sym 121927 picorv32.cpuregs_rs1[14]
.sym 121928 picorv32.irq_mask[14]
.sym 121929 picorv32.instr_maskirq
.sym 121930 picorv32.cpu_state[2]
.sym 121931 picorv32.irq_pending[12]
.sym 121932 picorv32.irq_mask[12]
.sym 121935 picorv32.irq_pending[14]
.sym 121936 picorv32.irq_mask[14]
.sym 121939 picorv32.irq_mask[14]
.sym 121940 picorv32.irq_pending[14]
.sym 121943 picorv32.instr_maskirq
.sym 121944 picorv32.cpu_state[2]
.sym 121947 picorv32.cpu_state[4]
.sym 121948 picorv32.reg_op1[18]
.sym 121949 picorv32.cpu_state[0]
.sym 121950 picorv32.irq_pending[18]
.sym 121951 picorv32.irq_mask[29]
.sym 121952 picorv32.irq_state[1]
.sym 121953 picorv32.irq_pending[29]
.sym 121955 $abc$36366$n4703
.sym 121956 picorv32.cpuregs_rs1[18]
.sym 121957 $abc$36366$n4817
.sym 121958 $abc$36366$n4818
.sym 121959 $abc$36366$n3801
.sym 121960 $abc$36366$n3802
.sym 121963 picorv32.cpu_state[0]
.sym 121964 picorv32.irq_pending[30]
.sym 121967 picorv32.irq_pending[16]
.sym 121968 picorv32.irq_pending[17]
.sym 121969 picorv32.irq_pending[18]
.sym 121970 picorv32.irq_pending[19]
.sym 121971 picorv32.cpuregs_rs1[18]
.sym 121975 picorv32.irq_pending[16]
.sym 121976 picorv32.irq_mask[16]
.sym 121979 picorv32.irq_mask[13]
.sym 121980 picorv32.irq_pending[13]
.sym 121983 picorv32.cpu_state[4]
.sym 121984 picorv32.reg_op1[13]
.sym 121985 picorv32.cpu_state[0]
.sym 121986 picorv32.irq_pending[13]
.sym 121987 picorv32.cpu_state[4]
.sym 121988 picorv32.reg_op1[30]
.sym 121991 $abc$36366$n4703
.sym 121992 picorv32.cpuregs_rs1[23]
.sym 121993 $abc$36366$n4847
.sym 121994 $abc$36366$n4848
.sym 121995 picorv32.irq_pending[13]
.sym 121996 picorv32.irq_mask[13]
.sym 121999 picorv32.cpu_state[4]
.sym 122000 picorv32.reg_op1[23]
.sym 122001 picorv32.cpu_state[0]
.sym 122002 picorv32.irq_pending[23]
.sym 122003 $abc$36366$n7133
.sym 122004 picorv32.cpu_state[3]
.sym 122005 $abc$36366$n4247_1
.sym 122006 $abc$36366$n4890_1
.sym 122007 picorv32.reg_op2[17]
.sym 122008 picorv32.mem_wordsize[2]
.sym 122009 picorv32.mem_wordsize[0]
.sym 122010 picorv32.reg_op2[1]
.sym 122011 picorv32.mem_wordsize[0]
.sym 122012 picorv32.reg_op2[31]
.sym 122013 $abc$36366$n4282_1
.sym 122015 $abc$36366$n3412
.sym 122016 picorv32.irq_mask[16]
.sym 122019 picorv32.mem_wordsize[2]
.sym 122020 picorv32.reg_op2[11]
.sym 122021 $abc$36366$n4274_1
.sym 122023 $abc$36366$n3412
.sym 122024 picorv32.irq_mask[19]
.sym 122027 picorv32.mem_wordsize[0]
.sym 122028 picorv32.reg_op2[7]
.sym 122029 picorv32.reg_op2[15]
.sym 122030 picorv32.mem_wordsize[2]
.sym 122031 picorv32.mem_wordsize[2]
.sym 122032 picorv32.reg_op2[3]
.sym 122033 picorv32.reg_op2[27]
.sym 122034 picorv32.mem_wordsize[0]
.sym 122035 $abc$36366$n3412
.sym 122036 picorv32.irq_mask[29]
.sym 122039 picorv32.mem_wordsize[0]
.sym 122040 picorv32.reg_op2[26]
.sym 122041 $abc$36366$n4272_1
.sym 122043 picorv32.reg_op2[22]
.sym 122044 picorv32.mem_wordsize[2]
.sym 122045 picorv32.mem_wordsize[0]
.sym 122046 picorv32.reg_op2[6]
.sym 122047 picorv32.reg_op2[23]
.sym 122048 picorv32.mem_wordsize[2]
.sym 122049 picorv32.mem_wordsize[0]
.sym 122050 picorv32.reg_op2[7]
.sym 122051 picorv32.mem_wordsize[0]
.sym 122052 picorv32.reg_op2[2]
.sym 122053 picorv32.reg_op2[10]
.sym 122054 picorv32.mem_wordsize[2]
.sym 122055 picorv32.reg_op2[21]
.sym 122056 picorv32.mem_wordsize[2]
.sym 122057 picorv32.mem_wordsize[0]
.sym 122058 picorv32.reg_op2[5]
.sym 122059 picorv32.reg_op2[18]
.sym 122060 picorv32.mem_wordsize[2]
.sym 122061 picorv32.mem_wordsize[0]
.sym 122062 picorv32.reg_op2[2]
.sym 122063 picorv32.reg_op2[20]
.sym 122064 picorv32.mem_wordsize[2]
.sym 122065 picorv32.mem_wordsize[0]
.sym 122066 picorv32.reg_op2[4]
.sym 122067 picorv32.reg_op2[19]
.sym 122068 picorv32.mem_wordsize[2]
.sym 122069 picorv32.mem_wordsize[0]
.sym 122070 picorv32.reg_op2[3]
.sym 122072 picorv32.reg_op2[0]
.sym 122073 $abc$36366$n6758
.sym 122076 picorv32.reg_op2[1]
.sym 122077 $abc$36366$n6759
.sym 122080 picorv32.reg_op2[2]
.sym 122081 $abc$36366$n6760
.sym 122084 picorv32.reg_op2[3]
.sym 122085 $abc$36366$n6761
.sym 122088 picorv32.reg_op2[4]
.sym 122089 $abc$36366$n6762
.sym 122092 picorv32.reg_op2[5]
.sym 122093 $abc$36366$n6763
.sym 122096 picorv32.reg_op2[6]
.sym 122097 $abc$36366$n6764
.sym 122100 picorv32.reg_op2[7]
.sym 122101 $abc$36366$n6765
.sym 122104 picorv32.reg_op2[8]
.sym 122105 $abc$36366$n6766
.sym 122108 picorv32.reg_op2[9]
.sym 122109 $abc$36366$n6767
.sym 122112 picorv32.reg_op2[10]
.sym 122113 $abc$36366$n6768
.sym 122116 picorv32.reg_op2[11]
.sym 122117 $abc$36366$n6769
.sym 122120 picorv32.reg_op2[12]
.sym 122121 $abc$36366$n6770
.sym 122124 picorv32.reg_op2[13]
.sym 122125 $abc$36366$n6771
.sym 122128 picorv32.reg_op2[14]
.sym 122129 $abc$36366$n6772
.sym 122132 picorv32.reg_op2[15]
.sym 122133 $abc$36366$n6751
.sym 122136 picorv32.reg_op2[16]
.sym 122137 $abc$36366$n6752
.sym 122140 picorv32.reg_op2[17]
.sym 122141 $abc$36366$n6773
.sym 122144 picorv32.reg_op2[18]
.sym 122145 $abc$36366$n6774
.sym 122148 picorv32.reg_op2[19]
.sym 122149 $abc$36366$n6775
.sym 122152 picorv32.reg_op2[20]
.sym 122153 $abc$36366$n6753
.sym 122156 picorv32.reg_op2[21]
.sym 122157 $abc$36366$n6776
.sym 122160 picorv32.reg_op2[22]
.sym 122161 $abc$36366$n6754
.sym 122164 picorv32.reg_op2[23]
.sym 122165 $abc$36366$n6755
.sym 122168 picorv32.reg_op2[24]
.sym 122169 $abc$36366$n6777
.sym 122172 picorv32.reg_op2[25]
.sym 122173 $abc$36366$n6756
.sym 122176 picorv32.reg_op2[26]
.sym 122177 $abc$36366$n6778
.sym 122180 picorv32.reg_op2[27]
.sym 122181 $abc$36366$n6779
.sym 122184 picorv32.reg_op2[28]
.sym 122185 $abc$36366$n6780
.sym 122188 picorv32.reg_op2[29]
.sym 122189 $abc$36366$n6781
.sym 122192 picorv32.reg_op2[30]
.sym 122193 $abc$36366$n6782
.sym 122196 picorv32.reg_op2[31]
.sym 122197 $abc$36366$n6757
.sym 122200 $PACKER_VCC_NET
.sym 122202 $nextpnr_ICESTORM_LC_0$I3
.sym 122203 picorv32.is_slti_blt_slt
.sym 122204 picorv32.instr_bge
.sym 122205 picorv32.instr_beq
.sym 122206 $nextpnr_ICESTORM_LC_0$COUT
.sym 122207 picorv32.reg_op1[30]
.sym 122211 picorv32.reg_op1[13]
.sym 122219 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 122223 picorv32.reg_op1[18]
.sym 122232 picorv32.reg_op2[0]
.sym 122233 $abc$36366$n6758
.sym 122236 picorv32.reg_op2[1]
.sym 122237 $abc$36366$n6759
.sym 122240 picorv32.reg_op2[2]
.sym 122241 $abc$36366$n6760
.sym 122244 picorv32.reg_op2[3]
.sym 122245 $abc$36366$n6761
.sym 122248 picorv32.reg_op2[4]
.sym 122249 $abc$36366$n6762
.sym 122252 picorv32.reg_op2[5]
.sym 122253 $abc$36366$n6763
.sym 122256 picorv32.reg_op2[6]
.sym 122257 $abc$36366$n6764
.sym 122260 picorv32.reg_op2[7]
.sym 122261 $abc$36366$n6765
.sym 122264 picorv32.reg_op2[8]
.sym 122265 $abc$36366$n6766
.sym 122268 picorv32.reg_op2[9]
.sym 122269 $abc$36366$n6767
.sym 122272 picorv32.reg_op2[10]
.sym 122273 $abc$36366$n6768
.sym 122276 picorv32.reg_op2[11]
.sym 122277 $abc$36366$n6769
.sym 122280 picorv32.reg_op2[12]
.sym 122281 $abc$36366$n6770
.sym 122284 picorv32.reg_op2[13]
.sym 122285 $abc$36366$n6771
.sym 122288 picorv32.reg_op2[14]
.sym 122289 $abc$36366$n6772
.sym 122292 picorv32.reg_op2[15]
.sym 122293 $abc$36366$n6751
.sym 122296 picorv32.reg_op2[16]
.sym 122297 $abc$36366$n6752
.sym 122300 picorv32.reg_op2[17]
.sym 122301 $abc$36366$n6773
.sym 122304 picorv32.reg_op2[18]
.sym 122305 $abc$36366$n6774
.sym 122308 picorv32.reg_op2[19]
.sym 122309 $abc$36366$n6775
.sym 122312 picorv32.reg_op2[20]
.sym 122313 $abc$36366$n6753
.sym 122316 picorv32.reg_op2[21]
.sym 122317 $abc$36366$n6776
.sym 122320 picorv32.reg_op2[22]
.sym 122321 $abc$36366$n6754
.sym 122324 picorv32.reg_op2[23]
.sym 122325 $abc$36366$n6755
.sym 122328 picorv32.reg_op2[24]
.sym 122329 $abc$36366$n6777
.sym 122332 picorv32.reg_op2[25]
.sym 122333 $abc$36366$n6756
.sym 122336 picorv32.reg_op2[26]
.sym 122337 $abc$36366$n6778
.sym 122340 picorv32.reg_op2[27]
.sym 122341 $abc$36366$n6779
.sym 122344 picorv32.reg_op2[28]
.sym 122345 $abc$36366$n6780
.sym 122348 picorv32.reg_op2[29]
.sym 122349 $abc$36366$n6781
.sym 122352 picorv32.reg_op2[30]
.sym 122353 $abc$36366$n6782
.sym 122356 $PACKER_VCC_NET
.sym 122358 $nextpnr_ICESTORM_LC_11$I3
.sym 122360 picorv32.reg_op2[31]
.sym 122361 $abc$36366$n6757
.sym 122362 $nextpnr_ICESTORM_LC_11$COUT
.sym 122366 $nextpnr_ICESTORM_LC_12$I3
.sym 122367 basesoc_uart_phy_rx_busy
.sym 122368 $abc$36366$n3889
.sym 122371 $abc$36366$n114
.sym 122375 basesoc_uart_phy_rx_busy
.sym 122376 $abc$36366$n3897
.sym 122379 $abc$36366$n4919
.sym 122380 $abc$36366$n4918_1
.sym 122381 $abc$36366$n3236
.sym 122383 csrbank5_tuning_word2_w[3]
.sym 122384 csrbank5_tuning_word0_w[3]
.sym 122385 sram_bus_adr[1]
.sym 122386 sram_bus_adr[0]
.sym 122387 basesoc_uart_phy_rx_busy
.sym 122388 $abc$36366$n3887
.sym 122391 basesoc_uart_phy_rx_busy
.sym 122392 $abc$36366$n3913
.sym 122396 csrbank5_tuning_word0_w[0]
.sym 122397 basesoc_uart_phy_phase_accumulator_tx[0]
.sym 122399 basesoc_uart_phy_rx_busy
.sym 122400 $abc$36366$n3901
.sym 122403 basesoc_uart_phy_rx_busy
.sym 122404 $abc$36366$n3903
.sym 122407 basesoc_uart_phy_tx_busy
.sym 122408 $abc$36366$n3980
.sym 122411 basesoc_uart_phy_rx_busy
.sym 122412 $abc$36366$n3905
.sym 122415 basesoc_uart_phy_rx_busy
.sym 122416 $abc$36366$n3899
.sym 122419 basesoc_uart_phy_tx_busy
.sym 122420 $abc$36366$n3982
.sym 122423 $abc$36366$n130
.sym 122427 basesoc_uart_phy_tx_busy
.sym 122428 $abc$36366$n4006
.sym 122431 basesoc_uart_phy_rx_busy
.sym 122432 $abc$36366$n3925
.sym 122435 csrbank5_tuning_word2_w[1]
.sym 122436 $abc$36366$n110
.sym 122437 sram_bus_adr[1]
.sym 122438 sram_bus_adr[0]
.sym 122439 $abc$36366$n124
.sym 122443 basesoc_uart_phy_tx_busy
.sym 122444 $abc$36366$n3996
.sym 122447 basesoc_uart_phy_tx_busy
.sym 122448 $abc$36366$n4008
.sym 122451 $abc$36366$n110
.sym 122455 $abc$36366$n13
.sym 122467 $abc$36366$n5
.sym 122471 $abc$36366$n11
.sym 122475 csrbank5_tuning_word3_w[4]
.sym 122476 csrbank5_tuning_word1_w[4]
.sym 122477 sram_bus_adr[0]
.sym 122478 sram_bus_adr[1]
.sym 122479 csrbank5_tuning_word3_w[3]
.sym 122480 csrbank5_tuning_word1_w[3]
.sym 122481 sram_bus_adr[0]
.sym 122482 sram_bus_adr[1]
.sym 122483 $abc$36366$n118
.sym 122487 basesoc_uart_phy_tx_busy
.sym 122488 $abc$36366$n3990
.sym 122491 basesoc_uart_phy_tx_busy
.sym 122492 $abc$36366$n4042
.sym 122503 basesoc_uart_phy_tx_busy
.sym 122504 $abc$36366$n4014
.sym 122507 basesoc_uart_phy_tx_busy
.sym 122508 $abc$36366$n4020
.sym 122511 basesoc_uart_phy_tx_busy
.sym 122512 $abc$36366$n4038
.sym 122527 sram_bus_dat_w[4]
.sym 122531 sram_bus_dat_w[3]
.sym 122583 spram_dataout01[4]
.sym 122584 spram_dataout11[4]
.sym 122585 spram_bus_adr[14]
.sym 122586 slave_sel_r[2]
.sym 122587 spram_bus_adr[14]
.sym 122588 spram_datain1[12]
.sym 122591 spram_bus_adr[14]
.sym 122592 spram_datain1[7]
.sym 122595 spram_dataout01[11]
.sym 122596 spram_dataout11[11]
.sym 122597 spram_bus_adr[14]
.sym 122598 slave_sel_r[2]
.sym 122599 spram_bus_adr[14]
.sym 122600 spram_datain1[10]
.sym 122603 spram_bus_adr[14]
.sym 122604 spram_datain1[10]
.sym 122607 spram_bus_adr[14]
.sym 122608 spram_datain1[7]
.sym 122611 spram_bus_adr[14]
.sym 122612 spram_datain1[12]
.sym 122615 spram_bus_adr[14]
.sym 122616 spram_datain1[4]
.sym 122619 spram_dataout01[15]
.sym 122620 spram_dataout11[15]
.sym 122621 spram_bus_adr[14]
.sym 122622 slave_sel_r[2]
.sym 122623 spram_dataout01[14]
.sym 122624 spram_dataout11[14]
.sym 122625 spram_bus_adr[14]
.sym 122626 slave_sel_r[2]
.sym 122627 spram_bus_adr[14]
.sym 122628 spram_maskwren1[3]
.sym 122631 spram_maskwren1[3]
.sym 122632 spram_bus_adr[14]
.sym 122635 spram_bus_adr[14]
.sym 122636 spram_datain1[13]
.sym 122639 spram_bus_adr[14]
.sym 122640 spram_datain1[13]
.sym 122643 spram_bus_adr[14]
.sym 122644 spram_datain1[4]
.sym 122803 picorv32.cpuregs_rs1[9]
.sym 122807 picorv32.irq_mask[23]
.sym 122808 picorv32.irq_pending[23]
.sym 122819 picorv32.irq_mask[20]
.sym 122820 picorv32.irq_pending[20]
.sym 122831 picorv32.irq_pending[20]
.sym 122832 picorv32.irq_mask[20]
.sym 122859 picorv32.irq_pending[23]
.sym 122860 picorv32.irq_mask[23]
.sym 122871 picorv32.irq_mask[30]
.sym 122872 $abc$36366$n3412
.sym 122873 $abc$36366$n4889_1
.sym 122875 $abc$36366$n3412
.sym 122876 picorv32.irq_mask[17]
.sym 122887 picorv32.cpuregs_rs1[30]
.sym 122891 picorv32.irq_mask[17]
.sym 122892 picorv32.irq_pending[17]
.sym 122899 picorv32.cpuregs_rs1[14]
.sym 122903 $abc$36366$n3412
.sym 122904 picorv32.irq_mask[18]
.sym 122907 picorv32.irq_pending[18]
.sym 122908 picorv32.irq_mask[18]
.sym 122911 picorv32.irq_pending[29]
.sym 122912 picorv32.irq_mask[29]
.sym 122915 picorv32.irq_pending[30]
.sym 122916 picorv32.irq_mask[30]
.sym 122919 picorv32.irq_pending[17]
.sym 122920 picorv32.irq_mask[17]
.sym 122923 $abc$36366$n3412
.sym 122924 picorv32.irq_mask[20]
.sym 122927 picorv32.irq_mask[18]
.sym 122928 picorv32.irq_pending[18]
.sym 122931 picorv32.irq_mask[30]
.sym 122932 picorv32.irq_pending[30]
.sym 122939 picorv32.cpuregs_rs1[26]
.sym 122947 picorv32.cpuregs_rs1[20]
.sym 122951 picorv32.cpuregs_rs1[23]
.sym 122955 $abc$36366$n3412
.sym 122956 picorv32.irq_mask[23]
.sym 122959 picorv32.cpuregs_rs1[17]
.sym 122987 picorv32.cpuregs_rs1[29]
.sym 122995 picorv32.cpuregs_rs1[19]
.sym 123039 spram_bus_adr[2]
.sym 123083 sram_bus_dat_w[2]
.sym 123095 basesoc_uart_phy_rx_reg[3]
.sym 123103 basesoc_uart_phy_rx_reg[2]
.sym 123111 basesoc_uart_phy_rx_reg[5]
.sym 123115 basesoc_uart_phy_rx_reg[4]
.sym 123123 basesoc_uart_phy_rx_reg[1]
.sym 123127 basesoc_uart_phy_rx_reg[4]
.sym 123131 basesoc_uart_phy_rx_reg[5]
.sym 123139 basesoc_uart_phy_rx_reg[6]
.sym 123143 basesoc_uart_phy_rx_reg[0]
.sym 123147 basesoc_uart_phy_rx_reg[7]
.sym 123151 basesoc_uart_phy_rx_reg[3]
.sym 123160 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 123165 basesoc_uart_rx_fifo_wrport_adr[1]
.sym 123169 basesoc_uart_rx_fifo_wrport_adr[2]
.sym 123170 $auto$alumacc.cc:474:replace_alu$6512.C[2]
.sym 123173 basesoc_uart_rx_fifo_wrport_adr[3]
.sym 123174 $auto$alumacc.cc:474:replace_alu$6512.C[3]
.sym 123188 $PACKER_VCC_NET
.sym 123189 basesoc_uart_rx_fifo_wrport_adr[0]
.sym 123191 basesoc_uart_phy_rx_reg[6]
.sym 123199 regs1
.sym 123211 basesoc_uart_phy_rx_reg[7]
.sym 123223 sram_bus_dat_w[3]
.sym 123255 basesoc_uart_phy_rx_busy
.sym 123256 $abc$36366$n3883
.sym 123259 $abc$36366$n4910
.sym 123260 $abc$36366$n4909_1
.sym 123261 $abc$36366$n3236
.sym 123267 csrbank5_tuning_word3_w[0]
.sym 123268 $abc$36366$n116
.sym 123269 sram_bus_adr[0]
.sym 123270 sram_bus_adr[1]
.sym 123275 basesoc_uart_phy_rx_busy
.sym 123276 $abc$36366$n3885
.sym 123279 csrbank5_tuning_word0_w[0]
.sym 123280 $abc$36366$n122
.sym 123281 sram_bus_adr[1]
.sym 123282 sram_bus_adr[0]
.sym 123284 csrbank5_tuning_word0_w[0]
.sym 123285 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 123291 sram_bus_dat_w[5]
.sym 123299 sram_bus_dat_w[7]
.sym 123307 $abc$36366$n116
.sym 123315 $abc$36366$n122
.sym 123320 csrbank5_tuning_word0_w[0]
.sym 123321 basesoc_uart_phy_phase_accumulator_rx[0]
.sym 123324 csrbank5_tuning_word0_w[1]
.sym 123325 basesoc_uart_phy_phase_accumulator_rx[1]
.sym 123326 $auto$alumacc.cc:474:replace_alu$6524.C[1]
.sym 123328 csrbank5_tuning_word0_w[2]
.sym 123329 basesoc_uart_phy_phase_accumulator_rx[2]
.sym 123330 $auto$alumacc.cc:474:replace_alu$6524.C[2]
.sym 123332 csrbank5_tuning_word0_w[3]
.sym 123333 basesoc_uart_phy_phase_accumulator_rx[3]
.sym 123334 $auto$alumacc.cc:474:replace_alu$6524.C[3]
.sym 123336 csrbank5_tuning_word0_w[4]
.sym 123337 basesoc_uart_phy_phase_accumulator_rx[4]
.sym 123338 $auto$alumacc.cc:474:replace_alu$6524.C[4]
.sym 123340 csrbank5_tuning_word0_w[5]
.sym 123341 basesoc_uart_phy_phase_accumulator_rx[5]
.sym 123342 $auto$alumacc.cc:474:replace_alu$6524.C[5]
.sym 123344 csrbank5_tuning_word0_w[6]
.sym 123345 basesoc_uart_phy_phase_accumulator_rx[6]
.sym 123346 $auto$alumacc.cc:474:replace_alu$6524.C[6]
.sym 123348 csrbank5_tuning_word0_w[7]
.sym 123349 basesoc_uart_phy_phase_accumulator_rx[7]
.sym 123350 $auto$alumacc.cc:474:replace_alu$6524.C[7]
.sym 123352 csrbank5_tuning_word1_w[0]
.sym 123353 basesoc_uart_phy_phase_accumulator_rx[8]
.sym 123354 $auto$alumacc.cc:474:replace_alu$6524.C[8]
.sym 123356 csrbank5_tuning_word1_w[1]
.sym 123357 basesoc_uart_phy_phase_accumulator_rx[9]
.sym 123358 $auto$alumacc.cc:474:replace_alu$6524.C[9]
.sym 123360 csrbank5_tuning_word1_w[2]
.sym 123361 basesoc_uart_phy_phase_accumulator_rx[10]
.sym 123362 $auto$alumacc.cc:474:replace_alu$6524.C[10]
.sym 123364 csrbank5_tuning_word1_w[3]
.sym 123365 basesoc_uart_phy_phase_accumulator_rx[11]
.sym 123366 $auto$alumacc.cc:474:replace_alu$6524.C[11]
.sym 123368 csrbank5_tuning_word1_w[4]
.sym 123369 basesoc_uart_phy_phase_accumulator_rx[12]
.sym 123370 $auto$alumacc.cc:474:replace_alu$6524.C[12]
.sym 123372 csrbank5_tuning_word1_w[5]
.sym 123373 basesoc_uart_phy_phase_accumulator_rx[13]
.sym 123374 $auto$alumacc.cc:474:replace_alu$6524.C[13]
.sym 123376 csrbank5_tuning_word1_w[6]
.sym 123377 basesoc_uart_phy_phase_accumulator_rx[14]
.sym 123378 $auto$alumacc.cc:474:replace_alu$6524.C[14]
.sym 123380 csrbank5_tuning_word1_w[7]
.sym 123381 basesoc_uart_phy_phase_accumulator_rx[15]
.sym 123382 $auto$alumacc.cc:474:replace_alu$6524.C[15]
.sym 123384 csrbank5_tuning_word2_w[0]
.sym 123385 basesoc_uart_phy_phase_accumulator_rx[16]
.sym 123386 $auto$alumacc.cc:474:replace_alu$6524.C[16]
.sym 123388 csrbank5_tuning_word2_w[1]
.sym 123389 basesoc_uart_phy_phase_accumulator_rx[17]
.sym 123390 $auto$alumacc.cc:474:replace_alu$6524.C[17]
.sym 123392 csrbank5_tuning_word2_w[2]
.sym 123393 basesoc_uart_phy_phase_accumulator_rx[18]
.sym 123394 $auto$alumacc.cc:474:replace_alu$6524.C[18]
.sym 123396 csrbank5_tuning_word2_w[3]
.sym 123397 basesoc_uart_phy_phase_accumulator_rx[19]
.sym 123398 $auto$alumacc.cc:474:replace_alu$6524.C[19]
.sym 123400 csrbank5_tuning_word2_w[4]
.sym 123401 basesoc_uart_phy_phase_accumulator_rx[20]
.sym 123402 $auto$alumacc.cc:474:replace_alu$6524.C[20]
.sym 123404 csrbank5_tuning_word2_w[5]
.sym 123405 basesoc_uart_phy_phase_accumulator_rx[21]
.sym 123406 $auto$alumacc.cc:474:replace_alu$6524.C[21]
.sym 123408 csrbank5_tuning_word2_w[6]
.sym 123409 basesoc_uart_phy_phase_accumulator_rx[22]
.sym 123410 $auto$alumacc.cc:474:replace_alu$6524.C[22]
.sym 123412 csrbank5_tuning_word2_w[7]
.sym 123413 basesoc_uart_phy_phase_accumulator_rx[23]
.sym 123414 $auto$alumacc.cc:474:replace_alu$6524.C[23]
.sym 123416 csrbank5_tuning_word3_w[0]
.sym 123417 basesoc_uart_phy_phase_accumulator_rx[24]
.sym 123418 $auto$alumacc.cc:474:replace_alu$6524.C[24]
.sym 123420 csrbank5_tuning_word3_w[1]
.sym 123421 basesoc_uart_phy_phase_accumulator_rx[25]
.sym 123422 $auto$alumacc.cc:474:replace_alu$6524.C[25]
.sym 123424 csrbank5_tuning_word3_w[2]
.sym 123425 basesoc_uart_phy_phase_accumulator_rx[26]
.sym 123426 $auto$alumacc.cc:474:replace_alu$6524.C[26]
.sym 123428 csrbank5_tuning_word3_w[3]
.sym 123429 basesoc_uart_phy_phase_accumulator_rx[27]
.sym 123430 $auto$alumacc.cc:474:replace_alu$6524.C[27]
.sym 123432 csrbank5_tuning_word3_w[4]
.sym 123433 basesoc_uart_phy_phase_accumulator_rx[28]
.sym 123434 $auto$alumacc.cc:474:replace_alu$6524.C[28]
.sym 123436 csrbank5_tuning_word3_w[5]
.sym 123437 basesoc_uart_phy_phase_accumulator_rx[29]
.sym 123438 $auto$alumacc.cc:474:replace_alu$6524.C[29]
.sym 123440 csrbank5_tuning_word3_w[6]
.sym 123441 basesoc_uart_phy_phase_accumulator_rx[30]
.sym 123442 $auto$alumacc.cc:474:replace_alu$6524.C[30]
.sym 123444 csrbank5_tuning_word3_w[7]
.sym 123445 basesoc_uart_phy_phase_accumulator_rx[31]
.sym 123446 $auto$alumacc.cc:474:replace_alu$6524.C[31]
.sym 123450 $auto$alumacc.cc:474:replace_alu$6524.C[32]
.sym 123451 basesoc_uart_phy_rx_busy
.sym 123452 $abc$36366$n3943
.sym 123455 basesoc_uart_phy_rx_busy
.sym 123456 $abc$36366$n3937
.sym 123467 basesoc_uart_phy_rx_busy
.sym 123468 $abc$36366$n3939
.sym 123475 basesoc_uart_phy_rx_busy
.sym 123476 $abc$36366$n3941
.sym 123499 sram_bus_dat_w[0]
.sym 123543 spram_dataout01[13]
.sym 123544 spram_dataout11[13]
.sym 123545 spram_bus_adr[14]
.sym 123546 slave_sel_r[2]
.sym 123547 spram_dataout01[8]
.sym 123548 spram_dataout11[8]
.sym 123549 spram_bus_adr[14]
.sym 123550 slave_sel_r[2]
.sym 123551 spram_dataout01[2]
.sym 123552 spram_dataout11[2]
.sym 123553 spram_bus_adr[14]
.sym 123554 slave_sel_r[2]
.sym 123555 spram_dataout11[0]
.sym 123556 spram_dataout01[0]
.sym 123557 spram_bus_adr[14]
.sym 123558 slave_sel_r[2]
.sym 123559 spram_dataout01[12]
.sym 123560 spram_dataout11[12]
.sym 123561 spram_bus_adr[14]
.sym 123562 slave_sel_r[2]
.sym 123563 spram_dataout01[5]
.sym 123564 spram_dataout11[5]
.sym 123565 spram_bus_adr[14]
.sym 123566 slave_sel_r[2]
.sym 123567 spram_dataout01[1]
.sym 123568 spram_dataout11[1]
.sym 123569 spram_bus_adr[14]
.sym 123570 slave_sel_r[2]
.sym 123571 spram_dataout01[6]
.sym 123572 spram_dataout11[6]
.sym 123573 spram_bus_adr[14]
.sym 123574 slave_sel_r[2]
.sym 123575 spram_bus_adr[14]
.sym 123576 spram_datain1[11]
.sym 123579 spram_bus_adr[14]
.sym 123580 spram_datain1[11]
.sym 123583 spram_dataout01[10]
.sym 123584 spram_dataout11[10]
.sym 123585 spram_bus_adr[14]
.sym 123586 slave_sel_r[2]
.sym 123587 spram_bus_adr[14]
.sym 123588 spram_datain1[3]
.sym 123591 spram_dataout01[3]
.sym 123592 spram_dataout11[3]
.sym 123593 spram_bus_adr[14]
.sym 123594 slave_sel_r[2]
.sym 123595 spram_dataout01[7]
.sym 123596 spram_dataout11[7]
.sym 123597 spram_bus_adr[14]
.sym 123598 slave_sel_r[2]
.sym 123599 spram_bus_adr[14]
.sym 123600 spram_datain1[3]
.sym 123603 spram_dataout01[9]
.sym 123604 spram_dataout11[9]
.sym 123605 spram_bus_adr[14]
.sym 123606 slave_sel_r[2]
.sym 123607 spram_bus_adr[14]
.sym 123608 spram_datain1[5]
.sym 123611 spram_bus_adr[14]
.sym 123612 spram_datain1[15]
.sym 123615 spram_bus_adr[14]
.sym 123616 spram_datain1[9]
.sym 123619 spram_bus_adr[14]
.sym 123620 spram_datain1[14]
.sym 123623 spram_bus_adr[14]
.sym 123624 spram_datain1[9]
.sym 123627 spram_bus_adr[14]
.sym 123628 spram_datain1[15]
.sym 123631 spram_bus_adr[14]
.sym 123632 spram_datain1[14]
.sym 123635 spram_bus_adr[14]
.sym 123636 spram_datain1[5]
.sym 124207 $abc$36366$n3
.sym 124243 $abc$36366$n3
.sym 124275 sram_bus_dat_w[1]
.sym 124279 basesoc_uart_phy_rx_busy
.sym 124280 $abc$36366$n3891
.sym 124287 basesoc_uart_phy_rx_busy
.sym 124288 $abc$36366$n3893
.sym 124291 basesoc_uart_phy_rx_busy
.sym 124292 $abc$36366$n3895
.sym 124315 basesoc_uart_phy_rx_busy
.sym 124316 $abc$36366$n3907
.sym 124319 basesoc_uart_phy_tx_busy
.sym 124320 $abc$36366$n3984
.sym 124323 basesoc_uart_phy_rx_busy
.sym 124324 $abc$36366$n3909
.sym 124331 basesoc_uart_phy_tx_busy
.sym 124332 $abc$36366$n3988
.sym 124335 basesoc_uart_phy_rx_busy
.sym 124336 $abc$36366$n3911
.sym 124343 basesoc_uart_phy_rx_busy
.sym 124344 $abc$36366$n3919
.sym 124347 basesoc_uart_phy_rx_busy
.sym 124348 $abc$36366$n3915
.sym 124351 basesoc_uart_phy_tx_busy
.sym 124352 $abc$36366$n4010
.sym 124355 basesoc_uart_phy_rx_busy
.sym 124356 $abc$36366$n3917
.sym 124359 basesoc_uart_phy_rx_busy
.sym 124360 $abc$36366$n3923
.sym 124363 basesoc_uart_phy_rx_busy
.sym 124364 $abc$36366$n3921
.sym 124367 basesoc_uart_phy_rx_busy
.sym 124368 $abc$36366$n3929
.sym 124371 basesoc_uart_phy_rx_busy
.sym 124372 $abc$36366$n3927
.sym 124383 basesoc_uart_phy_rx_busy
.sym 124384 $abc$36366$n3935
.sym 124387 basesoc_uart_phy_rx_busy
.sym 124388 $abc$36366$n3933
.sym 124399 basesoc_uart_phy_rx_busy
.sym 124400 $abc$36366$n3931
.sym 124427 $abc$36366$n5
