============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = A:/TD/bin/td.exe
   Run by =     Mkkoro
   Run Date =   Sun Feb 26 12:06:25 2023

   Run on =     MKKOROµÄ±ùÈÐ
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db xiaosai_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db xiaosai_pr.db" in  2.909815s wall, 2.687500s user + 0.062500s system = 2.750000s CPU (94.5%)

RUN-1004 : used memory is 488 MB, reserved memory is 460 MB, peak memory is 488 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../RTL/CortexM0_SoC.v(79)
HDL-1007 : elaborate module CortexM0_SoC in ../RTL/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../RTL/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../RTL/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../RTL/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../RTL/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../RTL/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(332)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(333)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(334)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(365)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(366)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(367)
HDL-1007 : elaborate module AHBlite_GPIO in ../RTL/AHBlite_GPIO.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'oData' in ../RTL/CortexM0_SoC.v(400)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'iData' in ../RTL/CortexM0_SoC.v(401)
HDL-1007 : elaborate module Block_RAM in ../RTL/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(441)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(442)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(450)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(451)
HDL-1007 : elaborate module GPIO in ../RTL/GPIO.v(1)
HDL-1007 : elaborate module SWITCH_LED in ../RTL/SWITCH_LED.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../RTL/CortexM0_SoC.v(212)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../RTL/CortexM0_SoC.v(213)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../RTL/CortexM0_SoC.v(214)
HDL-5007 WARNING: net 'oData0[7]' does not have a driver in ../RTL/CortexM0_SoC.v(380)
HDL-5007 WARNING: net 'outEn0' does not have a driver in ../RTL/CortexM0_SoC.v(382)
HDL-5007 WARNING: net 'iData' does not have a driver in ../RTL/CortexM0_SoC.v(401)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.402953s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (88.4%)

RUN-1004 : used memory is 300 MB, reserved memory is 264 MB, peak memory is 514 MB
RUN-1002 : start command "read_adc ../PIN/pin.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[0]   LOCATION = A14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[1]   LOCATION = A13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[2]   LOCATION = B12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[3]   LOCATION = A12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[4]   LOCATION = A11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[5]   LOCATION = B10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[6]   LOCATION = A10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = F16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = E16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = E13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = B16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = B15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = B14; IOSTANDARD = LVTTL33; "
USR-6010 WARNING: ADC constraints: pin ioPin0[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "SWITCH_LED"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark GPIO as IO macro for instance u11
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model GPIO
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model SWITCH_LED
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 52 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LED[7]" net"LED[7]"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../RTL/CortexM0_SoC.v(213)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../RTL/CortexM0_SoC.v(212)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(55)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../RTL/CortexM0_SoC.v(214)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(71)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "iData" in ../RTL/CortexM0_SoC.v(401)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/AHBlite_GPIO.v(58)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "oData0[0]" in ../RTL/CortexM0_SoC.v(380)
SYN-5014 WARNING: the net's pin: pin "I[0]" in ../RTL/GPIO.v(17)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "oData0[1]" in ../RTL/CortexM0_SoC.v(380)
SYN-5014 WARNING: the net's pin: pin "I[0]" in ../RTL/GPIO.v(17)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "oData0[2]" in ../RTL/CortexM0_SoC.v(380)
SYN-5014 WARNING: the net's pin: pin "I[0]" in ../RTL/GPIO.v(17)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "oData0[3]" in ../RTL/CortexM0_SoC.v(380)
SYN-5014 WARNING: the net's pin: pin "I[0]" in ../RTL/GPIO.v(17)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "oData0[4]" in ../RTL/CortexM0_SoC.v(380)
SYN-5014 WARNING: the net's pin: pin "I[0]" in ../RTL/GPIO.v(17)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "oData0[5]" in ../RTL/CortexM0_SoC.v(380)
SYN-5014 WARNING: the net's pin: pin "I[0]" in ../RTL/GPIO.v(17)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "oData0[6]" in ../RTL/CortexM0_SoC.v(380)
SYN-5014 WARNING: the net's pin: pin "I[0]" in ../RTL/GPIO.v(17)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "oData0[7]" in ../RTL/CortexM0_SoC.v(380)
SYN-5014 WARNING: the net's pin: pin "I[0]" in ../RTL/GPIO.v(17)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "outEn0" in ../RTL/CortexM0_SoC.v(382)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../RTL/GPIO.v(17)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../RTL/GPIO.v(17)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../RTL/GPIO.v(17)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../RTL/GPIO.v(17)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../RTL/GPIO.v(17)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../RTL/GPIO.v(17)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../RTL/GPIO.v(17)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../RTL/GPIO.v(17)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22353/282 useful/useless nets, 21886/148 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 1, 510 better
SYN-1014 : Optimize round 2
SYN-1032 : 22269/29 useful/useless nets, 21803/30 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1019 : Optimized 32 mux instances.
SYN-1015 : Optimize round 2, 90 better
SYN-1014 : Optimize round 3
SYN-1032 : 22267/1 useful/useless nets, 21801/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 22258/3 useful/useless nets, 21792/0 useful/useless insts
SYN-1015 : Optimize round 4, 6 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20873/408 useful/useless nets, 20639/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19860/22 useful/useless nets, 19626/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19854/0 useful/useless nets, 19620/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.417608s wall, 3.015625s user + 0.171875s system = 3.187500s CPU (93.3%)

RUN-1004 : used memory is 389 MB, reserved memory is 357 MB, peak memory is 514 MB
RUN-1002 : start command "report_area -file xiaosai_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        28
  #input                    3
  #output                   8
  #inout                   17

Gate Statistics
#Basic gates            19682
  #and                   9414
  #nand                     0
  #or                    1941
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6399
  #bufif1                  18
  #MX21                   478
  #FADD                     0
  #DFF                   1360
  #LATCH                    0
#MACRO_ADD                  7
#MACRO_EQ                  20
#MACRO_MULT                 1
#MACRO_MUX                 78

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18322  |1360   |36     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db xiaosai_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_rtl.db" in  1.542825s wall, 1.421875s user + 0.062500s system = 1.484375s CPU (96.2%)

RUN-1004 : used memory is 489 MB, reserved memory is 459 MB, peak memory is 514 MB
RUN-1002 : start command "optimize_gate -maparea xiaosai_gate.area"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 28 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20182/7 useful/useless nets, 19828/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 52 instances.
SYN-2501 : Optimize round 1, 180 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 240 mux instances.
SYN-1032 : 20468/240 useful/useless nets, 20114/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19947/68 useful/useless nets, 19625/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20381/2 useful/useless nets, 20127/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21018/4 useful/useless nets, 20764/4 useful/useless insts
SYN-1032 : 20959/31 useful/useless nets, 20585/31 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 92 (4.01), #lev = 3 (2.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (3.86), #lev = 3 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 365 instances into 94 LUTs, name keeping = 70%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4682 (3.74), #lev = 19 (9.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4696 (3.75), #lev = 17 (8.99)
SYN-3001 : Logic optimization runtime opt =   0.85 sec, map = 307.87 sec
SYN-3001 : Mapper mapped 18627 instances into 4696 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file xiaosai_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        28
  #input                    3
  #output                   8
  #inout                   17

LUT Statistics
#Total_luts              4963
  #lut4                  3900
  #lut5                   890
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             173

Utilization Statistics
#lut                     4963   out of  19600   25.32%
#reg                     1351   out of  19600    6.89%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       28   out of    188   14.89%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4790   |173    |1359   |32     |3      |
|  u_logic |cortexm0ds_logic |4696   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 55 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea xiaosai_gate.area" in  10.619559s wall, 9.953125s user + 0.031250s system = 9.984375s CPU (94.0%)

RUN-1004 : used memory is 516 MB, reserved memory is 482 MB, peak memory is 518 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db xiaosai_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_gate.db" in  1.936001s wall, 1.718750s user + 0.203125s system = 1.921875s CPU (99.3%)

RUN-1004 : used memory is 548 MB, reserved memory is 518 MB, peak memory is 556 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6271 instances
RUN-1001 : 4788 luts, 1351 seqs, 40 mslices, 25 lslices, 28 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6533 nets
RUN-1001 : 3483 nets have 2 pins
RUN-1001 : 2152 nets have [3 - 5] pins
RUN-1001 : 476 nets have [6 - 10] pins
RUN-1001 : 231 nets have [11 - 20] pins
RUN-1001 : 187 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6269 instances, 4788 luts, 1351 seqs, 65 slices, 8 macros(65 instances: 40 mslices 25 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.57263e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6269.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.23757e+06, overlap = 74.25
PHY-3002 : Step(2): len = 963327, overlap = 82.625
PHY-3002 : Step(3): len = 616908, overlap = 134.25
PHY-3002 : Step(4): len = 517174, overlap = 168.906
PHY-3002 : Step(5): len = 383371, overlap = 210.531
PHY-3002 : Step(6): len = 346189, overlap = 237.438
PHY-3002 : Step(7): len = 309600, overlap = 249.406
PHY-3002 : Step(8): len = 277425, overlap = 264.469
PHY-3002 : Step(9): len = 248532, overlap = 272.406
PHY-3002 : Step(10): len = 232248, overlap = 292.781
PHY-3002 : Step(11): len = 216710, overlap = 296.219
PHY-3002 : Step(12): len = 206729, overlap = 309.813
PHY-3002 : Step(13): len = 195196, overlap = 329.875
PHY-3002 : Step(14): len = 182140, overlap = 341.031
PHY-3002 : Step(15): len = 178944, overlap = 342.219
PHY-3002 : Step(16): len = 171047, overlap = 345.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.88696e-06
PHY-3002 : Step(17): len = 171622, overlap = 338.219
PHY-3002 : Step(18): len = 174315, overlap = 340
PHY-3002 : Step(19): len = 181006, overlap = 320.438
PHY-3002 : Step(20): len = 181092, overlap = 319.656
PHY-3002 : Step(21): len = 177175, overlap = 322.563
PHY-3002 : Step(22): len = 177077, overlap = 322.281
PHY-3002 : Step(23): len = 170268, overlap = 317.719
PHY-3002 : Step(24): len = 170488, overlap = 317.594
PHY-3002 : Step(25): len = 168301, overlap = 318.125
PHY-3002 : Step(26): len = 170778, overlap = 319.625
PHY-3002 : Step(27): len = 172904, overlap = 318.656
PHY-3002 : Step(28): len = 171178, overlap = 321.844
PHY-3002 : Step(29): len = 171153, overlap = 320
PHY-3002 : Step(30): len = 167179, overlap = 322.969
PHY-3002 : Step(31): len = 167446, overlap = 323.375
PHY-3002 : Step(32): len = 167221, overlap = 324.313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.77392e-06
PHY-3002 : Step(33): len = 168343, overlap = 321.344
PHY-3002 : Step(34): len = 170412, overlap = 314.094
PHY-3002 : Step(35): len = 172195, overlap = 300.656
PHY-3002 : Step(36): len = 179593, overlap = 294.656
PHY-3002 : Step(37): len = 194021, overlap = 267.344
PHY-3002 : Step(38): len = 189516, overlap = 258.938
PHY-3002 : Step(39): len = 189782, overlap = 240.281
PHY-3002 : Step(40): len = 187238, overlap = 232.5
PHY-3002 : Step(41): len = 184789, overlap = 234.344
PHY-3002 : Step(42): len = 185041, overlap = 229.813
PHY-3002 : Step(43): len = 184662, overlap = 240.563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.15478e-05
PHY-3002 : Step(44): len = 187808, overlap = 231.531
PHY-3002 : Step(45): len = 190829, overlap = 229.5
PHY-3002 : Step(46): len = 210859, overlap = 195.813
PHY-3002 : Step(47): len = 228893, overlap = 172.906
PHY-3002 : Step(48): len = 227357, overlap = 154
PHY-3002 : Step(49): len = 227172, overlap = 149.719
PHY-3002 : Step(50): len = 224510, overlap = 152.344
PHY-3002 : Step(51): len = 224574, overlap = 153.625
PHY-3002 : Step(52): len = 224802, overlap = 154.031
PHY-3002 : Step(53): len = 224270, overlap = 154.781
PHY-3002 : Step(54): len = 223947, overlap = 149.438
PHY-3002 : Step(55): len = 221529, overlap = 138.906
PHY-3002 : Step(56): len = 220923, overlap = 137.844
PHY-3002 : Step(57): len = 220741, overlap = 143.031
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.15919e-05
PHY-3002 : Step(58): len = 223518, overlap = 139.344
PHY-3002 : Step(59): len = 226133, overlap = 145.719
PHY-3002 : Step(60): len = 229293, overlap = 141.844
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023661s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (66.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 591112, over cnt = 2041(5%), over = 4186, worst = 13
PHY-1002 : len = 604552, over cnt = 1946(5%), over = 3425, worst = 10
PHY-1002 : len = 663768, over cnt = 1399(3%), over = 2230, worst = 8
PHY-1002 : len = 744560, over cnt = 669(1%), over = 1005, worst = 8
PHY-1002 : len = 788480, over cnt = 287(0%), over = 464, worst = 6
PHY-1001 : End global iterations;  0.957727s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (88.1%)

PHY-1001 : Congestion index: top1 = 83.75, top5 = 71.25, top10 = 64.38, top15 = 55.63.
PHY-3001 : End congestion estimation;  1.072140s wall, 0.890625s user + 0.015625s system = 0.906250s CPU (84.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.44412e-06
PHY-3002 : Step(61): len = 218088, overlap = 207.688
PHY-3002 : Step(62): len = 214854, overlap = 234.219
PHY-3002 : Step(63): len = 200015, overlap = 271.406
PHY-3002 : Step(64): len = 188590, overlap = 288.281
PHY-3002 : Step(65): len = 171992, overlap = 305.531
PHY-3002 : Step(66): len = 165958, overlap = 331.313
PHY-3002 : Step(67): len = 160858, overlap = 347.156
PHY-3002 : Step(68): len = 159450, overlap = 349.469
PHY-3002 : Step(69): len = 153586, overlap = 359.531
PHY-3002 : Step(70): len = 150320, overlap = 362.688
PHY-3002 : Step(71): len = 148709, overlap = 361.375
PHY-3002 : Step(72): len = 144559, overlap = 362.75
PHY-3002 : Step(73): len = 144720, overlap = 361.875
PHY-3002 : Step(74): len = 144546, overlap = 361.406
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.88825e-06
PHY-3002 : Step(75): len = 148363, overlap = 357.969
PHY-3002 : Step(76): len = 150166, overlap = 356.469
PHY-3002 : Step(77): len = 159796, overlap = 335.75
PHY-3002 : Step(78): len = 166657, overlap = 314.281
PHY-3002 : Step(79): len = 169003, overlap = 304.531
PHY-3002 : Step(80): len = 166510, overlap = 303.188
PHY-3002 : Step(81): len = 166692, overlap = 302.969
PHY-3002 : Step(82): len = 164872, overlap = 294.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.7765e-06
PHY-3002 : Step(83): len = 177339, overlap = 283.438
PHY-3002 : Step(84): len = 183103, overlap = 278.844
PHY-3002 : Step(85): len = 194496, overlap = 263.969
PHY-3002 : Step(86): len = 202020, overlap = 242.094
PHY-3002 : Step(87): len = 205536, overlap = 218.969
PHY-3002 : Step(88): len = 204065, overlap = 210.594
PHY-3002 : Step(89): len = 202809, overlap = 205.469
PHY-3002 : Step(90): len = 201511, overlap = 201.094
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.1553e-05
PHY-3002 : Step(91): len = 218897, overlap = 168.25
PHY-3002 : Step(92): len = 224128, overlap = 156.625
PHY-3002 : Step(93): len = 232269, overlap = 138.813
PHY-3002 : Step(94): len = 238536, overlap = 129.156
PHY-3002 : Step(95): len = 244214, overlap = 99.8438
PHY-3002 : Step(96): len = 242966, overlap = 89.6875
PHY-3002 : Step(97): len = 242881, overlap = 85.5313
PHY-3002 : Step(98): len = 242019, overlap = 85.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.3106e-05
PHY-3002 : Step(99): len = 258195, overlap = 61.5625
PHY-3002 : Step(100): len = 261691, overlap = 59.7188
PHY-3002 : Step(101): len = 267471, overlap = 49.5313
PHY-3002 : Step(102): len = 271002, overlap = 46.7813
PHY-3002 : Step(103): len = 277720, overlap = 40.8125
PHY-3002 : Step(104): len = 278566, overlap = 34.5
PHY-3002 : Step(105): len = 274758, overlap = 37.4688
PHY-3002 : Step(106): len = 273999, overlap = 39.3125
PHY-3002 : Step(107): len = 273200, overlap = 40.1563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.6212e-05
PHY-3002 : Step(108): len = 291017, overlap = 27.4063
PHY-3002 : Step(109): len = 301274, overlap = 18.375
PHY-3002 : Step(110): len = 309326, overlap = 15.875
PHY-3002 : Step(111): len = 308426, overlap = 9.4375
PHY-3002 : Step(112): len = 308718, overlap = 10.0938
PHY-3002 : Step(113): len = 306706, overlap = 13.2813
PHY-3002 : Step(114): len = 307019, overlap = 13.1563
PHY-3002 : Step(115): len = 307794, overlap = 12.625
PHY-3002 : Step(116): len = 308053, overlap = 11.0625
PHY-3002 : Step(117): len = 308638, overlap = 10.3125
PHY-3002 : Step(118): len = 309416, overlap = 9.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.2424e-05
PHY-3002 : Step(119): len = 325117, overlap = 6.9375
PHY-3002 : Step(120): len = 331713, overlap = 6.0625
PHY-3002 : Step(121): len = 338563, overlap = 6.53125
PHY-3002 : Step(122): len = 336669, overlap = 7.53125
PHY-3002 : Step(123): len = 336246, overlap = 6.34375
PHY-3002 : Step(124): len = 335107, overlap = 5.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000166496
PHY-3002 : Step(125): len = 346170, overlap = 6.15625
PHY-3002 : Step(126): len = 352605, overlap = 2.8125
PHY-3002 : Step(127): len = 361882, overlap = 1.875
PHY-3002 : Step(128): len = 367854, overlap = 0.8125
PHY-3002 : Step(129): len = 367124, overlap = 1.3125
PHY-3002 : Step(130): len = 365941, overlap = 1.25
PHY-3002 : Step(131): len = 365270, overlap = 0.9375
PHY-3002 : Step(132): len = 364894, overlap = 1.0625
PHY-3002 : Step(133): len = 363417, overlap = 1.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 999816, over cnt = 497(1%), over = 720, worst = 5
PHY-1002 : len = 1.00609e+06, over cnt = 258(0%), over = 323, worst = 4
PHY-1002 : len = 1.00728e+06, over cnt = 142(0%), over = 174, worst = 4
PHY-1002 : len = 1.00846e+06, over cnt = 95(0%), over = 124, worst = 4
PHY-1002 : len = 1.00773e+06, over cnt = 73(0%), over = 96, worst = 4
PHY-1001 : End global iterations;  0.268471s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (69.8%)

PHY-1001 : Congestion index: top1 = 57.50, top5 = 46.25, top10 = 40.63, top15 = 37.50.
PHY-3001 : End congestion estimation;  0.397300s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (86.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.85278e-05
PHY-3002 : Step(134): len = 362985, overlap = 21.375
PHY-3002 : Step(135): len = 361858, overlap = 12.9375
PHY-3002 : Step(136): len = 351713, overlap = 12.375
PHY-3002 : Step(137): len = 336633, overlap = 13.0313
PHY-3002 : Step(138): len = 329434, overlap = 16.75
PHY-3002 : Step(139): len = 322180, overlap = 18.9063
PHY-3002 : Step(140): len = 314106, overlap = 19.0938
PHY-3002 : Step(141): len = 311570, overlap = 17.6875
PHY-3002 : Step(142): len = 306476, overlap = 22.2813
PHY-3002 : Step(143): len = 304277, overlap = 20.75
PHY-3002 : Step(144): len = 302850, overlap = 21.9688
PHY-3002 : Step(145): len = 300350, overlap = 23.4688
PHY-3002 : Step(146): len = 298949, overlap = 25.7813
PHY-3002 : Step(147): len = 298395, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000177056
PHY-3002 : Step(148): len = 305425, overlap = 20.6875
PHY-3002 : Step(149): len = 311338, overlap = 14.4375
PHY-3002 : Step(150): len = 318950, overlap = 12.1875
PHY-3002 : Step(151): len = 320867, overlap = 9.09375
PHY-3002 : Step(152): len = 321849, overlap = 9.375
PHY-3002 : Step(153): len = 322243, overlap = 10.0313
PHY-3002 : Step(154): len = 322310, overlap = 11.8438
PHY-3002 : Step(155): len = 322043, overlap = 11.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000354111
PHY-3002 : Step(156): len = 328457, overlap = 9.4375
PHY-3002 : Step(157): len = 333525, overlap = 11
PHY-3002 : Step(158): len = 339029, overlap = 11.4688
PHY-3002 : Step(159): len = 342203, overlap = 10.4063
PHY-3002 : Step(160): len = 345498, overlap = 9.75
PHY-3002 : Step(161): len = 348278, overlap = 7.71875
PHY-3002 : Step(162): len = 348660, overlap = 6.65625
PHY-3002 : Step(163): len = 348811, overlap = 7.84375
PHY-3002 : Step(164): len = 348906, overlap = 7.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000695203
PHY-3002 : Step(165): len = 351713, overlap = 6.5625
PHY-3002 : Step(166): len = 355579, overlap = 6.3125
PHY-3002 : Step(167): len = 360772, overlap = 5.125
PHY-3002 : Step(168): len = 361903, overlap = 4.40625
PHY-3002 : Step(169): len = 363154, overlap = 4.4375
PHY-3002 : Step(170): len = 364179, overlap = 3.78125
PHY-3002 : Step(171): len = 365853, overlap = 2.90625
PHY-3002 : Step(172): len = 368175, overlap = 1.28125
PHY-3002 : Step(173): len = 369602, overlap = 1.78125
PHY-3002 : Step(174): len = 369935, overlap = 1.84375
PHY-3002 : Step(175): len = 370677, overlap = 1.90625
PHY-3002 : Step(176): len = 370877, overlap = 2.40625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00138394
PHY-3002 : Step(177): len = 372426, overlap = 2.6875
PHY-3002 : Step(178): len = 376104, overlap = 2.53125
PHY-3002 : Step(179): len = 381181, overlap = 1.5
PHY-3002 : Step(180): len = 383084, overlap = 1.78125
PHY-3002 : Step(181): len = 384701, overlap = 1.46875
PHY-3002 : Step(182): len = 387332, overlap = 1.53125
PHY-3002 : Step(183): len = 389075, overlap = 1.5
PHY-3002 : Step(184): len = 389974, overlap = 1.5625
PHY-3002 : Step(185): len = 390276, overlap = 1.8125
PHY-3002 : Step(186): len = 390298, overlap = 1.65625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00231512
PHY-3002 : Step(187): len = 391151, overlap = 1.8125
PHY-3002 : Step(188): len = 392053, overlap = 1.625
PHY-3002 : Step(189): len = 392982, overlap = 1.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 70.38 peak overflow 1.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.14368e+06, over cnt = 229(0%), over = 297, worst = 3
PHY-1002 : len = 1.14456e+06, over cnt = 157(0%), over = 199, worst = 3
PHY-1002 : len = 1.1444e+06, over cnt = 94(0%), over = 115, worst = 3
PHY-1002 : len = 1.14414e+06, over cnt = 66(0%), over = 85, worst = 3
PHY-1002 : len = 1.14398e+06, over cnt = 58(0%), over = 76, worst = 3
PHY-1001 : End global iterations;  0.268163s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (75.7%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 43.75, top10 = 39.38, top15 = 36.88.
PHY-1001 : End incremental global routing;  0.391591s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (75.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 29921, tnet num: 6531, tinst num: 6269, tnode num: 34213, tedge num: 48558.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.425171s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (102.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.266548s wall, 1.140625s user + 0.046875s system = 1.187500s CPU (93.8%)

OPT-1001 : End physical optimization;  1.320688s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (93.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4788 LUT to BLE ...
SYN-4008 : Packed 4788 LUT and 519 SEQ to BLE.
SYN-4003 : Packing 832 remaining SEQ's ...
SYN-4005 : Packed 790 SEQ with LUT/SLICE
SYN-4006 : 3480 single LUT's are left
SYN-4006 : 42 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4830/4962 primitive instances ...
PHY-3001 : End packing;  0.800750s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (97.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2868 instances
RUN-1001 : 1401 mslices, 1400 lslices, 28 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6170 nets
RUN-1001 : 2857 nets have 2 pins
RUN-1001 : 2321 nets have [3 - 5] pins
RUN-1001 : 545 nets have [6 - 10] pins
RUN-1001 : 241 nets have [11 - 20] pins
RUN-1001 : 203 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2866 instances, 2801 slices, 8 macros(65 instances: 40 mslices 25 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 408411, Over = 14.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.16597e+06, over cnt = 210(0%), over = 267, worst = 3
PHY-1002 : len = 1.16717e+06, over cnt = 129(0%), over = 155, worst = 2
PHY-1002 : len = 1.16762e+06, over cnt = 78(0%), over = 92, worst = 2
PHY-1002 : len = 1.1662e+06, over cnt = 62(0%), over = 73, worst = 2
PHY-1002 : len = 1.16265e+06, over cnt = 48(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  0.268186s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (52.4%)

PHY-1001 : Congestion index: top1 = 54.38, top5 = 44.38, top10 = 39.38, top15 = 35.63.
PHY-3001 : End congestion estimation;  0.432030s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (72.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.45662e-05
PHY-3002 : Step(190): len = 389860, overlap = 24.75
PHY-3002 : Step(191): len = 372706, overlap = 42.25
PHY-3002 : Step(192): len = 358292, overlap = 42.25
PHY-3002 : Step(193): len = 349237, overlap = 44.75
PHY-3002 : Step(194): len = 341400, overlap = 54.5
PHY-3002 : Step(195): len = 335896, overlap = 53.25
PHY-3002 : Step(196): len = 330282, overlap = 56
PHY-3002 : Step(197): len = 328169, overlap = 59.5
PHY-3002 : Step(198): len = 325718, overlap = 59.5
PHY-3002 : Step(199): len = 323514, overlap = 65.5
PHY-3002 : Step(200): len = 323110, overlap = 64.75
PHY-3002 : Step(201): len = 322127, overlap = 65.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.91323e-05
PHY-3002 : Step(202): len = 336518, overlap = 46.25
PHY-3002 : Step(203): len = 350325, overlap = 33.5
PHY-3002 : Step(204): len = 351123, overlap = 27.5
PHY-3002 : Step(205): len = 352096, overlap = 26
PHY-3002 : Step(206): len = 354289, overlap = 23.75
PHY-3002 : Step(207): len = 356044, overlap = 25.5
PHY-3002 : Step(208): len = 356735, overlap = 28.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000178265
PHY-3002 : Step(209): len = 367795, overlap = 23.5
PHY-3002 : Step(210): len = 379325, overlap = 16
PHY-3002 : Step(211): len = 380091, overlap = 16.75
PHY-3002 : Step(212): len = 383066, overlap = 16.75
PHY-3002 : Step(213): len = 388547, overlap = 15.75
PHY-3002 : Step(214): len = 393178, overlap = 12.75
PHY-3002 : Step(215): len = 394765, overlap = 11
PHY-3002 : Step(216): len = 396597, overlap = 9.75
PHY-3002 : Step(217): len = 399392, overlap = 9.5
PHY-3002 : Step(218): len = 402267, overlap = 10
PHY-3002 : Step(219): len = 402814, overlap = 8.25
PHY-3002 : Step(220): len = 403043, overlap = 9
PHY-3002 : Step(221): len = 403474, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000343489
PHY-3002 : Step(222): len = 410087, overlap = 9.25
PHY-3002 : Step(223): len = 418845, overlap = 8
PHY-3002 : Step(224): len = 423907, overlap = 6.25
PHY-3002 : Step(225): len = 425778, overlap = 4.75
PHY-3002 : Step(226): len = 427053, overlap = 5.25
PHY-3002 : Step(227): len = 428434, overlap = 4.5
PHY-3002 : Step(228): len = 430250, overlap = 3.5
PHY-3002 : Step(229): len = 432182, overlap = 3.25
PHY-3002 : Step(230): len = 432659, overlap = 3.5
PHY-3002 : Step(231): len = 432921, overlap = 4.75
PHY-3002 : Step(232): len = 433694, overlap = 5.25
PHY-3002 : Step(233): len = 433759, overlap = 4.75
PHY-3002 : Step(234): len = 433553, overlap = 5.75
PHY-3002 : Step(235): len = 433540, overlap = 5.75
PHY-3002 : Step(236): len = 433413, overlap = 5.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000686978
PHY-3002 : Step(237): len = 437319, overlap = 5
PHY-3002 : Step(238): len = 441011, overlap = 5
PHY-3002 : Step(239): len = 443597, overlap = 4
PHY-3002 : Step(240): len = 444858, overlap = 4.75
PHY-3002 : Step(241): len = 445390, overlap = 5.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00136265
PHY-3002 : Step(242): len = 447933, overlap = 5
PHY-3002 : Step(243): len = 450096, overlap = 4.25
PHY-3002 : Step(244): len = 454406, overlap = 4.5
PHY-3002 : Step(245): len = 455387, overlap = 3.5
PHY-3002 : Step(246): len = 454821, overlap = 3
PHY-3002 : Step(247): len = 454486, overlap = 3.75
PHY-3002 : Step(248): len = 454524, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.953520s wall, 0.281250s user + 0.156250s system = 0.437500s CPU (14.8%)

PHY-3001 : Trial Legalized: Len = 462243
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.29866e+06, over cnt = 143(0%), over = 166, worst = 3
PHY-1002 : len = 1.29914e+06, over cnt = 88(0%), over = 99, worst = 3
PHY-1002 : len = 1.29908e+06, over cnt = 49(0%), over = 55, worst = 3
PHY-1002 : len = 1.29882e+06, over cnt = 32(0%), over = 35, worst = 2
PHY-1002 : len = 1.29874e+06, over cnt = 29(0%), over = 32, worst = 2
PHY-1001 : End global iterations;  0.296943s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (84.2%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 45.63, top10 = 40.63, top15 = 36.25.
PHY-3001 : End congestion estimation;  0.484110s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (90.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000113743
PHY-3002 : Step(249): len = 438009, overlap = 4
PHY-3002 : Step(250): len = 426456, overlap = 9.25
PHY-3002 : Step(251): len = 420344, overlap = 12
PHY-3002 : Step(252): len = 415226, overlap = 14
PHY-3002 : Step(253): len = 413848, overlap = 11.5
PHY-3002 : Step(254): len = 411295, overlap = 11
PHY-3002 : Step(255): len = 409826, overlap = 11.25
PHY-3002 : Step(256): len = 407073, overlap = 11.5
PHY-3002 : Step(257): len = 405924, overlap = 11.5
PHY-3002 : Step(258): len = 404907, overlap = 14
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023568s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.3%)

PHY-3001 : Legalized: Len = 410867, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013735s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 411005, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.15849e+06, over cnt = 184(0%), over = 208, worst = 2
PHY-1002 : len = 1.15912e+06, over cnt = 116(0%), over = 124, worst = 2
PHY-1002 : len = 1.15906e+06, over cnt = 58(0%), over = 62, worst = 2
PHY-1002 : len = 1.15809e+06, over cnt = 49(0%), over = 53, worst = 2
PHY-1002 : len = 1.15826e+06, over cnt = 40(0%), over = 44, worst = 2
PHY-1001 : End global iterations;  0.278710s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (39.2%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.63, top10 = 40.00, top15 = 36.88.
PHY-1001 : End incremental global routing;  0.431002s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (58.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 29978, tnet num: 6168, tinst num: 2866, tnode num: 33773, tedge num: 50228.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.659390s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (104.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.749384s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (90.2%)

OPT-1001 : End physical optimization;  1.801953s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (91.9%)

RUN-1003 : finish command "place" in  19.423696s wall, 8.437500s user + 1.156250s system = 9.593750s CPU (49.4%)

RUN-1004 : used memory is 691 MB, reserved memory is 665 MB, peak memory is 691 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        28
  #input                    3
  #output                   8
  #inout                   17

Utilization Statistics
#lut                     5277   out of  19600   26.92%
#reg                     1351   out of  19600    6.89%
#le                      5319
  #lut only              3968   out of   5319   74.60%
  #reg only                42   out of   5319    0.79%
  #lut&reg               1309   out of   5319   24.61%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       28   out of    188   14.89%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      NONE    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      NONE    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      NONE    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      NONE    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      NONE    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      NONE    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      NONE    
  ioPin1[7]      INOUT         D5        LVCMOS33           8            N/A        IREG    
  ioPin1[6]      INOUT         A8        LVCMOS33           8            N/A        IREG    
  ioPin1[5]      INOUT        H14        LVCMOS25           8            N/A        IREG    
  ioPin1[4]      INOUT        F13        LVCMOS25           8            N/A        IREG    
  ioPin1[3]      INOUT        E10        LVCMOS33           8            N/A        IREG    
  ioPin1[2]      INOUT        J16        LVCMOS25           8            N/A        IREG    
  ioPin1[1]      INOUT        F12        LVCMOS33           8            N/A        IREG    
  ioPin1[0]      INOUT        H16        LVCMOS25           8            N/A        IREG    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5319  |5212   |65     |1359   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2868 instances
RUN-1001 : 1401 mslices, 1400 lslices, 28 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6170 nets
RUN-1001 : 2857 nets have 2 pins
RUN-1001 : 2321 nets have [3 - 5] pins
RUN-1001 : 545 nets have [6 - 10] pins
RUN-1001 : 241 nets have [11 - 20] pins
RUN-1001 : 203 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.15849e+06, over cnt = 184(0%), over = 208, worst = 2
PHY-1002 : len = 1.15912e+06, over cnt = 116(0%), over = 124, worst = 2
PHY-1002 : len = 1.15927e+06, over cnt = 70(0%), over = 74, worst = 2
PHY-1002 : len = 1.1557e+06, over cnt = 37(0%), over = 41, worst = 2
PHY-1002 : len = 1.1497e+06, over cnt = 13(0%), over = 17, worst = 2
PHY-1002 : len = 1.14256e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.275383s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (51.1%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 44.38, top10 = 40.63, top15 = 36.25.
PHY-1001 : End global routing;  0.528836s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (76.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 70696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.059839s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (78.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 70696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000041s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.50429e+06, over cnt = 306(0%), over = 307, worst = 2
PHY-1001 : End Routed; 13.486123s wall, 10.578125s user + 0.156250s system = 10.734375s CPU (79.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.49201e+06, over cnt = 86(0%), over = 86, worst = 1
PHY-1001 : End DR Iter 1; 0.793711s wall, 0.937500s user + 0.000000s system = 0.937500s CPU (118.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.4903e+06, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End DR Iter 2; 0.221713s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (84.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.48998e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.084016s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.48999e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.48999e+06
PHY-1001 : End DR Iter 4; 0.051265s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  21.524900s wall, 18.406250s user + 0.343750s system = 18.750000s CPU (87.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  22.380342s wall, 19.109375s user + 0.343750s system = 19.453125s CPU (86.9%)

RUN-1004 : used memory is 775 MB, reserved memory is 751 MB, peak memory is 1445 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        28
  #input                    3
  #output                   8
  #inout                   17

Utilization Statistics
#lut                     5277   out of  19600   26.92%
#reg                     1351   out of  19600    6.89%
#le                      5319
  #lut only              3968   out of   5319   74.60%
  #reg only                42   out of   5319    0.79%
  #lut&reg               1309   out of   5319   24.61%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       28   out of    188   14.89%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      NONE    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      NONE    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      NONE    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      NONE    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      NONE    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      NONE    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      NONE    
  ioPin1[7]      INOUT         D5        LVCMOS33           8            N/A        IREG    
  ioPin1[6]      INOUT         A8        LVCMOS33           8            N/A        IREG    
  ioPin1[5]      INOUT        H14        LVCMOS25           8            N/A        IREG    
  ioPin1[4]      INOUT        F13        LVCMOS25           8            N/A        IREG    
  ioPin1[3]      INOUT        E10        LVCMOS33           8            N/A        IREG    
  ioPin1[2]      INOUT        J16        LVCMOS25           8            N/A        IREG    
  ioPin1[1]      INOUT        F12        LVCMOS33           8            N/A        IREG    
  ioPin1[0]      INOUT        H16        LVCMOS25           8            N/A        IREG    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5319  |5212   |65     |1359   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2829  
    #2          2       1444  
    #3          3       451   
    #4          4       426   
    #5        5-10      580   
    #6        11-50     387   
    #7       51-100      20   
    #8       101-500     1    
  Average     3.68            

RUN-1002 : start command "export_db xiaosai_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_pr.db" in  2.213017s wall, 2.000000s user + 0.125000s system = 2.125000s CPU (96.0%)

RUN-1004 : used memory is 776 MB, reserved memory is 752 MB, peak memory is 1445 MB
RUN-1002 : start command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2868
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6170, pip num: 85608
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2789 valid insts, and 222541 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file xiaosai.bit.
RUN-1003 : finish command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000" in  8.573199s wall, 96.390625s user + 0.250000s system = 96.640625s CPU (1127.2%)

RUN-1004 : used memory is 859 MB, reserved memory is 836 MB, peak memory is 1445 MB
