{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605924581653 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SD178_test EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"SD178_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605924581670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605924581709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605924581709 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605924581709 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605924581806 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605924581816 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1605924582053 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1605924582053 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605924582053 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1933 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605924582057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1935 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605924582057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1937 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605924582057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1939 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605924582057 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1941 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1605924582057 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605924582057 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605924582060 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1605924582066 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1605924582742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SD178_test.sdc " "Synopsys Design Constraints File file not found: 'SD178_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1605924582744 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1605924582744 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1605924582754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1605924582755 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1605924582756 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""}  } { { "SD178_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/SD178_test.vhd" 6 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1918 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605924582816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u2\|clk_100Hz  " "Automatically promoted node clock_generator:u2\|clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u2\|clk_100Hz~0 " "Destination node clock_generator:u2\|clk_100Hz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/clock_generator.vhd" 11 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u2|clk_100Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1086 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605924582816 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/clock_generator.vhd" 11 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u2|clk_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605924582816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[22\]  " "Automatically promoted node FD\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[22\]~64 " "Destination node FD\[22\]~64" {  } { { "SD178_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/SD178_test.vhd" 86 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22]~64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605924582816 ""}  } { { "SD178_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/SD178_test.vhd" 86 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605924582816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u3\|countE1  " "Automatically promoted node uart:u3\|countE1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|\\baud:i1\[0\] " "Destination node uart:u3\|\\baud:i1\[0\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|\baud:i1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|\\baud:i1\[1\] " "Destination node uart:u3\|\\baud:i1\[1\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|\baud:i1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|\\baud:i1\[2\] " "Destination node uart:u3\|\\baud:i1\[2\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|\baud:i1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|\\baud:i1\[3\] " "Destination node uart:u3\|\\baud:i1\[3\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|\baud:i1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|\\baud:i1\[4\] " "Destination node uart:u3\|\\baud:i1\[4\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|\baud:i1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|\\baud:i1\[5\] " "Destination node uart:u3\|\\baud:i1\[5\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|\baud:i1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|\\baud:i1\[6\] " "Destination node uart:u3\|\\baud:i1\[6\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|\baud:i1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|\\baud:i1\[7\] " "Destination node uart:u3\|\\baud:i1\[7\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|\baud:i1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|\\baud:i1\[8\] " "Destination node uart:u3\|\\baud:i1\[8\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|\baud:i1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|\\baud:i1\[9\] " "Destination node uart:u3\|\\baud:i1\[9\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|\baud:i1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582816 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1605924582816 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605924582816 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/uart.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|countE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605924582816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u3\|uck1  " "Automatically promoted node uart:u3\|uck1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605924582817 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|uck1~0 " "Destination node uart:u3\|uck1~0" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/uart.vhd" 17 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uck1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1466 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582817 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605924582817 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/uart.vhd" 17 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uck1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605924582817 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u2\|clk_1MHz  " "Automatically promoted node clock_generator:u2\|clk_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605924582818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u2\|clk_1MHz~0 " "Destination node clock_generator:u2\|clk_1MHz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/clock_generator.vhd" 9 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u2|clk_1MHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1488 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582818 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605924582818 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/clock_generator.vhd" 9 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u2|clk_1MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605924582818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u3\|uck2  " "Automatically promoted node uart:u3\|uck2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605924582818 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|uck2~0 " "Destination node uart:u3\|uck2~0" {  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/uart.vhd" 17 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uck2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1129 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582818 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605924582818 ""}  } { { "uart.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/uart.vhd" 17 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uck2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605924582818 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u2\|clk_1KHz  " "Automatically promoted node clock_generator:u2\|clk_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u2\|clk_1KHz~0 " "Destination node clock_generator:u2\|clk_1KHz~0" {  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/clock_generator.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u2|clk_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1256 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605924582819 ""}  } { { "clock_generator.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/clock_generator.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u2|clk_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605924582819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad:u1\|tmpTouch  " "Automatically promoted node keypad:u1\|tmpTouch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|cnt_delay\[0\]~0 " "Destination node SD178:u0\|cnt_delay\[0\]~0" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 111 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|cnt_delay[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 904 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|sd178State~39 " "Destination node SD178:u0\|sd178State~39" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 72 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|sd178State~39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 930 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|process_1~4 " "Destination node SD178:u0\|process_1~4" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|process_1~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|cnt3\[0\]~2 " "Destination node SD178:u0\|cnt3\[0\]~2" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 111 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|cnt3[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 936 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|Selector28~1 " "Destination node SD178:u0\|Selector28~1" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 123 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|Selector28~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1166 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|Selector46~2 " "Destination node SD178:u0\|Selector46~2" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 123 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|Selector46~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1706 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|Selector47~2 " "Destination node SD178:u0\|Selector47~2" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 123 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|Selector47~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1707 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|Selector50~2 " "Destination node SD178:u0\|Selector50~2" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 123 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|Selector50~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1710 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|Selector51~2 " "Destination node SD178:u0\|Selector51~2" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 123 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|Selector51~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1711 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|Selector48~2 " "Destination node SD178:u0\|Selector48~2" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 123 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|Selector48~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1712 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582819 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1605924582819 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605924582819 ""}  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u1|tmpTouch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605924582819 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node rst~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1605924582821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:u1\|key_scan\[0\] " "Destination node keypad:u1\|key_scan\[0\]" {  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u1|key_scan[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:u1\|key_scan\[3\] " "Destination node keypad:u1\|key_scan\[3\]" {  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u1|key_scan[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:u1\|key_scan\[2\] " "Destination node keypad:u1\|key_scan\[2\]" {  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u1|key_scan[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:u1\|key_scan\[1\] " "Destination node keypad:u1\|key_scan\[1\]" {  } { { "keypad.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u1|key_scan[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|SD178_nrst " "Destination node SD178:u0\|SD178_nrst" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 12 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|SD178_nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|flag_play " "Destination node SD178:u0\|flag_play" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 108 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|flag_play } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|sd178_ena " "Destination node SD178:u0\|sd178_ena" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 75 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|sd178_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|sd178State.sd178_send " "Destination node SD178:u0\|sd178State.sd178_send" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 72 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|sd178State.sd178_send } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|sd178State.sd178_d1 " "Destination node SD178:u0\|sd178State.sd178_d1" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 72 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|sd178State.sd178_d1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SD178:u0\|sd178State.sd178_delay1 " "Destination node SD178:u0\|sd178State.sd178_delay1" {  } { { "sd178.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/sd178.vhd" 72 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178:u0|sd178State.sd178_delay1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1605924582821 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1605924582821 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1605924582821 ""}  } { { "SD178_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/SD178_test.vhd" 6 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 1919 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605924582821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605924583098 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605924583098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605924583098 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605924583108 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605924583108 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605924583108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605924583434 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1605924583436 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605924583436 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605924583472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605924584178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605924584502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605924584522 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605924585963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605924585963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605924586292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1605924587598 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605924587598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605924589864 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1605924589874 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605924589874 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.78 " "Total time spent on timing analysis during the Fitter is 1.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1605924589894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605924589925 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605924590242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605924590276 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605924590429 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605924590934 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD178_scl a permanently enabled " "Pin SD178_scl has a permanently enabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { SD178_scl } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD178_scl" } } } } { "SD178_test.vhd" "" { Text "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/SD178_test.vhd" 8 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1605924591335 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1605924591335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/output_files/SD178_test.fit.smsg " "Generated suppressed messages file C:/Users/willy7086/Desktop/Quartus/VHDL/Alast_game/SD178_test/output_files/SD178_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605924591457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5567 " "Peak virtual memory: 5567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605924591890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 10:09:51 2020 " "Processing ended: Sat Nov 21 10:09:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605924591890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605924591890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605924591890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605924591890 ""}
