#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Thu Dec  5 10:47:00 2019
# Process ID: 4828
# Current directory: E:/DigLog Project CV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22776 E:\DigLog Project CV\project_1.xpr
# Log file: E:/DigLog Project CV/vivado.log
# Journal file: E:/DigLog Project CV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/DigLog Project CV/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/chris/OneDrive/Desktop/DigLog Project CV' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 953.176 ; gain = 231.813
update_compile_order -fileset sources_1
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'E:/DigLog Project CV/project_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1197.965 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/DigLog Project CV/project_1.srcs/constrs_1/new/constraints_CV.xdc]
Finished Parsing XDC File [E:/DigLog Project CV/project_1.srcs/constrs_1/new/constraints_CV.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1276.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1468.059 ; gain = 505.582
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "E:/DigLog Project CV/project_1.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.v"
write_verilog: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1498.199 ; gain = 25.965
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "E:/DigLog Project CV/project_1.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:E:/DigLog Project CV/project_1.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.v
INFO: [SIM-utils-37] SDF generated:E:/DigLog Project CV/project_1.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_CV' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/DigLog Project CV/project_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj testbench_CV_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DigLog Project CV/project_1.sim/sim_1/synth/timing/xsim/testbench_CV_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_CV
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/DigLog Project CV/project_1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_CV
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/DigLog Project CV/project_1.sim/sim_1/synth/timing/xsim'
"xelab -wto e522bcb1ea5b4781b1a0cdbcb42ed167 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_CV_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_CV xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e522bcb1ea5b4781b1a0cdbcb42ed167 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot testbench_CV_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.testbench_CV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "testbench_time_synth.sdf", for root module "testbench_CV/WOOF".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "testbench_time_synth.sdf", for root module "testbench_CV/WOOF".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.main_verilog
Compiling module xil_defaultlib.testbench_CV
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_CV_time_synth
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1883.230 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/DigLog Project CV/project_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_CV_time_synth -key {Post-Synthesis:sim_1:Timing:testbench_CV} -tclbatch {testbench_CV.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench_CV.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3s

start

ended

$finish called at time : 19412 ns : File "E:/DigLog Project CV/project_1.srcs/sim_1/new/testbench.v" Line 67
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1941.574 ; gain = 58.223
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_CV_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3s
launch_simulation: Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 1941.574 ; gain = 979.098
