$date
	Thu Oct 11 14:50:56 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module e8bitdcountertb $end
$var wire 8 ! count_out [7:0] $end
$var reg 1 " clock $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module eb $end
$var wire 1 " clock $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 8 % count_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
0$
0#
1"
bx !
$end
#5
0"
1$
#10
1"
#11
b11111111 !
b11111111 %
#15
0"
0$
#20
1"
#25
0"
1#
#30
1"
#31
b11111110 !
b11111110 %
#35
0"
#40
1"
#41
b11111101 !
b11111101 %
#45
0"
#50
1"
#51
b11111100 !
b11111100 %
#55
0"
#60
1"
#61
b11111011 !
b11111011 %
#65
0"
#70
1"
#71
b11111010 !
b11111010 %
#75
0"
#80
1"
#81
b11111001 !
b11111001 %
#85
0"
#90
1"
#91
b11111000 !
b11111000 %
#95
0"
#100
1"
#101
b11110111 !
b11110111 %
#105
0"
#110
1"
#111
b11110110 !
b11110110 %
#115
0"
#120
1"
#121
b11110101 !
b11110101 %
#125
0"
0#
#130
1"
