--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\XilinxIse\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml Top_SCPU_IOBUS_App.twx Top_SCPU_IOBUS_App.ncd -o
Top_SCPU_IOBUS_App.twr Top_SCPU_IOBUS_App.pcf -ucf Org_SP3.ucf

Design file:              Top_SCPU_IOBUS_App.ncd
Physical constraint file: Top_SCPU_IOBUS_App.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6212 paths analyzed, 542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.530ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/v_count_reg_4 (SLICE_X44Y72.G1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_4 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.516ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.085 - 0.099)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_4 to XLXI_17/U12_1/v_count_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.YQ      Tcko                  0.652   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_4
    SLICE_X54Y81.G1      net (fanout=1028)     2.534   XLXI_17/U12_1/h_count_reg<4>
    SLICE_X54Y81.Y       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end22
    SLICE_X54Y81.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X54Y81.X       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X54Y78.G2      net (fanout=1)        0.398   N289
    SLICE_X54Y78.Y       Tilo                  0.759   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X47Y76.G4      net (fanout=12)       0.945   XLXI_17/U12_1/h_end
    SLICE_X47Y76.Y       Tilo                  0.704   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X44Y72.G1      net (fanout=10)       1.091   XLXI_17/U12_1/N3
    SLICE_X44Y72.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<4>1
                                                       XLXI_17/U12_1/v_count_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      9.516ns (4.525ns logic, 4.991ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_5 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.326ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.085 - 0.099)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_5 to XLXI_17/U12_1/v_count_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_5
    SLICE_X54Y81.G4      net (fanout=1028)     2.404   XLXI_17/U12_1/h_count_reg<5>
    SLICE_X54Y81.Y       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end22
    SLICE_X54Y81.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X54Y81.X       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X54Y78.G2      net (fanout=1)        0.398   N289
    SLICE_X54Y78.Y       Tilo                  0.759   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X47Y76.G4      net (fanout=12)       0.945   XLXI_17/U12_1/h_end
    SLICE_X47Y76.Y       Tilo                  0.704   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X44Y72.G1      net (fanout=10)       1.091   XLXI_17/U12_1/N3
    SLICE_X44Y72.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<4>1
                                                       XLXI_17/U12_1/v_count_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      9.326ns (4.465ns logic, 4.861ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_6 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.252ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.085 - 0.093)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_6 to XLXI_17/U12_1/v_count_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.YQ      Tcko                  0.587   XLXI_17/U12_1/h_count_reg<7>
                                                       XLXI_17/U12_1/h_count_reg_6
    SLICE_X54Y81.G3      net (fanout=516)      2.335   XLXI_17/U12_1/h_count_reg<6>
    SLICE_X54Y81.Y       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end22
    SLICE_X54Y81.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X54Y81.X       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X54Y78.G2      net (fanout=1)        0.398   N289
    SLICE_X54Y78.Y       Tilo                  0.759   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X47Y76.G4      net (fanout=12)       0.945   XLXI_17/U12_1/h_end
    SLICE_X47Y76.Y       Tilo                  0.704   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X44Y72.G1      net (fanout=10)       1.091   XLXI_17/U12_1/N3
    SLICE_X44Y72.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<4>1
                                                       XLXI_17/U12_1/v_count_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      9.252ns (4.460ns logic, 4.792ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/v_count_reg_6 (SLICE_X46Y73.G1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_4 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.506ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.078 - 0.099)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_4 to XLXI_17/U12_1/v_count_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.YQ      Tcko                  0.652   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_4
    SLICE_X54Y81.G1      net (fanout=1028)     2.534   XLXI_17/U12_1/h_count_reg<4>
    SLICE_X54Y81.Y       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end22
    SLICE_X54Y81.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X54Y81.X       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X54Y78.G2      net (fanout=1)        0.398   N289
    SLICE_X54Y78.Y       Tilo                  0.759   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X47Y76.G4      net (fanout=12)       0.945   XLXI_17/U12_1/h_end
    SLICE_X47Y76.Y       Tilo                  0.704   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X46Y73.G1      net (fanout=10)       1.081   XLXI_17/U12_1/N3
    SLICE_X46Y73.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<7>
                                                       XLXI_17/U12_1/v_count_next<6>1
                                                       XLXI_17/U12_1/v_count_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      9.506ns (4.525ns logic, 4.981ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_5 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.316ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.078 - 0.099)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_5 to XLXI_17/U12_1/v_count_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_5
    SLICE_X54Y81.G4      net (fanout=1028)     2.404   XLXI_17/U12_1/h_count_reg<5>
    SLICE_X54Y81.Y       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end22
    SLICE_X54Y81.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X54Y81.X       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X54Y78.G2      net (fanout=1)        0.398   N289
    SLICE_X54Y78.Y       Tilo                  0.759   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X47Y76.G4      net (fanout=12)       0.945   XLXI_17/U12_1/h_end
    SLICE_X47Y76.Y       Tilo                  0.704   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X46Y73.G1      net (fanout=10)       1.081   XLXI_17/U12_1/N3
    SLICE_X46Y73.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<7>
                                                       XLXI_17/U12_1/v_count_next<6>1
                                                       XLXI_17/U12_1/v_count_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      9.316ns (4.465ns logic, 4.851ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_6 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.242ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.078 - 0.093)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_6 to XLXI_17/U12_1/v_count_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.YQ      Tcko                  0.587   XLXI_17/U12_1/h_count_reg<7>
                                                       XLXI_17/U12_1/h_count_reg_6
    SLICE_X54Y81.G3      net (fanout=516)      2.335   XLXI_17/U12_1/h_count_reg<6>
    SLICE_X54Y81.Y       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end22
    SLICE_X54Y81.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X54Y81.X       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X54Y78.G2      net (fanout=1)        0.398   N289
    SLICE_X54Y78.Y       Tilo                  0.759   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X47Y76.G4      net (fanout=12)       0.945   XLXI_17/U12_1/h_end
    SLICE_X47Y76.Y       Tilo                  0.704   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X46Y73.G1      net (fanout=10)       1.081   XLXI_17/U12_1/N3
    SLICE_X46Y73.CLK     Tgck                  0.892   XLXI_17/U12_1/v_count_reg<7>
                                                       XLXI_17/U12_1/v_count_next<6>1
                                                       XLXI_17/U12_1/v_count_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      9.242ns (4.460ns logic, 4.782ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/U12_1/v_count_reg_5 (SLICE_X44Y72.F1), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_4 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.511ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.085 - 0.099)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_4 to XLXI_17/U12_1/v_count_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.YQ      Tcko                  0.652   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_4
    SLICE_X54Y81.G1      net (fanout=1028)     2.534   XLXI_17/U12_1/h_count_reg<4>
    SLICE_X54Y81.Y       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end22
    SLICE_X54Y81.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X54Y81.X       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X54Y78.G2      net (fanout=1)        0.398   N289
    SLICE_X54Y78.Y       Tilo                  0.759   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X47Y76.G4      net (fanout=12)       0.945   XLXI_17/U12_1/h_end
    SLICE_X47Y76.Y       Tilo                  0.704   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X44Y72.F1      net (fanout=10)       1.086   XLXI_17/U12_1/N3
    SLICE_X44Y72.CLK     Tfck                  0.892   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<5>1
                                                       XLXI_17/U12_1/v_count_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      9.511ns (4.525ns logic, 4.986ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_5 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.321ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.085 - 0.099)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_5 to XLXI_17/U12_1/v_count_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y87.XQ      Tcko                  0.592   XLXI_17/U12_1/h_count_reg<5>
                                                       XLXI_17/U12_1/h_count_reg_5
    SLICE_X54Y81.G4      net (fanout=1028)     2.404   XLXI_17/U12_1/h_count_reg<5>
    SLICE_X54Y81.Y       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end22
    SLICE_X54Y81.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X54Y81.X       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X54Y78.G2      net (fanout=1)        0.398   N289
    SLICE_X54Y78.Y       Tilo                  0.759   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X47Y76.G4      net (fanout=12)       0.945   XLXI_17/U12_1/h_end
    SLICE_X47Y76.Y       Tilo                  0.704   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X44Y72.F1      net (fanout=10)       1.086   XLXI_17/U12_1/N3
    SLICE_X44Y72.CLK     Tfck                  0.892   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<5>1
                                                       XLXI_17/U12_1/v_count_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      9.321ns (4.465ns logic, 4.856ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_17/U12_1/h_count_reg_6 (FF)
  Destination:          XLXI_17/U12_1/v_count_reg_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.247ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.085 - 0.093)
  Source Clock:         clk_50mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_17/U12_1/h_count_reg_6 to XLXI_17/U12_1/v_count_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y82.YQ      Tcko                  0.587   XLXI_17/U12_1/h_count_reg<7>
                                                       XLXI_17/U12_1/h_count_reg_6
    SLICE_X54Y81.G3      net (fanout=516)      2.335   XLXI_17/U12_1/h_count_reg<6>
    SLICE_X54Y81.Y       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end22
    SLICE_X54Y81.F3      net (fanout=1)        0.023   XLXI_17/U12_1/h_end22
    SLICE_X54Y81.X       Tilo                  0.759   N289
                                                       XLXI_17/U12_1/h_end24_SW0
    SLICE_X54Y78.G2      net (fanout=1)        0.398   N289
    SLICE_X54Y78.Y       Tilo                  0.759   XLXI_17/U12_1/N11
                                                       XLXI_17/U12_1/h_end24
    SLICE_X47Y76.G4      net (fanout=12)       0.945   XLXI_17/U12_1/h_end
    SLICE_X47Y76.Y       Tilo                  0.704   XLXI_17/U12_1/v_count_reg<9>
                                                       XLXI_17/U12_1/v_count_next<0>237
    SLICE_X44Y72.F1      net (fanout=10)       1.086   XLXI_17/U12_1/N3
    SLICE_X44Y72.CLK     Tfck                  0.892   XLXI_17/U12_1/v_count_reg<5>
                                                       XLXI_17/U12_1/v_count_next<5>1
                                                       XLXI_17/U12_1/v_count_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      9.247ns (4.460ns logic, 4.787ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_25/Mram_fifo4.SLICEM_F (SLICE_X64Y77.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_25/w_ptr_2 (FF)
  Destination:          XLXI_25/Mram_fifo4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_25/w_ptr_2 to XLXI_25/Mram_fifo4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y74.XQ      Tcko                  0.474   XLXI_25/w_ptr<2>
                                                       XLXI_25/w_ptr_2
    SLICE_X64Y77.G3      net (fanout=10)       0.428   XLXI_25/w_ptr<2>
    SLICE_X64Y77.CLK     Tah         (-Th)    -0.001   keyboard_in<3>
                                                       XLXI_25/Mram_fifo4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.475ns logic, 0.428ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_25/Mram_fifo4.SLICEM_G (SLICE_X64Y77.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_25/w_ptr_2 (FF)
  Destination:          XLXI_25/Mram_fifo4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_25/w_ptr_2 to XLXI_25/Mram_fifo4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y74.XQ      Tcko                  0.474   XLXI_25/w_ptr<2>
                                                       XLXI_25/w_ptr_2
    SLICE_X64Y77.G3      net (fanout=10)       0.428   XLXI_25/w_ptr<2>
    SLICE_X64Y77.CLK     Tah         (-Th)    -0.001   keyboard_in<3>
                                                       XLXI_25/Mram_fifo4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.475ns logic, 0.428ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_25/Mram_fifo6.SLICEM_F (SLICE_X64Y76.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_25/w_ptr_2 (FF)
  Destination:          XLXI_25/Mram_fifo6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.903ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         clk_50mhz_BUFGP rising at 20.000ns
  Destination Clock:    clk_50mhz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_25/w_ptr_2 to XLXI_25/Mram_fifo6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y74.XQ      Tcko                  0.474   XLXI_25/w_ptr<2>
                                                       XLXI_25/w_ptr_2
    SLICE_X64Y76.G3      net (fanout=10)       0.428   XLXI_25/w_ptr<2>
    SLICE_X64Y76.CLK     Tah         (-Th)    -0.001   keyboard_in<5>
                                                       XLXI_25/Mram_fifo6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.475ns logic, 0.428ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50mhz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram/CLKA
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp18x18.ram.A/CLKA
  Location pin: RAMB16_X1Y3.CLKA
  Clock network: clk_50mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50mhz      |    9.530|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6212 paths, 0 nets, and 921 connections

Design statistics:
   Minimum period:   9.530ns{1}   (Maximum frequency: 104.932MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 26 22:49:20 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



