Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 72416ff194e541a59e573f26e8d50dae --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot arm_control_tb_behav xil_defaultlib.arm_control_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/lidar_arm_control/hardware_system_2/arm_control_system/arm_control_system.srcs/sources_1/new/ClockDiv.v" Line 17. Module ClockDiv(FREQ_I=100000000,FREQ_O=345600,PHASE=1'b1,MAX_PPM=50000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/cmcnally/Repos/robotic-arm-control-system-analysis/vivado/lidar_arm_control/hardware_system_2/arm_control_system/arm_control_system.srcs/sources_1/new/ClockDiv.v" Line 17. Module ClockDiv(FREQ_I=100000000,FREQ_O=115740,MAX_PPM=50000) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDiv(FREQ_I=100000000,FREQ_O...
Compiling module xil_defaultlib.ClockDiv(FREQ_I=100000000,FREQ_O...
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.arm_control_system
Compiling module xil_defaultlib.arm_control_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot arm_control_tb_behav
