<!--?xml version="1.0" encoding="utf-8" ?--><!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="../../_rhdefault.css"></head><body data-tcx-attr-ditaarch:ditaarchversion="ditaarch:DITAArchVersion@1.2" id="reference_ezm_nxt_sl" class="reference topic" lang="en_US" data-attr-class="- topic/topic       reference/reference " data-attr-domains="(topic reference)                            (topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)    " data-attr-translate="no" data-attr-xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/"><div class="breadcrumbs"><div><div><a href="">undefined</a></div><div><a href="contents/core-and-memory/core-m4-150">Processor Core</a></div></div></div><h1 class="title" data-attr-class="- topic/title ">Processor Core</h1><div id="core_so_text" class="p" data-attr-class="- topic/p ">The ARM Cortex-M4F processor includes a 32-bit RISC processor integrating the following features and tasks in the system:<ul id="ul_plm_yt5_ct" class="ul" data-attr-class="- topic/ul "><li id="core_list_start" class="li" data-attr-class="- topic/li ">ARM Cortex-<span class="ph conkeyref-content read-only display-inline tcx-missing-url" data-attr-class="- topic/ph " data-attr-conkeyref="variables/arm_core"><span class="prefix-content">conkeyref: variables/arm_core</span></span> RISC processor achieving 1.25 Dhrystone MIPS/MHz</li><li id="core_list_end" class="li" data-attr-class="- topic/li ">Memory Protection Unit (MPU) supporting up to <span class="ph conkeyref-content read-only display-inline tcx-missing-url" data-attr-class="- topic/ph " data-attr-conkeyref="autogen_keys/device_LDMA_feature_CH_NUM"><span class="prefix-content">conkeyref: autogen_keys/device_LDMA_feature_CH_NUM</span></span> memory segments </li><li class="li" data-attr-class="- topic/li "><span class="ph conkeyref-content read-only display-inline tcx-missing-url" data-attr-class="- topic/ph " data-attr-conkeyref="autogen_keys/device_flash_size_max"><span class="prefix-content">conkeyref: autogen_keys/device_flash_size_max</span></span> KB flash program memory </li><li class="li" data-attr-class="- topic/li "><span class="ph conkeyref-content read-only display-inline tcx-missing-url" data-attr-class="- topic/ph " data-attr-conkeyref="autogen_keys/device_ram_size_max"><span class="prefix-content">conkeyref: autogen_keys/device_ram_size_max</span></span> KB RAM data memory </li><li class="li" data-attr-class="- topic/li ">Configuration and event handling of all modules </li><li class="li" data-attr-class="- topic/li ">2-pin Serial-Wire debug interface</li></ul></div></body></html>