m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/nfs/stak/users/lopezalj/Documents/ECE474/HW2/rtl_src
T_opt
!s110 1555739122
VPi9EJ_^izF^0m:6WTVL;L2
Z1 04 3 4 work alu fast 0
=1-14feb5d110e3-5cbab1f2-29882-5dc4
Z2 o-quiet -auto_acc_if_foreign -work work
Z3 tCvgOpt 0
n@_opt
Z4 OL;O;10.5;63
R0
T_opt1
!s110 1555571273
VU:RUzm3bR_C<nl2HM`3Rc3
R1
=1-14feb5d10ee2-5cb82249-1f506-6be3
o-quiet -auto_acc_if_foreign -work work +acc
R3
n@_opt1
R4
R0
T_opt2
!s110 1555739315
V0_?Mcc0AXQ`2GN<DjaBON2
R1
=1-14feb5d110e3-5cbab2b3-9bebe-605e
R2
R3
n@_opt2
R4
valu
Z5 !s110 1555739280
!i10b 1
!s100 5kbFWHe2aL63d2D;>ai0j1
I:GCZG11hGCA>7OZ9_O`dN0
Z6 VDg1SIo80bB@j0V0VzS_@n1
R0
Z7 w1555739028
Z8 8alu_gate.v
Z9 Falu_gate.v
L0 39
Z10 OL;L;10.5;63
r1
!s85 0
31
Z11 !s108 1555739280.000000
Z12 !s107 alu_gate.v|
Z13 !s90 alu_gate.v|
!i113 0
Z14 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
valu_DW01_addsub_0
R5
!i10b 1
!s100 _:Jbi]gL51i3X7X<;MJo21
I_1RB@K2mUFkc<R3;V9G8^1
R6
R0
R7
R8
R9
L0 8
R10
r1
!s85 0
31
R11
R12
R13
!i113 0
R14
R3
nalu_@d@w01_addsub_0
vAND2X1
Z15 !s110 1555739260
!i10b 1
!s100 oDS_`fJ;J:^4jkTPiDUL_2
Io7T]IGGXVLYo=KVV`002Z2
R6
R0
w1213164907
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v
Z16 L0 27
R10
r1
!s85 0
31
Z17 !s108 1555739260.000000
Z18 !s107 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v|
Z19 !s90 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v|/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v|
!i113 0
R14
R3
n@a@n@d2@x1
vAND2X2
R15
!i10b 1
!s100 kN`Dc1aIB:4dQeL`aM<1E0
IgSCl1>;PKiDQ_D<gSVSSG2
R6
R0
w1213164908
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@n@d2@x2
vAND2X4
R15
!i10b 1
!s100 7?75^:AQEWoKh7GY2aHOC0
IXi7Z=M4[OR@0gSn=`J<Ko3
R6
R0
Z20 w1213164909
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@n@d2@x4
vAND3X1
R15
!i10b 1
!s100 d]RHLba`Z]kOgm43=MW2W3
Ia@=eWhF]7OnLlQl[JEPYY3
R6
R0
R20
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@n@d3@x1
vAND3X2
R15
!i10b 1
!s100 >gBJK3N3?=HNoWm9iTdYN1
IN^kofY@QIFK8:0hT[MJXD2
R6
R0
w1213164910
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@n@d3@x2
vAND3X4
R15
!i10b 1
!s100 2255fklcAVh;0J5n[L5`j1
IfV?HFihz7fhBWDJb:oS663
R6
R0
w1213164911
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@n@d3@x4
vAND4X1
R15
!i10b 1
!s100 WiXfFQ_0a60a2f[Wc[oi33
IOlk4zJJ>d2>Fado9OI<K@0
R6
R0
Z21 w1213164912
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@n@d4@x1
vAND4X2
R15
!i10b 1
!s100 PnN;jh:M[E1VDQ2a7C?9F2
I;YTJR9G9:Bb7[>`B=K6>V3
R6
R0
R21
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@n@d4@x2
vAND4X4
R15
!i10b 1
!s100 ^C6<9R[m0[d35f[kDlPI?2
IFQY`1V<R8mnFfW8ahMoaR0
R6
R0
w1213164913
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@n@d4@x4
vAO21X1
R15
!i10b 1
!s100 E3V9lTIC_28Al9NHWbn^W2
Ik`T0QLUPEMmg[:k>WO@QD2
R6
R0
w1213164914
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o21@x1
vAO21X2
R15
!i10b 1
!s100 EHoJbCKDIgDRAXeiHcQn31
IX52W:S35=79d=KiXGzf>91
R6
R0
Z22 w1213164915
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o21@x2
vAO221X1
R15
!i10b 1
!s100 IF56]h2b1:_Q4U3<M3aVT2
I6bh4om;24g=1H7cMODie=1
R6
R0
R22
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o221@x1
vAO221X2
R15
!i10b 1
!s100 JodMNcKLGI2CbR?7jSLIE0
I57hD3ZD:;`NbQ1U71NOAB3
R6
R0
w1213164916
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o221@x2
vAO222X1
R15
!i10b 1
!s100 [6K:dkEhH7af^`RSTBAL?2
I2M:8kGD`:lPl=6kb015;50
R6
R0
w1213164917
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o222@x1
vAO222X2
R15
!i10b 1
!s100 ]gi9Z?WRA@0^ibKS1cle]0
ILKTA5>TFACh>Cl1aob<J13
R6
R0
Z23 w1213164918
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o222@x2
vAO22X1
R15
!i10b 1
!s100 UJC[G?LXSIRd7hRia?DcD1
Id`PRUIcYcDkj`1i6Q=Y8@3
R6
R0
R23
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o22@x1
vAO22X2
R15
!i10b 1
!s100 [hIROBY`3cz=99I;F9?id1
IF:Md<KL8edaEN61HRA]Ri1
R6
R0
w1213164919
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o22@x2
vAOBUFX1
R15
!i10b 1
!s100 dRKiX@84^@fEk]kzg1zP02
Ik]UAKi8E80QN6M1=_S[@Y2
R6
R0
w1213164920
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@b@u@f@x1
vAOBUFX2
R15
!i10b 1
!s100 nAhTNHm>=fS3nlS?]4M^z3
I5A]Thc_kTVNFV9PJikAF@0
R6
R0
Z24 w1213164921
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@b@u@f@x2
vAOBUFX4
R15
!i10b 1
!s100 M9j?:?z[50EIBl4AI@`5Z1
IOcL91o[6@H5gG@TE<EDmn1
R6
R0
R24
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@b@u@f@x4
vAODFFARX1
R15
!i10b 1
!s100 e1XXj=DVm;OcGI9eI?YQl2
IFzSDS<ClTAj`X94>z1h3Y0
R6
R0
Z25 w1213164922
Z26 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v
Z27 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@d@f@f@a@r@x1
vAODFFARX2
R15
!i10b 1
!s100 KkeDm^DIc;O_QD5e5EFEH2
I?:A^zGSO>Hb3<zzTVAA<X0
R6
R0
Z28 w1213164923
Z29 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v
Z30 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@d@f@f@a@r@x2
vAODFFNARX1
R15
!i10b 1
!s100 j[7<:kVhD2k]BDeL96c@k2
IZb]D@[`529_?I7MdQeU>T3
R6
R0
R28
Z31 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v
Z32 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@d@f@f@n@a@r@x1
vAODFFNARX2
R15
!i10b 1
!s100 ^RLToah6cNJJQIT?n_k@I1
IK;:i2<=:D:>Cc54RP=T]A3
R6
R0
Z33 w1213164924
Z34 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v
Z35 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@d@f@f@n@a@r@x2
vAOI21X1
R15
!i10b 1
!s100 eNRI85EG^c?We6Bk84P4D2
IG3lmiQzjBoW;DYMgg3V@70
R6
R0
w1213164925
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@i21@x1
vAOI21X2
R15
!i10b 1
!s100 [XzAUFZE3<a75XSOHl1642
IQmP8<[I;`kdGWXQIiR=lL1
R6
R0
Z36 w1213164926
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@i21@x2
vAOI221X1
R15
!i10b 1
!s100 U9UXj?4Y@IjNdS5Jg@R]A2
I1VEi3Ua0:@Hd<OH?7Sk5i2
R6
R0
R36
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@i221@x1
vAOI221X2
R15
!i10b 1
!s100 eTPJ2U<R:cdDK6oR>Rk3`0
IPm3c=T2TDc]abam>T:IUz3
R6
R0
w1213164927
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@i221@x2
vAOI222X1
R15
!i10b 1
!s100 QJECK^REOS?f68`GLKg[;2
I@aZoGJWU6<ihNJXI<e5Q32
R6
R0
w1213164928
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@i222@x1
vAOI222X2
R15
!i10b 1
!s100 OGaCoBAGo7gcXF1lk[iH]1
ID?_`KE?j<Lb@AdSe?45P=3
R6
R0
Z37 w1213164929
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@i222@x2
vAOI22X1
R15
!i10b 1
!s100 N9dnSmlo@ZlKCDM3DinP=3
IdViH9QGP1R6Y>^E<b]nj[1
R6
R0
R37
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@i22@x1
vAOI22X2
R15
!i10b 1
!s100 >n?8YUQlcW:;BA3FGEQ2f3
I`Aob<5?`^Jl?XfT0GLmB`0
R6
R0
w1213164930
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@i22@x2
vAOINVX1
R15
!i10b 1
!s100 W=[^4iRg:gm6PaLYd_SRi3
ImdH;BYY:_FS`]A3GRKBb]3
R6
R0
Z38 w1213164931
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@i@n@v@x1
vAOINVX2
R15
!i10b 1
!s100 UGaSh4;Xh4TO9ehZ3=g2i0
IV2S8Ya2jzIB=VCB3UmSGC2
R6
R0
R38
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@i@n@v@x2
vAOINVX4
R15
!i10b 1
!s100 e=Zfm4gd4o7f2S:gB46@a0
I<>VjdRQXCl5Q:JlLM^3_Q1
R6
R0
w1213164932
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@a@o@i@n@v@x4
vCGLNPRX2
R15
!i10b 1
!s100 PGIJAAY]Dl18D]X9MA26_2
IHN;N:LlfnTMjzRhSW7bz20
R6
R0
Z39 w1227255958
Z40 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v
Z41 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@n@p@r@x2
vCGLNPRX8
R15
!i10b 1
!s100 EXQI3N]5R_4bHG6[M1naD0
I1eF9^Q<M2bBeGi:32k=VS1
R6
R0
Z42 w1227160717
Z43 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v
Z44 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@n@p@r@x8
vCGLNPSX16
R15
!i10b 1
!s100 eYgg_cS_VK2^ObILhQ9Q^3
IVJAi72JmA^=MI7=JO@deA1
R6
R0
Z45 w1227160719
Z46 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v
Z47 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@n@p@s@x16
vCGLNPSX2
R15
!i10b 1
!s100 :kLnQDTCB[A7izMe8lLa<3
IJo:a3>Z8Ca9Zck`gRY]e;1
R6
R0
Z48 w1227160716
Z49 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v
Z50 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@n@p@s@x2
vCGLNPSX4
R15
!i10b 1
!s100 ERD[m[g]6Ca8fMX5AOoKP3
IgiC2Q1ghA0KO<HZ?_:gDJ2
R6
R0
R45
Z51 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v
Z52 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@n@p@s@x4
vCGLNPSX8
R15
!i10b 1
!s100 `jjlUm1R;>BAB^L;@`0V90
I>GjinSmTb<[O]dVh__cAO2
R6
R0
Z53 w1227160715
Z54 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v
Z55 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@n@p@s@x8
vCGLPPRX2
R15
!i10b 1
!s100 HXCMaKiTn@5<8OADEL:_A2
ID91gSf]OY:d3]S`baMm[[1
R6
R0
Z56 w1227160718
Z57 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v
Z58 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@p@p@r@x2
vCGLPPRX8
R15
!i10b 1
!s100 k@0B1m9LbRS1<S9c<F[@Z3
IIC`_C:>ANOX6N1iRN:I4k0
R6
R0
R53
Z59 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v
Z60 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@p@p@r@x8
vCGLPPSX16
R15
!i10b 1
!s100 Q7XFg^g[d[I6F4j38o39<2
IGDJmkUTBQkl2=DK;KdX[72
R6
R0
R42
Z61 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v
Z62 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@p@p@s@x16
vCGLPPSX2
R15
!i10b 1
!s100 5=jEd6U1]de`J8>P=;9^N3
I>z8GGS>UbV`0iJ1ZIH`@^0
R6
R0
Z63 w1227160711
Z64 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v
Z65 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@p@p@s@x2
vCGLPPSX4
R15
!i10b 1
!s100 T9ngZS4=j9Bo`eDGe2AKS1
IkZV>EL1AYLmBkVObjQCIb0
R6
R0
Z66 w1227160713
Z67 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v
Z68 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@p@p@s@x4
vCGLPPSX8
R15
!i10b 1
!s100 cSUWmMV]@BlL1[7SFPn[90
I@Q4<9=UFC2TD5YYCHhK=k3
R6
R0
Z69 w1227160750
Z70 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v
Z71 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@c@g@l@p@p@s@x8
vDEC24X1
R15
!i10b 1
!s100 P24@28dJS56NX=`:G0?4O1
ILoQ6?E?bZDBRM;1DQhLNF2
R6
R0
Z72 w1213164942
Z73 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v
Z74 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@e@c24@x1
vDEC24X2
R15
!i10b 1
!s100 C2gmgc:l1BJlBhiJ1jQF_3
Ie8[Xf@f90_el6i8CELGDh1
R6
R0
Z75 w1213164943
Z76 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v
Z77 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@e@c24@x2
vDELLN1X2
R15
!i10b 1
!s100 `J[j89<d@IHdXMULcHkO@3
IR<2Xdb_KaOPjNizz[i[3]2
R6
R0
R75
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@e@l@l@n1@x2
vDELLN2X2
R15
!i10b 1
!s100 BUDnSK`2M8]P7GAY_=6?B1
IboHT3CnZ1N;Y?lHll1h@N2
R6
R0
w1213164944
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@e@l@l@n2@x2
vDELLN3X2
R15
!i10b 1
!s100 :MhfjS1d_VKVZBf5_CSmT3
ImQAT73cQWR2>dMeAHNN0Y0
R6
R0
w1213164945
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@e@l@l@n3@x2
vDFFARX1
R15
!i10b 1
!s100 0X[]N`79NzeSOYlk9nX^Q0
I]g;?a16CgkiLf[CI`;hY73
R6
R0
Z78 w1213164946
Z79 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
Z80 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@a@r@x1
vDFFARX2
R15
!i10b 1
!s100 9@?;ZCA7UA;fFZNzF3i_`0
IdH[6:F60J@Kf[Q8cj>GKj3
R6
R0
R78
Z81 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v
Z82 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@a@r@x2
vDFFASRX1
R15
!i10b 1
!s100 P1:OifmT=kM^J`]mZJJJ10
I@aZ]UXbWSLBF@z7aFXFkE3
R6
R0
Z83 w1213164947
Z84 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v
Z85 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@a@s@r@x1
vDFFASRX2
R15
!i10b 1
!s100 ieEQ2EaNA4DCbaW074cDE3
I;=<19O9^6Z;z95m6>>>9`1
R6
R0
Z86 w1213164948
Z87 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v
Z88 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@a@s@r@x2
vDFFASX1
R15
!i10b 1
!s100 eOlEh2Oz<5<CWON7?Lai=2
I`[84aYa3IIIK^Q]3=]lBQ0
R6
R0
Z89 w1213164949
Z90 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v
Z91 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@a@s@x1
vDFFASX2
R15
!i10b 1
!s100 Z4a0jnY]2aGT;Q]A=UR[G0
IiKmd519GZ0]BidadHEPiH2
R6
R0
Z92 w1213164950
Z93 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v
Z94 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@a@s@x2
vDFFNARX1
R15
!i10b 1
!s100 L6=hmUj>Gf?6OLk?:BC<z1
ING32[ee>he?iEPO:SW[Si1
R6
R0
Z95 w1213164951
Z96 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v
Z97 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@a@r@x1
vDFFNARX2
R15
!i10b 1
!s100 WDg5<MgoVIPk2:IHkTQPk3
IClJe]VMdALdmh[VDn:=R73
R6
R0
R95
Z98 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v
Z99 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@a@r@x2
vDFFNASRNX1
R15
!i10b 1
!s100 <9ag@Z=hM@PVmMBS<4XEL2
Igh_7k6N9F`<hA[k5Q=@7[3
R6
R0
Z100 w1213164952
Z101 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v
Z102 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@a@s@r@n@x1
vDFFNASRNX2
R15
!i10b 1
!s100 >JB]cTfk]Vh_zb6]PbReN1
Ig@k2fWR]TUU`1SQWaK>^n3
R6
R0
Z103 w1213164953
Z104 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v
Z105 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@a@s@r@n@x2
vDFFNASRQX1
R15
!i10b 1
!s100 Lo0P5UVRVF0Nz4KF8K3bf3
I8?ckf@<P0a5SVhg@<b64`2
R6
R0
R103
Z106 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v
Z107 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@a@s@r@q@x1
vDFFNASRQX2
R15
!i10b 1
!s100 J7ZT=Pa06_BMmo@7nJez03
IK3gdSCS>Kf[EkK_<K4TGJ1
R6
R0
Z108 w1213164954
Z109 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v
Z110 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@a@s@r@q@x2
vDFFNASRX1
R15
!i10b 1
!s100 hgUB70EDT[<;o6D7hKVYj0
IG2WkMN5S86[c:4cm7?C5n3
R6
R0
Z111 w1213164955
Z112 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v
Z113 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@a@s@r@x1
vDFFNASRX2
R15
!i10b 1
!s100 5Rc13R=d6NK;]CLP9_KmO0
I;V08LG4VX`NY4iK?A68>;2
R6
R0
R111
Z114 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v
Z115 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@a@s@r@x2
vDFFNASX1
R15
!i10b 1
!s100 U3T=nfO@XV@86jeU@k@m^3
IbX6S@T2MkABV=6_1^;LM<3
R6
R0
Z116 w1213164956
Z117 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v
Z118 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@a@s@x1
vDFFNASX2
R15
!i10b 1
!s100 9VN3zDI6GCPmnNoSASVSA0
IH<@LNgD[UPAgG_C=9@Chh0
R6
R0
Z119 w1213164957
Z120 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v
Z121 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@a@s@x2
vDFFNX1
R15
!i10b 1
!s100 P;5V>L=1W4N@=BnG60QI62
IW`FjN9U_b:GB<lKf<b^=K2
R6
R0
Z122 w1213164958
Z123 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v
Z124 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@x1
vDFFNX2
R15
!i10b 1
!s100 gfbHF=2JMON6dP]zl2E5`2
IU_34MEl8R0T5PQfJ:9>7Q1
R6
R0
Z125 w1213164959
Z126 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v
Z127 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@n@x2
vDFFSSRX1
R15
!i10b 1
!s100 m:99deeQIOUH1P1LY5WEO1
I7;lkDf`kBHZ45;;VJ0:WK3
R6
R0
R125
Z128 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v
Z129 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@s@s@r@x1
vDFFSSRX2
R15
!i10b 1
!s100 7aKAkSh;Z8E9h@PWRk3h93
IUZ]9;?f>EQ@ZO?KUO>0NQ3
R6
R0
Z130 w1213164961
Z131 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v
Z132 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@s@s@r@x2
vDFFX1
R15
!i10b 1
!s100 75Q^M;JXU2ec;`m[eS5@i0
ICVbA]0b7[geKkb]ZAL@Q@1
R6
R0
R130
Z133 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v
Z134 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@x1
vDFFX2
R15
!i10b 1
!s100 :86RRlZc3KKXE>Z`P1?Am0
IkW6cFEk:8B`NdzS96nA?;2
R6
R0
Z135 w1213164962
Z136 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v
Z137 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@d@f@f@x2
vFADDX1
R15
!i10b 1
!s100 BW:@;ibhCOMQU@B^OiL662
I=6Db84lVAnHdPBk;]5h5g3
R6
R0
Z138 w1213164963
Z139 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v
Z140 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@f@a@d@d@x1
vFADDX2
R15
!i10b 1
!s100 Re:YcOHiBGmQLA:d<W=L[3
IbihK^?1OKE^6j1VhSX5Kg2
R6
R0
Z141 w1213164964
Z142 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v
Z143 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@f@a@d@d@x2
vHADDX1
R15
!i10b 1
!s100 X<zj_hb_fDj0HUTX5JgD@3
IRbe]GR;Ai;R<I<Id7[:0^3
R6
R0
w1213164965
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@h@a@d@d@x1
vHADDX2
R15
!i10b 1
!s100 3D9nM`e?8<1em?ei1@[7A2
IcjgOG;bViBGMgGXZ83JWQ3
R6
R0
w1213164966
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@h@a@d@d@x2
vIBUFFX16
R15
!i10b 1
!s100 jd_Mj6Mo6GXnc]5Z45YD:1
I78=_EP=Y`L:6fo;W4chBH1
R6
R0
w1213164967
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@b@u@f@f@x16
vIBUFFX2
R15
!i10b 1
!s100 =C4nL27^G_MZLSZ4Yjb^I3
IdRGk[RGC7KhD@=ckQ>2?e0
R6
R0
Z144 w1213164968
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@b@u@f@f@x2
vIBUFFX32
R15
!i10b 1
!s100 K4DQz1HR:UWTFgPG1@zz52
IldCNcmN?>n5>1fd:CIe[H2
R6
R0
R144
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@b@u@f@f@x32
vIBUFFX4
R15
!i10b 1
!s100 ^_^1EVcEbg2fo40WT1zWg0
I^<^MgP`3TG[dWNJ]XHekB0
R6
R0
w1213164970
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@b@u@f@f@x4
vIBUFFX8
R15
!i10b 1
!s100 M=O`07mz;H>j2<fo`[4403
IeGj0fhKPWPfiVPm`o7=990
R6
R0
w1213164971
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@b@u@f@f@x8
vINVX0
R15
!i10b 1
!s100 ZhiBb62[i6c@7X]F[4>U_0
INXG0[lgVU`9G2GlVLXzU51
R6
R0
w1213164972
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@n@v@x0
vINVX1
R15
!i10b 1
!s100 `mmVj@lC6zL4nGI@aFKSm1
IDJ8NYMSn];=2iz8m6C4fQ1
R6
R0
w1213164974
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@n@v@x1
vINVX16
R15
!i10b 1
!s100 c=1gzN4YKcbckJz;E4G203
IFVcbkaXD3iVShNezoWS^`1
R6
R0
w1213164973
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@n@v@x16
vINVX2
R15
!i10b 1
!s100 eGMa4]ZL=Gag9MgW[3FG?0
IY[;b;5ZjnEne24o=1]>UL2
R6
R0
w1213164975
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@n@v@x2
vINVX32
R15
!i10b 1
!s100 <zlV]6AZ]A>ALU^D@>7:i1
ILLQUNgfCk_ASS4C64cXhl1
R6
R0
w1213164976
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@n@v@x32
vINVX4
R15
!i10b 1
!s100 U3o=>5Ykz@om[G>1Cn5X<1
IM_Z22V>c1<kLm482?4ZY>1
R6
R0
w1213164977
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@n@v@x4
vINVX8
R15
!i10b 1
!s100 D>`Lo3Y]JUCMKeC;fB0QH1
IjzT?Pg@k:QG1eogj^2@jU2
R6
R0
w1213164978
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@n@v@x8
vISOLANDX1
R15
!i10b 1
!s100 Vnc_GHPl1ZU1mLFoa]`>20
Ih?AESWIAhikGP^Xhc8[G10
R6
R0
Z145 w1213164979
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@s@o@l@a@n@d@x1
vISOLANDX2
R15
!i10b 1
!s100 WDXe4`S@C?zIog_HHm[kf3
IK64Ple]:Kl2`A154JEBQW2
R6
R0
R145
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@s@o@l@a@n@d@x2
vISOLANDX4
R15
!i10b 1
!s100 TUIOnETHmHJb9Ubec0kW03
IUD?2L?BiIO<AR8cVI=JCV3
R6
R0
w1213164980
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@s@o@l@a@n@d@x4
vISOLANDX8
R15
!i10b 1
!s100 T@hG:@[[nlZ;]WdcL0=^B3
IlP[SDo[Y[I:HF?3>NZ`RF1
R6
R0
w1213164981
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@s@o@l@a@n@d@x8
vISOLORX1
R15
!i10b 1
!s100 FRWFjb]dbR@UCN8AITV3F2
IH_1=@k<1h06:dfVc=<]Vl3
R6
R0
w1213164982
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@s@o@l@o@r@x1
vISOLORX2
R15
!i10b 1
!s100 W6m0E38MbaI`>H:P^MlkP0
IW>jOa<`cnmd52QfO;>[931
R6
R0
w1213164983
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@s@o@l@o@r@x2
vISOLORX4
R15
!i10b 1
!s100 fXSWe@jZ[:czIZ2JGWlUH1
IT?dbjDzY_B87B7[alZC5F1
R6
R0
w1213164984
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@s@o@l@o@r@x4
vISOLORX8
R15
!i10b 1
!s100 VN3:<lbNB63h1C>Dga]Vn0
IU0V;RzF[2:3g=7Z^GJi9Z0
R6
R0
Z146 w1213164985
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@i@s@o@l@o@r@x8
vLARX1
R15
!i10b 1
!s100 nU2H65oJ@Occ1>XT128cZ2
IAAFUCcMfT8JFk2PGF?60b0
R6
R0
R146
Z147 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v
Z148 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@r@x1
vLARX2
R15
!i10b 1
!s100 Q<E7EaQ=`G5SVbo0NB6=]0
I=9Oo3XXXdgo@HQ?@1@HK]0
R6
R0
Z149 w1213164986
Z150 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v
Z151 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@r@x2
vLASRNX1
R15
!i10b 1
!s100 h8Pe>Aa?d11TUPGDenza>0
I]`3;P[2SaD?cmY1H0ooWn1
R6
R0
Z152 w1213164987
Z153 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v
Z154 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@s@r@n@x1
vLASRNX2
R15
!i10b 1
!s100 k0VoM[MAKahinC5n[I7B<0
Ij5WW5J2do;_nXiFV;gd<k1
R6
R0
Z155 w1213164988
Z156 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v
Z157 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@s@r@n@x2
vLASRQX1
R15
!i10b 1
!s100 jD<2>2C5F9fzGGcTlYSI@0
IH5REbQBk8V4Vn3N:34iho2
R6
R0
Z158 w1213164989
Z159 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v
Z160 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@s@r@q@x1
vLASRQX2
R15
!i10b 1
!s100 :iiA_QO=W63gPmmA75KcZ2
ImckzhP[9=3_A`185h92n00
R6
R0
Z161 w1213164990
Z162 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v
Z163 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@s@r@q@x2
vLASRX1
R15
!i10b 1
!s100 RKCmALZ6Xkz`I@h_zAm=E0
I3cC@h2Q932n0zE?;MG7<82
R6
R0
Z164 w1213164991
Z165 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v
Z166 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@s@r@x1
vLASRX2
R15
!i10b 1
!s100 fbk:ceELGi:fc4j;IIoA73
I6Qj2OCf]4R6jJ2Y=e]2Ng3
R6
R0
Z167 w1213164992
Z168 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v
Z169 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@s@r@x2
vLASX1
R15
!i10b 1
!s100 fJW:z__T0z>RAD1NjozP00
IO_Th]lzGZX4fLlFfg>[QH0
R6
R0
Z170 w1213164994
Z171 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v
Z172 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@s@x1
vLASX2
R15
!i10b 1
!s100 6OT9@lanl=bH15R?bmXd?1
I29Pkl=dQX^N4``:BCjnCO0
R6
R0
Z173 w1213164996
Z174 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v
Z175 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@s@x2
vLATCHX1
R15
!i10b 1
!s100 N9[gI3=hHc83;;5>RQRfM0
IeT;f]7lag6i3XnEdM_Mm10
R6
R0
Z176 w1213164998
Z177 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v
Z178 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@t@c@h@x1
vLATCHX2
R15
!i10b 1
!s100 S0EZ6Z4mTo4zY8[zM[fh<1
IBzmE:`eX?>RiX9SIQmQ@Z2
R6
R0
Z179 w1213165001
Z180 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v
Z181 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@a@t@c@h@x2
vLNANDX1
R15
!i10b 1
!s100 jinTS4P=NzPdb@[]MKo0=3
I[ozH653R9_zhYO^dNKiOT1
R6
R0
w1213165003
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@n@a@n@d@x1
vLNANDX2
R15
!i10b 1
!s100 4;B>QWg57=X_44GaKgoUZ3
INTnQf^M]nCg_l<GUdh?6e0
R6
R0
w1213165005
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@n@a@n@d@x2
vLSDNENX1
R15
!i10b 1
!s100 3HKajLNPG`hmC7bajdYb03
IDG0WQPz1>iNE01E[TIDz70
R6
R0
w1229010451
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@d@n@e@n@x1
vLSDNENX2
R15
!i10b 1
!s100 VTP6VUkDYj3R8F=cnJ>093
I[oG95NzhJWFc>Bcm6D3K11
R6
R0
w1229010454
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@d@n@e@n@x2
vLSDNENX4
R15
!i10b 1
!s100 FZ@?zd?kSI=6[8fj>92lO2
I;bfKN8I;eJP2@=2Sjk[7W2
R6
R0
w1229010456
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@d@n@e@n@x4
vLSDNENX8
R15
!i10b 1
!s100 F6;5O0RCV?WPXX5Cde1e?2
I?^6m7DX?TC`LChP6=hJ?T1
R6
R0
w1229010459
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@d@n@e@n@x8
vLSDNX1
R15
!i10b 1
!s100 A[mnz6iPfcbi7UhBN1]@a1
I:O^^Udn1hWe32?ccMgdkl0
R6
R0
w1213165008
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@d@n@x1
vLSDNX2
R15
!i10b 1
!s100 F@Qm`@b4Ya>SPLJ@b487:1
II<^APz86?<h5;U7=ELaW83
R6
R0
w1213165010
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@d@n@x2
vLSDNX4
R15
!i10b 1
!s100 2E;0^`=72@:Sa[LOe5]cV3
IiaNHofda7@`L<<af>_ji<2
R6
R0
w1213165013
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@d@n@x4
vLSDNX8
R15
!i10b 1
!s100 JhC[4@eBSh0k^caKJRzSe3
IeEcmRPF^EW__4fJ5>zd140
R6
R0
w1213165015
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@d@n@x8
vLSUPENX1
R15
!i10b 1
!s100 :Cn0OV8[CRT2^36F091B70
I=O]I:1<<E0am7g;IFK_L^2
R6
R0
w1229010462
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@u@p@e@n@x1
vLSUPENX2
R15
!i10b 1
!s100 EaICWE`=YdzH[?4kcX6`l3
I3?`]2MmQ8]M3OP^1@8N:V1
R6
R0
w1229010466
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@u@p@e@n@x2
vLSUPENX4
R15
!i10b 1
!s100 b1QWBCl@]C8M8^TZLa1Cc0
IeLG<W>YBCP28E<oZ0GF@]0
R6
R0
w1229010469
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@u@p@e@n@x4
vLSUPENX8
R15
!i10b 1
!s100 ]_fIo2Il@=VMO`PG:L>?k3
Ib4W^nee@H`hmIUcFOefcV2
R6
R0
w1229010472
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@u@p@e@n@x8
vLSUPX1
R15
!i10b 1
!s100 DNEm;MFcg]OXn;ckj_?`^3
I_9_QQiP3[D``TUibcU4;=1
R6
R0
w1213165017
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@u@p@x1
vLSUPX2
R15
!i10b 1
!s100 Ve5a2j?o<FN_`hm_:jR540
IaHiC=BJT7`5B;Y>FMizTl0
R6
R0
w1213165018
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@u@p@x2
vLSUPX4
R15
!i10b 1
!s100 ?B3Fm228L]lXU[Vi<Dd2K3
Ie3jEU`0ED8:oDSAW0WoWA0
R6
R0
w1213165020
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@u@p@x4
vLSUPX8
R15
!i10b 1
!s100 eSATKQ6an[jgIgjGeX52U3
II;zIbhOcUcEc<cUW1DBXR2
R6
R0
w1213165022
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@l@s@u@p@x8
vMUX21X1
R15
!i10b 1
!s100 K]09BRZnDd9KIg263O_JQ0
I79aS7LgDa?0:D69hDJXTc1
R6
R0
Z182 w1213165023
Z183 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v
Z184 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@m@u@x21@x1
vMUX21X2
R15
!i10b 1
!s100 _<dHz@[A=HkczeAD2U[2;0
IYE7Z8?eKTA21MY6]9n]eO0
R6
R0
Z185 w1213165025
Z186 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v
Z187 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@m@u@x21@x2
vMUX41X1
R15
!i10b 1
!s100 UCggE^HeIQKFmLfW[R>lM1
I11fFzXa@[]:2:l45Rdb>S1
R6
R0
Z188 w1213165028
Z189 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v
Z190 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@m@u@x41@x1
vMUX41X2
R15
!i10b 1
!s100 Q:5Y=ohg_<Zo7i;8QHBmz3
I[QR?[Q<jG1ZLUzSo06O@31
R6
R0
Z191 w1213165030
Z192 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v
Z193 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@m@u@x41@x2
vNAND2X0
R15
!i10b 1
!s100 JE^kY[GF11?4B_HzdbDW;0
I>JO2YL7;OY?7<KjiI@_@M2
R6
R0
w1213165031
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@a@n@d2@x0
vNAND2X1
R15
!i10b 1
!s100 <JLz]BZ;F:ZkBzSPEEad]1
IE7bgClfQFgbTiPMNOS<GU1
R6
R0
w1213165032
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@a@n@d2@x1
vNAND2X2
R15
!i10b 1
!s100 8JX7]Yg@6`MdT89NR6N;j2
IWQz`HA=B;CQPmY:c:6BST3
R6
R0
w1213165035
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@a@n@d2@x2
vNAND2X4
R15
!i10b 1
!s100 Ek4@k`Y>ie]:T9QE_:08b1
IiRW1R@MJkb5PYLkM=n<^I0
R6
R0
w1213165037
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@a@n@d2@x4
vNAND3X0
R15
!i10b 1
!s100 `XKzKon[I;dPgK9CE6I311
I>TFl6E?lK54V;HKb@;bJF2
R6
R0
w1213165040
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@a@n@d3@x0
vNAND3X1
R15
!i10b 1
!s100 V9OMMU;H3b=DJho]PlM;H0
Iek@lKA=F4b]]dB4@1d_BC2
R6
R0
w1213165042
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@a@n@d3@x1
vNAND3X2
R15
!i10b 1
!s100 oWA8N_>N`h_KPO1WdHQR@1
IAB6X;ZA7]d>OYaCm_dY7d1
R6
R0
w1213165044
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@a@n@d3@x2
vNAND3X4
R15
!i10b 1
!s100 Qf`CFmiko>4_2DYXWV0D^2
I6nj5dOoIEBPoV]^AbYa?n3
R6
R0
w1213165046
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@a@n@d3@x4
vNAND4X0
R15
!i10b 1
!s100 6k`XZJlcIU4MzCYh^1S650
I^H7;@mAN2_e3Z]T>]2`TJ1
R6
R0
w1213165049
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@a@n@d4@x0
vNAND4X1
R15
!i10b 1
!s100 jW;[mZC:MgSjVQ2cF4agR0
I[[1em1hI[8oIVWFaPU3P[3
R6
R0
w1213165051
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@a@n@d4@x1
vNBUFFX16
R15
!i10b 1
!s100 SW^LfUH98=S==^V8kg2`f0
II5`MKDTUk`jlCbSNBlAEk1
R6
R0
w1213165053
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@b@u@f@f@x16
vNBUFFX2
R15
!i10b 1
!s100 gk92C8BkUf?QDXdl9APa?0
INQaj>XnD]7`EKRZbBQ_O:3
R6
R0
w1213165054
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@b@u@f@f@x2
vNBUFFX32
R15
!i10b 1
!s100 ^?^2SAZh:8E6<7@b7n87j2
IfWbUfU5;M4JQgl<cY^O`f2
R6
R0
w1213165055
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@b@u@f@f@x32
vNBUFFX4
R15
!i10b 1
!s100 74hz25l8A8^cAQ_0?CZ[N1
I^B]UfFM@bh53`i@k^Ahk32
R6
R0
w1213165056
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@b@u@f@f@x4
vNBUFFX8
R15
!i10b 1
!s100 dCiBn`AnB3fK1^_Y^>2272
I>;4nbX9nU2e@F=6cTAzVf0
R6
R0
w1213165057
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@b@u@f@f@x8
vNOR2X0
R15
!i10b 1
!s100 _HMBZAVfA=4_KN@mmV`Z33
Ii]YYf_4Qellf?JE>=kA;J1
R6
R0
w1213165059
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@o@r2@x0
vNOR2X1
R15
!i10b 1
!s100 >_;2<R=mCYm^XT7H9iE_41
IYCjDhdHz`=ETCTY7afbXF3
R6
R0
w1213165060
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@o@r2@x1
vNOR2X2
R15
!i10b 1
!s100 2EMWXJA@7R>Z]mM125RVE1
I5KY?k:8=KC7jT:8Qz@WdH1
R6
R0
w1213165062
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@o@r2@x2
vNOR2X4
R15
!i10b 1
!s100 zoRQ>]:Z:9fN<Cj36^GdP2
Ia`3Z93VVW]3^GdQ7Z9FFK1
R6
R0
w1213165063
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@o@r2@x4
vNOR3X0
R15
!i10b 1
!s100 o5HJT^XHoTa2X[5O`F:h33
I];VSiC;9T?Nbh^C>3hfF53
R6
R0
w1213165064
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@o@r3@x0
vNOR3X1
R15
!i10b 1
!s100 1obVHomj457eRT<oJb1;@3
Inb_YQC=FlQ3V@_SL3bg8_2
R6
R0
w1213165066
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@o@r3@x1
vNOR3X2
R15
!i10b 1
!s100 U4Sn1QV<<fQM25]k@>>n91
IBAOh_5BfX412BE^ZFJaF23
R6
R0
w1213165067
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@o@r3@x2
vNOR3X4
R15
!i10b 1
!s100 c67FWg8ibJ8dMnz7f9TAg2
IjH05P9LU[VRU3?``F[bUZ2
R6
R0
w1213165068
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@o@r3@x4
vNOR4X0
R15
!i10b 1
!s100 njm3I_Ha[_FW@7WMce92Q1
I2=DTY0IcUl^ZFIef6hKhb1
R6
R0
w1213165070
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@o@r4@x0
vNOR4X1
R15
!i10b 1
!s100 ?_=69ob?80JXELX2iWlLa0
IoPdeB>m<OXk4hob0S^^no0
R6
R0
Z194 w1213165071
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@n@o@r4@x1
vOA21X1
R15
!i10b 1
!s100 H_LA8^ZH9QjT7]JlMNeM`3
IbVY@`0W3h0>flF<f]bGU51
R6
R0
R194
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a21@x1
vOA21X2
R15
!i10b 1
!s100 7GeJQE6dJ70_Mh>kXTlTG3
I<:b0]60PS@1=BQYPi]K@52
R6
R0
w1213165072
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a21@x2
vOA221X1
R15
!i10b 1
!s100 m;bPz`H19SOJVMFU1_8>b2
ILM<jFm>AC9gckzgZCjYDO2
R6
R0
w1213165073
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a221@x1
vOA221X2
R15
!i10b 1
!s100 2IFl^88AdWBcLY@m[@4C[0
IZHXn9]P[`cKg]iZC6Mfln1
R6
R0
Z195 w1213165074
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a221@x2
vOA222X1
R15
!i10b 1
!s100 1Gi8ZEX=AK__OzH<>PkX22
IBlI^:ZzOCj:jClRhEWCEj1
R6
R0
R195
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a222@x1
vOA222X2
R15
!i10b 1
!s100 Mc:MWH]bIRD=6?lPeF>oY3
IgjH26nZge1f[gnGj?>P=l2
R6
R0
w1213165076
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a222@x2
vOA22X1
R15
!i10b 1
!s100 :A^j7bTlFL?G_C^I0PV0e0
IIVVA<aQaU6zcgMSl1_Z?S2
R6
R0
Z196 w1213165077
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a22@x1
vOA22X2
R15
!i10b 1
!s100 f5<RkU9zV_Afho0ALklP^3
IFPJ096P7anI9GgNBAfNTO0
R6
R0
R196
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a22@x2
vOAI21X1
R15
!i10b 1
!s100 `CO8gDa9WRO`I]18__9gC0
Ioaj97gjnBW?374^lM17_X3
R6
R0
w1213165078
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a@i21@x1
vOAI21X2
R15
!i10b 1
!s100 eVH^Oec^Zl4_gWE>?TCLc1
I]fnJe2cb<AfoK0JI]=WTA0
R6
R0
w1213165079
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a@i21@x2
vOAI221X1
R15
!i10b 1
!s100 Cn?8HSN6QAaUO?dlQ]P893
IhDl4T?^7Z6nzb0iFQYfhj1
R6
R0
Z197 w1213165080
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a@i221@x1
vOAI221X2
R15
!i10b 1
!s100 CSB=1[:JED<NePGKK5;;a0
I`jDELTa^hjKOT5Ode8WcP3
R6
R0
R197
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a@i221@x2
vOAI222X1
R15
!i10b 1
!s100 0i277dM0KF<AYSMAQf?G12
IDWldmDGmf>SN?_DmE2a1h3
R6
R0
w1213165081
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a@i222@x1
vOAI222X2
R15
!i10b 1
!s100 ;J>NI8?T=Hk1nO5_0=X`83
I:DXeFzg4`e?=kJlaE>Y>l2
R6
R0
w1213165082
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a@i222@x2
vOAI22X1
R15
!i10b 1
!s100 [cdJ1zhFXRJOOfTj7Wb]f2
I1I@4FdgUNNY<CJ5oo^_9=1
R6
R0
w1213165083
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a@i22@x1
vOAI22X2
R15
!i10b 1
!s100 IZKATQ=;l8EXoa=NC>OQD0
IkfXe=l1Hl?iiYZ71coAi<3
R6
R0
w1213165084
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@a@i22@x2
vOR2X1
R15
!i10b 1
!s100 fPB=EUEbZbi;KAJ6;2@`D3
I5EWc=Ydg7I]jV:P1R^=Q^0
R6
R0
Z198 w1213165085
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@r2@x1
vOR2X2
R15
!i10b 1
!s100 O@ZXH1LTn2e^J9Ce7F0T81
Ijmnb_z=5IaFNOj<f1KPKQ3
R6
R0
R198
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@r2@x2
vOR2X4
R15
!i10b 1
!s100 1ab8RhLF6:nHCBjj[Az7l0
IHBh2?>M6D8:^0>j6@0A3M0
R6
R0
w1213165086
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@r2@x4
vOR3X1
R15
!i10b 1
!s100 W4l5e:abdd5d8aMKjeRaO1
IDbNKO49OQggbcncKKa<Gc2
R6
R0
Z199 w1213165087
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@r3@x1
vOR3X2
R15
!i10b 1
!s100 la@OLO6O?:UQAdAe?dIVd2
IYQPgIEM<G10V_nl@nc`_?2
R6
R0
R199
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@r3@x2
vOR3X4
R15
!i10b 1
!s100 1GPA:G40^UUUcmWl``^>42
ID2P[;OWnE?fTTAleW`ckN3
R6
R0
Z200 w1213165088
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@r3@x4
vOR4X1
R15
!i10b 1
!s100 @VDUWA3gc`M]HlLVQlOM`3
IeCTOm1UzFj>E>NoWVh??@0
R6
R0
R200
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@r4@x1
vOR4X2
R15
!i10b 1
!s100 EGL<T4<[EnOhFXbOLmG@F2
IlM;2H:nK`QG@^3d2m?mo73
R6
R0
w1213165089
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@r4@x2
vOR4X4
R15
!i10b 1
!s100 zDcV]ZmMUnE0KoEd=]79^2
IWa00ih`_KPK1BPj2J7I^60
R6
R0
w1213165090
8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v
F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@o@r4@x4
vRDFFNX1
R15
!i10b 1
!s100 F4zNXDhzmzPRESQFQdlL<1
I8:W;YX:_VL7?RcWTHLScS2
R6
R0
Z201 w1227176298
Z202 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v
Z203 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@r@d@f@f@n@x1
vRDFFNX2
R15
!i10b 1
!s100 MjZ=M9F]4cicIY5H8TbIf0
ILB<AMm;1;HjMC3Yb3Fkl00
R6
R0
Z204 w1227176310
Z205 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v
Z206 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@r@d@f@f@n@x2
vRDFFX1
R15
!i10b 1
!s100 [n2]98SjWz7bjD@af6oQS1
IFPO^Vegblk[mY<EmV8^VV1
R6
R0
Z207 w1227171586
Z208 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v
Z209 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@r@d@f@f@x1
vRDFFX2
R15
!i10b 1
!s100 nRnVcN1z]]ZUo1iE93^YQ3
IYIU<aJ9[MHe?=QaAc7a7[1
R6
R0
Z210 w1227171602
Z211 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v
Z212 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@r@d@f@f@x2
vrsdffnx1
R15
!i10b 1
!s100 SDNhnVPdP=80_oMM5mb[V0
IK_?;;jAZ8lozklRWF<h6a3
R6
R0
Z213 w1227176750
Z214 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v
Z215 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vrsdffnx2
R15
!i10b 1
!s100 eN0kAC@[4?S@M17NKKTgC2
Ia4WKI3:T1M3<Bca@K7]HA0
R6
R0
Z216 w1227176744
Z217 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v
Z218 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vRSDFFX1
R15
!i10b 1
!s100 [Zm6@DfJDK5e:aJPj9k][3
IdgIf]7dUoT8jARFkbUe^21
R6
R0
Z219 w1227176674
Z220 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v
Z221 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@r@s@d@f@f@x1
vRSDFFX2
R15
!i10b 1
!s100 dWQSFbAZVkh<l2^kMZff;3
I@m29D6Caaj2]j`bI5n9eA3
R6
R0
Z222 w1227175490
Z223 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v
Z224 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@r@s@d@f@f@x2
Us_aodffarx1_Q
R15
!i10b 1
!s100 eTS8LzoB[Jlgjh@KbW8LF3
I2PfGnP09hKPC29[]mhKiC0
R6
R0
R25
R26
R27
Z225 L0 96
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_aodffarx1_@q
Us_aodffarx2_Q
R15
!i10b 1
!s100 ;GRUlHK6_Y_hR[IX7Nh^=2
I3<]KD[mSoI4d5KFKCWj:Y2
R6
R0
R28
R29
R30
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_aodffarx2_@q
Us_aodffnarx1_Q
R15
!i10b 1
!s100 g:n09d^A^J2bQi<Yhg?h@0
ISFbBGF06XXYN5m_=AcVXJ2
R6
R0
R28
R31
R32
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_aodffnarx1_@q
Us_aodffnarx2_Q
R15
!i10b 1
!s100 3nDH`H5O47mK5=DglLWhD1
IRgcHz>QTiM96=?lHf6fhb3
R6
R0
R33
R34
R35
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_aodffnarx2_@q
vs_cglnprx2
R15
!i10b 1
!s100 kLbm>_lA`5a0]hbFLN]m?1
IMTZMKY<J;;7gonKEK1Llm1
R6
R0
R39
R40
R41
Z226 L0 79
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_cglnprx8
R15
!i10b 1
!s100 ]fVZGg@NMzKIU[]`CWk6?1
I]g6IGZJ4cJgj>z6OOzfb_1
R6
R0
R42
R43
R44
R226
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_cglnpsx16
R15
!i10b 1
!s100 hD4K9YR7l[fLYa@cUSRf12
IHLO_lF5]bWa?FOB0l]55]3
R6
R0
R45
R46
R47
Z227 L0 81
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_cglnpsx2
R15
!i10b 1
!s100 >i@MU97_c;MhkC8HZ`Xll2
I9L<LlTPhZ0b6_KZ]G1M>80
R6
R0
R48
R49
R50
R227
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_cglnpsx4
R15
!i10b 1
!s100 LKS;4;>66>>:[WISKcO6`0
ILbkFIiW;W4IK3_@<VJVm43
R6
R0
R45
R51
R52
R227
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_cglnpsx8
R15
!i10b 1
!s100 EaLX07C33li:5fY`_3jN40
IgQa?35`7al^@C^[iAMF?@0
R6
R0
R53
R54
R55
R227
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_cglpprx2
R15
!i10b 1
!s100 IMJk1n=2U98EG3[dICG?C1
IQ_8kB`j?D1F8hiGC3FZlD3
R6
R0
R56
R57
R58
R226
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_cglpprx8
R15
!i10b 1
!s100 a`6KNg4KF?dW=HfcCARB72
I[1C^dj53`^0eznXZllWzG3
R6
R0
R53
R59
R60
R226
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_cglppsx16
R15
!i10b 1
!s100 gBAR^bZA75RMKQNKJMgUf1
IUTn]F5UA`;U<_SFV^l:E40
R6
R0
R42
R61
R62
R227
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_cglppsx2
R15
!i10b 1
!s100 T3jY?n`L6=;OYbQ2a7@SC0
IQ?bm4[_L;<;PzHl4LlzXB1
R6
R0
R63
R64
R65
R227
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_cglppsx4
R15
!i10b 1
!s100 Lg6;b0mi]0o4;mkPf6A0Z3
IVMYdmQ?>8<0W9K2RYBzXO0
R6
R0
R66
R67
R68
R227
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_cglppsx8
R15
!i10b 1
!s100 E4fe_9Ohjk5SRlm8YAJL40
IKKTO1V41DmEcQ<a=F<DB^3
R6
R0
R69
R70
R71
R227
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
Us_dec24x1_Q0
R15
!i10b 1
!s100 ?[D<PLm9afR9_F19fPk;@0
Ic^0J2UEYoQZKOCbzhie0W0
R6
R0
R72
R73
R74
Z228 L0 124
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dec24x1_@q0
Us_dec24x1_Q1
R15
!i10b 1
!s100 h@E30nl3Pn=g5cPk^Xm2W0
I4iXHch[>[P:ZRD:QRa;5A1
R6
R0
R72
R73
R74
Z229 L0 109
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dec24x1_@q1
Us_dec24x1_Q2
R15
!i10b 1
!s100 oH51g?F;CSMga[9o:eQbb2
IdY^a76UBT5DR?FCm_1U2K0
R6
R0
R72
R73
R74
Z230 L0 94
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dec24x1_@q2
Us_dec24x1_Q3
R15
!i10b 1
!s100 RZ84hzo[ic3]8`?lM;oY?2
Iz1K@_a`ch38;kUS1U03kB2
R6
R0
R72
R73
R74
R226
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dec24x1_@q3
Us_dec24x2_Q0
R15
!i10b 1
!s100 bLkK1@Xb:ACQG:ZD_kKHV0
I5^M1GTa0Q]L?mN>Xi]=301
R6
R0
R75
R76
R77
R228
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dec24x2_@q0
Us_dec24x2_Q1
R15
!i10b 1
!s100 L@i99O4595FGRZ^1X:=961
I@^oUG;2T4`gGiNNL:Lz5L2
R6
R0
R75
R76
R77
R229
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dec24x2_@q1
Us_dec24x2_Q2
R15
!i10b 1
!s100 =TF[iE]X9zOEO[Oc8fC3n3
IRi8WSc3ODA270_ImMladn0
R6
R0
R75
R76
R77
R230
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dec24x2_@q2
Us_dec24x2_Q3
R15
!i10b 1
!s100 Q1A?0IA47F5@=H`^5jdZ`3
IL5d[TE]WROM?]4L::Sfa^2
R6
R0
R75
R76
R77
R226
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dec24x2_@q3
Us_dffarx1_Q
R15
!i10b 1
!s100 Qbl]dMhXko1=U;z>B7Q>c3
IooZCnVz?j;LQ[>`C6To]g3
R6
R0
R78
R79
R80
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffarx1_@q
Us_dffarx2_Q
R15
!i10b 1
!s100 @@2dIGcN;O`k5;OASj2TO2
IkF7aK`HbGTl_7zao=S8Y41
R6
R0
R78
R81
R82
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffarx2_@q
Us_dffasrx1_Q
R15
!i10b 1
!s100 JQAIJRTcSGfziAg3T8dA?2
IezT3PbanU?3Zc9^AoIzZ]2
R6
R0
R83
R84
R85
Z231 L0 163
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffasrx1_@q
Us_dffasrx1_QN
R15
!i10b 1
!s100 M89;H:e_gSo_Kf>?fN87@2
ISDWL6?6DSWfd1Bef5W>e`3
R6
R0
R83
R84
R85
Z232 L0 141
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffasrx1_@q@n
Us_dffasrx2_Q
R15
!i10b 1
!s100 ;ARBSnm^Tg^hlk0f[i[nN1
IhRNL]klLnYGdao2Cko05V1
R6
R0
R86
R87
R88
R231
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffasrx2_@q
Us_dffasrx2_QN
R15
!i10b 1
!s100 [4?F81UnS3ljTnlC7O4SR0
I>MfjBl9Yb=SLdfY8cJ[n_3
R6
R0
R86
R87
R88
R232
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffasrx2_@q@n
Us_dffasx1_Q
R15
!i10b 1
!s100 DK2Lg5HFH^VEeiJcG6S]l1
IF3OYmIzNPXZkKz[m:K?OI1
R6
R0
R89
R90
R91
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffasx1_@q
Us_dffasx2_Q
R15
!i10b 1
!s100 Xi:<`S^VRM9hbi=8k1=KA3
Ik;6WEbCOW>]0Q;`^Ho?TW2
R6
R0
R92
R93
R94
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffasx2_@q
Us_dffnarx1_Q
R15
!i10b 1
!s100 UR81VHmGabJ6eO^[gLTGT0
IiQF^3LEBdC^G22^N1`>F63
R6
R0
R95
R96
R97
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffnarx1_@q
Us_dffnarx2_Q
R15
!i10b 1
!s100 G=6=jYzUOgF>JJWhPo9P:3
IJbNkS]aLcB]fCO:]jeci[3
R6
R0
R95
R98
R99
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffnarx2_@q
Us_dffnasrnx1
R15
!i10b 1
!s100 0c2LKY@hi3c:DOjTmOF8h3
IhHZ5?T52T53V7nCaI74:e1
R6
R0
R100
R101
R102
Z233 L0 107
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
Us_dffnasrnx2
R15
!i10b 1
!s100 _?aIP1iVKGBF74I;n<<8F0
IR;8mOg<L2LJCgSFUSCV^W2
R6
R0
R103
R104
R105
R233
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
Us_dffnasrqx1
R15
!i10b 1
!s100 EPaflcL]_T6]I[>Pf4MYT2
ID73Dcadk;FeCiDYW16H5k1
R6
R0
R103
R106
R107
Z234 L0 106
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
Us_dffnasrqx2
R15
!i10b 1
!s100 hKWHYf3MY1Ti]<oH2I6>a1
IcTczg_m55gX7ajm;@Sf6e0
R6
R0
R108
R109
R110
R234
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
Us_dffnasrx1_Q
R15
!i10b 1
!s100 h_6Wge^:3gQK=JBER0iOB1
I97bU7hI@;ERF0IL34B@a;2
R6
R0
R111
R112
R113
L0 162
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffnasrx1_@q
Us_dffnasrx1_QN
R15
!i10b 1
!s100 =PV>SPHXFz3ImM3QSKe]21
IFSB=`<]acz^WfldhOBfe83
R6
R0
R111
R112
R113
L0 140
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffnasrx1_@q@n
Us_dffnasrx2_Q
R15
!i10b 1
!s100 MfMKRf:9mOflR33oYAm2k3
I@kgIB>l^BD0JPDI8PFkF=3
R6
R0
R111
R114
R115
R231
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffnasrx2_@q
Us_dffnasrx2_QN
R15
!i10b 1
!s100 ]LcF^;DfLdLke=?:e4mL?1
I]Mo:kKd35<?DUm2k^8m7b1
R6
R0
R111
R114
R115
R232
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffnasrx2_@q@n
Us_dffnasx1_Q
R15
!i10b 1
!s100 cjXAoz>[ehHCclEnR21z@2
I_GlaMM[`FJ76PL[RSNJ1V2
R6
R0
R116
R117
R118
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffnasx1_@q
Us_dffnasx2_Q
R15
!i10b 1
!s100 ]Gd^iYhHYG_C]WXHfE=T]0
I^]nkPOTb`bm?O;WA?Kg:A3
R6
R0
R119
R120
R121
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffnasx2_@q
Us_dffnx1_Q
R15
!i10b 1
!s100 K`gDo[L_]b2=]e]UbSLno1
I3fLz;O@K_gSY6e8jfYXSO1
R6
R0
R122
R123
R124
Z235 L0 73
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffnx1_@q
Us_dffnx2_Q
R15
!i10b 1
!s100 m_0]FmXi232T=Mac9bGBj2
ImS4EfL8z2EoeP=Y_W1NA70
R6
R0
R125
R126
R127
R235
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffnx2_@q
Us_dffssrx1_Q
R15
!i10b 1
!s100 l^L1hO60Rh2PLgCPf7F403
I4H8661lE1CiF7bahlVYYA1
R6
R0
R125
R128
R129
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffssrx1_@q
Us_dffssrx2_Q
R15
!i10b 1
!s100 R9f^683hGd]ck@gAzKR@23
I;IoEThZl2Z?G^_Qd5ej=K3
R6
R0
R130
R131
R132
R225
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffssrx2_@q
Us_dffx1_Q
R15
!i10b 1
!s100 XmLEdAPlL1KTjh^Iz3M[j1
I>h@eNB2jSLToVlc@8QObc1
R6
R0
R130
R133
R134
R235
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffx1_@q
Us_dffx2_Q
R15
!i10b 1
!s100 GEMzU5e[k1fK@^d2J_X7=0
I04c<N9DOkWz9b3=[aT9mY0
R6
R0
R135
R136
R137
R235
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_dffx2_@q
Us_faddx1_CO
R15
!i10b 1
!s100 365i3JMGB<jZ2YcPX8K<J2
IR^86ihzcRdS@bD=K8^a:>1
R6
R0
R138
R139
R140
L0 120
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_faddx1_@c@o
Us_faddx1_S
R15
!i10b 1
!s100 U<X9hkY8J^@YYVI4inZPW1
IEHA6SiIdgWT0E0VmG<5Pl3
R6
R0
R138
R139
R140
L0 101
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_faddx1_@s
Us_faddx2_CO
R15
!i10b 1
!s100 AgQbKhQcE0;W>jbTWCcMZ2
Ifn[7hYo7RiFh;RVbF@HdM0
R6
R0
R141
R142
R143
L0 121
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_faddx2_@c@o
Us_faddx2_S
R15
!i10b 1
!s100 j>5c3:hfV_E7Rz8F95W<f1
I]k[2^3Vai:dmhh03QEC]C0
R6
R0
R141
R142
R143
L0 102
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_faddx2_@s
vs_larx1
R15
!i10b 1
!s100 bdPUj8lz?h4QLEnia7Edz3
IeG>2jbYXX3=8m;gl63iE42
R6
R0
R146
R147
R148
Z236 L0 99
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_larx2
R15
!i10b 1
!s100 e@FEcGA;:l39_LXZEnVRN3
IOLJDjE@mI;cMGbG`neROW3
R6
R0
R149
R150
R151
R236
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_lasrnx1
R15
!i10b 1
!s100 om4lGUZXhEb;nlWY]nhkL0
I5AKNIOKZoV<nVc5SDVYgg1
R6
R0
R152
R153
R154
Z237 L0 113
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_lasrnx2
R15
!i10b 1
!s100 2JQdPWZCA[V2C7V4OQYam0
IWo8>ITRRb3QCJnNHLSg:73
R6
R0
R155
R156
R157
R237
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_lasrqx1
R15
!i10b 1
!s100 VgR@5BF7MaH>^NhmVT1U_1
IeP<Sd2THeN3XQIVf3a=8V3
R6
R0
R158
R159
R160
Z238 L0 112
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_lasrqx2
R15
!i10b 1
!s100 ol3o28lcmIKBI@d6=8`0=0
I?1h>aVehbDeiHFj>h?9OG2
R6
R0
R161
R162
R163
R238
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_lasrx1
R15
!i10b 1
!s100 iN]LzGD97kgVN?V5;kcE41
IZhC68_ZPLZ4UQ19MlCaX;3
R6
R0
R164
R165
R166
Z239 L0 143
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_lasrx2
R15
!i10b 1
!s100 Tib2oU6N6Q2TN>YQl1g^F2
I<5Aol8U0h0QUa;2hD:]RU1
R6
R0
R167
R168
R169
R239
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_lasx1
R15
!i10b 1
!s100 0M1QmHEaJ_aJS=d?3bcAK3
IECgXNiJ5=F4HRU9`cXiNN2
R6
R0
R170
R171
R172
R236
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_lasx2
R15
!i10b 1
!s100 a^F1fLW9L@B2aP1V:H<dK0
IN`cnDKHIHDT0_=O6PRCIQ0
R6
R0
R173
R174
R175
R236
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_latchx1
R15
!i10b 1
!s100 M]^ORZc?g[]Y3Om0RXSBR2
IgXo3gGYT=J;E:bOiYHffB3
R6
R0
R176
R177
R178
L0 77
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
vs_latchx2
R15
!i10b 1
!s100 ?@alYdSE37kL7Re;W^TE:1
IG>88DYD6ILH`>[6Qa4J?;1
R6
R0
R179
R180
R181
L0 78
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
Us_mux21x1
R15
!i10b 1
!s100 ZF10_S88FbN[b94;fl[nl3
I>[`WzUXGW80bjGaBAiB7V3
R6
R0
R182
R183
R184
Z240 L0 70
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
Us_mux21x2
R15
!i10b 1
!s100 Yo0jFRBN_CDac^iSo^Q?l0
I0Pe8W4V1=_ocgBB8LOIhn3
R6
R0
R185
R186
R187
R240
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
Us_mux41x1
R15
!i10b 1
!s100 VBgn[6?H>X4`HWJl:VhO^0
ITOol>Xk9JFYTc[56BXBOl3
R6
R0
R188
R189
R190
Z241 L0 216
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
Us_mux41x2
R15
!i10b 1
!s100 nEDSScUF3O0RAb:e^M6Y[2
I3gK9?ViafA=Cm@imhJD[H0
R6
R0
R191
R192
R193
R241
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
Us_rdffnx1_Q
R15
!i10b 1
!s100 ZTF0fB0_4@:Z>0zhPP@no0
IcN^112nmX8V16CD7QROH]2
R6
R0
R201
R202
R203
Z242 L0 82
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_rdffnx1_@q
Us_rdffnx2_Q
R15
!i10b 1
!s100 FG_76J>KShjd@A=IHZii=3
IF_a3^bDc51f@XA_3Yzm:n0
R6
R0
R204
R205
R206
R242
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_rdffnx2_@q
Us_rdffx1_Q
R15
!i10b 1
!s100 BZYPMRf9c`C0O04U_D8a[1
I;g0b2L[AYngiWJUkAfgg;2
R6
R0
R207
R208
R209
Z243 L0 87
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_rdffx1_@q
Us_RDFFX2_Q
R15
!i10b 1
!s100 P[oVLhG5i?]R[Q?I5EEFj1
I[P7Ae;1ZdEYCkU3eZibDP0
R6
R0
R210
R211
R212
R243
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_@r@d@f@f@x2_@q
Us_rsdffnx1_Q
R15
!i10b 1
!s100 zRD4PCFQTF<lHJiEJ4g7T2
IW;@R8mMhjE23YUeH75:bj0
R6
R0
R213
R214
R215
Z244 L0 138
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_rsdffnx1_@q
Us_rsdffnx2_Q
R15
!i10b 1
!s100 nYZ9GnN`RR:G:Lj;f8W2j3
IgPla50ibGc_^5C@hAUjZo2
R6
R0
R216
R217
R218
R244
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_rsdffnx2_@q
Us_rsdffx1_Q
R15
!i10b 1
!s100 KkcD]5=MZHWL`1JONEbGI0
I?CVX7gf]DL>TXU3SVOizH2
R6
R0
R219
R220
R221
Z245 L0 158
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_rsdffx1_@q
Us_rsdffx2_Q
R15
!i10b 1
!s100 FCUkfPB4MFGXUchVNbYE^0
I8KcZHnEB<8O:Ock;8]8ME1
R6
R0
R222
R223
R224
R245
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_rsdffx2_@q
Us_sdffarx1_Q
R15
!i10b 1
!s100 E2XB5EM7ia7;BH25NGO4i1
I7UhkekBj`F=DJE_NCh7aH0
R6
R0
Z246 w1227177990
Z247 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v
Z248 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v
Z249 L0 176
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffarx1_@q
Us_sdffarx2_Q
R15
!i10b 1
!s100 eHJjD;Z=Y_S`2okm?k9KW1
I[X_KkWkLLh6f=12kWn]X;2
R6
R0
Z250 w1227177938
Z251 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v
Z252 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v
R249
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffarx2_@q
Us_sdffasrsx1_Q
Z253 !s110 1555739261
!i10b 1
!s100 2KSU9E`aFj=R^R3ORY2PX2
IBWMRD7BBm]A]a?ako?K`e1
R6
R0
Z254 w1227212776
Z255 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v
Z256 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v
Z257 L0 521
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasrsx1_@q
Us_sdffasrsx1_QN
R253
!i10b 1
!s100 JU`dG<dJ<5jRRFBB:jZXj2
IaW`Z5b]AcmT;oYIKFe[ii2
R6
R0
R254
R255
R256
Z258 L0 495
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasrsx1_@q@n
Us_sdffasrsx1_S0
R253
!i10b 1
!s100 :aV=aS]17zzZ2D3KQM>8;1
IAO^nh59c<7RMd^M6A5Vfi0
R6
R0
R254
R255
R256
Z259 L0 469
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasrsx1_@s0
Us_sdffasrsx2_Q
R253
!i10b 1
!s100 El>G[0>Angf7M?SF7Dk1L2
IFgakTQPLAIY>f7>cOIPPS0
R6
R0
Z260 w1227212808
Z261 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v
Z262 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v
R257
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasrsx2_@q
Us_sdffasrsx2_QN
R253
!i10b 1
!s100 ikDN6>K][bEA62?C=7^:F1
IEaM?cjM17[`0CQ[`_NbQh2
R6
R0
R260
R261
R262
R258
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasrsx2_@q@n
Us_sdffasrsx2_S0
R253
!i10b 1
!s100 ]<@_cOz4oP=3UCE66T<D^0
ICP[I<PIS:6h>1U?Q`0;A82
R6
R0
R260
R261
R262
R259
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasrsx2_@s0
Us_sdffasrx1_Q
R253
!i10b 1
!s100 YZRUAHY>;f]X48J]5`R<X3
InL9aNOA6d_PIH;j5dlka81
R6
R0
Z263 w1227212636
Z264 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v
Z265 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v
L0 365
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasrx1_@q
Us_sdffasrx1_QN
R253
!i10b 1
!s100 YN<m;716SYOnMLA;:hbVc3
IgE9jFeNV:Bfdlb3Fo3[eK1
R6
R0
R263
R264
R265
Z266 L0 338
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasrx1_@q@n
Us_sdffasrx2_Q
R253
!i10b 1
!s100 >96hLYZkm3^56>VV;^CW`0
I9M^]0^Scl[n_A;HWh]2M]1
R6
R0
Z267 w1227212662
Z268 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v
Z269 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v
Z270 L0 364
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasrx2_@q
Us_sdffasrx2_QN
R253
!i10b 1
!s100 48eUBE1Dg2fD]zL^C^U^M1
IMVZESUf=:7VYL@USFPAJj2
R6
R0
R267
R268
R269
R266
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasrx2_@q@n
Us_sdffasx1_Q
R253
!i10b 1
!s100 >6gY8SO<khaWhA<1?N@hW3
IBU5SQU3MYFnSAA^E4X9710
R6
R0
Z271 w1227212040
Z272 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v
Z273 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v
R249
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasx1_@q
Us_sdffasx2_Q
R253
!i10b 1
!s100 USdco_jE7NWoNESGkL6ok3
I7jDHZKWQ5`@m4^BomjJWX1
R6
R0
Z274 w1227212038
Z275 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v
Z276 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v
R249
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffasx2_@q
Us_sdffnarx1_Q
R253
!i10b 1
!s100 g_0Xn4T_;LiF8?N?Q3WKl3
IKd^kn:6mo?AiIhd`Va5ml0
R6
R0
Z277 w1227212478
Z278 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v
Z279 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v
R249
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffnarx1_@q
Us_sdffnarx2_Q
R253
!i10b 1
!s100 d99H@lHMEZ:]7=;9CjLoR0
IJ6;PPn:CR?YjaP243e[n31
R6
R0
Z280 w1227212476
Z281 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v
Z282 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v
R249
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffnarx2_@q
Us_sdffnasrx1_Q
R253
!i10b 1
!s100 TEMiN`82<0AIFn;aZSDD>1
ICN=EGP9aSOBnf>AFBlMbn1
R6
R0
Z283 w1227212318
Z284 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v
Z285 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v
R270
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffnasrx1_@q
Us_sdffnasrx1_QN
R253
!i10b 1
!s100 emGNU`EPY]TJ]474aJ40@3
I>2J3_R<oOkV[7;RV<?8=03
R6
R0
R283
R284
R285
R266
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffnasrx1_@q@n
Us_sdffnasrx2_Q
R253
!i10b 1
!s100 X>4mX_?EZ8kCf??LNbU3M0
I<GGez`Z@b74?O_J0zZkQX0
R6
R0
Z286 w1227212348
Z287 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v
Z288 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v
R270
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffnasrx2_@q
Us_sdffnasrx2_QN
R253
!i10b 1
!s100 ldgmaQ`GmXU`=l7gUU><I2
I4R2Fn;nbi3^nhR;;m2QV<2
R6
R0
R286
R287
R288
R266
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffnasrx2_@q@n
Us_sdffnasx1_Q
R253
!i10b 1
!s100 V]3f`Kln5DElA_IU@78m`2
I8Ff]kk:`ZSIEeBhLD0e7:0
R6
R0
Z289 w1227212128
Z290 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v
Z291 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v
R249
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffnasx1_@q
Us_sdffnasx2_Q
R253
!i10b 1
!s100 fkzNnbgIR^6?TXl_BNg@j0
I2zmTF[P]@5fdn]nV]QEOh0
R6
R0
Z292 w1227212126
Z293 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v
Z294 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v
R249
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffnasx2_@q
Us_sdffnx1_Q
R253
!i10b 1
!s100 mE>=ZG7[MfQOLJ7Wg9DcK2
Imd^H3i6@i<NO3md[V;=Do3
R6
R0
Z295 w1227211560
Z296 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v
Z297 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v
Z298 L0 97
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffnx1_@q
Us_sdffnx2_Q
R253
!i10b 1
!s100 kl:aKlk@I641FGQX?mGF[3
Io_]N4cIM7B;na;8b3ERNj0
R6
R0
Z299 w1227211558
Z300 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v
Z301 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v
R298
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffnx2_@q
Us_sdffssrx1_Q
R253
!i10b 1
!s100 PRA<KMcZN1=elz4nf9Ud70
IDoOP^MjL17X7lOicb`Jmn3
R6
R0
Z302 w1227211768
Z303 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v
Z304 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v
Z305 L0 185
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffssrx1_@q
Us_sdffssrx2_Q
R253
!i10b 1
!s100 00_O[WO1g2B5bL4Xo;_z:2
I[K:>STe]1hdT]V_bfmclU2
R6
R0
Z306 w1227211766
Z307 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v
Z308 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v
R305
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffssrx2_@q
Us_sdffx1_Q
R253
!i10b 1
!s100 ngCCRK_6O>W7zdCQaQ2gk3
ICc4aCVhWh5[YS8<mZe=Ea2
R6
R0
Z309 w1227211052
Z310 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v
Z311 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v
R298
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffx1_@q
Us_sdffx2_Q
R253
!i10b 1
!s100 g:i`:[9LmV[i6Tc0oU[1E0
I>O7R^^SWFP9Y6N5jkmX?n0
R6
R0
Z312 w1227211058
Z313 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v
Z314 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v
R298
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
ns_sdffx2_@q
vSDFFARX1
R15
!i10b 1
!s100 `jKmING@n;^_KQM6Bm2jU2
IE2h?RRESY1cJdCfmk^_KQ0
R6
R0
R246
R247
R248
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@s@d@f@f@a@r@x1
vSDFFARX2
R15
!i10b 1
!s100 nYQI?mfH2`0M>4fTP3lH]2
I24XEzjVL1n:M610>JZ`RU2
R6
R0
R250
R251
R252
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@s@d@f@f@a@r@x2
vSDFFASRSX1
R253
!i10b 1
!s100 HUD46?WB[JL[57:4_4Zo@3
If>GL<WY>YzO6h9mJ7B]I?3
R6
R0
R254
R255
R256
R16
R10
r1
!s85 0
31
R17
R18
R19
!i113 0
R14
R3
n@s@d@f@f@a@s@r@s@x1
vSDFFASRSX2
R253
!i10b 1
!s10