{
    "comp_2b": [
        "comp_2b",
        "fA2Uu",
        "module"
    ],
    "counter_0000": [
        "counter_0000",
        "DjtTS",
        "module"
    ],
    "ctr_out_bank_32_half": [
        "ctr_out_bank_32_half",
        "rVj8u",
        "module"
    ],
    "counter_0001": [
        "counter_0001",
        "ZeHqI",
        "module"
    ],
    "counter_0002": [
        "counter_0002",
        "gfKFe",
        "module"
    ],
    "comp_8b": [
        "comp_8b",
        "rpIIn",
        "module"
    ],
    "comp_10b": [
        "comp_10b",
        "ImfRL",
        "module"
    ],
    "det_stoch_mul": [
        "det_stoch_mul",
        "vKGVm",
        "module"
    ],
    "prg_4b": [
        "prg_4b",
        "LqjQm",
        "module"
    ],
    "shift_reg_32b": [
        "shift_reg_32b",
        "IBJVr",
        "module"
    ],
    "shift_reg_32b_half": [
        "shift_reg_32b_half",
        "SU8LJ",
        "module"
    ],
    "shift_reg_16b_noshift": [
        "shift_reg_16b_noshift",
        "cwdnH",
        "module"
    ],
    "pipe_mul_32b": [
        "pipe_mul_32b",
        "DLCLm",
        "module"
    ],
    "pipe_mul_4b": [
        "pipe_mul_4b",
        "T2cGB",
        "module"
    ],
    "pipe_mul_16b": [
        "pipe_mul_16b",
        "H4SVv",
        "module"
    ],
    "ctr_out_bank_32": [
        "ctr_out_bank_32",
        "FpAYW",
        "module"
    ],
    "pipe_mul_2b": [
        "pipe_mul_2b",
        "QRPpj",
        "module"
    ],
    "pipe_mul_5b_q_top": [
        "pipe_mul_5b_q_top",
        "dkPZz",
        "module"
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module"
    ]
}