{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 04 00:36:43 2007 " "Info: Processing started: Wed Jul 04 00:36:43 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Pallet -c Pallet " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Pallet -c Pallet" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES_NOT_SUPPORTED" "" "Warning: Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" {  } {  } 0 0 "Timing Analysis does not support the analysis of latches as synchronous elements for the currently selected device family" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Pallet.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Pallet.bdf" { { 288 56 224 304 "clk" "" } } } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Macchina_Pallet:inst\|q2 " "Info: Detected ripple clock \"Macchina_Pallet:inst\|q2\" as buffer" {  } { { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "Macchina_Pallet:inst\|q2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "Macchina_Pallet:inst\|q0 " "Info: Detected ripple clock \"Macchina_Pallet:inst\|q0\" as buffer" {  } { { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "Macchina_Pallet:inst\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\] register Macchina_Pallet:inst\|q2 63.29 MHz 15.8 ns Internal " "Info: Clock \"clk\" has Internal fmax of 63.29 MHz between source register \"Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\]\" and destination register \"Macchina_Pallet:inst\|q2\" (period= 15.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.400 ns + Longest register register " "Info: + Longest register to register delay is 5.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\] 1 REG LC14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC14; Fanout = 3; REG Node = 'Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(3.300 ns) 5.400 ns Macchina_Pallet:inst\|q2 2 REG LC2 23 " "Info: 2: + IC(2.100 ns) + CELL(3.300 ns) = 5.400 ns; Loc. = LC2; Fanout = 23; REG Node = 'Macchina_Pallet:inst\|q2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 61.11 % ) " "Info: Total cell delay = 3.300 ns ( 61.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 38.89 % ) " "Info: Total interconnect delay = 2.100 ns ( 38.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] Macchina_Pallet:inst|q2 } { 0.000ns 2.100ns } { 0.000ns 3.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.100 ns - Smallest " "Info: - Smallest clock skew is -6.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.400 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns clk 1 CLK PIN_43 3 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Pallet.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Pallet.bdf" { { 288 56 224 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.400 ns Macchina_Pallet:inst\|q2 2 REG LC2 23 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.400 ns; Loc. = LC2; Fanout = 23; REG Node = 'Macchina_Pallet:inst\|q2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out Macchina_Pallet:inst|q2 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns clk 1 CLK PIN_43 3 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Pallet.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Pallet.bdf" { { 288 56 224 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 4.900 ns Macchina_Pallet:inst\|q2 2 REG LC2 23 " "Info: 2: + IC(0.000 ns) + CELL(2.800 ns) = 4.900 ns; Loc. = LC2; Fanout = 23; REG Node = 'Macchina_Pallet:inst\|q2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.500 ns) 9.500 ns Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\] 3 REG LC14 3 " "Info: 3: + IC(2.100 ns) + CELL(2.500 ns) = 9.500 ns; Loc. = LC14; Fanout = 3; REG Node = 'Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 77.89 % ) " "Info: Total cell delay = 7.400 ns ( 77.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 22.11 % ) " "Info: Total interconnect delay = 2.100 ns ( 22.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clk Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clk clk~out Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } { 0.000ns 0.000ns 0.000ns 2.100ns } { 0.000ns 2.100ns 2.800ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out Macchina_Pallet:inst|q2 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clk Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clk clk~out Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } { 0.000ns 0.000ns 0.000ns 2.100ns } { 0.000ns 2.100ns 2.800ns 2.500ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.500 ns + " "Info: + Micro clock to output delay of source is 1.500 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.800 ns + " "Info: + Micro setup delay of destination is 2.800 ns" {  } { { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.400 ns" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] Macchina_Pallet:inst|q2 } { 0.000ns 2.100ns } { 0.000ns 3.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out Macchina_Pallet:inst|q2 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clk Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clk clk~out Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } { 0.000ns 0.000ns 0.000ns 2.100ns } { 0.000ns 2.100ns 2.800ns 2.500ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "Macchina_Pallet:inst\|q2 s_down clk 7.300 ns register " "Info: tsu for register \"Macchina_Pallet:inst\|q2\" (data pin = \"s_down\", clock pin = \"clk\") is 7.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.900 ns + Longest pin register " "Info: + Longest pin to register delay is 7.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns s_down 1 PIN PIN_44 2 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_44; Fanout = 2; PIN Node = 's_down'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_down } "NODE_NAME" } } { "Pallet.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Pallet.bdf" { { 224 56 224 240 "s_down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(1.200 ns) 4.800 ns Macchina_Pallet:inst\|q2~305 2 COMB LC1 1 " "Info: 2: + IC(1.500 ns) + CELL(1.200 ns) = 4.800 ns; Loc. = LC1; Fanout = 1; COMB Node = 'Macchina_Pallet:inst\|q2~305'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.700 ns" { s_down Macchina_Pallet:inst|q2~305 } "NODE_NAME" } } { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 7.900 ns Macchina_Pallet:inst\|q2 3 REG LC2 23 " "Info: 3: + IC(0.000 ns) + CELL(3.100 ns) = 7.900 ns; Loc. = LC2; Fanout = 23; REG Node = 'Macchina_Pallet:inst\|q2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Macchina_Pallet:inst|q2~305 Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.400 ns ( 81.01 % ) " "Info: Total cell delay = 6.400 ns ( 81.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 18.99 % ) " "Info: Total interconnect delay = 1.500 ns ( 18.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { s_down Macchina_Pallet:inst|q2~305 Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { s_down s_down~out Macchina_Pallet:inst|q2~305 Macchina_Pallet:inst|q2 } { 0.000ns 0.000ns 1.500ns 0.000ns } { 0.000ns 2.100ns 1.200ns 3.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.800 ns + " "Info: + Micro setup delay of destination is 2.800 ns" {  } { { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns clk 1 CLK PIN_43 3 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Pallet.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Pallet.bdf" { { 288 56 224 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.400 ns Macchina_Pallet:inst\|q2 2 REG LC2 23 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.400 ns; Loc. = LC2; Fanout = 23; REG Node = 'Macchina_Pallet:inst\|q2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out Macchina_Pallet:inst|q2 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { s_down Macchina_Pallet:inst|q2~305 Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.900 ns" { s_down s_down~out Macchina_Pallet:inst|q2~305 Macchina_Pallet:inst|q2 } { 0.000ns 0.000ns 1.500ns 0.000ns } { 0.000ns 2.100ns 1.200ns 3.100ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out Macchina_Pallet:inst|q2 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk count_enable12 Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\] 19.500 ns register " "Info: tco from clock \"clk\" to destination pin \"count_enable12\" through register \"Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\]\" is 19.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns clk 1 CLK PIN_43 3 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Pallet.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Pallet.bdf" { { 288 56 224 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 4.900 ns Macchina_Pallet:inst\|q2 2 REG LC2 23 " "Info: 2: + IC(0.000 ns) + CELL(2.800 ns) = 4.900 ns; Loc. = LC2; Fanout = 23; REG Node = 'Macchina_Pallet:inst\|q2'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { clk Macchina_Pallet:inst|q2 } "NODE_NAME" } } { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.500 ns) 9.500 ns Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\] 3 REG LC14 3 " "Info: 3: + IC(2.100 ns) + CELL(2.500 ns) = 9.500 ns; Loc. = LC14; Fanout = 3; REG Node = 'Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 77.89 % ) " "Info: Total cell delay = 7.400 ns ( 77.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 22.11 % ) " "Info: Total interconnect delay = 2.100 ns ( 22.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clk Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clk clk~out Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } { 0.000ns 0.000ns 0.000ns 2.100ns } { 0.000ns 2.100ns 2.800ns 2.500ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.500 ns + " "Info: + Micro clock to output delay of source is 1.500 ns" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.500 ns + Longest register pin " "Info: + Longest register to pin delay is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\] 1 REG LC14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC14; Fanout = 3; REG Node = 'Contatore:inst11\|lpm_counter:Count_rtl_0\|dffs\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 282 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(4.600 ns) 6.700 ns Contatore:inst11\|full~13 2 COMB LC10 1 " "Info: 2: + IC(2.100 ns) + CELL(4.600 ns) = 6.700 ns; Loc. = LC10; Fanout = 1; COMB Node = 'Contatore:inst11\|full~13'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] Contatore:inst11|full~13 } "NODE_NAME" } } { "Contatore.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Contatore.tdf" 21 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 8.500 ns count_enable12 3 PIN PIN_14 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 8.500 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'count_enable12'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Contatore:inst11|full~13 count_enable12 } "NODE_NAME" } } { "Pallet.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Pallet.bdf" { { 440 784 960 456 "count_enable12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.400 ns ( 75.29 % ) " "Info: Total cell delay = 6.400 ns ( 75.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 24.71 % ) " "Info: Total interconnect delay = 2.100 ns ( 24.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] Contatore:inst11|full~13 count_enable12 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] Contatore:inst11|full~13 count_enable12 } { 0.000ns 2.100ns 0.000ns } { 0.000ns 4.600ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { clk Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.500 ns" { clk clk~out Macchina_Pallet:inst|q2 Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] } { 0.000ns 0.000ns 0.000ns 2.100ns } { 0.000ns 2.100ns 2.800ns 2.500ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] Contatore:inst11|full~13 count_enable12 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { Contatore:inst11|lpm_counter:Count_rtl_0|dffs[3] Contatore:inst11|full~13 count_enable12 } { 0.000ns 2.100ns 0.000ns } { 0.000ns 4.600ns 1.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "caution m_down 10.000 ns Longest " "Info: Longest tpd from source pin \"caution\" to destination pin \"m_down\" is 10.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.500 ns) 1.500 ns caution 1 PIN PIN_25 5 " "Info: 1: + IC(0.000 ns) + CELL(1.500 ns) = 1.500 ns; Loc. = PIN_25; Fanout = 5; PIN Node = 'caution'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { caution } "NODE_NAME" } } { "Pallet.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Pallet.bdf" { { 272 56 224 288 "caution" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(4.600 ns) 8.200 ns Macchina_Pallet:inst\|m_down~26 2 COMB LC7 1 " "Info: 2: + IC(2.100 ns) + CELL(4.600 ns) = 8.200 ns; Loc. = LC7; Fanout = 1; COMB Node = 'Macchina_Pallet:inst\|m_down~26'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.700 ns" { caution Macchina_Pallet:inst|m_down~26 } "NODE_NAME" } } { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.800 ns) 10.000 ns m_down 3 PIN PIN_11 0 " "Info: 3: + IC(0.000 ns) + CELL(1.800 ns) = 10.000 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'm_down'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { Macchina_Pallet:inst|m_down~26 m_down } "NODE_NAME" } } { "Pallet.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Pallet.bdf" { { 176 784 960 192 "m_down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.900 ns ( 79.00 % ) " "Info: Total cell delay = 7.900 ns ( 79.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.100 ns ( 21.00 % ) " "Info: Total interconnect delay = 2.100 ns ( 21.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.000 ns" { caution Macchina_Pallet:inst|m_down~26 m_down } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.000 ns" { caution caution~out Macchina_Pallet:inst|m_down~26 m_down } { 0.000ns 0.000ns 2.100ns 0.000ns } { 0.000ns 1.500ns 4.600ns 1.800ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "Macchina_Pallet:inst\|q0 s_down clk -2.200 ns register " "Info: th for register \"Macchina_Pallet:inst\|q0\" (data pin = \"s_down\", clock pin = \"clk\") is -2.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.400 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns clk 1 CLK PIN_43 3 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_43; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Pallet.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Pallet.bdf" { { 288 56 224 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 3.400 ns Macchina_Pallet:inst\|q0 2 REG LC4 18 " "Info: 2: + IC(0.000 ns) + CELL(1.300 ns) = 3.400 ns; Loc. = LC4; Fanout = 18; REG Node = 'Macchina_Pallet:inst\|q0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { clk Macchina_Pallet:inst|q0 } "NODE_NAME" } } { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 100.00 % ) " "Info: Total cell delay = 3.400 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk Macchina_Pallet:inst|q0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out Macchina_Pallet:inst|q0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.300 ns + " "Info: + Micro hold delay of destination is 1.300 ns" {  } { { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.100 ns) 2.100 ns s_down 1 PIN PIN_44 2 " "Info: 1: + IC(0.000 ns) + CELL(2.100 ns) = 2.100 ns; Loc. = PIN_44; Fanout = 2; PIN Node = 's_down'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { s_down } "NODE_NAME" } } { "Pallet.bdf" "" { Schematic "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Pallet.bdf" { { 224 56 224 240 "s_down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.500 ns) + CELL(3.300 ns) 6.900 ns Macchina_Pallet:inst\|q0 2 REG LC4 18 " "Info: 2: + IC(1.500 ns) + CELL(3.300 ns) = 6.900 ns; Loc. = LC4; Fanout = 18; REG Node = 'Macchina_Pallet:inst\|q0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { s_down Macchina_Pallet:inst|q0 } "NODE_NAME" } } { "Macchina_Pallet.tdf" "" { Text "C:/Documents and Settings/Matteo/Desktop/Microelettronica/Pallet/Macchina_Pallet.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.400 ns ( 78.26 % ) " "Info: Total cell delay = 5.400 ns ( 78.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 21.74 % ) " "Info: Total interconnect delay = 1.500 ns ( 21.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { s_down Macchina_Pallet:inst|q0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { s_down s_down~out Macchina_Pallet:inst|q0 } { 0.000ns 0.000ns 1.500ns } { 0.000ns 2.100ns 3.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk Macchina_Pallet:inst|q0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk clk~out Macchina_Pallet:inst|q0 } { 0.000ns 0.000ns 0.000ns } { 0.000ns 2.100ns 1.300ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.900 ns" { s_down Macchina_Pallet:inst|q0 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.900 ns" { s_down s_down~out Macchina_Pallet:inst|q0 } { 0.000ns 0.000ns 1.500ns } { 0.000ns 2.100ns 3.300ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "95 " "Info: Allocated 95 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 04 00:36:44 2007 " "Info: Processing ended: Wed Jul 04 00:36:44 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
