"use strict";(self.webpackChunknyu_cs_wiki=self.webpackChunknyu_cs_wiki||[]).push([[2782],{3905:(e,t,r)=>{r.d(t,{Zo:()=>l,kt:()=>h});var n=r(7294);function i(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function o(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);t&&(n=n.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,n)}return r}function s(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?o(Object(r),!0).forEach((function(t){i(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):o(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function a(e,t){if(null==e)return{};var r,n,i=function(e,t){if(null==e)return{};var r,n,i={},o=Object.keys(e);for(n=0;n<o.length;n++)r=o[n],t.indexOf(r)>=0||(i[r]=e[r]);return i}(e,t);if(Object.getOwnPropertySymbols){var o=Object.getOwnPropertySymbols(e);for(n=0;n<o.length;n++)r=o[n],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(i[r]=e[r])}return i}var c=n.createContext({}),p=function(e){var t=n.useContext(c),r=t;return e&&(r="function"==typeof e?e(t):s(s({},t),e)),r},l=function(e){var t=p(e.components);return n.createElement(c.Provider,{value:t},e.children)},u="mdxType",d={inlineCode:"code",wrapper:function(e){var t=e.children;return n.createElement(n.Fragment,{},t)}},f=n.forwardRef((function(e,t){var r=e.components,i=e.mdxType,o=e.originalType,c=e.parentName,l=a(e,["components","mdxType","originalType","parentName"]),u=p(r),f=i,h=u["".concat(c,".").concat(f)]||u[f]||d[f]||o;return r?n.createElement(h,s(s({ref:t},l),{},{components:r})):n.createElement(h,s({ref:t},l))}));function h(e,t){var r=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var o=r.length,s=new Array(o);s[0]=f;var a={};for(var c in t)hasOwnProperty.call(t,c)&&(a[c]=t[c]);a.originalType=e,a[u]="string"==typeof e?e:i,s[1]=a;for(var p=2;p<o;p++)s[p]=r[p];return n.createElement.apply(null,s)}return n.createElement.apply(null,r)}f.displayName="MDXCreateElement"},8429:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>c,contentTitle:()=>s,default:()=>d,frontMatter:()=>o,metadata:()=>a,toc:()=>p});var n=r(7462),i=(r(7294),r(3905));const o={title:"Processor Design"},s="Description",a={unversionedId:"Opportunities/VIP/processor-design",id:"Opportunities/VIP/processor-design",title:"Processor Design",description:'Processor Design is focused on "taking novel microprocessor designs from ideation, through RTL design, verification, synthesis, layout, and finally tapeout and validation in real silicon". The CPU has a RISC-V-32I architecture. After a series of onboarding labs which will have students get acquainted with verilog and a proper C++ development environement, students will specialize in a specific area. There are "czars" who lead specific parts of the tech stack, including the CPU, memory, AMBA (Advanced Microcontroller Bus Architecture), simulator, and onboarding/documentation.',source:"@site/docs/Opportunities/VIP/processor-design.md",sourceDirName:"Opportunities/VIP",slug:"/Opportunities/VIP/processor-design",permalink:"/docs/Opportunities/VIP/processor-design",draft:!1,editUrl:"https://github.com/BUGS-NYU/nyu-cs-wiki/tree/main/docs/Opportunities/VIP/processor-design.md",tags:[],version:"current",frontMatter:{title:"Processor Design"},sidebar:"opportunitiesSidebar",previous:{title:"Holodeck: High Speed Research Network",permalink:"/docs/Opportunities/VIP/hsrn"},next:{title:"Projects",permalink:"/docs/Opportunities/projects"}},c={},p=[],l={toc:p},u="wrapper";function d(e){let{components:t,...r}=e;return(0,i.kt)(u,(0,n.Z)({},l,r,{components:t,mdxType:"MDXLayout"}),(0,i.kt)("h1",{id:"description"},"Description"),(0,i.kt)("p",null,'Processor Design is focused on "taking novel microprocessor designs from ideation, through RTL design, verification, synthesis, layout, and finally tapeout and validation in real silicon". The CPU has a RISC-V-32I',(0,i.kt)("sup",{parentName:"p",id:"fnref-1"},(0,i.kt)("a",{parentName:"sup",href:"#fn-1",className:"footnote-ref"},"1")),' architecture. After a series of onboarding labs which will have students get acquainted with verilog and a proper C++ development environement, students will specialize in a specific area. There are "czars" who lead specific parts of the tech stack, including the CPU, memory, AMBA (Advanced Microcontroller Bus Architecture), simulator, and onboarding/documentation.'),(0,i.kt)("p",null,"Throughout the semester, students will update their design notebook where they journal their progress. The amount of work required for the VIP is based on the number of credits it is taken for. "),(0,i.kt)("h1",{id:"links-and-resources"},"Links and Resources"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("a",{parentName:"li",href:"https://nyu-processor-design.github.io/"},"Homepage")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("a",{parentName:"li",href:"https://nyu-processor-design.github.io/vip_course_docs/syllabus.html"},"Syllabus")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("a",{parentName:"li",href:"https://engineering.nyu.edu/research-innovation/student-research/vertically-integrated-projects/vip-teams/nyu-processor-design-gy"},"Tandon VIP Page"))),(0,i.kt)("div",{className:"footnotes"},(0,i.kt)("hr",{parentName:"div"}),(0,i.kt)("ol",{parentName:"div"},(0,i.kt)("li",{parentName:"ol",id:"fn-1"},(0,i.kt)("a",{parentName:"li",href:"https://nyu-processor-design.github.io/getting_started/onboarding/08_paths.html"},"https://nyu-processor-design.github.io/getting_started/onboarding/08_paths.html"),(0,i.kt)("a",{parentName:"li",href:"#fnref-1",className:"footnote-backref"},"\u21a9")))))}d.isMDXComponent=!0}}]);