Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov 14 09:09:08 2018
| Host         : 24GHZi7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DAC_test_wrapper_timing_summary_routed.rpt -pb DAC_test_wrapper_timing_summary_routed.pb -rpx DAC_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : DAC_test_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.486     -307.731                     29                   72        0.189        0.000                      0                   72        0.152        0.000                       0                    42  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                   ------------         ----------      --------------
VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {0.000 332.308}      664.615         1.505           
VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0                                                   {0.000 1.154}        2.308           433.276         
sys_clock                                                                               {0.000 5.000}        10.000          100.000         
  clk_out1_DAC_test_clk_wiz_0_0                                                         {0.000 41.538}       83.077          12.037          
    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0      {0.000 332.308}      664.615         1.505           
  clk_out2_DAC_test_clk_wiz_0_0                                                         {0.000 1.154}        2.308           433.333         
  clkfbout_DAC_test_clk_wiz_0_0                                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_DAC_test_clk_wiz_0_0                                                          79.073        0.000                      0                   23        0.258        0.000                      0                   23       41.038        0.000                       0                    14  
    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0      660.325        0.000                      0                   23        0.189        0.000                      0                   23      331.808        0.000                       0                     9  
  clk_out2_DAC_test_clk_wiz_0_0                                                          -1.634       -1.634                      1                   13        0.264        0.000                      0                   13        0.152        0.000                       0                    15  
  clkfbout_DAC_test_clk_wiz_0_0                                                                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                              To Clock                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                              --------                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_DAC_test_clk_wiz_0_0                                                           VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0                                                        -3.358       -3.358                      1                    1        1.335        0.000                      0                    1  
VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0              651.087        0.000                      0                   15        2.444        0.000                      0                   15  
VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0                                                   DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0              -11.486     -165.075                     15                   15        2.444        0.000                      0                   15  
VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  clk_out2_DAC_test_clk_wiz_0_0                                                               -11.360     -135.729                     12                   12        3.011        0.000                      0                   12  
VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0                                                   clk_out2_DAC_test_clk_wiz_0_0                                                               -11.360     -135.729                     12                   12        3.011        0.000                      0                   12  
DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0          clk_out2_DAC_test_clk_wiz_0_0                                                                -3.569       -3.569                      1                    1        1.142        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DAC_test_clk_wiz_0_0
  To Clock:  clk_out1_DAC_test_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       79.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.073ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 2.059ns (52.558%)  route 1.859ns (47.442%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 81.101 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.364ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.518    -1.846 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.541    -1.305    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    -0.648 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.648    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.531 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.531    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    -0.194 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.810     0.616    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/s[9]
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.306     0.922 f  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2/O
                         net (fo=1, routed)           0.508     1.430    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_2_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I5_O)        0.124     1.554 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_i_1/O
                         net (fo=1, routed)           0.000     1.554    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/thresh0_i
    SLICE_X61Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494    81.101    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
                         clock pessimism             -0.410    80.691    
                         clock uncertainty           -0.093    80.598    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)        0.029    80.627    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg
  -------------------------------------------------------------------
                         required time                         80.627    
                         arrival time                          -1.554    
  -------------------------------------------------------------------
                         slack                                 79.073    

Slack (MET) :             80.342ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.612%)  route 1.455ns (69.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 81.100 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.850 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.857    -0.993    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.869 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.598    -0.271    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.493    81.100    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.411    80.689    
                         clock uncertainty           -0.093    80.596    
    SLICE_X60Y71         FDRE (Setup_fdre_C_R)       -0.524    80.072    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         80.072    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                 80.342    

Slack (MET) :             80.342ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.612%)  route 1.455ns (69.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 81.100 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.850 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.857    -0.993    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.869 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.598    -0.271    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.493    81.100    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.411    80.689    
                         clock uncertainty           -0.093    80.596    
    SLICE_X60Y71         FDRE (Setup_fdre_C_R)       -0.524    80.072    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         80.072    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                 80.342    

Slack (MET) :             80.342ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.612%)  route 1.455ns (69.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 81.100 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.850 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.857    -0.993    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.869 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.598    -0.271    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.493    81.100    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.411    80.689    
                         clock uncertainty           -0.093    80.596    
    SLICE_X60Y71         FDRE (Setup_fdre_C_R)       -0.524    80.072    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         80.072    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                 80.342    

Slack (MET) :             80.342ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.642ns (30.612%)  route 1.455ns (69.388%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 81.100 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.850 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.857    -0.993    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.869 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.598    -0.271    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.493    81.100    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.411    80.689    
                         clock uncertainty           -0.093    80.596    
    SLICE_X60Y71         FDRE (Setup_fdre_C_R)       -0.524    80.072    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         80.072    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                 80.342    

Slack (MET) :             80.412ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.642ns (31.351%)  route 1.406ns (68.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 81.098 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.850 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.857    -0.993    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.869 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.549    -0.320    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491    81.098    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.389    80.709    
                         clock uncertainty           -0.093    80.616    
    SLICE_X60Y72         FDRE (Setup_fdre_C_R)       -0.524    80.092    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         80.092    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                 80.412    

Slack (MET) :             80.412ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.642ns (31.351%)  route 1.406ns (68.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 81.098 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.850 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.857    -0.993    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.869 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.549    -0.320    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491    81.098    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.389    80.709    
                         clock uncertainty           -0.093    80.616    
    SLICE_X60Y72         FDRE (Setup_fdre_C_R)       -0.524    80.092    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         80.092    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                 80.412    

Slack (MET) :             80.412ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.642ns (31.351%)  route 1.406ns (68.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.979ns = ( 81.098 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.850 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.857    -0.993    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.869 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.549    -0.320    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.491    81.098    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.389    80.709    
                         clock uncertainty           -0.093    80.616    
    SLICE_X60Y72         FDRE (Setup_fdre_C_R)       -0.524    80.092    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         80.092    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                 80.412    

Slack (MET) :             80.431ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.642ns (31.943%)  route 1.368ns (68.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 81.101 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.850 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.857    -0.993    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.869 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.511    -0.358    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494    81.101    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.411    80.690    
                         clock uncertainty           -0.093    80.597    
    SLICE_X60Y70         FDRE (Setup_fdre_C_R)       -0.524    80.073    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         80.073    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                 80.431    

Slack (MET) :             80.431ns  (required time - arrival time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.077ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@83.077ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.642ns (31.943%)  route 1.368ns (68.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 81.101 - 83.077 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.606    -2.368    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.518    -1.850 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.857    -0.993    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/Q[10]
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.124    -0.869 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached/O
                         net (fo=11, routed)          0.511    -0.358    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SR[0]
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                     83.077    83.077 r  
    E3                                                0.000    83.077 r  sys_clock (IN)
                         net (fo=0)                   0.000    83.077    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    84.495 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    85.676    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736    77.940 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    79.516    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    79.607 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494    81.101    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.411    80.690    
                         clock uncertainty           -0.093    80.597    
    SLICE_X60Y70         FDRE (Setup_fdre_C_R)       -0.524    80.073    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         80.073    
                         arrival time                           0.358    
  -------------------------------------------------------------------
                         slack                                 80.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.114    -0.236    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.126 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.126    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.229    -0.514    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.130    -0.384    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           0.126    -0.225    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.115 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.115    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.228    -0.515    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.130    -0.385    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.225    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.115 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000    -0.115    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.848    -0.286    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.130    -0.385    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=1, routed)           0.114    -0.236    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.090 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.090    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.229    -0.514    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.130    -0.384    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.127    -0.225    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.079 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000    -0.079    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.848    -0.286    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.130    -0.385    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.350 f  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.163    -0.187    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/Q[0]
    SLICE_X60Y70         LUT1 (Prop_lut1_I0_O)        0.045    -0.142 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_1/O
                         net (fo=1, routed)           0.000    -0.142    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.072 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.072    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[0]
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism             -0.229    -0.514    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.130    -0.384    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.350 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.175    -0.175    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.064 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.064    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[1]
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y70         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.229    -0.514    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.130    -0.384    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/Q
                         net (fo=1, routed)           0.175    -0.176    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[5]
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.065 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.065    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[5]
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.848    -0.286    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.130    -0.385    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.583%)  route 0.182ns (39.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           0.182    -0.170    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[4]
    SLICE_X60Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.055 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=2, routed)           0.000    -0.055    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.848    -0.286    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y71         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism             -0.229    -0.515    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.130    -0.385    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Destination:            DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@41.538ns period=83.077ns})
  Path Group:             clk_out1_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out1_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.275ns (59.685%)  route 0.186ns (40.315%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.287ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.580    -0.515    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=2, routed)           0.186    -0.165    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[9]
    SLICE_X60Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.054 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=2, routed)           0.000    -0.054    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.847    -0.287    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X60Y72         FDRE                                         r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.228    -0.515    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.130    -0.385    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.331    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DAC_test_clk_wiz_0_0
Waveform(ns):       { 0.000 41.538 }
Period(ns):         83.077
Sources:            { DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         83.077      80.922     BUFGCTRL_X0Y17  DAC_test_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         83.077      81.828     PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X61Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X60Y72    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X60Y72    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X60Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X60Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X60Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X60Y71    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         83.077      82.077     SLICE_X60Y71    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       83.077      76.923     PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X61Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X61Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y72    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y72    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y71    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y71    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y71    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y71    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y71    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y71    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y71    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X60Y71    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X61Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         41.538      41.038     SLICE_X61Y70    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :            0  Failing Endpoints,  Worst Slack      660.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      331.808ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             660.325ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.966ns (24.847%)  route 2.922ns (75.153%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.527    -1.381    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.962 f  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           1.002     0.040    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.299     0.339 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.590     0.929    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.053 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.656     1.709    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X59Y69         LUT3 (Prop_lut3_I2_O)        0.124     1.833 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.674     2.507    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.299   663.491    
                         clock uncertainty           -0.093   663.398    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   662.832    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.832    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                660.325    

Slack (MET) :             660.422ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.966ns (25.481%)  route 2.825ns (74.519%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.527    -1.381    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.962 f  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           1.002     0.040    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.299     0.339 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.590     0.929    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.053 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.509     1.562    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT2 (Prop_lut2_I1_O)        0.124     1.686 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.724     2.410    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.299   663.491    
                         clock uncertainty           -0.093   663.398    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   662.832    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.832    
                         arrival time                          -2.410    
  -------------------------------------------------------------------
                         slack                                660.422    

Slack (MET) :             660.428ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 0.966ns (25.522%)  route 2.819ns (74.478%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.527    -1.381    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.962 f  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           1.002     0.040    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.299     0.339 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.590     0.929    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.053 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.504     1.557    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.124     1.681 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.723     2.404    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.299   663.491    
                         clock uncertainty           -0.093   663.398    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   662.832    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.832    
                         arrival time                          -2.404    
  -------------------------------------------------------------------
                         slack                                660.428    

Slack (MET) :             660.434ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.966ns (25.563%)  route 2.813ns (74.437%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.527    -1.381    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.962 f  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           1.002     0.040    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.299     0.339 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.590     0.929    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.053 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.498     1.551    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     1.675 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.723     2.398    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.299   663.491    
                         clock uncertainty           -0.093   663.398    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   662.832    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.832    
                         arrival time                          -2.398    
  -------------------------------------------------------------------
                         slack                                660.434    

Slack (MET) :             660.462ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.966ns (25.752%)  route 2.785ns (74.248%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.527    -1.381    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.962 f  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           1.002     0.040    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.299     0.339 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.590     0.929    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.053 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.648     1.701    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124     1.825 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.546     2.371    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.299   663.491    
                         clock uncertainty           -0.093   663.398    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   662.832    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.832    
                         arrival time                          -2.371    
  -------------------------------------------------------------------
                         slack                                660.462    

Slack (MET) :             660.544ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.966ns (26.332%)  route 2.703ns (73.668%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.527    -1.381    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.962 f  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           1.002     0.040    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.299     0.339 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.590     0.929    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.053 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377     1.430    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X60Y68         LUT5 (Prop_lut5_I4_O)        0.124     1.554 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.734     2.288    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.299   663.491    
                         clock uncertainty           -0.093   663.398    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   662.832    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.832    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                660.544    

Slack (MET) :             660.565ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.966ns (26.478%)  route 2.682ns (73.522%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.527    -1.381    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.962 f  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           1.002     0.040    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.299     0.339 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.590     0.929    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.053 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.364     1.417    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124     1.541 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.727     2.268    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.299   663.491    
                         clock uncertainty           -0.093   663.398    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   662.832    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        662.832    
                         arrival time                          -2.268    
  -------------------------------------------------------------------
                         slack                                660.565    

Slack (MET) :             660.952ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.842ns (27.082%)  route 2.267ns (72.918%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 663.597 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.527    -1.381    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.962 r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           1.002     0.040    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.299     0.339 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.590     0.929    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.053 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.675     1.728    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.590   663.597    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism             -0.299   663.298    
                         clock uncertainty           -0.093   663.204    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524   662.680    DAC_test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                        662.680    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                660.952    

Slack (MET) :             660.952ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.842ns (27.082%)  route 2.267ns (72.918%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 663.597 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.527    -1.381    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.962 r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           1.002     0.040    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.299     0.339 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.590     0.929    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.053 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.675     1.728    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.590   663.597    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
                         clock pessimism             -0.299   663.298    
                         clock uncertainty           -0.093   663.204    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524   662.680    DAC_test_i/SineWave100s_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                        662.680    
                         arrival time                          -1.728    
  -------------------------------------------------------------------
                         slack                                660.952    

Slack (MET) :             661.056ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 0.842ns (28.274%)  route 2.136ns (71.726%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 663.475 - 664.615 ) 
    Source Clock Delay      (SCD):    -1.381ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.527    -1.381    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.962 r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           1.002     0.040    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X64Y69         LUT5 (Prop_lut5_I3_O)        0.299     0.339 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_3/O
                         net (fo=1, routed)           0.590     0.929    DAC_test_i/SineWave100s_0/U0/count[7]_i_3_n_0
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.124     1.053 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.544     1.597    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.468   663.475    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/C
                         clock pessimism             -0.299   663.175    
                         clock uncertainty           -0.093   663.082    
    SLICE_X63Y69         FDRE (Setup_fdre_C_R)       -0.429   662.653    DAC_test_i/SineWave100s_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                        662.653    
                         arrival time                          -1.597    
  -------------------------------------------------------------------
                         slack                                661.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.186ns (27.828%)  route 0.482ns (72.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    -0.135ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.238    -0.135    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.006 r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/Q
                         net (fo=14, routed)          0.155     0.161    DAC_test_i/SineWave100s_0/U0/count_reg__0[0]
    SLICE_X62Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.206 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.328     0.534    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.263     0.161    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.344    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.558%)  route 0.514ns (73.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    -0.135ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.238    -0.135    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.006 r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          0.269     0.276    DAC_test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.321 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.245     0.566    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.263     0.161    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.344    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.186ns (26.031%)  route 0.529ns (73.969%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    -0.135ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.238    -0.135    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.006 r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          0.204     0.210    DAC_test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X63Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.255 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.325     0.580    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.263     0.161    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.344    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.415%)  route 0.115ns (33.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    -0.135ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.238    -0.135    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.007 r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/Q
                         net (fo=9, routed)           0.115     0.108    DAC_test_i/SineWave100s_0/U0/count_reg__0[3]
    SLICE_X63Y68         LUT6 (Prop_lut6_I3_O)        0.099     0.207 r  DAC_test_i/SineWave100s_0/U0/count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.207    DAC_test_i/SineWave100s_0/U0/plusOp__0[6]
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
                         clock pessimism             -0.294    -0.135    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.092    -0.043    DAC_test_i/SineWave100s_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.836%)  route 0.173ns (48.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    -0.135ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.238    -0.135    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.006 r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/Q
                         net (fo=14, routed)          0.173     0.179    DAC_test_i/SineWave100s_0/U0/count_reg__0[0]
    SLICE_X63Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.224 r  DAC_test_i/SineWave100s_0/U0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.224    DAC_test_i/SineWave100s_0/U0/plusOp__0[5]
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism             -0.294    -0.135    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.092    -0.043    DAC_test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    -0.135ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.238    -0.135    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.006 r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          0.204     0.210    DAC_test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X63Y68         LUT4 (Prop_lut4_I2_O)        0.042     0.252 r  DAC_test_i/SineWave100s_0/U0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.252    DAC_test_i/SineWave100s_0/U0/plusOp__0[3]
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                         clock pessimism             -0.294    -0.135    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.107    -0.028    DAC_test_i/SineWave100s_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.028    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.740%)  route 0.204ns (52.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    -0.135ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.238    -0.135    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.006 r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/Q
                         net (fo=11, routed)          0.204     0.210    DAC_test_i/SineWave100s_0/U0/count_reg__0[2]
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.045     0.255 r  DAC_test_i/SineWave100s_0/U0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.255    DAC_test_i/SineWave100s_0/U0/count[2]_i_1_n_0
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                         clock pessimism             -0.294    -0.135    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.091    -0.044    DAC_test_i/SineWave100s_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.044    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.068%)  route 0.218ns (53.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    -0.135ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.238    -0.135    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.006 f  DAC_test_i/SineWave100s_0/U0/count_reg[0]/Q
                         net (fo=14, routed)          0.218     0.224    DAC_test_i/SineWave100s_0/U0/count_reg__0[0]
    SLICE_X63Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.269 r  DAC_test_i/SineWave100s_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.269    DAC_test_i/SineWave100s_0/U0/plusOp__0[0]
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism             -0.294    -0.135    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.092    -0.043    DAC_test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.903%)  route 0.626ns (77.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    -0.135ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.238    -0.135    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.006 r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/Q
                         net (fo=14, routed)          0.302     0.308    DAC_test_i/SineWave100s_0/U0/count_reg__0[0]
    SLICE_X63Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.353 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.324     0.677    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.263     0.161    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.344    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.900%)  route 0.626ns (77.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    -0.135ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.238    -0.135    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     0.006 f  DAC_test_i/SineWave100s_0/U0/count_reg[0]/Q
                         net (fo=14, routed)          0.301     0.307    DAC_test_i/SineWave100s_0/U0/count_reg__0[0]
    SLICE_X63Y69         LUT2 (Prop_lut2_I0_O)        0.045     0.352 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.325     0.677    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism             -0.263     0.161    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.344    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.344    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
Waveform(ns):       { 0.000 332.308 }
Period(ns):         664.615
Sources:            { DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         664.615     662.039    RAMB18_X2Y28  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y68  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X64Y68  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         664.615     663.615    SLICE_X63Y69  DAC_test_i/SineWave100s_0/U0/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y68  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y68  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y68  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y68  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y68  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X64Y68  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         332.308     331.808    SLICE_X63Y68  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DAC_test_clk_wiz_0_0
  To Clock:  clk_out2_DAC_test_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.634ns,  Total Violation       -1.634ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.634ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 1.287ns (36.703%)  route 2.219ns (63.297%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 0.255 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/Q
                         net (fo=3, routed)           1.885    -0.020    DAC_test_i/PWM_12b_0/U0/count_reg[2]
    SLICE_X39Y73         LUT4 (Prop_lut4_I1_O)        0.124     0.104 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000     0.104    DAC_test_i/PWM_12b_0/U0/PWM0_carry_i_7_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.654 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.654    DAC_test_i/PWM_12b_0/U0/PWM0_carry_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     0.811 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.335     1.146    DAC_test_i/PWM_12b_0/U0/p_1_in
    SLICE_X39Y73         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.417     0.255    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X39Y73         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/C
                         clock pessimism             -0.425    -0.170    
                         clock uncertainty           -0.055    -0.225    
    SLICE_X39Y73         FDRE (Setup_fdre_C_D)       -0.263    -0.488    DAC_test_i/PWM_12b_0/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                          -1.146    
  -------------------------------------------------------------------
                         slack                                 -1.634    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 1.578ns (72.494%)  route 0.599ns (27.506%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.599    -1.306    DAC_test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.632 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.632    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.518 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.518    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.184 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.184    DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_6
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/C
                         clock pessimism             -0.411    -0.078    
                         clock uncertainty           -0.055    -0.133    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.062    -0.071    DAC_test_i/PWM_12b_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.557ns (72.226%)  route 0.599ns (27.774%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.599    -1.306    DAC_test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.632 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.632    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.518 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.518    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.205 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.205    DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_4
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism             -0.411    -0.078    
                         clock uncertainty           -0.055    -0.133    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.062    -0.071    DAC_test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 1.483ns (71.239%)  route 0.599ns (28.761%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.599    -1.306    DAC_test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.632 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.632    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.518 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.518    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.279 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.279    DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_5
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism             -0.411    -0.078    
                         clock uncertainty           -0.055    -0.133    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.062    -0.071    DAC_test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 1.467ns (71.016%)  route 0.599ns (28.984%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.599    -1.306    DAC_test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.632 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.632    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.518 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.518    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.295 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.295    DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_7
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/C
                         clock pessimism             -0.411    -0.078    
                         clock uncertainty           -0.055    -0.133    
    SLICE_X65Y70         FDRE (Setup_fdre_C_D)        0.062    -0.071    DAC_test_i/PWM_12b_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 1.464ns (70.974%)  route 0.599ns (29.026%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.599    -1.306    DAC_test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.632 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.632    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.298 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.298    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_6
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/C
                         clock pessimism             -0.411    -0.078    
                         clock uncertainty           -0.055    -0.133    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)        0.062    -0.071    DAC_test_i/PWM_12b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 1.443ns (70.676%)  route 0.599ns (29.324%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.599    -1.306    DAC_test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.632 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.632    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    -0.319 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.319    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_4
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/C
                         clock pessimism             -0.411    -0.078    
                         clock uncertainty           -0.055    -0.133    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)        0.062    -0.071    DAC_test_i/PWM_12b_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.369ns (69.573%)  route 0.599ns (30.427%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.599    -1.306    DAC_test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.632 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.632    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    -0.393 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.393    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_5
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[6]/C
                         clock pessimism             -0.411    -0.078    
                         clock uncertainty           -0.055    -0.133    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)        0.062    -0.071    DAC_test_i/PWM_12b_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 1.353ns (69.323%)  route 0.599ns (30.677%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.599    -1.306    DAC_test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.632 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.632    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    -0.409 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.409    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_7
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism             -0.411    -0.078    
                         clock uncertainty           -0.055    -0.133    
    SLICE_X65Y69         FDRE (Setup_fdre_C_D)        0.062    -0.071    DAC_test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 1.220ns (67.080%)  route 0.599ns (32.920%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 0.334 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.361ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.055ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.613    -2.361    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.456    -1.905 r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.599    -1.306    DAC_test_i/PWM_12b_0/U0/count_reg[1]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764    -0.542 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.542    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_4
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.496     0.334    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
                         clock pessimism             -0.387    -0.053    
                         clock uncertainty           -0.055    -0.108    
    SLICE_X65Y68         FDRE (Setup_fdre_C_D)        0.062    -0.046    DAC_test_i/PWM_12b_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.584    -0.511    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/Q
                         net (fo=3, routed)           0.120    -0.250    DAC_test_i/PWM_12b_0/U0/count_reg[3]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.142 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.142    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_4
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
                         clock pessimism             -0.230    -0.511    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.105    -0.406    DAC_test_i/PWM_12b_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.249ns (67.168%)  route 0.122ns (32.832%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.582    -0.513    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/Q
                         net (fo=3, routed)           0.122    -0.250    DAC_test_i/PWM_12b_0/U0/count_reg[11]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.142 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_4
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism             -0.230    -0.513    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.105    -0.408    DAC_test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.583    -0.512    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/Q
                         net (fo=3, routed)           0.123    -0.249    DAC_test_i/PWM_12b_0/U0/count_reg[7]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.141 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.141    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_4
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/C
                         clock pessimism             -0.230    -0.512    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.105    -0.407    DAC_test_i/PWM_12b_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.584    -0.511    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/Q
                         net (fo=3, routed)           0.122    -0.249    DAC_test_i/PWM_12b_0/U0/count_reg[2]
    SLICE_X65Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.138 r  DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.138    DAC_test_i/PWM_12b_0/U0/count_reg[0]_i_2_n_5
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
                         clock pessimism             -0.230    -0.511    
    SLICE_X65Y68         FDRE (Hold_fdre_C_D)         0.105    -0.406    DAC_test_i/PWM_12b_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.256ns (68.319%)  route 0.119ns (31.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.582    -0.513    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/Q
                         net (fo=3, routed)           0.119    -0.253    DAC_test_i/PWM_12b_0/U0/count_reg[8]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.138 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.138    DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_7
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/C
                         clock pessimism             -0.230    -0.513    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.105    -0.408    DAC_test_i/PWM_12b_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.252ns (67.215%)  route 0.123ns (32.785%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.582    -0.513    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/Q
                         net (fo=3, routed)           0.123    -0.249    DAC_test_i/PWM_12b_0/U0/count_reg[10]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.138 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.138    DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_5
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism             -0.230    -0.513    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.105    -0.408    DAC_test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.583    -0.512    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.252    DAC_test_i/PWM_12b_0/U0/count_reg[4]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.137 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.137    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_7
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism             -0.230    -0.512    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.105    -0.407    DAC_test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.583    -0.512    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  DAC_test_i/PWM_12b_0/U0/count_reg[6]/Q
                         net (fo=3, routed)           0.124    -0.247    DAC_test_i/PWM_12b_0/U0/count_reg[6]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.136 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.136    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_5
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[6]/C
                         clock pessimism             -0.230    -0.512    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.105    -0.407    DAC_test_i/PWM_12b_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.292ns (71.096%)  route 0.119ns (28.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.582    -0.513    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/Q
                         net (fo=3, routed)           0.119    -0.253    DAC_test_i/PWM_12b_0/U0/count_reg[8]
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.102 r  DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.102    DAC_test_i/PWM_12b_0/U0/count_reg[8]_i_1_n_6
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/C
                         clock pessimism             -0.230    -0.513    
    SLICE_X65Y70         FDRE (Hold_fdre_C_D)         0.105    -0.408    DAC_test_i/PWM_12b_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.292ns (70.953%)  route 0.120ns (29.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.583    -0.512    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/Q
                         net (fo=3, routed)           0.120    -0.252    DAC_test_i/PWM_12b_0/U0/count_reg[4]
    SLICE_X65Y69         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151    -0.101 r  DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.101    DAC_test_i/PWM_12b_0/U0/count_reg[4]_i_1_n_6
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/C
                         clock pessimism             -0.230    -0.512    
    SLICE_X65Y69         FDRE (Hold_fdre_C_D)         0.105    -0.407    DAC_test_i/PWM_12b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_DAC_test_clk_wiz_0_0
Waveform(ns):       { 0.000 1.154 }
Period(ns):         2.308
Sources:            { DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.308       0.152      BUFGCTRL_X0Y16  DAC_test_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.308       1.059      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X39Y73    DAC_test_i/PWM_12b_0/U0/PWM_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.308       1.308      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.308       157.692    PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X39Y73    DAC_test_i/PWM_12b_0/U0/PWM_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X39Y73    DAC_test_i/PWM_12b_0/U0/PWM_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y69    DAC_test_i/PWM_12b_0/U0/count_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[8]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y70    DAC_test_i/PWM_12b_0/U0/count_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.154       0.654      SLICE_X65Y68    DAC_test_i/PWM_12b_0/U0/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DAC_test_clk_wiz_0_0
  To Clock:  clkfbout_DAC_test_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DAC_test_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  DAC_test_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_DAC_test_clk_wiz_0_0
  To Clock:  VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.358ns,  Total Violation       -3.358ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.358ns  (required time - arrival time)
  Source:                 DAC_test_i/PWM_12b_0/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_0
                            (output port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Max at Slow Process Corner
  Requirement:            2.308ns  (VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.975ns  (logic 3.487ns (58.356%)  route 2.488ns (41.644%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        2.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 2.308 - 2.308 ) 
    Source Clock Delay      (SCD):    -2.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.533    -2.441    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X39Y73         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.456    -1.985 r  DAC_test_i/PWM_12b_0/U0/PWM_reg/Q
                         net (fo=1, routed)           2.488     0.503    PWM_0_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.031     3.534 r  PWM_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.534    PWM_0
    E15                                                               r  PWM_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
                         ideal clock network latency
                                                      0.000     2.308    
                         clock pessimism              0.000     2.308    
                         clock uncertainty           -0.132     2.176    
                         output delay                -2.000     0.176    
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                 -3.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.335ns  (arrival time - required time)
  Source:                 DAC_test_i/PWM_12b_0/U0/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            PWM_0
                            (output port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 1.292ns (64.119%)  route 0.723ns (35.881%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.547    -0.548    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X39Y73         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  DAC_test_i/PWM_12b_0/U0/PWM_reg/Q
                         net (fo=1, routed)           0.723     0.316    PWM_0_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.151     1.467 r  PWM_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.467    PWM_0
    E15                                                               r  PWM_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.132     0.132    
                         output delay                -0.000     0.132    
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.335    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :            0  Failing Endpoints,  Worst Slack      651.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             651.087ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.965ns  (logic 1.762ns (44.430%)  route 2.203ns (55.570%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873    10.386    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.510 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.656    11.167    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X59Y69         LUT3 (Prop_lut3_I2_O)        0.124    11.291 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.674    11.965    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.791    
                         clock uncertainty           -0.173   663.618    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   663.052    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        663.052    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                651.087    

Slack (MET) :             651.184ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.762ns (45.543%)  route 2.106ns (54.457%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873    10.386    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.510 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.509    11.019    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT2 (Prop_lut2_I1_O)        0.124    11.143 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.724    11.868    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.791    
                         clock uncertainty           -0.173   663.618    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   663.052    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        663.052    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                651.184    

Slack (MET) :             651.190ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.762ns (45.615%)  route 2.100ns (54.385%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873    10.386    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.510 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.504    11.014    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.124    11.138 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.723    11.862    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.791    
                         clock uncertainty           -0.173   663.618    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566   663.052    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        663.052    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                651.190    

Slack (MET) :             651.196ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.762ns (45.685%)  route 2.094ns (54.315%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873    10.386    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.510 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.498    11.009    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124    11.133 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.723    11.856    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.791    
                         clock uncertainty           -0.173   663.618    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566   663.052    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        663.052    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                651.196    

Slack (MET) :             651.224ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.762ns (46.016%)  route 2.067ns (53.984%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873    10.386    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.510 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.648    11.158    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.282 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.546    11.828    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.791    
                         clock uncertainty           -0.173   663.618    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   663.052    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        663.052    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                651.224    

Slack (MET) :             651.306ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 1.762ns (47.031%)  route 1.984ns (52.969%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873    10.386    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.510 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377    10.888    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X60Y68         LUT5 (Prop_lut5_I4_O)        0.124    11.012 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.734    11.746    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.791    
                         clock uncertainty           -0.173   663.618    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566   663.052    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        663.052    
                         arrival time                         -11.746    
  -------------------------------------------------------------------
                         slack                                651.306    

Slack (MET) :             651.327ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.762ns (47.288%)  route 1.964ns (52.712%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 663.791 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873    10.386    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.510 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.364    10.874    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124    10.998 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.727    11.725    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784   663.791    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000   663.791    
                         clock uncertainty           -0.173   663.618    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   663.052    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                        663.052    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                651.327    

Slack (MET) :             651.714ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 1.638ns (51.399%)  route 1.548ns (48.601%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 663.597 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873    10.386    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.510 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.675    11.186    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.590   663.597    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism              0.000   663.597    
                         clock uncertainty           -0.173   663.424    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524   662.900    DAC_test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                        662.900    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                651.714    

Slack (MET) :             651.714ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 1.638ns (51.399%)  route 1.548ns (48.601%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 663.597 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873    10.386    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.510 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.675    11.186    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.590   663.597    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
                         clock pessimism              0.000   663.597    
                         clock uncertainty           -0.173   663.424    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524   662.900    DAC_test_i/SineWave100s_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                        662.900    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                651.714    

Slack (MET) :             651.818ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            664.615ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@664.615ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 1.638ns (53.603%)  route 1.417ns (46.397%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 663.475 - 664.615 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873    10.386    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.510 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.544    11.055    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                    664.615   664.615 r  
    E3                                                0.000   664.615 r  sys_clock (IN)
                         net (fo=0)                   0.000   664.615    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418   666.034 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   667.215    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736   659.479 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576   661.055    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   661.146 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494   662.640    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367   663.007 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.468   663.475    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/C
                         clock pessimism              0.000   663.475    
                         clock uncertainty           -0.173   663.302    
    SLICE_X63Y69         FDRE (Setup_fdre_C_R)       -0.429   662.873    DAC_test_i/SineWave100s_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                        662.873    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                651.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.444ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.371ns (30.323%)  route 0.853ns (69.677%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.174     2.851    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.045     2.896 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.328     3.224    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.451ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.371ns (30.151%)  route 0.860ns (69.849%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.264     2.941    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.986 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.245     3.231    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.459ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.371ns (29.947%)  route 0.868ns (70.053%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.178     2.855    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X60Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.900 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.339     3.239    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.371ns (29.255%)  route 0.897ns (70.745%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.221     2.898    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.943 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.325     3.268    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.371ns (29.095%)  route 0.904ns (70.905%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.229     2.906    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.045     2.951 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.324     3.275    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.499ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.371ns (29.002%)  route 0.908ns (70.998%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.232     2.909    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT2 (Prop_lut2_I1_O)        0.045     2.954 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.325     3.279    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.244%)  route 0.527ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.176     2.853    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism              0.000     0.159    
                         clock uncertainty            0.173     0.332    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018     0.314    DAC_test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.244%)  route 0.527ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.176     2.853    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                         clock pessimism              0.000     0.159    
                         clock uncertainty            0.173     0.332    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018     0.314    DAC_test_i/SineWave100s_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.244%)  route 0.527ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.176     2.853    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                         clock pessimism              0.000     0.159    
                         clock uncertainty            0.173     0.332    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018     0.314    DAC_test_i/SineWave100s_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.244%)  route 0.527ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.176     2.853    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism              0.000     0.159    
                         clock uncertainty            0.173     0.332    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018     0.314    DAC_test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  2.539    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  To Clock:  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0

Setup :           15  Failing Endpoints,  Worst Slack      -11.486ns,  Total Violation     -165.075ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.486ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.965ns  (logic 1.762ns (44.430%)  route 2.203ns (55.570%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 1993.021 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873  2002.191    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124  2002.315 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.656  2002.971    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X59Y69         LUT3 (Prop_lut3_I2_O)        0.124  2003.095 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2/O
                         net (fo=1, routed)           0.674  2003.769    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_2_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494  1991.870    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367  1992.237 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784  1993.021    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1993.021    
                         clock uncertainty           -0.173  1992.848    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566  1992.282    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.282    
                         arrival time                       -2003.769    
  -------------------------------------------------------------------
                         slack                                -11.486    

Slack (VIOLATED) :        -11.389ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.868ns  (logic 1.762ns (45.543%)  route 2.106ns (54.457%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 1993.021 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873  2002.191    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124  2002.315 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.509  2002.824    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT2 (Prop_lut2_I1_O)        0.124  2002.948 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.724  2003.672    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494  1991.870    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367  1992.237 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784  1993.021    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1993.021    
                         clock uncertainty           -0.173  1992.848    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566  1992.282    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.282    
                         arrival time                       -2003.672    
  -------------------------------------------------------------------
                         slack                                -11.389    

Slack (VIOLATED) :        -11.383ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.862ns  (logic 1.762ns (45.615%)  route 2.100ns (54.385%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 1993.021 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873  2002.191    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124  2002.315 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.504  2002.819    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.124  2002.943 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.723  2003.666    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494  1991.870    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367  1992.237 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784  1993.021    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1993.021    
                         clock uncertainty           -0.173  1992.848    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566  1992.282    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.282    
                         arrival time                       -2003.666    
  -------------------------------------------------------------------
                         slack                                -11.383    

Slack (VIOLATED) :        -11.377ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.856ns  (logic 1.762ns (45.685%)  route 2.094ns (54.315%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 1993.021 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873  2002.191    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124  2002.315 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.498  2002.813    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124  2002.937 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.723  2003.660    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494  1991.870    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367  1992.237 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784  1993.021    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1993.021    
                         clock uncertainty           -0.173  1992.848    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566  1992.282    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.282    
                         arrival time                       -2003.660    
  -------------------------------------------------------------------
                         slack                                -11.377    

Slack (VIOLATED) :        -11.350ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.828ns  (logic 1.762ns (46.016%)  route 2.067ns (53.984%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 1993.021 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873  2002.191    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124  2002.315 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.648  2002.962    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124  2003.086 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.546  2003.632    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494  1991.870    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367  1992.237 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784  1993.021    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1993.021    
                         clock uncertainty           -0.173  1992.848    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566  1992.282    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.282    
                         arrival time                       -2003.632    
  -------------------------------------------------------------------
                         slack                                -11.350    

Slack (VIOLATED) :        -11.267ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.746ns  (logic 1.762ns (47.031%)  route 1.984ns (52.969%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 1993.021 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873  2002.191    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124  2002.315 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.377  2002.692    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X60Y68         LUT5 (Prop_lut5_I4_O)        0.124  2002.816 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.734  2003.550    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494  1991.870    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367  1992.237 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784  1993.021    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1993.021    
                         clock uncertainty           -0.173  1992.848    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566  1992.282    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.282    
                         arrival time                       -2003.550    
  -------------------------------------------------------------------
                         slack                                -11.267    

Slack (VIOLATED) :        -11.247ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.725ns  (logic 1.762ns (47.288%)  route 1.964ns (52.712%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -0.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.825ns = ( 1993.021 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 r  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873  2002.191    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124  2002.315 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.364  2002.678    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.124  2002.802 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.727  2003.529    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494  1991.870    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367  1992.237 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.784  1993.021    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000  1993.021    
                         clock uncertainty           -0.173  1992.848    
    RAMB18_X2Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566  1992.282    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                       1992.282    
                         arrival time                       -2003.529    
  -------------------------------------------------------------------
                         slack                                -11.247    

Slack (VIOLATED) :        -10.859ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.186ns  (logic 1.638ns (51.399%)  route 1.548ns (48.601%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 1992.828 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 f  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873  2002.191    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124  2002.315 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.675  2002.990    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494  1991.870    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367  1992.237 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.590  1992.827    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[1]/C
                         clock pessimism              0.000  1992.827    
                         clock uncertainty           -0.173  1992.655    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524  1992.131    DAC_test_i/SineWave100s_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                       1992.131    
                         arrival time                       -2002.990    
  -------------------------------------------------------------------
                         slack                                -10.859    

Slack (VIOLATED) :        -10.859ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.186ns  (logic 1.638ns (51.399%)  route 1.548ns (48.601%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.019ns = ( 1992.828 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 f  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873  2002.191    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124  2002.315 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.675  2002.990    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494  1991.870    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367  1992.237 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.590  1992.827    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X64Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[4]/C
                         clock pessimism              0.000  1992.827    
                         clock uncertainty           -0.173  1992.655    
    SLICE_X64Y68         FDRE (Setup_fdre_C_R)       -0.524  1992.131    DAC_test_i/SineWave100s_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                       1992.131    
                         arrival time                       -2002.990    
  -------------------------------------------------------------------
                         slack                                -10.859    

Slack (VIOLATED) :        -10.755ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.042ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@1993.846ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@1991.804ns)
  Data Path Delay:        3.055ns  (logic 1.638ns (53.603%)  route 1.417ns (46.397%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.141ns = ( 1992.705 - 1993.846 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1991.804 - 1991.804 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                   1991.804  1991.804 r  
                         ideal clock network latency
                                                      0.000  1991.804    
                         input delay                  8.000  1999.804    
    C2                                                0.000  1999.804 f  resetn_0 (IN)
                         net (fo=0)                   0.000  1999.804    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514  2001.318 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.873  2002.191    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.124  2002.315 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.544  2002.859    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                   1993.846  1993.846 r  
    E3                                                0.000  1993.846 r  sys_clock (IN)
                         net (fo=0)                   0.000  1993.846    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1995.264 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181  1996.445    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.736  1988.709 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576  1990.286    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091  1990.376 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.494  1991.870    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.367  1992.237 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.468  1992.705    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y69         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[7]/C
                         clock pessimism              0.000  1992.705    
                         clock uncertainty           -0.173  1992.532    
    SLICE_X63Y69         FDRE (Setup_fdre_C_R)       -0.429  1992.103    DAC_test_i/SineWave100s_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                       1992.104    
                         arrival time                       -2002.859    
  -------------------------------------------------------------------
                         slack                                -10.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.444ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.371ns (30.323%)  route 0.853ns (69.677%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.174     2.851    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X62Y68         LUT3 (Prop_lut3_I2_O)        0.045     2.896 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7/O
                         net (fo=1, routed)           0.328     3.224    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_7_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.224    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.451ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.371ns (30.151%)  route 0.860ns (69.849%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.264     2.941    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.045     2.986 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3/O
                         net (fo=1, routed)           0.245     3.231    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_3_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.231    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.459ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.371ns (29.947%)  route 0.868ns (70.053%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.178     2.855    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X60Y68         LUT5 (Prop_lut5_I4_O)        0.045     2.900 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5/O
                         net (fo=1, routed)           0.339     3.239    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_5_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.371ns (29.255%)  route 0.897ns (70.745%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.221     2.898    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.045     2.943 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4/O
                         net (fo=1, routed)           0.325     3.268    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_4_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.495ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.371ns (29.095%)  route 0.904ns (70.905%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.229     2.906    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT4 (Prop_lut4_I3_O)        0.045     2.951 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6/O
                         net (fo=1, routed)           0.324     3.275    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_6_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.275    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.499ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.371ns (29.002%)  route 0.908ns (70.998%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.424ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 r  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 r  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 f  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.232     2.909    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y69         LUT2 (Prop_lut2_I1_O)        0.045     2.954 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8/O
                         net (fo=1, routed)           0.325     3.279    DAC_test_i/SineWave100s_0/U0/count_reg_rep_i_8_n_0
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.535     0.424    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                         clock pessimism              0.000     0.424    
                         clock uncertainty            0.173     0.597    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.780    DAC_test_i/SineWave100s_0/U0/count_reg_rep
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           3.279    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.244%)  route 0.527ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.176     2.853    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[0]/C
                         clock pessimism              0.000     0.159    
                         clock uncertainty            0.173     0.332    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018     0.314    DAC_test_i/SineWave100s_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.244%)  route 0.527ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.176     2.853    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[2]/C
                         clock pessimism              0.000     0.159    
                         clock uncertainty            0.173     0.332    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018     0.314    DAC_test_i/SineWave100s_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.244%)  route 0.527ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.176     2.853    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[3]/C
                         clock pessimism              0.000     0.159    
                         clock uncertainty            0.173     0.332    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018     0.314    DAC_test_i/SineWave100s_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.539ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/SineWave100s_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Path Group:             DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.326ns (38.244%)  route 0.527ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.351     2.632    DAC_test_i/SineWave100s_0/U0/nreset
    SLICE_X64Y68         LUT5 (Prop_lut5_I0_O)        0.045     2.677 r  DAC_test_i/SineWave100s_0/U0/count[7]_i_1/O
                         net (fo=15, routed)          0.176     2.853    DAC_test_i/SineWave100s_0/U0/count
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.849    -0.285    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.175    -0.110 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.269     0.159    DAC_test_i/SineWave100s_0/U0/clk
    SLICE_X63Y68         FDRE                                         r  DAC_test_i/SineWave100s_0/U0/count_reg[5]/C
                         clock pessimism              0.000     0.159    
                         clock uncertainty            0.173     0.332    
    SLICE_X63Y68         FDRE (Hold_fdre_C_R)        -0.018     0.314    DAC_test_i/SineWave100s_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  2.539    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  clk_out2_DAC_test_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack      -11.360ns,  Total Violation     -135.729ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.360ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.638ns (52.289%)  route 1.494ns (47.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.491    11.132    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                -11.360    

Slack (VIOLATED) :        -11.360ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.638ns (52.289%)  route 1.494ns (47.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.491    11.132    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                -11.360    

Slack (VIOLATED) :        -11.360ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.638ns (52.289%)  route 1.494ns (47.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.491    11.132    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                -11.360    

Slack (VIOLATED) :        -11.360ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.638ns (52.289%)  route 1.494ns (47.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.491    11.132    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                -11.360    

Slack (VIOLATED) :        -11.351ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.638ns (52.413%)  route 1.487ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 0.334 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.483    11.124    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.496     0.334    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/C
                         clock pessimism              0.000     0.334    
                         clock uncertainty           -0.132     0.202    
    SLICE_X65Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.227    DAC_test_i/PWM_12b_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                -11.351    

Slack (VIOLATED) :        -11.351ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.638ns (52.413%)  route 1.487ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 0.334 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.483    11.124    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.496     0.334    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                         clock pessimism              0.000     0.334    
                         clock uncertainty           -0.132     0.202    
    SLICE_X65Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.227    DAC_test_i/PWM_12b_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                -11.351    

Slack (VIOLATED) :        -11.351ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.638ns (52.413%)  route 1.487ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 0.334 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.483    11.124    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.496     0.334    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
                         clock pessimism              0.000     0.334    
                         clock uncertainty           -0.132     0.202    
    SLICE_X65Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.227    DAC_test_i/PWM_12b_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                -11.351    

Slack (VIOLATED) :        -11.351ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.638ns (52.413%)  route 1.487ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 0.334 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.483    11.124    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.496     0.334    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
                         clock pessimism              0.000     0.334    
                         clock uncertainty           -0.132     0.202    
    SLICE_X65Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.227    DAC_test_i/PWM_12b_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                -11.351    

Slack (VIOLATED) :        -11.221ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 1.638ns (54.707%)  route 1.356ns (45.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.352    10.993    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                -11.221    

Slack (VIOLATED) :        -11.221ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 1.638ns (54.707%)  route 1.356ns (45.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.352    10.993    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                -11.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.011ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.326ns (38.686%)  route 0.517ns (61.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.127     2.843    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.326ns (38.686%)  route 0.517ns (61.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.127     2.843    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.326ns (38.686%)  route 0.517ns (61.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.127     2.843    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[6]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.326ns (38.686%)  route 0.517ns (61.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.127     2.843    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.054ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.766%)  route 0.561ns (63.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.171     2.887    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.766%)  route 0.561ns (63.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.171     2.887    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.766%)  route 0.561ns (63.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.171     2.887    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.766%)  route 0.561ns (63.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.171     2.887    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.066ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.326ns (36.380%)  route 0.570ns (63.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.181     2.896    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.066ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.326ns (36.380%)  route 0.570ns (63.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.181     2.896    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  3.066    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0
  To Clock:  clk_out2_DAC_test_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack      -11.360ns,  Total Violation     -135.729ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.360ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.638ns (52.289%)  route 1.494ns (47.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.491    11.132    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                -11.360    

Slack (VIOLATED) :        -11.360ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.638ns (52.289%)  route 1.494ns (47.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.491    11.132    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                -11.360    

Slack (VIOLATED) :        -11.360ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.638ns (52.289%)  route 1.494ns (47.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.491    11.132    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[8]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                -11.360    

Slack (VIOLATED) :        -11.360ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 1.638ns (52.289%)  route 1.494ns (47.711%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.491    11.132    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[9]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y70         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                -11.360    

Slack (VIOLATED) :        -11.351ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.638ns (52.413%)  route 1.487ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 0.334 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.483    11.124    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.496     0.334    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/C
                         clock pessimism              0.000     0.334    
                         clock uncertainty           -0.132     0.202    
    SLICE_X65Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.227    DAC_test_i/PWM_12b_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                -11.351    

Slack (VIOLATED) :        -11.351ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.638ns (52.413%)  route 1.487ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 0.334 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.483    11.124    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.496     0.334    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                         clock pessimism              0.000     0.334    
                         clock uncertainty           -0.132     0.202    
    SLICE_X65Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.227    DAC_test_i/PWM_12b_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                -11.351    

Slack (VIOLATED) :        -11.351ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.638ns (52.413%)  route 1.487ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 0.334 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.483    11.124    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.496     0.334    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
                         clock pessimism              0.000     0.334    
                         clock uncertainty           -0.132     0.202    
    SLICE_X65Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.227    DAC_test_i/PWM_12b_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                -11.351    

Slack (VIOLATED) :        -11.351ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.124ns  (logic 1.638ns (52.413%)  route 1.487ns (47.587%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 0.334 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.483    11.124    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.496     0.334    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
                         clock pessimism              0.000     0.334    
                         clock uncertainty           -0.132     0.202    
    SLICE_X65Y68         FDRE (Setup_fdre_C_R)       -0.429    -0.227    DAC_test_i/PWM_12b_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                -11.351    

Slack (VIOLATED) :        -11.221ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 1.638ns (54.707%)  route 1.356ns (45.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.352    10.993    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                -11.221    

Slack (VIOLATED) :        -11.221ns  (required time - arrival time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 1.638ns (54.707%)  route 1.356ns (45.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 0.333 - 2.308 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  8.000     8.000    
    C2                                                0.000     8.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     8.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         1.514     9.514 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           1.004    10.517    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.124    10.641 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.352    10.993    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.495     0.333    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/C
                         clock pessimism              0.000     0.333    
                         clock uncertainty           -0.132     0.201    
    SLICE_X65Y69         FDRE (Setup_fdre_C_R)       -0.429    -0.228    DAC_test_i/PWM_12b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.228    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                -11.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.011ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.326ns (38.686%)  route 0.517ns (61.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.127     2.843    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[4]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.326ns (38.686%)  route 0.517ns (61.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.127     2.843    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[5]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.326ns (38.686%)  route 0.517ns (61.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.127     2.843    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[6]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.011ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.326ns (38.686%)  route 0.517ns (61.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.127     2.843    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.851    -0.282    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y69         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[7]/C
                         clock pessimism              0.000    -0.282    
                         clock uncertainty            0.132    -0.150    
    SLICE_X65Y69         FDRE (Hold_fdre_C_R)        -0.018    -0.168    DAC_test_i/PWM_12b_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           2.843    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.054ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.766%)  route 0.561ns (63.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.171     2.887    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[0]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.766%)  route 0.561ns (63.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.171     2.887    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[1]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.766%)  route 0.561ns (63.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.171     2.887    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[2]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.054ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.326ns (36.766%)  route 0.561ns (63.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.171     2.887    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.853    -0.281    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y68         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[3]/C
                         clock pessimism              0.000    -0.281    
                         clock uncertainty            0.132    -0.149    
    SLICE_X65Y68         FDRE (Hold_fdre_C_R)        -0.018    -0.167    DAC_test_i/PWM_12b_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  3.054    

Slack (MET) :             3.066ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.326ns (36.380%)  route 0.570ns (63.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.181     2.896    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[10]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  3.066    

Slack (MET) :             3.066ns  (arrival time - required time)
  Source:                 resetn_0
                            (input port clocked by VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.326ns (36.380%)  route 0.570ns (63.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.084ns
    Phase Error              (PE):    0.083ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  2.000     2.000    
    C2                                                0.000     2.000 f  resetn_0 (IN)
                         net (fo=0)                   0.000     2.000    resetn_0
    C2                   IBUF (Prop_ibuf_I_O)         0.281     2.281 f  resetn_0_IBUF_inst/O
                         net (fo=3, routed)           0.390     2.671    DAC_test_i/PWM_12b_0/U0/nreset
    SLICE_X63Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.716 r  DAC_test_i/PWM_12b_0/U0/count[0]_i_1/O
                         net (fo=12, routed)          0.181     2.896    DAC_test_i/PWM_12b_0/U0/count
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.850    -0.283    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X65Y70         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/count_reg[11]/C
                         clock pessimism              0.000    -0.283    
                         clock uncertainty            0.132    -0.151    
    SLICE_X65Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.169    DAC_test_i/PWM_12b_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  3.066    





---------------------------------------------------------------------------------------------------
From Clock:  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0
  To Clock:  clk_out2_DAC_test_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.569ns,  Total Violation       -3.569ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.569ns  (required time - arrival time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.308ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@2.308ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 1.463ns (39.236%)  route 2.266ns (60.764%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.053ns = ( 0.255 - 2.308 ) 
    Source Clock Delay      (SCD):    -0.969ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.742    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.467    -5.725 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.070    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -3.974 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          1.610    -2.364    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.456    -1.908 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.939    -0.969    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882    -0.087 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/DOADO[8]
                         net (fo=2, routed)           1.931     1.843    DAC_test_i/PWM_12b_0/U0/D[8]
    SLICE_X39Y74         LUT4 (Prop_lut4_I0_O)        0.124     1.967 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.967    DAC_test_i/PWM_12b_0/U0/PWM0_carry__0_i_4_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     2.424 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.335     2.759    DAC_test_i/PWM_12b_0/U0/p_1_in
    SLICE_X39Y73         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      2.308     2.308 r  
    E3                                                0.000     2.308 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.308    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.726 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     4.907    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.736    -2.829 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    -1.253    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -1.162 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          1.417     0.255    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X39Y73         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/C
                         clock pessimism             -0.589    -0.334    
                         clock uncertainty           -0.213    -0.547    
    SLICE_X39Y73         FDRE (Setup_fdre_C_D)       -0.263    -0.810    DAC_test_i/PWM_12b_0/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                          -2.759    
  -------------------------------------------------------------------
                         slack                                 -3.569    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0  {rise@0.000ns fall@332.308ns period=664.615ns})
  Destination:            DAC_test_i/PWM_12b_0/U0/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_DAC_test_clk_wiz_0_0  {rise@0.000ns fall@1.154ns period=2.308ns})
  Path Group:             clk_out2_DAC_test_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_DAC_test_clk_wiz_0_0 rise@0.000ns - DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.349ns (33.189%)  route 0.703ns (66.811%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    0.072ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.319    -1.622 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.121    DAC_test_i/clk_wiz_0/inst/clk_out1_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.095 r  DAC_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12, routed)          0.581    -0.514    DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/CLK
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  DAC_test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q
                         net (fo=9, routed)           0.445     0.072    DAC_test_i/SineWave100s_0/U0/clk
    RAMB18_X2Y28         RAMB18E1                                     r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.204     0.276 r  DAC_test_i/SineWave100s_0/U0/count_reg_rep/DOADO[11]
                         net (fo=2, routed)           0.589     0.865    DAC_test_i/PWM_12b_0/U0/D[11]
    SLICE_X39Y74         LUT4 (Prop_lut4_I3_O)        0.049     0.914 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.914    DAC_test_i/PWM_12b_0/U0/PWM0_carry__0_i_1_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.096     1.010 r  DAC_test_i/PWM_12b_0/U0/PWM0_carry__0/CO[1]
                         net (fo=1, routed)           0.114     1.123    DAC_test_i/PWM_12b_0/U0/p_1_in
    SLICE_X39Y73         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_DAC_test_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    DAC_test_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  DAC_test_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.926    DAC_test_i/clk_wiz_0/inst/clk_in1_DAC_test_clk_wiz_0_0
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.634    -1.708 r  DAC_test_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.163    DAC_test_i/clk_wiz_0/inst/clk_out2_DAC_test_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.134 r  DAC_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=13, routed)          0.812    -0.321    DAC_test_i/PWM_12b_0/U0/clk
    SLICE_X39Y73         FDRE                                         r  DAC_test_i/PWM_12b_0/U0/PWM_reg/C
                         clock pessimism              0.087    -0.235    
                         clock uncertainty            0.213    -0.021    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.003    -0.018    DAC_test_i/PWM_12b_0/U0/PWM_reg
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  1.142    





