<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::R600SchedStrategy Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1R600SchedStrategy.html">R600SchedStrategy</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1R600SchedStrategy-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::R600SchedStrategy Class Reference<span class="mlabels"><span class="mlabel">final</span></span></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="R600MachineScheduler_8h_source.html">Target/AMDGPU/R600MachineScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::R600SchedStrategy:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600SchedStrategy__inherit__graph.png" border="0" usemap="#allvm_1_1R600SchedStrategy_inherit__map" alt="Inheritance graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::R600SchedStrategy:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1R600SchedStrategy__coll__graph.png" border="0" usemap="#allvm_1_1R600SchedStrategy_coll__map" alt="Collaboration graph"/></div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a84f28eec0ae860dcec435f0bd06f6b64"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#a84f28eec0ae860dcec435f0bd06f6b64">R600SchedStrategy</a> ()=default</td></tr>
<tr class="separator:a84f28eec0ae860dcec435f0bd06f6b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ab1a42b1533a2c912925f9bd8cadba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#a03ab1a42b1533a2c912925f9bd8cadba">~R600SchedStrategy</a> () override=default</td></tr>
<tr class="separator:a03ab1a42b1533a2c912925f9bd8cadba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1760a96cdc9e6f584b99740060fcee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *dag) override</td></tr>
<tr class="memdesc:a2c1760a96cdc9e6f584b99740060fcee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="classllvm_1_1R600SchedStrategy.html#a2c1760a96cdc9e6f584b99740060fcee">More...</a><br /></td></tr>
<tr class="separator:a2c1760a96cdc9e6f584b99740060fcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3351536ef89bb6fe156f754d2ee7c24c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#a3351536ef89bb6fe156f754d2ee7c24c">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode) override</td></tr>
<tr class="memdesc:a3351536ef89bb6fe156f754d2ee7c24c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the next node to schedule, or return NULL.  <a href="classllvm_1_1R600SchedStrategy.html#a3351536ef89bb6fe156f754d2ee7c24c">More...</a><br /></td></tr>
<tr class="separator:a3351536ef89bb6fe156f754d2ee7c24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1c22281512c39286cbb9bca97ae7b8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode) override</td></tr>
<tr class="memdesc:abe1c22281512c39286cbb9bca97ae7b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> that <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes.  <a href="classllvm_1_1R600SchedStrategy.html#abe1c22281512c39286cbb9bca97ae7b8">More...</a><br /></td></tr>
<tr class="separator:abe1c22281512c39286cbb9bca97ae7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c3bb2e44bfef1d9e7c5ea8d3f8be60"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="memdesc:aa3c3bb2e44bfef1d9e7c5ea8d3f8be60"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all predecessor dependencies have been resolved, free this node for top-down scheduling.  <a href="classllvm_1_1R600SchedStrategy.html#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">More...</a><br /></td></tr>
<tr class="separator:aa3c3bb2e44bfef1d9e7c5ea8d3f8be60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae49efe3ba813f5cb7a746245b9b0e1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) override</td></tr>
<tr class="memdesc:a4ae49efe3ba813f5cb7a746245b9b0e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all successor dependencies have been resolved, free this node for bottom-up scheduling.  <a href="classllvm_1_1R600SchedStrategy.html#a4ae49efe3ba813f5cb7a746245b9b0e1">More...</a><br /></td></tr>
<tr class="separator:a4ae49efe3ba813f5cb7a746245b9b0e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1MachineSchedStrategy"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1MachineSchedStrategy')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1MachineSchedStrategy.html">llvm::MachineSchedStrategy</a></td></tr>
<tr class="memitem:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3d07f24fe972db3fc65bd905a95a5bdb">~MachineSchedStrategy</a> ()=default</td></tr>
<tr class="separator:a3d07f24fe972db3fc65bd905a95a5bdb inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">initPolicy</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End, <a class="el" href="classunsigned.html">unsigned</a> NumRegionInstrs)</td></tr>
<tr class="memdesc:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Optionally override the per-region scheduling policy.  <a href="classllvm_1_1MachineSchedStrategy.html#ae3ec4fd225f0e252e6dfabc03d0903bf">More...</a><br /></td></tr>
<tr class="separator:ae3ec4fd225f0e252e6dfabc03d0903bf inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9671665fa833900c1b7d4dafe8f7c93e inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9671665fa833900c1b7d4dafe8f7c93e">dumpPolicy</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9671665fa833900c1b7d4dafe8f7c93e inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">shouldTrackPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if pressure tracking is needed before building the DAG and initializing this strategy.  <a href="classllvm_1_1MachineSchedStrategy.html#a0ee5c4dca10fa653801aa73cf1723f84">More...</a><br /></td></tr>
<tr class="separator:a0ee5c4dca10fa653801aa73cf1723f84 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">shouldTrackLaneMasks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if lanemasks should be tracked.  <a href="classllvm_1_1MachineSchedStrategy.html#af1f5d487c749cd8b3fe868e48b80a84d">More...</a><br /></td></tr>
<tr class="separator:af1f5d487c749cd8b3fe868e48b80a84d inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a9b216890fb3108d84248b54044fe2670">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9b216890fb3108d84248b54044fe2670 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42eed718d961aaef1f3715e91e3ccaf7 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">initialize</a> (<a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG)=0</td></tr>
<tr class="memdesc:a42eed718d961aaef1f3715e91e3ccaf7 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the strategy after building the DAG for a new region.  <a href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">More...</a><br /></td></tr>
<tr class="separator:a42eed718d961aaef1f3715e91e3ccaf7 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">enterMBB</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)</td></tr>
<tr class="memdesc:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that MBB is about to be processed.  <a href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">More...</a><br /></td></tr>
<tr class="separator:a2ecebd8a29fabb301a5799dc4d034667 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">leaveMBB</a> ()</td></tr>
<tr class="memdesc:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tell the strategy that current MBB is done.  <a href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">More...</a><br /></td></tr>
<tr class="separator:a1767939c59515562b576fc23075ef7df inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">registerRoots</a> ()</td></tr>
<tr class="memdesc:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify this strategy that all roots have been released (including those that depend on EntrySU or ExitSU).  <a href="classllvm_1_1MachineSchedStrategy.html#af9b2f5ad8048d175fc88cbd6684ac720">More...</a><br /></td></tr>
<tr class="separator:af9b2f5ad8048d175fc88cbd6684ac720 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8f81fac35fcedf80a58ef268409d328 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#ab8f81fac35fcedf80a58ef268409d328">pickNode</a> (<a class="el" href="classbool.html">bool</a> &amp;IsTopNode)=0</td></tr>
<tr class="memdesc:ab8f81fac35fcedf80a58ef268409d328 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pick the next node to schedule, or return NULL.  <a href="classllvm_1_1MachineSchedStrategy.html#ab8f81fac35fcedf80a58ef268409d328">More...</a><br /></td></tr>
<tr class="separator:ab8f81fac35fcedf80a58ef268409d328 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">scheduleTree</a> (<a class="el" href="classunsigned.html">unsigned</a> SubtreeID)</td></tr>
<tr class="memdesc:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scheduler callback to notify that a new subtree is scheduled.  <a href="classllvm_1_1MachineSchedStrategy.html#a3a8386beb0371134711bb85e91c5e616">More...</a><br /></td></tr>
<tr class="separator:a3a8386beb0371134711bb85e91c5e616 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be6a6d3b879d048d8df6ae13c7b9698 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">schedNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> IsTopNode)=0</td></tr>
<tr class="memdesc:a3be6a6d3b879d048d8df6ae13c7b9698 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> that <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes.  <a href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">More...</a><br /></td></tr>
<tr class="separator:a3be6a6d3b879d048d8df6ae13c7b9698 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a870625307391612fc91db410cf9820b0 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">releaseTopNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)=0</td></tr>
<tr class="memdesc:a870625307391612fc91db410cf9820b0 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all predecessor dependencies have been resolved, free this node for top-down scheduling.  <a href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">More...</a><br /></td></tr>
<tr class="separator:a870625307391612fc91db410cf9820b0 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee56664b72ea174c22ef095dc828a0b5 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">releaseBottomNode</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)=0</td></tr>
<tr class="memdesc:aee56664b72ea174c22ef095dc828a0b5 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="mdescLeft">&#160;</td><td class="mdescRight">When all successor dependencies have been resolved, free this node for bottom-up scheduling.  <a href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">More...</a><br /></td></tr>
<tr class="separator:aee56664b72ea174c22ef095dc828a0b5 inherit pub_methods_classllvm_1_1MachineSchedStrategy"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="R600MachineScheduler_8h_source.html#l00027">27</a> of file <a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a84f28eec0ae860dcec435f0bd06f6b64" name="a84f28eec0ae860dcec435f0bd06f6b64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f28eec0ae860dcec435f0bd06f6b64">&#9670;&nbsp;</a></span>R600SchedStrategy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1R600SchedStrategy.html">llvm::R600SchedStrategy::R600SchedStrategy</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a03ab1a42b1533a2c912925f9bd8cadba" name="a03ab1a42b1533a2c912925f9bd8cadba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ab1a42b1533a2c912925f9bd8cadba">&#9670;&nbsp;</a></span>~R600SchedStrategy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::R600SchedStrategy::~R600SchedStrategy </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a2c1760a96cdc9e6f584b99740060fcee" name="a2c1760a96cdc9e6f584b99740060fcee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1760a96cdc9e6f584b99740060fcee">&#9670;&nbsp;</a></span>initialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600SchedStrategy::initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *&#160;</td>
          <td class="paramname"><em>DAG</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the strategy after building the DAG for a new region. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a42eed718d961aaef1f3715e91e3ccaf7">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00027">27</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineFunction_8h_source.html#l00464">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00306">llvm::ScheduleDAGMI::hasVRegLiveness()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::MF</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::MRI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00558">llvm::ScheduleDAG::TII</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00559">llvm::ScheduleDAG::TRI</a>.</p>

</div>
</div>
<a id="a3351536ef89bb6fe156f754d2ee7c24c" name="a3351536ef89bb6fe156f754d2ee7c24c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3351536ef89bb6fe156f754d2ee7c24c">&#9670;&nbsp;</a></span>pickNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * R600SchedStrategy::pickNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>IsTopNode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Pick the next node to schedule, or return NULL. </p>
<p >Set IsTopNode to true to schedule the node at the top of the unscheduled region. Otherwise it will be scheduled at the bottom. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#ab8f81fac35fcedf80a58ef268409d328">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00057">57</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01137">llvm::ScheduleDAGInstrs::dumpNode()</a>, <a class="el" href="STLExtras_8h_source.html#l00209">llvm::empty()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00052">getWFCountLimitedByGPR()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00284">llvm::SUnit::isScheduled</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="STLExtras_8h_source.html#l01173">llvm::size()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>.</p>

</div>
</div>
<a id="a4ae49efe3ba813f5cb7a746245b9b0e1" name="a4ae49efe3ba813f5cb7a746245b9b0e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae49efe3ba813f5cb7a746245b9b0e1">&#9670;&nbsp;</a></span>releaseBottomNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600SchedStrategy::releaseBottomNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all successor dependencies have been resolved, free this node for bottom-up scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#aee56664b72ea174c22ef095dc828a0b5">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">193</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01137">llvm::ScheduleDAGInstrs::dumpNode()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00182">isPhysicalRegCopy()</a>, and <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>.</p>

</div>
</div>
<a id="aa3c3bb2e44bfef1d9e7c5ea8d3f8be60" name="aa3c3bb2e44bfef1d9e7c5ea8d3f8be60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3c3bb2e44bfef1d9e7c5ea8d3f8be60">&#9670;&nbsp;</a></span>releaseTopNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600SchedStrategy::releaseTopNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>When all predecessor dependencies have been resolved, free this node for top-down scheduling. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a870625307391612fc91db410cf9820b0">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00189">189</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01137">llvm::ScheduleDAGInstrs::dumpNode()</a>, and <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>.</p>

</div>
</div>
<a id="abe1c22281512c39286cbb9bca97ae7b8" name="abe1c22281512c39286cbb9bca97ae7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1c22281512c39286cbb9bca97ae7b8">&#9670;&nbsp;</a></span>schedNode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void R600SchedStrategy::schedNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsTopNode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Notify <a class="el" href="classllvm_1_1MachineSchedStrategy.html" title="MachineSchedStrategy - Interface to the scheduling algorithm used by ScheduleDAGMI.">MachineSchedStrategy</a> that <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> has scheduled an instruction and updated scheduled/remaining flags in the DAG nodes. </p>

<p>Implements <a class="el" href="classllvm_1_1MachineSchedStrategy.html#a3be6a6d3b879d048d8df6ae13c7b9698">llvm::MachineSchedStrategy</a>.</p>

<p class="definition">Definition at line <a class="el" href="R600MachineScheduler_8cpp_source.html#l00142">142</a> of file <a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00373">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00349">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00311">llvm::MachineOperand::isReg()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="MachineInstr_8h_source.html#l00471">llvm::MachineInstr::operands_begin()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00472">llvm::MachineInstr::operands_end()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="R600MachineScheduler_8h_source.html">R600MachineScheduler.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="R600MachineScheduler_8cpp_source.html">R600MachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:27:44 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
