# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TESTBENCHES_ALL.gen/sources_1/ip/dds_compiler_0/sim/dds_compiler_0.vhd" \
"../../../../TESTBENCHES_ALL.srcs/sources_1/new/Write_DDS.vhd" \
"../../../../TESTBENCHES_ALL.srcs/sources_1/new/DDS_TB.vhd" \

# Do not sort compile order
nosort
