// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module csr_enc_csr_enc_Pipeline_VITIS_LOOP_83_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        M,
        empty,
        a_address0,
        a_ce0,
        a_q0,
        data_address0,
        data_ce0,
        data_we0,
        data_d0,
        trunc_ln,
        nnz_1_out_i,
        nnz_1_out_o,
        nnz_1_out_o_ap_vld,
        grp_fu_138_p_din0,
        grp_fu_138_p_dout0,
        grp_fu_138_p_ce,
        grp_fu_428_p_din0,
        grp_fu_428_p_dout0,
        grp_fu_428_p_ce,
        grp_fu_431_p_din0,
        grp_fu_431_p_din1,
        grp_fu_431_p_opcode,
        grp_fu_431_p_dout0,
        grp_fu_431_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] M;
input  [13:0] empty;
output  [13:0] a_address0;
output   a_ce0;
input  [31:0] a_q0;
output  [11:0] data_address0;
output   data_ce0;
output   data_we0;
output  [31:0] data_d0;
input  [11:0] trunc_ln;
input  [31:0] nnz_1_out_i;
output  [31:0] nnz_1_out_o;
output   nnz_1_out_o_ap_vld;
output  [31:0] grp_fu_138_p_din0;
input  [31:0] grp_fu_138_p_dout0;
output   grp_fu_138_p_ce;
output  [31:0] grp_fu_428_p_din0;
input  [63:0] grp_fu_428_p_dout0;
output   grp_fu_428_p_ce;
output  [63:0] grp_fu_431_p_din0;
output  [63:0] grp_fu_431_p_din1;
output  [4:0] grp_fu_431_p_opcode;
input  [0:0] grp_fu_431_p_dout0;
output   grp_fu_431_p_ce;

reg ap_idle;
reg a_ce0;
reg[11:0] data_address0;
reg data_ce0;
reg data_we0;
reg[31:0] data_d0;
reg[31:0] nnz_1_out_o;
reg nnz_1_out_o_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] icmp_ln83_reg_271;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] j_1_reg_266;
reg   [31:0] j_1_reg_266_pp0_iter1_reg;
wire   [0:0] icmp_ln83_fu_127_p2;
reg   [0:0] icmp_ln83_reg_271_pp0_iter1_reg;
reg   [31:0] num_reg_280;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] num_reg_280_pp0_iter1_reg;
wire   [31:0] bitcast_ln356_fu_175_p1;
wire   [0:0] icmp_ln85_fu_198_p2;
reg   [0:0] icmp_ln85_reg_295;
wire   [0:0] icmp_ln85_1_fu_204_p2;
reg   [0:0] icmp_ln85_1_reg_300;
wire   [0:0] and_ln85_fu_214_p2;
reg   [0:0] and_ln85_reg_305;
reg   [0:0] and_ln85_reg_305_pp0_iter2_reg;
wire   [11:0] add_ln87_fu_233_p2;
reg   [11:0] add_ln87_reg_309;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln84_fu_149_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln86_fu_224_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln87_fu_250_p1;
wire   [31:0] nnz_fu_238_p2;
reg   [31:0] j_fu_50;
wire   [31:0] add_ln83_fu_133_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_j_1;
wire   [13:0] empty_19_fu_139_p1;
wire   [13:0] add_ln84_fu_143_p2;
wire   [31:0] data_V_fu_159_p1;
wire   [30:0] trunc_ln368_fu_163_p1;
wire   [31:0] p_Result_s_fu_167_p3;
wire   [63:0] bitcast_ln85_fu_180_p1;
wire   [10:0] tmp_s_fu_184_p4;
wire   [51:0] trunc_ln85_fu_194_p1;
wire   [0:0] or_ln85_fu_210_p2;
wire   [11:0] trunc_ln86_fu_229_p1;
wire    ap_block_pp0_stage0_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter2_stage0;
reg    ap_idle_pp0_0to1;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to3;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

csr_enc_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln83_fu_127_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_50 <= add_ln83_fu_133_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_50 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln85_reg_305) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln87_reg_309 <= add_ln87_fu_233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln85_reg_305 <= and_ln85_fu_214_p2;
        and_ln85_reg_305_pp0_iter2_reg <= and_ln85_reg_305;
        num_reg_280_pp0_iter1_reg <= num_reg_280;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln83_reg_271 <= icmp_ln83_fu_127_p2;
        icmp_ln83_reg_271_pp0_iter1_reg <= icmp_ln83_reg_271;
        icmp_ln85_1_reg_300 <= icmp_ln85_1_fu_204_p2;
        icmp_ln85_reg_295 <= icmp_ln85_fu_198_p2;
        j_1_reg_266 <= ap_sig_allocacmp_j_1;
        j_1_reg_266_pp0_iter1_reg <= j_1_reg_266;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln83_reg_271 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        num_reg_280 <= a_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_ce0 = 1'b1;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln83_reg_271 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln83_reg_271_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_50;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_address0 = zext_ln87_fu_250_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_address0 = zext_ln86_fu_224_p1;
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_d0 = grp_fu_138_p_dout0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        data_d0 = num_reg_280_pp0_iter1_reg;
    end else begin
        data_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln85_reg_305_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'd1 == and_ln85_reg_305) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_we0 = 1'b1;
    end else begin
        data_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln85_reg_305) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nnz_1_out_o = nnz_fu_238_p2;
    end else begin
        nnz_1_out_o = nnz_1_out_i;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln85_reg_305) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nnz_1_out_o_ap_vld = 1'b1;
    end else begin
        nnz_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((ap_idle_pp0_0to1 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter2_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_address0 = zext_ln84_fu_149_p1;

assign add_ln83_fu_133_p2 = (ap_sig_allocacmp_j_1 + 32'd1);

assign add_ln84_fu_143_p2 = (empty_19_fu_139_p1 + empty);

assign add_ln87_fu_233_p2 = (trunc_ln86_fu_229_p1 + trunc_ln);

assign and_ln85_fu_214_p2 = (or_ln85_fu_210_p2 & grp_fu_431_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign bitcast_ln356_fu_175_p1 = p_Result_s_fu_167_p3;

assign bitcast_ln85_fu_180_p1 = grp_fu_428_p_dout0;

assign data_V_fu_159_p1 = a_q0;

assign empty_19_fu_139_p1 = ap_sig_allocacmp_j_1[13:0];

assign grp_fu_138_p_ce = 1'b1;

assign grp_fu_138_p_din0 = j_1_reg_266_pp0_iter1_reg;

assign grp_fu_428_p_ce = 1'b1;

assign grp_fu_428_p_din0 = bitcast_ln356_fu_175_p1;

assign grp_fu_431_p_ce = 1'b1;

assign grp_fu_431_p_din0 = grp_fu_428_p_dout0;

assign grp_fu_431_p_din1 = 64'd4517329193108106637;

assign grp_fu_431_p_opcode = 5'd2;

assign icmp_ln83_fu_127_p2 = ((ap_sig_allocacmp_j_1 == M) ? 1'b1 : 1'b0);

assign icmp_ln85_1_fu_204_p2 = ((trunc_ln85_fu_194_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_198_p2 = ((tmp_s_fu_184_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign nnz_fu_238_p2 = (nnz_1_out_i + 32'd1);

assign or_ln85_fu_210_p2 = (icmp_ln85_reg_295 | icmp_ln85_1_reg_300);

assign p_Result_s_fu_167_p3 = {{1'd0}, {trunc_ln368_fu_163_p1}};

assign tmp_s_fu_184_p4 = {{bitcast_ln85_fu_180_p1[62:52]}};

assign trunc_ln368_fu_163_p1 = data_V_fu_159_p1[30:0];

assign trunc_ln85_fu_194_p1 = bitcast_ln85_fu_180_p1[51:0];

assign trunc_ln86_fu_229_p1 = nnz_1_out_i[11:0];

assign zext_ln84_fu_149_p1 = add_ln84_fu_143_p2;

assign zext_ln86_fu_224_p1 = nnz_1_out_i;

assign zext_ln87_fu_250_p1 = add_ln87_reg_309;

endmodule //csr_enc_csr_enc_Pipeline_VITIS_LOOP_83_2
