

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug 12 14:44:34 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       Chan_unroll
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      661|      661| 26.440 us | 26.440 us |  661|  661|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |      660|      660|       330|          -|          -|     2|    no    |
        | + Col_Loop          |      328|      328|       164|          -|          -|     2|    no    |
        |  ++ Filter1_Loop    |      162|      162|        54|          -|          -|     3|    no    |
        |   +++ W_Row_Loop    |       51|       51|        17|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |       15|       15|         5|          -|          -|     3|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     352|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      8|     433|     540|    -|
|Memory           |        0|      -|      64|      28|    -|
|Multiplexer      |        -|      -|       -|     158|    -|
|Register         |        -|      -|     148|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      8|     645|    1078|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_dEe_U1  |conv_1_fadd_32ns_dEe  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_fYi_U4  |conv_1_fcmp_32ns_fYi  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_eOg_U2  |conv_1_fmul_32ns_eOg  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_eOg_U3  |conv_1_fmul_32ns_eOg  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      8|  433|  540|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_weights_0_U  |conv_1_conv_weighbkb  |        0|  32|  14|    0|    27|   32|     1|          864|
    |conv_weights_1_U  |conv_1_conv_weighcud  |        0|  32|  14|    0|    27|   32|     1|          864|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  64|  28|    0|    54|   64|     2|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln26_1_fu_473_p2    |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_445_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_3_fu_462_p2    |     +    |      0|  0|   8|           6|           6|
    |add_ln26_fu_388_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln34_1_fu_340_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln34_fu_293_p2      |     +    |      0|  0|  13|           4|           4|
    |c_fu_283_p2             |     +    |      0|  0|  10|           2|           1|
    |f_fu_326_p2             |     +    |      0|  0|  10|           2|           1|
    |r_fu_259_p2             |     +    |      0|  0|  10|           2|           1|
    |wc_fu_435_p2            |     +    |      0|  0|  10|           2|           1|
    |wr_fu_356_p2            |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_456_p2    |     -    |      0|  0|   8|           6|           6|
    |sub_ln26_fu_378_p2      |     -    |      0|  0|  15|           5|           5|
    |sub_ln34_fu_314_p2      |     -    |      0|  0|  15|           5|           5|
    |and_ln33_fu_544_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_277_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln14_fu_320_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_350_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_429_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln33_1_fu_532_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_526_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_400_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_394_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_253_p2      |   icmp   |      0|  0|   9|           2|           3|
    |empty_9_fu_414_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_493_p2       |    or    |      0|  0|   5|           5|           1|
    |or_ln33_fu_538_p2       |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0             |  select  |      0|  0|  32|           1|          32|
    |merge_i_fu_420_p3       |  select  |      0|  0|  32|           1|          32|
    |select_ln7_i_fu_406_p3  |  select  |      0|  0|  31|           1|          31|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 352|         107|         162|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  53|         12|    1|         12|
    |c_0_reg_157      |   9|          2|    2|          4|
    |f_0_reg_169      |   9|          2|    2|          4|
    |grp_fu_227_p0    |  21|          4|   32|        128|
    |grp_fu_227_p1    |  21|          4|   32|        128|
    |r_0_reg_145      |   9|          2|    2|          4|
    |w_sum_0_reg_192  |   9|          2|   32|         64|
    |w_sum_1_reg_204  |   9|          2|   32|         64|
    |wc_0_reg_216     |   9|          2|    2|          4|
    |wr_0_reg_181     |   9|          2|    2|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 158|         34|  139|        416|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln26_reg_616       |   2|   0|    2|          0|
    |ap_CS_fsm              |  11|   0|   11|          0|
    |c_0_reg_157            |   2|   0|    2|          0|
    |c_reg_575              |   2|   0|    2|          0|
    |conv_out_addr_reg_598  |   4|   0|    4|          0|
    |f_0_reg_169            |   2|   0|    2|          0|
    |f_reg_588              |   2|   0|    2|          0|
    |r_0_reg_145            |   2|   0|    2|          0|
    |r_reg_562              |   2|   0|    2|          0|
    |sext_ln26_reg_611      |   6|   0|    6|          0|
    |sub_ln34_reg_580       |   5|   0|    5|          0|
    |tmp_1_1_reg_679        |  32|   0|   32|          0|
    |w_sum_0_reg_192        |  32|   0|   32|          0|
    |w_sum_1_reg_204        |  32|   0|   32|          0|
    |wc_0_reg_216           |   2|   0|    2|          0|
    |wc_reg_629             |   2|   0|    2|          0|
    |wr_0_reg_181           |   2|   0|    2|          0|
    |wr_reg_606             |   2|   0|    2|          0|
    |zext_ln11_reg_567      |   2|   0|    4|          2|
    |zext_ln34_2_reg_593    |   2|   0|    6|          4|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 148|   0|  154|          6|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |    4|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

