INFO-FLOW: Workspace C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5 opened at Thu Dec 29 15:52:14 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 2.051 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.194 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.213 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.155 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./HLS_final_vitis/solution5/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution5/directives.tcl
Execute     set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/wrapper.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling HLS_Final_vitis_src/wrapper.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang HLS_Final_vitis_src/wrapper.cpp -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.cpp.clang.err.log 
Command       ap_eval done; 0.102 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dpu_keygen -name=dpu_keygen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/.systemc_flag -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/all.directive.json -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.104 sec.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/spu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling HLS_Final_vitis_src/spu.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang HLS_Final_vitis_src/spu.cpp -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dpu_keygen -name=dpu_keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/.systemc_flag -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/all.directive.json -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.128 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.104 sec.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/dpu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling HLS_Final_vitis_src/dpu.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang HLS_Final_vitis_src/dpu.cpp -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dpu_keygen -name=dpu_keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/.systemc_flag -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/all.directive.json -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.156 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.108 sec.
WARNING: [HLS 207-5292] unused parameter 'arg' (HLS_Final_vitis_src/dpu.cpp:137:105)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:139:9)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:140:9)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:141:9)
WARNING: [HLS 207-5514] ALLOCATION pragma conflicts with inline, and will be ignored (HLS_Final_vitis_src/dpu.cpp:142:9)
WARNING: [HLS 207-5292] unused parameter 'rb' (HLS_Final_vitis_src/dpu.cpp:427:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.005 seconds; current allocated memory: 1.416 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.g.bc" "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.g.bc" "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.g.bc"  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/wrapper.g.bc C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/spu.g.bc C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu.g.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.0.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.321 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.322 sec.
Execute       run_link_or_opt -opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dpu_keygen -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dpu_keygen -reflow-float-conversion -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.869 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.872 sec.
Execute       run_link_or_opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dpu_keygen 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dpu_keygen -mllvm -hls-db-dir -mllvm C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.lto.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 74.554 sec.
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:146:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:382:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:147:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:380:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:379:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:373:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:149:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:371:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:368:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:364:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:157:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:362:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:359:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:355:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:354:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:159:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:352:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:349:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:346:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:162:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_intt(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:344:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:333:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:165:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_ntt(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:331:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:325:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:167:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:323:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:322:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:316:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:172:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:314:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:311:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:307:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:173:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:305:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:302:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:175:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:295:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:292:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:285:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:284:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:183:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:282:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:274:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:184:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:272:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:263:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:186:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:187:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:260:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:259:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:254:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:191:3)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:252:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:251:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:245:5)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:194:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:243:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:240:4)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:236:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:196:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:234:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:231:5)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:227:6)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:226:6)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:200:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:224:6)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:223:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p3(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:214:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:203:2)
INFO: [HLS 214-131] Inlining function 'DPU::read_p2(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:212:4)
INFO: [HLS 214-131] Inlining function 'DPU::read_p1(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:211:2)
INFO: [HLS 214-131] Inlining function 'DPU::write_p4(unsigned char)' into 'DPU::dpu_func(unsigned char, unsigned char, unsigned char, unsigned char, unsigned char, unsigned char)' (HLS_Final_vitis_src/dpu.cpp:205:4)
INFO: [HLS 214-210] Disaggregating variable 'dpu' (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (HLS_Final_vitis_src/dpu.cpp:60:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_1' (HLS_Final_vitis_src/dpu.cpp:68:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_1' (HLS_Final_vitis_src/dpu.cpp:80:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_88_1' (HLS_Final_vitis_src/dpu.cpp:88:19) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (HLS_Final_vitis_src/dpu.cpp:107:20) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_1' (HLS_Final_vitis_src/dpu.cpp:123:20) in function 'DPU::dpu_func' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:137:0)
INFO: [HLS 214-186] Unrolling loop 'DPU_UNIT_LOOP' (HLS_Final_vitis_src/dpu.cpp:389:15) in function 'DPU::dpu_unit' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:388:0)
INFO: [HLS 214-178] Inlining function 'SPU::load64(unsigned char const*)' into 'SPU::shake_absorb(unsigned int, unsigned char const*, unsigned long) (.15)' (HLS_Final_vitis_src/spu.cpp:341:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeeze(unsigned int, unsigned char*, unsigned long) (.6)' (HLS_Final_vitis_src/spu.cpp:426:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' (HLS_Final_vitis_src/spu.cpp:409:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'DPU::read_p5(unsigned char) (.39)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_p5(unsigned char) (.36)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:427:0)
INFO: [HLS 214-178] Inlining function 'DPU::DPU()' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_Mem(int*, unsigned char)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:13:20)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.pMem': Complete reshaping on dimension 2. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p1': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p2': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p3': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p4': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p5': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'tmp': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:22:10)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/spu.cpp:327:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:14:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:13:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 80.792 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.416 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dpu_keygen -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.0.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 10.307 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.318 seconds; current allocated memory: 1.416 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.1.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 2.196 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.2.prechk.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] HLS_Final_vitis_src/dpu.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.245 seconds; current allocated memory: 1.416 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.g.1.bc to C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.o.1.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_533_2' (HLS_Final_vitis_src/spu.cpp:523) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_433_2' (HLS_Final_vitis_src/dpu.cpp:433) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_446_4' (HLS_Final_vitis_src/dpu.cpp:446) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_460_6' (HLS_Final_vitis_src/dpu.cpp:460) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_497_8' (HLS_Final_vitis_src/dpu.cpp:497) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_525_10' (HLS_Final_vitis_src/dpu.cpp:525) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_543_12' (HLS_Final_vitis_src/dpu.cpp:543) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_14' (HLS_Final_vitis_src/dpu.cpp:558) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_570_16' (HLS_Final_vitis_src/dpu.cpp:570) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (HLS_Final_vitis_src/dpu.cpp:75) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_433_2' (HLS_Final_vitis_src/dpu.cpp:433) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_ADD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:144) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:155) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP2' (HLS_Final_vitis_src/dpu.cpp:163) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP3' (HLS_Final_vitis_src/dpu.cpp:170) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:181) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:192) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:201) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:209) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:221) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:232) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:241) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:249) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP5' (HLS_Final_vitis_src/dpu.cpp:258) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_CADDQ_LOOP1' (HLS_Final_vitis_src/dpu.cpp:270) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_POW2ROUND_LOOP1' (HLS_Final_vitis_src/dpu.cpp:280) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:293) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:303) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:312) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:320) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:329) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:342) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:350) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:360) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:369) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:377) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (HLS_Final_vitis_src/dpu.cpp:40) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (HLS_Final_vitis_src/dpu.cpp:41) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (HLS_Final_vitis_src/dpu.cpp:43) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_6' (HLS_Final_vitis_src/dpu.cpp:49) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_7' (HLS_Final_vitis_src/dpu.cpp:54) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_8' (HLS_Final_vitis_src/dpu.cpp:55) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_9' (HLS_Final_vitis_src/dpu.cpp:56) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_503_2' (HLS_Final_vitis_src/spu.cpp:506) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_99_1' (HLS_Final_vitis_src/dpu.cpp:99) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_1' (HLS_Final_vitis_src/wrapper.cpp:56) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_2' (HLS_Final_vitis_src/wrapper.cpp:61) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_3' (HLS_Final_vitis_src/wrapper.cpp:62) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_4' (HLS_Final_vitis_src/wrapper.cpp:63) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'dpu_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::sample_eta' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
Command         transform done; 38.576 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.o.1.tmp.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:43:28) to (HLS_Final_vitis_src/dpu.cpp:43:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:49:28) to (HLS_Final_vitis_src/dpu.cpp:49:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/spu.cpp:504:9) to (HLS_Final_vitis_src/spu.cpp:514:10) in function 'dpu_keygen'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/spu.cpp:534:9) to (HLS_Final_vitis_src/spu.cpp:539:10) in function 'SPU::sample_eta'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HLS_Final_vitis_src/dpu.cpp:425:1) in function 'DPU::dpu_unit'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SPU::KeccakF1600_StatePermute' (HLS_Final_vitis_src/spu.cpp:61:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DPU::dpu_func' (HLS_Final_vitis_src/dpu.cpp:62:20)...3 expression(s) balanced.
Command         transform done; 1.682 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 40 seconds. CPU system time: 0 seconds. Elapsed time: 40.261 seconds; current allocated memory: 1.416 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.o.2.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_3' (HLS_Final_vitis_src/dpu.cpp:42:27) in function 'dpu_keygen'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_5' (HLS_Final_vitis_src/dpu.cpp:48:27) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_500_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'SAMPA_LOOP1' (HLS_Final_vitis_src/wrapper.cpp:33:30) in function 'dpu_keygen' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'SAMPA_LOOP0' (HLS_Final_vitis_src/wrapper.cpp:32:30) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'SAMPETA_LOOP0' (HLS_Final_vitis_src/wrapper.cpp:38:32) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'SAMPETA_LOOP1' (HLS_Final_vitis_src/wrapper.cpp:43:32) in function 'dpu_keygen' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_1' (HLS_Final_vitis_src/spu.cpp:408:44) in function 'SPU::sample_eta' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_458_5' (HLS_Final_vitis_src/dpu.cpp:458:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_496_7' (HLS_Final_vitis_src/dpu.cpp:496:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_523_9' (HLS_Final_vitis_src/dpu.cpp:523:29) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_542_11' (HLS_Final_vitis_src/dpu.cpp:542:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_556_13' (HLS_Final_vitis_src/dpu.cpp:556:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_431_1' (HLS_Final_vitis_src/dpu.cpp:431:29) in function 'DPU::dpu_pack' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_MATMUL_LOOP0' (HLS_Final_vitis_src/dpu.cpp:220:27) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_NTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:291:24) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_INTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:340:25) in function 'DPU::dpu_func' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:352:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:356:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:361:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0' (HLS_Final_vitis_src/dpu.cpp:95:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:40:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:41:82)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:44:57)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:50:62)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:54:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:55:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:56:83)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:99:56)
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:82:16)
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:90:16)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:291:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:292:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:293:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:294:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:295:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:296:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:297:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:298:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:299:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:301:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:302:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:303:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:304:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:305:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:306:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:307:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:308:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:309:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:310:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:311:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:312:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:313:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:314:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:315:15)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this_pMem'.
Command         transform done; 5.085 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.087 seconds; current allocated memory: 1.416 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 57.925 sec.
Command     elaborate done; 140.944 sec.
Execute     ap_eval exec zip -j C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dpu_keygen' ...
Execute       ap_set_top_model dpu_keygen 
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_383_6' to 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_385_7' to 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_12_1' to 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1' to 'shake_absorb_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_squeeze.2' to 'shake_squeeze_2'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3' to 'shake_absorb_3'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_497_8' to 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_95_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_13' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_525_10' to 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_15' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_558_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_558_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_543_12' to 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_95_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_75_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_460_6' to 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4' to 'dpu_pack_4'.
Command       ap_set_top_model done; 0.138 sec.
Execute       get_model_list dpu_keygen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dpu_keygen 
Execute       preproc_iomode -model dpu_pack.4 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_63_4 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_62_3 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_61_2 
Execute       preproc_iomode -model shake_squeeze 
Execute       preproc_iomode -model shake_absorb.3 
Execute       preproc_iomode -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       preproc_iomode -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       preproc_iomode -model dpu_pack 
Execute       preproc_iomode -model dpu_pack_Pipeline_VITIS_LOOP_433_2 
Execute       preproc_iomode -model dpu_pack_Pipeline_VITIS_LOOP_75_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_56_1 
Execute       preproc_iomode -model dpu_func 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       preproc_iomode -model dpu_unit 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_99_19 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_99_18 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_99_17 
Execute       preproc_iomode -model sample_eta 
Execute       preproc_iomode -model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       preproc_iomode -model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_99_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       preproc_iomode -model shake_absorb 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       preproc_iomode -model shake_squeeze.2 
Execute       preproc_iomode -model shake_absorb.1 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       preproc_iomode -model KeccakF1600_StatePermute 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       get_model_list dpu_keygen -filter all-wo-channel 
INFO-FLOW: Model list for configure: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_99_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_99_17 dpu_keygen_Pipeline_VITIS_LOOP_99_18 dpu_keygen_Pipeline_VITIS_LOOP_99_19 dpu_unit dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_56_1 dpu_pack_Pipeline_VITIS_LOOP_75_1 dpu_pack_Pipeline_VITIS_LOOP_433_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_61_2 dpu_keygen_Pipeline_VITIS_LOOP_62_3 dpu_keygen_Pipeline_VITIS_LOOP_63_4 dpu_pack.4_Pipeline_VITIS_LOOP_497_8 dpu_pack.4_Pipeline_VITIS_LOOP_95_1 dpu_pack.4_Pipeline_VITIS_LOOP_75_13 dpu_pack.4_Pipeline_VITIS_LOOP_525_10 dpu_pack.4_Pipeline_VITIS_LOOP_75_15 dpu_pack.4_Pipeline_VITIS_LOOP_558_14 dpu_pack.4_Pipeline_VITIS_LOOP_543_12 dpu_pack.4_Pipeline_VITIS_LOOP_95_14 dpu_pack.4_Pipeline_VITIS_LOOP_75_1 dpu_pack.4_Pipeline_VITIS_LOOP_460_6 dpu_pack.4 dpu_keygen
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_41_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_54_7 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_55_8 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_56_9 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_321_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Configuring Module : KeccakF1600_StatePermute ...
Execute       set_default_model KeccakF1600_StatePermute 
Execute       apply_spec_resource_limit KeccakF1600_StatePermute 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Configuring Module : shake_absorb.1 ...
Execute       set_default_model shake_absorb.1 
Execute       apply_spec_resource_limit shake_absorb.1 
INFO-FLOW: Configuring Module : shake_squeeze.2 ...
Execute       set_default_model shake_squeeze.2 
Execute       apply_spec_resource_limit shake_squeeze.2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_321_16 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_351_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_360_2 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_12_12 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO-FLOW: Configuring Module : shake_absorb ...
Execute       set_default_model shake_absorb 
Execute       apply_spec_resource_limit shake_absorb 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_503_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_99_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_1 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_99_1 
INFO-FLOW: Configuring Module : sample_eta_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       apply_spec_resource_limit sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Configuring Module : sample_eta_Pipeline_VITIS_LOOP_533_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       apply_spec_resource_limit sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO-FLOW: Configuring Module : sample_eta ...
Execute       set_default_model sample_eta 
Execute       apply_spec_resource_limit sample_eta 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_99_17 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_17 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_99_17 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_99_18 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_18 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_99_18 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_99_19 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_19 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_99_19 
INFO-FLOW: Configuring Module : dpu_unit ...
Execute       set_default_model dpu_unit 
Execute       apply_spec_resource_limit dpu_unit 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_CADDQ_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_RD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_RD_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_RD_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_ADD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO-FLOW: Configuring Module : dpu_func ...
Execute       set_default_model dpu_func 
Execute       apply_spec_resource_limit dpu_func 
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'dpu_unit'.
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_56_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_1 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_56_1 
INFO-FLOW: Configuring Module : dpu_pack_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_75_1 
Execute       apply_spec_resource_limit dpu_pack_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Configuring Module : dpu_pack_Pipeline_VITIS_LOOP_433_2 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_433_2 
Execute       apply_spec_resource_limit dpu_pack_Pipeline_VITIS_LOOP_433_2 
INFO-FLOW: Configuring Module : dpu_pack ...
Execute       set_default_model dpu_pack 
Execute       apply_spec_resource_limit dpu_pack 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_321_110 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO-FLOW: Configuring Module : shake_absorb.3_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       apply_spec_resource_limit shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Configuring Module : shake_absorb.3_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       apply_spec_resource_limit shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Configuring Module : shake_absorb.3 ...
Execute       set_default_model shake_absorb.3 
Execute       apply_spec_resource_limit shake_absorb.3 
INFO-FLOW: Configuring Module : shake_squeeze ...
Execute       set_default_model shake_squeeze 
Execute       apply_spec_resource_limit shake_squeeze 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_61_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_2 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_61_2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_62_3 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_3 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_62_3 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_63_4 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_63_4 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_63_4 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_497_8 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_497_8 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_95_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_95_1 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_75_13 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_75_13 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_525_10 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_525_10 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_75_15 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_75_15 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_558_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_558_14 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_543_12 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_543_12 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_95_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_95_14 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_460_6 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_460_6 
INFO-FLOW: Configuring Module : dpu_pack.4 ...
Execute       set_default_model dpu_pack.4 
Execute       apply_spec_resource_limit dpu_pack.4 
INFO-FLOW: Configuring Module : dpu_keygen ...
Execute       set_default_model dpu_keygen 
Execute       apply_spec_resource_limit dpu_keygen 
INFO-FLOW: Model list for preprocess: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_99_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_99_17 dpu_keygen_Pipeline_VITIS_LOOP_99_18 dpu_keygen_Pipeline_VITIS_LOOP_99_19 dpu_unit dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_56_1 dpu_pack_Pipeline_VITIS_LOOP_75_1 dpu_pack_Pipeline_VITIS_LOOP_433_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_61_2 dpu_keygen_Pipeline_VITIS_LOOP_62_3 dpu_keygen_Pipeline_VITIS_LOOP_63_4 dpu_pack.4_Pipeline_VITIS_LOOP_497_8 dpu_pack.4_Pipeline_VITIS_LOOP_95_1 dpu_pack.4_Pipeline_VITIS_LOOP_75_13 dpu_pack.4_Pipeline_VITIS_LOOP_525_10 dpu_pack.4_Pipeline_VITIS_LOOP_75_15 dpu_pack.4_Pipeline_VITIS_LOOP_558_14 dpu_pack.4_Pipeline_VITIS_LOOP_543_12 dpu_pack.4_Pipeline_VITIS_LOOP_95_14 dpu_pack.4_Pipeline_VITIS_LOOP_75_1 dpu_pack.4_Pipeline_VITIS_LOOP_460_6 dpu_pack.4 dpu_keygen
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_41_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_54_7 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_55_8 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_56_9 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_321_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePermute ...
Execute       set_default_model KeccakF1600_StatePermute 
Execute       cdfg_preprocess -model KeccakF1600_StatePermute 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Preprocessing Module: shake_absorb.1 ...
Execute       set_default_model shake_absorb.1 
Execute       cdfg_preprocess -model shake_absorb.1 
Execute       rtl_gen_preprocess shake_absorb.1 
INFO-FLOW: Preprocessing Module: shake_squeeze.2 ...
Execute       set_default_model shake_squeeze.2 
Execute       cdfg_preprocess -model shake_squeeze.2 
Execute       rtl_gen_preprocess shake_squeeze.2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_321_16 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_351_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_360_2 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_12_12 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO-FLOW: Preprocessing Module: shake_absorb ...
Execute       set_default_model shake_absorb 
Execute       cdfg_preprocess -model shake_absorb 
Execute       rtl_gen_preprocess shake_absorb 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_503_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_99_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_1 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_99_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_99_1 
INFO-FLOW: Preprocessing Module: sample_eta_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       cdfg_preprocess -model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Preprocessing Module: sample_eta_Pipeline_VITIS_LOOP_533_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       cdfg_preprocess -model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO-FLOW: Preprocessing Module: sample_eta ...
Execute       set_default_model sample_eta 
Execute       cdfg_preprocess -model sample_eta 
Execute       rtl_gen_preprocess sample_eta 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_99_17 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_17 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_99_17 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_99_17 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_99_18 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_18 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_99_18 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_99_18 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_99_19 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_19 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_99_19 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_99_19 
INFO-FLOW: Preprocessing Module: dpu_unit ...
Execute       set_default_model dpu_unit 
Execute       cdfg_preprocess -model dpu_unit 
Execute       rtl_gen_preprocess dpu_unit 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_RD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_RD_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_RD_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_ADD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO-FLOW: Preprocessing Module: dpu_func ...
Execute       set_default_model dpu_func 
Execute       cdfg_preprocess -model dpu_func 
Execute       rtl_gen_preprocess dpu_func 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_56_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_1 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_56_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_56_1 
INFO-FLOW: Preprocessing Module: dpu_pack_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_75_1 
Execute       cdfg_preprocess -model dpu_pack_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Preprocessing Module: dpu_pack_Pipeline_VITIS_LOOP_433_2 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_433_2 
Execute       cdfg_preprocess -model dpu_pack_Pipeline_VITIS_LOOP_433_2 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_433_2 
INFO-FLOW: Preprocessing Module: dpu_pack ...
Execute       set_default_model dpu_pack 
Execute       cdfg_preprocess -model dpu_pack 
Execute       rtl_gen_preprocess dpu_pack 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_321_110 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO-FLOW: Preprocessing Module: shake_absorb.3_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       cdfg_preprocess -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Preprocessing Module: shake_absorb.3_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       cdfg_preprocess -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Preprocessing Module: shake_absorb.3 ...
Execute       set_default_model shake_absorb.3 
Execute       cdfg_preprocess -model shake_absorb.3 
Execute       rtl_gen_preprocess shake_absorb.3 
INFO-FLOW: Preprocessing Module: shake_squeeze ...
Execute       set_default_model shake_squeeze 
Execute       cdfg_preprocess -model shake_squeeze 
Execute       rtl_gen_preprocess shake_squeeze 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_61_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_2 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_61_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_61_2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_62_3 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_3 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_62_3 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_62_3 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_63_4 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_63_4 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_63_4 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_63_4 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_497_8 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_497_8 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_95_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_95_1 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_75_13 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_75_13 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_525_10 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_525_10 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_75_15 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_75_15 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_558_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_558_14 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_543_12 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_543_12 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_95_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_95_14 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_75_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_75_1 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_460_6 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_460_6 
INFO-FLOW: Preprocessing Module: dpu_pack.4 ...
Execute       set_default_model dpu_pack.4 
Execute       cdfg_preprocess -model dpu_pack.4 
Execute       rtl_gen_preprocess dpu_pack.4 
INFO-FLOW: Preprocessing Module: dpu_keygen ...
Execute       set_default_model dpu_keygen 
Execute       cdfg_preprocess -model dpu_keygen 
Execute       rtl_gen_preprocess dpu_keygen 
INFO-FLOW: Model list for synthesis: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_99_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_99_17 dpu_keygen_Pipeline_VITIS_LOOP_99_18 dpu_keygen_Pipeline_VITIS_LOOP_99_19 dpu_unit dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_56_1 dpu_pack_Pipeline_VITIS_LOOP_75_1 dpu_pack_Pipeline_VITIS_LOOP_433_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_61_2 dpu_keygen_Pipeline_VITIS_LOOP_62_3 dpu_keygen_Pipeline_VITIS_LOOP_63_4 dpu_pack.4_Pipeline_VITIS_LOOP_497_8 dpu_pack.4_Pipeline_VITIS_LOOP_95_1 dpu_pack.4_Pipeline_VITIS_LOOP_75_13 dpu_pack.4_Pipeline_VITIS_LOOP_525_10 dpu_pack.4_Pipeline_VITIS_LOOP_75_15 dpu_pack.4_Pipeline_VITIS_LOOP_558_14 dpu_pack.4_Pipeline_VITIS_LOOP_543_12 dpu_pack.4_Pipeline_VITIS_LOOP_95_14 dpu_pack.4_Pipeline_VITIS_LOOP_75_1 dpu_pack.4_Pipeline_VITIS_LOOP_460_6 dpu_pack.4 dpu_keygen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_41_2.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_41_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_54_7.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_54_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_55_8.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_55_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_56_9.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_56_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_321_1.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_321_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_8', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_10', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_12', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.107 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_369_4.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_369_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePermute 
Execute       schedule -model KeccakF1600_StatePermute 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'KeccakF1600_StatePermute': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.535 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.612 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/KeccakF1600_StatePermute.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.163 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/KeccakF1600_StatePermute.sched.adb -f 
INFO-FLOW: Finish scheduling KeccakF1600_StatePermute.
Execute       set_default_model KeccakF1600_StatePermute 
Execute       bind -model KeccakF1600_StatePermute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.251 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.487 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/KeccakF1600_StatePermute.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.558 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/KeccakF1600_StatePermute.bind.adb -f 
INFO-FLOW: Finish binding KeccakF1600_StatePermute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_376_5.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.214 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_376_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_383_6.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_383_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_385_7.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_385_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_12_1.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_12_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1 
Execute       schedule -model shake_absorb.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1.
Execute       set_default_model shake_absorb.1 
Execute       bind -model shake_absorb.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.249 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.565 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_squeeze.2 
Execute       schedule -model shake_squeeze.2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_2', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze_2.sched.adb -f 
INFO-FLOW: Finish scheduling shake_squeeze.2.
Execute       set_default_model shake_squeeze.2 
Execute       bind -model shake_squeeze.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.215 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.456 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze_2.bind.adb -f 
INFO-FLOW: Finish binding shake_squeeze.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_321_16.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_321_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_351_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_351_1.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_351_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_12_1.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_12_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_360_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_360_2.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_360_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_369_4.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_369_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_376_5.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_376_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_383_6.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_383_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_385_7.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_385_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_12_12.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_12_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb 
Execute       schedule -model shake_absorb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.
Execute       set_default_model shake_absorb 
Execute       bind -model shake_absorb 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.277 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.586 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_10_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_12_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_14_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_417_2.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_417_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_503_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln514', HLS_Final_vitis_src/spu.cpp:514)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load', HLS_Final_vitis_src/spu.cpp:506) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_503_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_503_2.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_503_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_1 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_99_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_99_1.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_1 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_99_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_99_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       schedule -model sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.176 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.sched.adb -f 
INFO-FLOW: Finish scheduling sample_eta_Pipeline_VITIS_LOOP_417_2.
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       bind -model sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.bind.adb -f 
INFO-FLOW: Finish binding sample_eta_Pipeline_VITIS_LOOP_417_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       schedule -model sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln539', HLS_Final_vitis_src/spu.cpp:539)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_533_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.sched.adb -f 
INFO-FLOW: Finish scheduling sample_eta_Pipeline_VITIS_LOOP_533_2.
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       bind -model sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.bind.adb -f 
INFO-FLOW: Finish binding sample_eta_Pipeline_VITIS_LOOP_533_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sample_eta 
Execute       schedule -model sample_eta 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta.sched.adb -f 
INFO-FLOW: Finish scheduling sample_eta.
Execute       set_default_model sample_eta 
Execute       bind -model sample_eta 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.624 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.604 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta.bind.adb -f 
INFO-FLOW: Finish binding sample_eta.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_17 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_99_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.712 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_17.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_99_17.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_17 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_99_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_17.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_99_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_18 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_99_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_18.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_99_18.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_18 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_99_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_18.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_99_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_19 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_99_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_99_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_19.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_99_19.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_99_19 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_99_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_19.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_99_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_unit 
Execute       schedule -model dpu_unit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dpu_unit'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dpu_unit'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.295 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.376 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_unit.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.168 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_unit.sched.adb -f 
Command       db_write done; 0.616 sec.
INFO-FLOW: Finish scheduling dpu_unit.
Execute       set_default_model dpu_unit 
Execute       bind -model dpu_unit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.318 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.102 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_unit.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.904 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_unit.bind.adb -f 
Command       db_write done; 0.751 sec.
INFO-FLOW: Finish binding dpu_unit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_20_write_ln293', HLS_Final_vitis_src/dpu.cpp:293) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:296 on local variable 'this_p4_20' and 'load' operation ('this_p4_20_load_1', HLS_Final_vitis_src/dpu.cpp:296) on local variable 'this_p4_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.782 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.376 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.403 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.716 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_21_write_ln303', HLS_Final_vitis_src/dpu.cpp:303) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:306 on local variable 'this_p4_21' and 'load' operation ('this_p4_21_load_1', HLS_Final_vitis_src/dpu.cpp:306) on local variable 'this_p4_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.853 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.351 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.375 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.705 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_22_write_ln312', HLS_Final_vitis_src/dpu.cpp:312) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:315 on local variable 'this_p4_22' and 'load' operation ('this_p4_22_load_1', HLS_Final_vitis_src/dpu.cpp:315) on local variable 'this_p4_22'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.831 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.352 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.375 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.702 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_23_write_ln320', HLS_Final_vitis_src/dpu.cpp:320) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:324 on local variable 'this_p4_23' and 'load' operation ('this_p4_23_load_1', HLS_Final_vitis_src/dpu.cpp:324) on local variable 'this_p4_23'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.834 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.358 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.385 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.706 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_24_write_ln329', HLS_Final_vitis_src/dpu.cpp:329) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:332 on local variable 'this_p4_24' and 'load' operation ('this_p4_24_load_1', HLS_Final_vitis_src/dpu.cpp:332) on local variable 'this_p4_24'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_NTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.217 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.967 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP5.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.388 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.472 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.695 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_POW2ROUND_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_18_write_ln280', HLS_Final_vitis_src/dpu.cpp:280) of variable 'this_p4_ret4', HLS_Final_vitis_src/dpu.cpp:283 on local variable 'this_p4_18' and 'load' operation ('this_p4_18_load_1', HLS_Final_vitis_src/dpu.cpp:283) on local variable 'this_p4_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'FUNC_POW2ROUND_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.892 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.386 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.413 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.703 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_CADDQ_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_17_write_ln270', HLS_Final_vitis_src/dpu.cpp:270) of variable 'this_p4_ret3', HLS_Final_vitis_src/dpu.cpp:273 on local variable 'this_p4_17' and 'load' operation ('this_p4_17_load_1', HLS_Final_vitis_src/dpu.cpp:273) on local variable 'this_p4_17'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_CADDQ_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.836 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_CADDQ_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.361 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.383 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.71 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_CADDQ_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_10_write_ln221', HLS_Final_vitis_src/dpu.cpp:221) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:225 on local variable 'this_p4_10' and 'load' operation ('this_p4_10_load_1', HLS_Final_vitis_src/dpu.cpp:225) on local variable 'this_p4_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.853 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.358 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.385 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.713 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_11_write_ln232', HLS_Final_vitis_src/dpu.cpp:232) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:235 on local variable 'this_p4_11' and 'load' operation ('this_p4_11_load_1', HLS_Final_vitis_src/dpu.cpp:235) on local variable 'this_p4_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.846 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.358 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.689 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_12_write_ln241', HLS_Final_vitis_src/dpu.cpp:241) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:244 on local variable 'this_p4_12' and 'load' operation ('this_p4_12_load_1', HLS_Final_vitis_src/dpu.cpp:244) on local variable 'this_p4_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.821 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.364 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.388 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.682 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_13_write_ln249', HLS_Final_vitis_src/dpu.cpp:249) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:253 on local variable 'this_p4_13' and 'load' operation ('this_p4_13_load_1', HLS_Final_vitis_src/dpu.cpp:253) on local variable 'this_p4_13'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MATMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.821 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.359 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.384 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.708 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('this_pMem_addr_write_ln82', HLS_Final_vitis_src/dpu.cpp:82) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'this_pMem' and 'load' operation ('this_pMem_load_5', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('this_pMem_addr_write_ln82', HLS_Final_vitis_src/dpu.cpp:82) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'this_pMem' and 'load' operation ('this_pMem_load_5', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('this_pMem_addr_write_ln82', HLS_Final_vitis_src/dpu.cpp:82) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'this_pMem' and 'load' operation ('this_pMem_load_5', HLS_Final_vitis_src/dpu.cpp:70) on array 'this_pMem'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'FUNC_MATMUL_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.131 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.887 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP5.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.329 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.706 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_5_write_ln181', HLS_Final_vitis_src/dpu.cpp:181) of variable 'this_p4_ret5', HLS_Final_vitis_src/dpu.cpp:185 on local variable 'this_p4_5' and 'load' operation ('this_p4_5_load_1', HLS_Final_vitis_src/dpu.cpp:185) on local variable 'this_p4_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.853 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.38 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.407 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.71 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_6_write_ln192', HLS_Final_vitis_src/dpu.cpp:192) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:195 on local variable 'this_p4_6' and 'load' operation ('this_p4_6_load_1', HLS_Final_vitis_src/dpu.cpp:195) on local variable 'this_p4_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.85 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.372 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.394 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.677 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_7_write_ln201', HLS_Final_vitis_src/dpu.cpp:201) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:204 on local variable 'this_p4_7' and 'load' operation ('this_p4_7_load_1', HLS_Final_vitis_src/dpu.cpp:204) on local variable 'this_p4_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.825 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.344 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.677 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_8_write_ln209', HLS_Final_vitis_src/dpu.cpp:209) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:213 on local variable 'this_p4_8' and 'load' operation ('this_p4_8_load_1', HLS_Final_vitis_src/dpu.cpp:213) on local variable 'this_p4_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_MONTMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.826 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.316 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.341 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.697 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_1_write_ln155', HLS_Final_vitis_src/dpu.cpp:155) of variable 'this_p4_ret2', HLS_Final_vitis_src/dpu.cpp:158 on local variable 'this_p4_1' and 'load' operation ('this_p4_1_load_1', HLS_Final_vitis_src/dpu.cpp:158) on local variable 'this_p4_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_RD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.845 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_RD_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.321 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.687 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_RD_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_2_write_ln163', HLS_Final_vitis_src/dpu.cpp:163) of variable 'this_p4_ret7', HLS_Final_vitis_src/dpu.cpp:166 on local variable 'this_p4_2' and 'load' operation ('this_p4_2_load_1', HLS_Final_vitis_src/dpu.cpp:166) on local variable 'this_p4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_RD_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.83 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_RD_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.314 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.684 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_RD_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_3_write_ln170', HLS_Final_vitis_src/dpu.cpp:170) of variable 'this_p4_ret9', HLS_Final_vitis_src/dpu.cpp:174 on local variable 'this_p4_3' and 'load' operation ('this_p4_3_load_1', HLS_Final_vitis_src/dpu.cpp:174) on local variable 'this_p4_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_RD_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.834 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_RD_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.313 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.706 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_RD_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_ADD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_0_write_ln144', HLS_Final_vitis_src/dpu.cpp:144) of variable 'this_p4_ret1', HLS_Final_vitis_src/dpu.cpp:148 on local variable 'this_p4_0' and 'load' operation ('this_p4_0_load_1', HLS_Final_vitis_src/dpu.cpp:148) on local variable 'this_p4_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_ADD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.869 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_ADD_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.327 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.708 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_ADD_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_27_write_ln342', HLS_Final_vitis_src/dpu.cpp:342) of variable 'this_p4_ret8', HLS_Final_vitis_src/dpu.cpp:345 on local variable 'this_p4_27' and 'load' operation ('this_p4_27_load_1', HLS_Final_vitis_src/dpu.cpp:345) on local variable 'this_p4_27'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.222 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.984 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.474 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.561 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.716 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_28_write_ln350', HLS_Final_vitis_src/dpu.cpp:350) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:353 on local variable 'this_p4_28' and 'load' operation ('this_p4_28_load_1', HLS_Final_vitis_src/dpu.cpp:353) on local variable 'this_p4_28'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.933 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.324 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.704 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_29_write_ln360', HLS_Final_vitis_src/dpu.cpp:360) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:363 on local variable 'this_p4_29' and 'load' operation ('this_p4_29_load_1', HLS_Final_vitis_src/dpu.cpp:363) on local variable 'this_p4_29'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.859 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.474 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.497 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.705 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_30_write_ln369', HLS_Final_vitis_src/dpu.cpp:369) of variable 'this_p4_ret6', HLS_Final_vitis_src/dpu.cpp:372 on local variable 'this_p4_30' and 'load' operation ('this_p4_30_load_1', HLS_Final_vitis_src/dpu.cpp:372) on local variable 'this_p4_30'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.855 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.352 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.374 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.694 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('this_p4_31_write_ln377', HLS_Final_vitis_src/dpu.cpp:377) of variable 'this_p4_ret', HLS_Final_vitis_src/dpu.cpp:381 on local variable 'this_p4_31' and 'load' operation ('this_p4_31_load_1', HLS_Final_vitis_src/dpu.cpp:381) on local variable 'this_p4_31'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'FUNC_INTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.109 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.855 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP5.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.334 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.361 seconds; current allocated memory: 1.416 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.687 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func 
Execute       schedule -model dpu_func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.295 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.044 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.211 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func.
Execute       set_default_model dpu_func 
Execute       bind -model dpu_func 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 30.963 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 31.218 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 92.291 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func.bind.adb -f 
INFO-FLOW: Finish binding dpu_func.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_1 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_56_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 93 seconds. CPU system time: 0 seconds. Elapsed time: 92.472 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_56_1.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_1 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_56_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_56_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_75_1 
Execute       schedule -model dpu_pack_Pipeline_VITIS_LOOP_75_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_75_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_75_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack_Pipeline_VITIS_LOOP_75_1.
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_75_1 
Execute       bind -model dpu_pack_Pipeline_VITIS_LOOP_75_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_75_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_75_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack_Pipeline_VITIS_LOOP_75_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_433_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_433_2 
Execute       schedule -model dpu_pack_Pipeline_VITIS_LOOP_433_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_433_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_433_2' (loop 'VITIS_LOOP_433_2'): Unable to schedule 'store' operation ('pk_addr_5_write_ln435', HLS_Final_vitis_src/dpu.cpp:435) of variable 'or_ln435_1', HLS_Final_vitis_src/dpu.cpp:435 on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_433_2' (loop 'VITIS_LOOP_433_2'): Unable to schedule 'store' operation ('pk_addr_7_write_ln437', HLS_Final_vitis_src/dpu.cpp:437) of variable 'or_ln437_1', HLS_Final_vitis_src/dpu.cpp:437 on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_433_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.149 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_433_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_433_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack_Pipeline_VITIS_LOOP_433_2.
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_433_2 
Execute       bind -model dpu_pack_Pipeline_VITIS_LOOP_433_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_433_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_433_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack_Pipeline_VITIS_LOOP_433_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack 
Execute       schedule -model dpu_pack 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.
Execute       set_default_model dpu_pack 
Execute       bind -model dpu_pack 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_321_110.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_321_110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       schedule -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.162 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.3_Pipeline_VITIS_LOOP_369_4.
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       bind -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.3_Pipeline_VITIS_LOOP_369_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       schedule -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.174 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.3_Pipeline_VITIS_LOOP_376_5.
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       bind -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.3_Pipeline_VITIS_LOOP_376_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.3 
Execute       schedule -model shake_absorb.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.3.
Execute       set_default_model shake_absorb.3 
Execute       bind -model shake_absorb.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.249 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.477 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_squeeze 
Execute       schedule -model shake_squeeze 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_6', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.219 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.752 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze.sched.adb -f 
INFO-FLOW: Finish scheduling shake_squeeze.
Execute       set_default_model shake_squeeze 
Execute       bind -model shake_squeeze 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.299 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.459 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze.bind.adb -f 
INFO-FLOW: Finish binding shake_squeeze.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_2 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_61_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_61_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_61_2.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_2 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_61_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_61_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_3 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_62_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_62_3.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_3 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_62_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_3.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_62_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_63_4 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_63_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_63_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_63_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_63_4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_63_4.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_63_4 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_63_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_63_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_63_4.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_63_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_497_8'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_5', HLS_Final_vitis_src/dpu.cpp:499) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_7', HLS_Final_vitis_src/dpu.cpp:500) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_9', HLS_Final_vitis_src/dpu.cpp:502) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_11', HLS_Final_vitis_src/dpu.cpp:503) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_13', HLS_Final_vitis_src/dpu.cpp:504) on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' (loop 'VITIS_LOOP_497_8'): Unable to schedule 'load' operation ('sk_load_15', HLS_Final_vitis_src/dpu.cpp:505) on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'and' operation ('and_ln513') to 'or' operation ('or_ln513') (combination delay: 7.75721 ns) to honor II or Latency constraint in region 'VITIS_LOOP_497_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 8, loop 'VITIS_LOOP_497_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.424 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_497_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.115 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_497_8.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_497_8.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_497_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.262 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_497_8.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_497_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_95_1.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.107 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_95_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_13.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_75_13.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_13.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_75_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_525_10'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10' (loop 'VITIS_LOOP_525_10'): Unable to schedule 'store' operation ('sk_addr_5_write_ln530', HLS_Final_vitis_src/dpu.cpp:530) of variable 'trunc_ln', HLS_Final_vitis_src/dpu.cpp:530 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10' (loop 'VITIS_LOOP_525_10'): Unable to schedule 'store' operation ('sk_addr_7_write_ln533', HLS_Final_vitis_src/dpu.cpp:533) of variable 'trunc_ln4', HLS_Final_vitis_src/dpu.cpp:533 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_525_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.155 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_525_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_525_10.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_525_10.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.112 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_525_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_525_10.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_525_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.121 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_15.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_75_15.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.114 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_15.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_75_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_558_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_558_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_558_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_558_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_558_14.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_558_14.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_558_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_558_14.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_558_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_543_12'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' (loop 'VITIS_LOOP_543_12'): Unable to schedule 'load' operation ('sk_load_1', HLS_Final_vitis_src/dpu.cpp:545) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' (loop 'VITIS_LOOP_543_12'): Unable to schedule 'load' operation ('sk_load_3', HLS_Final_vitis_src/dpu.cpp:546) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_543_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.181 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_543_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_543_12.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_543_12.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_543_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_543_12.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_543_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_14.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_95_14.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_14.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_95_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_75_1.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_75_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_460_6'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_17_write_ln472', HLS_Final_vitis_src/dpu.cpp:472) of variable 'or_ln472', HLS_Final_vitis_src/dpu.cpp:472 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_19_write_ln475', HLS_Final_vitis_src/dpu.cpp:475) of variable 'or_ln475', HLS_Final_vitis_src/dpu.cpp:475 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_21_write_ln478', HLS_Final_vitis_src/dpu.cpp:478) of variable 'trunc_ln9', HLS_Final_vitis_src/dpu.cpp:478 on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_23_write_ln481', HLS_Final_vitis_src/dpu.cpp:481) of variable 'trunc_ln11', HLS_Final_vitis_src/dpu.cpp:481 on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_25_write_ln485', HLS_Final_vitis_src/dpu.cpp:485) of variable 'or_ln485', HLS_Final_vitis_src/dpu.cpp:485 on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' (loop 'VITIS_LOOP_460_6'): Unable to schedule 'store' operation ('sk_addr_27_write_ln488', HLS_Final_vitis_src/dpu.cpp:488) of variable 'or_ln488', HLS_Final_vitis_src/dpu.cpp:488 on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 7, loop 'VITIS_LOOP_460_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.543 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_460_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_460_6.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_460_6.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.148 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_460_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.132 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_460_6.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_460_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4 
Execute       schedule -model dpu_pack.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4.
Execute       set_default_model dpu_pack.4 
Execute       bind -model dpu_pack.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.279 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.477 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen 
Execute       schedule -model dpu_keygen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.235 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.169 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen.
Execute       set_default_model dpu_keygen 
Execute       bind -model dpu_keygen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dpu_pMem' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 63.443 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 63 seconds. CPU system time: 0 seconds. Elapsed time: 63.647 seconds; current allocated memory: 1.417 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 97.497 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen.
Execute       get_model_list dpu_keygen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb.1 
Execute       rtl_gen_preprocess shake_squeeze.2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       rtl_gen_preprocess shake_absorb 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_99_1 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       rtl_gen_preprocess sample_eta 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_99_17 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_99_18 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_99_19 
Execute       rtl_gen_preprocess dpu_unit 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_56_1 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_433_2 
Execute       rtl_gen_preprocess dpu_pack 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.3 
Execute       rtl_gen_preprocess shake_squeeze 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_61_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_62_3 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_63_4 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_497_8 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_95_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_75_13 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_525_10 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_75_15 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_558_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_543_12 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_95_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_75_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_460_6 
Execute       rtl_gen_preprocess dpu_pack.4 
Execute       rtl_gen_preprocess dpu_keygen 
INFO-FLOW: Model list for RTL generation: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_99_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_99_17 dpu_keygen_Pipeline_VITIS_LOOP_99_18 dpu_keygen_Pipeline_VITIS_LOOP_99_19 dpu_unit dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_56_1 dpu_pack_Pipeline_VITIS_LOOP_75_1 dpu_pack_Pipeline_VITIS_LOOP_433_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_61_2 dpu_keygen_Pipeline_VITIS_LOOP_62_3 dpu_keygen_Pipeline_VITIS_LOOP_63_4 dpu_pack.4_Pipeline_VITIS_LOOP_497_8 dpu_pack.4_Pipeline_VITIS_LOOP_95_1 dpu_pack.4_Pipeline_VITIS_LOOP_75_13 dpu_pack.4_Pipeline_VITIS_LOOP_525_10 dpu_pack.4_Pipeline_VITIS_LOOP_75_15 dpu_pack.4_Pipeline_VITIS_LOOP_558_14 dpu_pack.4_Pipeline_VITIS_LOOP_543_12 dpu_pack.4_Pipeline_VITIS_LOOP_95_14 dpu_pack.4_Pipeline_VITIS_LOOP_75_1 dpu_pack.4_Pipeline_VITIS_LOOP_460_6 dpu_pack.4 dpu_keygen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' is 8194 from HDL expression: ((icmp_ln40_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1'.
Command       create_rtl_model done; 0.127 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 98 seconds. CPU system time: 0 seconds. Elapsed time: 97.819 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.789 sec.
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_40_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' is 8194 from HDL expression: ((icmp_ln41_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2'.
Command       create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.051 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_41_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_41_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_41_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_41_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_41_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline 'VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
Command       create_rtl_model done; 0.115 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' pipeline 'VITIS_LOOP_54_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln54_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7'.
Command       create_rtl_model done; 0.149 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_54_7 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_54_7 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_54_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_54_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_54_7 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' pipeline 'VITIS_LOOP_55_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln55_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8'.
Command       create_rtl_model done; 0.151 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_55_8 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_55_8 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_55_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_55_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_55_8 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' pipeline 'VITIS_LOOP_56_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((icmp_ln56_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9'.
Command       create_rtl_model done; 0.159 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_56_9 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_56_9 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_56_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_56_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_56_9 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_321_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_369_4 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_369_4 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_369_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_369_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KeccakF1600_StatePermute -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
Command       create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_KeccakF1600_StatePermute 
Execute       gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_KeccakF1600_StatePermute 
Execute       syn_report -csynth -model KeccakF1600_StatePermute -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/KeccakF1600_StatePermute_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.306 sec.
Execute       syn_report -rtlxml -model KeccakF1600_StatePermute -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/KeccakF1600_StatePermute_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.151 sec.
Execute       syn_report -verbosereport -model KeccakF1600_StatePermute -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/KeccakF1600_StatePermute.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.709 sec.
Execute       db_write -model KeccakF1600_StatePermute -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/KeccakF1600_StatePermute.adb 
Command       db_write done; 0.247 sec.
Execute       db_write -model KeccakF1600_StatePermute -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KeccakF1600_StatePermute -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/KeccakF1600_StatePermute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.089 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_376_5 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_376_5 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_376_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_376_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_383_6 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_383_6 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_383_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_383_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' pipeline 'VITIS_LOOP_385_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_385_7 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_385_7 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_385_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_385_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_12_1 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_12_1 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_12_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_12_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_1 
Execute       gen_rtl shake_absorb.1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_1 
Execute       syn_report -csynth -model shake_absorb.1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.605 sec.
Execute       db_write -model shake_absorb.1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1.adb 
Execute       db_write -model shake_absorb.1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_squeeze.2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_squeeze.2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_squeeze_2 
Execute       gen_rtl shake_squeeze.2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_squeeze_2 
Execute       syn_report -csynth -model shake_squeeze.2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_squeeze_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_squeeze.2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_squeeze_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_squeeze.2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.458 sec.
Execute       db_write -model shake_squeeze.2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze_2.adb 
Execute       db_write -model shake_squeeze.2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_squeeze.2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_16 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_16 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_321_16 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_351_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' pipeline 'VITIS_LOOP_351_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_351_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_351_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_351_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_351_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_351_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_351_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_12_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_12_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_360_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' pipeline 'VITIS_LOOP_360_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_360_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_360_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_360_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_360_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_360_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_360_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_369_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_369_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_369_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_369_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_376_5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_376_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_376_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_376_5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_383_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_383_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_383_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_383_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_385_7 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_385_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_385_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_385_7 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_12_12 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_12 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_12 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_12_12 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb 
Execute       gen_rtl shake_absorb -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb 
Execute       syn_report -csynth -model shake_absorb -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.624 sec.
Execute       db_write -model shake_absorb -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb.adb 
Execute       db_write -model shake_absorb -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.971 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_417_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_417_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_417_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' is 16419 from HDL expression: ((icmp_ln503_reg_385 == 1'd1) & (1'b1 == ap_CS_fsm_state5))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'.
Command       create_rtl_model done; 0.166 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_503_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_503_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_503_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_503_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_503_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_99_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_1' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((icmp_ln99_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_1'.
Command       create_rtl_model done; 0.193 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_99_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_1 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_99_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_1 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_99_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_99_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_99_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_99_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_99_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_99_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_1.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_99_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_99_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sample_eta_Pipeline_VITIS_LOOP_417_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sample_eta_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       syn_report -csynth -model sample_eta_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/sample_eta_Pipeline_VITIS_LOOP_417_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sample_eta_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/sample_eta_Pipeline_VITIS_LOOP_417_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sample_eta_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_417_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.adb 
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_417_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sample_eta_Pipeline_VITIS_LOOP_417_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sample_eta_Pipeline_VITIS_LOOP_533_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'sample_eta_Pipeline_VITIS_LOOP_533_2' is 16419 from HDL expression: ((icmp_ln533_reg_483 == 1'd0) & (1'b1 == ap_CS_fsm_state5))
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_533_2'.
Command       create_rtl_model done; 0.252 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_533_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_533_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       syn_report -csynth -model sample_eta_Pipeline_VITIS_LOOP_533_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/sample_eta_Pipeline_VITIS_LOOP_533_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sample_eta_Pipeline_VITIS_LOOP_533_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/sample_eta_Pipeline_VITIS_LOOP_533_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sample_eta_Pipeline_VITIS_LOOP_533_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.104 sec.
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_533_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.adb 
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_533_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sample_eta_Pipeline_VITIS_LOOP_533_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sample_eta -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'sample_eta' is 8225 from HDL expression: ((icmp_ln321_fu_227_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta'.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl sample_eta -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_sample_eta 
Execute       gen_rtl sample_eta -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_sample_eta 
Execute       syn_report -csynth -model sample_eta -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/sample_eta_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sample_eta -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/sample_eta_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sample_eta -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.628 sec.
Execute       db_write -model sample_eta -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta.adb 
Execute       db_write -model sample_eta -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sample_eta -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_99_17 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_17' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln99_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_17'.
Command       create_rtl_model done; 0.191 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.995 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_99_17 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_17 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_99_17 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_17 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_99_17 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_99_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_99_17 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_99_17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_99_17 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_99_17 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_17.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_99_17 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_99_17 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_99_18 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_18' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((icmp_ln99_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_18'.
Command       create_rtl_model done; 0.189 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_99_18 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_18 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_99_18 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_18 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_99_18 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_99_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_99_18 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_99_18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_99_18 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_99_18 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_18.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_99_18 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_99_18 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_99_19 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' pipeline 'VITIS_LOOP_99_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_99_19' is 8265 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_99_19'.
Command       create_rtl_model done; 0.224 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_99_19 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_19 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_99_19 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_99_19 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_99_19 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_99_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_99_19 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_99_19_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_99_19 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_99_19 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_19.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_99_19 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_99_19 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_unit -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_unit.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_unit' is 57358 from HDL expression: ((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_0': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_unit'.
Command       create_rtl_model done; 4.102 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.312 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_unit -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_unit 
Execute       gen_rtl dpu_unit -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_unit 
Execute       syn_report -csynth -model dpu_unit -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_unit_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.665 sec.
Execute       syn_report -rtlxml -model dpu_unit -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_unit_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 1.312 sec.
Execute       syn_report -verbosereport -model dpu_unit -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_unit.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 6.266 sec.
Execute       db_write -model dpu_unit -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_unit.adb 
Command       db_write done; 2.148 sec.
Execute       db_write -model dpu_unit -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.082 sec.
Execute       gen_tb_info dpu_unit -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_unit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' pipeline 'FUNC_NTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP1' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP1'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 3 seconds. Elapsed time: 18.312 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.717 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' pipeline 'FUNC_NTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP2'.
Command       create_rtl_model done; 0.207 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.138 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.711 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' pipeline 'FUNC_NTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP3'.
Command       create_rtl_model done; 0.204 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.1 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.739 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' pipeline 'FUNC_NTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP4' is 32771 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP4'.
Command       create_rtl_model done; 0.217 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.142 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.72 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' pipeline 'FUNC_NTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP5' is 32768, found 2 HDL expressions with this fanout: ((icmp_ln329_reg_4446 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP5'.
Command       create_rtl_model done; 1.037 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.972 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.718 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' pipeline 'FUNC_POW2ROUND_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' is 49152 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1'.
Command       create_rtl_model done; 0.188 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.412 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.719 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' pipeline 'FUNC_CADDQ_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1'.
Command       create_rtl_model done; 0.214 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.154 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_CADDQ_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_CADDQ_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.712 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' pipeline 'FUNC_MATMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1'.
Command       create_rtl_model done; 0.207 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.119 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.735 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' pipeline 'FUNC_MATMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2'.
Command       create_rtl_model done; 0.203 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.161 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.707 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' pipeline 'FUNC_MATMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.1 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.708 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' pipeline 'FUNC_MATMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' is 32768, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)), ((icmp_ln249_reg_347 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4'.
Command       create_rtl_model done; 0.214 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.113 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.722 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' is 33803 from HDL expression: ((icmp_ln258_reg_301 == 1'd0) & (1'b1 == ap_CS_fsm_state4))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5'.
Command       create_rtl_model done; 0.157 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.088 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.722 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' pipeline 'FUNC_MONTMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1'.
Command       create_rtl_model done; 0.211 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.136 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.717 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' pipeline 'FUNC_MONTMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.145 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.7 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' pipeline 'FUNC_MONTMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.093 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.708 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' pipeline 'FUNC_MONTMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' is 32768, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)), ((icmp_ln209_reg_378 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4'.
Command       create_rtl_model done; 0.215 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.112 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.706 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_RD_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP1' pipeline 'FUNC_RD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP1' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP1'.
Command       create_rtl_model done; 0.208 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.131 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_RD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_RD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_RD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.738 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_RD_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_RD_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP2' pipeline 'FUNC_RD_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP2' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP2'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.153 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_RD_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_RD_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_RD_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.705 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_RD_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_RD_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP3' pipeline 'FUNC_RD_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP3' is 32768, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)), ((icmp_ln170_reg_359 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP3'.
Command       create_rtl_model done; 0.215 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.108 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_RD_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_RD_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_RD_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.731 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_RD_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_ADD_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' pipeline 'FUNC_ADD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_ADD_LOOP1' is 32768, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)), ((icmp_ln144_reg_400 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_ADD_LOOP1'.
Command       create_rtl_model done; 0.217 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.161 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_ADD_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_ADD_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_ADD_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_ADD_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.738 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_ADD_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' pipeline 'FUNC_INTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP1' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP1'.
Command       create_rtl_model done; 1.064 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.021 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.734 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' pipeline 'FUNC_INTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP2' is 32784 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP2'.
Command       create_rtl_model done; 0.215 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.46 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.741 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' pipeline 'FUNC_INTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP3' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP3'.
Command       create_rtl_model done; 0.208 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.166 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.715 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' pipeline 'FUNC_INTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP4' is 24584 from HDL expression: ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP4'.
Command       create_rtl_model done; 0.212 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.117 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.714 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' pipeline 'FUNC_INTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP5' is 32771 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP5'.
Command       create_rtl_model done; 0.217 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.121 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.723 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func' is 100378, found 4 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state48), (1'b1 == ap_CS_fsm_state5), (1'b1 == ap_CS_fsm_state34), (1'b1 == ap_CS_fsm_state89)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func'.
Command       create_rtl_model done; 1.723 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.664 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_func 
Execute       gen_rtl dpu_func -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_func 
Execute       syn_report -csynth -model dpu_func -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_func_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 96.182 sec.
Execute       db_write -model dpu_func -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func.adb 
Execute       db_write -model dpu_func -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_56_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_56_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_56_1' pipeline 'VITIS_LOOP_56_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_56_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 97 seconds. CPU system time: 0 seconds. Elapsed time: 96.648 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_56_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_1 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_56_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_1 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_56_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_56_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_56_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_56_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_56_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_56_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_1.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_56_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_56_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack_Pipeline_VITIS_LOOP_75_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_Pipeline_VITIS_LOOP_75_1' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_Pipeline_VITIS_LOOP_75_1' is 8201, found 3 HDL expressions with this fanout: ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_75_1'.
Command       create_rtl_model done; 0.215 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_75_1 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_75_1 
Execute       syn_report -csynth -model dpu_pack_Pipeline_VITIS_LOOP_75_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_Pipeline_VITIS_LOOP_75_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack_Pipeline_VITIS_LOOP_75_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_Pipeline_VITIS_LOOP_75_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack_Pipeline_VITIS_LOOP_75_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_75_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_75_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_75_1.adb 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_75_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack_Pipeline_VITIS_LOOP_75_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_75_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_433_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack_Pipeline_VITIS_LOOP_433_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_433_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_433_2'.
Command       create_rtl_model done; 0.305 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_433_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_433_2 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_433_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_433_2 
Execute       syn_report -csynth -model dpu_pack_Pipeline_VITIS_LOOP_433_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_Pipeline_VITIS_LOOP_433_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack_Pipeline_VITIS_LOOP_433_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_Pipeline_VITIS_LOOP_433_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack_Pipeline_VITIS_LOOP_433_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_433_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_433_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_433_2.adb 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_433_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack_Pipeline_VITIS_LOOP_433_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_433_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack 
Execute       gen_rtl dpu_pack -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack 
Execute       syn_report -csynth -model dpu_pack -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack.adb 
Execute       db_write -model dpu_pack -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_110 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_110 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_110_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_110_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_321_110 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_369_4 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_369_4 
Execute       syn_report -csynth -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_369_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_369_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.adb 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_376_5 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_376_5 
Execute       syn_report -csynth -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_376_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_376_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.adb 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_absorb_3 
Execute       gen_rtl shake_absorb.3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_absorb_3 
Execute       syn_report -csynth -model shake_absorb.3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_absorb_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.495 sec.
Execute       db_write -model shake_absorb.3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3.adb 
Execute       db_write -model shake_absorb.3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_squeeze -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_squeeze -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_shake_squeeze 
Execute       gen_rtl shake_squeeze -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_shake_squeeze 
Execute       syn_report -csynth -model shake_squeeze -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_squeeze_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_squeeze -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/shake_squeeze_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_squeeze -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.478 sec.
Execute       db_write -model shake_squeeze -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze.adb 
Execute       db_write -model shake_squeeze -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_squeeze -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_61_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_61_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_61_2' pipeline 'VITIS_LOOP_61_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_61_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_61_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_61_2 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_61_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_61_2 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_61_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_61_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_61_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_61_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_61_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_61_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_2.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_61_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_61_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_62_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_62_3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_62_3' pipeline 'VITIS_LOOP_62_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_62_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_62_3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_62_3 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_62_3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_62_3 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_62_3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_62_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_62_3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_62_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_62_3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_62_3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_3.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_62_3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_62_3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_63_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_63_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_63_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_63_4' pipeline 'VITIS_LOOP_63_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_63_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_63_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_63_4 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_63_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_63_4 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_63_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_63_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_63_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_63_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_63_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_63_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_63_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_63_4.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_63_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_63_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_63_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_497_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' pipeline 'VITIS_LOOP_497_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8' is 16410 from HDL expression: ((icmp_ln497_reg_1210 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_497_8'.
Command       create_rtl_model done; 1.528 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.714 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_497_8 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_497_8 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_497_8 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_497_8 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_497_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.116 sec.
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_497_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_497_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.303 sec.
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_497_8.adb 
Command       db_write done; 0.13 sec.
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_497_8 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_497_8 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_497_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_1'.
Command       create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_95_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_95_1 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_95_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_95_1 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_95_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_95_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_1.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_95_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_95_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_13'.
Command       create_rtl_model done; 0.201 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_75_13 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_75_13 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_75_13 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_75_13 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_75_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_75_13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_13.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_75_13 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_75_13 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_525_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_525_10'.
Command       create_rtl_model done; 0.117 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_525_10 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_525_10 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_525_10 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_525_10 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_525_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_525_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_525_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_525_10.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_525_10 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_525_10 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_525_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_15'.
Command       create_rtl_model done; 0.198 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_75_15 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_75_15 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_75_15 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_75_15 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_75_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_75_15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_15.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_75_15 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_75_15 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_558_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_558_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_558_14'.
Command       create_rtl_model done; 0.105 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_558_14 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_558_14 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_558_14 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_558_14 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_558_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_558_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_558_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_558_14.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_558_14 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_558_14 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_558_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_543_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' pipeline 'VITIS_LOOP_543_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12' is 16384 from HDL expression: ((icmp_ln543_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_543_12'.
Command       create_rtl_model done; 0.42 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_543_12 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_543_12 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_543_12 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_543_12 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_543_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_543_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_543_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_543_12.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_543_12 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_543_12 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_543_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_14.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_95_14'.
Command       create_rtl_model done; 0.108 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_95_14 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_95_14 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_95_14 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_95_14 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_95_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_95_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_14.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_95_14 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_95_14 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' pipeline 'VITIS_LOOP_75_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln75_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_75_1'.
Command       create_rtl_model done; 0.202 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_75_1 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_75_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_75_1 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_75_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_75_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_1.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_75_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_75_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_460_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_460_6'.
Command       create_rtl_model done; 0.414 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_460_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_460_6 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_460_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_460_6 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_460_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_460_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_460_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.159 sec.
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_460_6.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_460_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_460_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_460_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4'.
Command       create_rtl_model done; 0.228 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen_dpu_pack_4 
Execute       gen_rtl dpu_pack.4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen_dpu_pack_4 
Execute       syn_report -csynth -model dpu_pack.4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_pack_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.474 sec.
Execute       db_write -model dpu_pack.4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4.adb 
Execute       db_write -model dpu_pack.4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen -top_prefix  -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/seedbuf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dpu_keygen' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'ptr' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen' is 32884 from HDL expression: (1'b1 == ap_CS_fsm_state43)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen'.
Command       create_rtl_model done; 0.632 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 1.417 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen -istop -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/vhdl/dpu_keygen 
Execute       gen_rtl dpu_keygen -istop -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/verilog/dpu_keygen 
Execute       syn_report -csynth -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/dpu_keygen_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 102.087 sec.
Execute       db_write -model dpu_keygen -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.adb 
Execute       db_write -model dpu_keygen -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen 
Execute       export_constraint_db -f -tool general -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.constraint.tcl 
Execute       syn_report -designview -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.design.xml 
Command       syn_report done; 4.289 sec.
Execute       syn_report -csynthDesign -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dpu_keygen 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain dpu_keygen 
INFO-FLOW: Model list for RTL component generation: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_99_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_99_17 dpu_keygen_Pipeline_VITIS_LOOP_99_18 dpu_keygen_Pipeline_VITIS_LOOP_99_19 dpu_unit dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_56_1 dpu_pack_Pipeline_VITIS_LOOP_75_1 dpu_pack_Pipeline_VITIS_LOOP_433_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_61_2 dpu_keygen_Pipeline_VITIS_LOOP_62_3 dpu_keygen_Pipeline_VITIS_LOOP_63_4 dpu_pack.4_Pipeline_VITIS_LOOP_497_8 dpu_pack.4_Pipeline_VITIS_LOOP_95_1 dpu_pack.4_Pipeline_VITIS_LOOP_75_13 dpu_pack.4_Pipeline_VITIS_LOOP_525_10 dpu_pack.4_Pipeline_VITIS_LOOP_75_15 dpu_pack.4_Pipeline_VITIS_LOOP_558_14 dpu_pack.4_Pipeline_VITIS_LOOP_543_12 dpu_pack.4_Pipeline_VITIS_LOOP_95_14 dpu_pack.4_Pipeline_VITIS_LOOP_75_1 dpu_pack.4_Pipeline_VITIS_LOOP_460_6 dpu_pack.4 dpu_keygen
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_41_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_54_7] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_55_8] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_56_9] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_321_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_369_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KeccakF1600_StatePermute] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.
INFO-FLOW: Append model dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_376_5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_383_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_385_7] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_12_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [shake_squeeze_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze_2.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_321_16] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_351_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_12_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_360_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_369_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_376_5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_383_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_385_7] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_12_12] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_417_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_503_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_99_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sample_eta_Pipeline_VITIS_LOOP_417_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sample_eta_Pipeline_VITIS_LOOP_533_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.compgen.tcl 
INFO-FLOW: Handling components in module [sample_eta] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_99_17] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_17.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_99_18] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_18.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_99_19] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_19.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_unit] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_unit.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_mul_32s_32s_64_1_0.
INFO-FLOW: Append model dpu_keygen_mul_32s_32s_64_1_0
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_CADDQ_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_RD_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_RD_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_RD_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_ADD_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_56_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_Pipeline_VITIS_LOOP_75_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_Pipeline_VITIS_LOOP_433_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_433_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_321_110] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_3_Pipeline_VITIS_LOOP_369_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_3_Pipeline_VITIS_LOOP_376_5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3.compgen.tcl 
INFO-FLOW: Handling components in module [shake_squeeze] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_61_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_62_3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_63_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_63_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_497_8] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_497_8.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_95_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_75_13] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_13.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_525_10] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_525_10.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_75_15] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_15.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_558_14] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_558_14.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_543_12] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_543_12.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_95_14] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_14.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_75_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_460_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_460_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_zetas_ROM_AUTO_1R.
INFO-FLOW: Append model dpu_keygen_zetas_ROM_AUTO_1R
INFO-FLOW: Found component dpu_keygen_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component dpu_keygen_spu_s_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_spu_s_RAM_AUTO_1R1W
INFO-FLOW: Found component dpu_keygen_tr_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_tr_RAM_AUTO_1R1W
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_41_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_54_7
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_55_8
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_56_9
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_321_1
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: Append model KeccakF1600_StatePermute
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: Append model shake_absorb_1
INFO-FLOW: Append model shake_squeeze_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_321_16
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_351_1
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_360_2
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_12_12
INFO-FLOW: Append model shake_absorb
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_503_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_99_1
INFO-FLOW: Append model sample_eta_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: Append model sample_eta_Pipeline_VITIS_LOOP_533_2
INFO-FLOW: Append model sample_eta
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_99_17
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_99_18
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_99_19
INFO-FLOW: Append model dpu_unit
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP5
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_CADDQ_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP5
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_RD_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_RD_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_RD_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_ADD_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP5
INFO-FLOW: Append model dpu_func
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_56_1
INFO-FLOW: Append model dpu_pack_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: Append model dpu_pack_Pipeline_VITIS_LOOP_433_2
INFO-FLOW: Append model dpu_pack
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_321_110
INFO-FLOW: Append model shake_absorb_3_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: Append model shake_absorb_3_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: Append model shake_absorb_3
INFO-FLOW: Append model shake_squeeze
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_61_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_62_3
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_63_4
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_497_8
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_95_1
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_75_13
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_525_10
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_75_15
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_558_14
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_543_12
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_95_14
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_460_6
INFO-FLOW: Append model dpu_pack_4
INFO-FLOW: Append model dpu_keygen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_mul_32s_32s_64_1_0 dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_zetas_ROM_AUTO_1R dpu_keygen_buf_RAM_AUTO_1R1W dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W dpu_keygen_spu_s_RAM_AUTO_1R1W dpu_keygen_tr_RAM_AUTO_1R1W dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb_1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb_1_Pipeline_VITIS_LOOP_376_5 shake_absorb_1_Pipeline_VITIS_LOOP_383_6 shake_absorb_1_Pipeline_VITIS_LOOP_385_7 shake_absorb_1_Pipeline_VITIS_LOOP_12_1 shake_absorb_1 shake_squeeze_2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_99_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_99_17 dpu_keygen_Pipeline_VITIS_LOOP_99_18 dpu_keygen_Pipeline_VITIS_LOOP_99_19 dpu_unit dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_56_1 dpu_pack_Pipeline_VITIS_LOOP_75_1 dpu_pack_Pipeline_VITIS_LOOP_433_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb_3_Pipeline_VITIS_LOOP_369_4 shake_absorb_3_Pipeline_VITIS_LOOP_376_5 shake_absorb_3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_61_2 dpu_keygen_Pipeline_VITIS_LOOP_62_3 dpu_keygen_Pipeline_VITIS_LOOP_63_4 dpu_pack_4_Pipeline_VITIS_LOOP_497_8 dpu_pack_4_Pipeline_VITIS_LOOP_95_1 dpu_pack_4_Pipeline_VITIS_LOOP_75_13 dpu_pack_4_Pipeline_VITIS_LOOP_525_10 dpu_pack_4_Pipeline_VITIS_LOOP_75_15 dpu_pack_4_Pipeline_VITIS_LOOP_558_14 dpu_pack_4_Pipeline_VITIS_LOOP_543_12 dpu_pack_4_Pipeline_VITIS_LOOP_95_14 dpu_pack_4_Pipeline_VITIS_LOOP_75_1 dpu_pack_4_Pipeline_VITIS_LOOP_460_6 dpu_pack_4 dpu_keygen
INFO-FLOW: Generating C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_mul_32s_32s_64_1_0
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_zetas_ROM_AUTO_1R
INFO-FLOW: To file: write model dpu_keygen_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model dpu_keygen_spu_s_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_tr_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_41_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_54_7
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_55_8
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_56_9
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_321_1
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: To file: write model KeccakF1600_StatePermute
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: To file: write model shake_absorb_1
INFO-FLOW: To file: write model shake_squeeze_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_321_16
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_351_1
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_360_2
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_12_12
INFO-FLOW: To file: write model shake_absorb
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_503_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_99_1
INFO-FLOW: To file: write model sample_eta_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: To file: write model sample_eta_Pipeline_VITIS_LOOP_533_2
INFO-FLOW: To file: write model sample_eta
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_99_17
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_99_18
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_99_19
INFO-FLOW: To file: write model dpu_unit
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP5
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_CADDQ_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP5
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_RD_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_RD_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_RD_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_ADD_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP5
INFO-FLOW: To file: write model dpu_func
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_56_1
INFO-FLOW: To file: write model dpu_pack_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: To file: write model dpu_pack_Pipeline_VITIS_LOOP_433_2
INFO-FLOW: To file: write model dpu_pack
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_321_110
INFO-FLOW: To file: write model shake_absorb_3_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: To file: write model shake_absorb_3_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: To file: write model shake_absorb_3
INFO-FLOW: To file: write model shake_squeeze
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_61_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_62_3
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_63_4
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_497_8
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_95_1
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_75_13
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_525_10
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_75_15
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_558_14
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_543_12
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_95_14
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_75_1
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_460_6
INFO-FLOW: To file: write model dpu_pack_4
INFO-FLOW: To file: write model dpu_keygen
INFO-FLOW: Generating C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/vhdl' dstVlogDir='C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/vlog' tclDir='C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db' modelList='dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_mul_32s_32s_64_1_0
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_zetas_ROM_AUTO_1R
dpu_keygen_buf_RAM_AUTO_1R1W
dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
dpu_keygen_spu_s_RAM_AUTO_1R1W
dpu_keygen_tr_RAM_AUTO_1R1W
dpu_keygen_Pipeline_VITIS_LOOP_40_1
dpu_keygen_Pipeline_VITIS_LOOP_41_2
dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
dpu_keygen_Pipeline_VITIS_LOOP_54_7
dpu_keygen_Pipeline_VITIS_LOOP_55_8
dpu_keygen_Pipeline_VITIS_LOOP_56_9
dpu_keygen_Pipeline_VITIS_LOOP_321_1
shake_absorb_1_Pipeline_VITIS_LOOP_369_4
KeccakF1600_StatePermute
shake_absorb_1_Pipeline_VITIS_LOOP_376_5
shake_absorb_1_Pipeline_VITIS_LOOP_383_6
shake_absorb_1_Pipeline_VITIS_LOOP_385_7
shake_absorb_1_Pipeline_VITIS_LOOP_12_1
shake_absorb_1
shake_squeeze_2
dpu_keygen_Pipeline_VITIS_LOOP_321_16
shake_absorb_Pipeline_VITIS_LOOP_351_1
shake_absorb_Pipeline_VITIS_LOOP_12_1
shake_absorb_Pipeline_VITIS_LOOP_360_2
shake_absorb_Pipeline_VITIS_LOOP_369_4
shake_absorb_Pipeline_VITIS_LOOP_376_5
shake_absorb_Pipeline_VITIS_LOOP_383_6
shake_absorb_Pipeline_VITIS_LOOP_385_7
shake_absorb_Pipeline_VITIS_LOOP_12_12
shake_absorb
dpu_keygen_Pipeline_VITIS_LOOP_417_2
dpu_keygen_Pipeline_VITIS_LOOP_503_2
dpu_keygen_Pipeline_VITIS_LOOP_99_1
sample_eta_Pipeline_VITIS_LOOP_417_2
sample_eta_Pipeline_VITIS_LOOP_533_2
sample_eta
dpu_keygen_Pipeline_VITIS_LOOP_99_17
dpu_keygen_Pipeline_VITIS_LOOP_99_18
dpu_keygen_Pipeline_VITIS_LOOP_99_19
dpu_unit
dpu_func_Pipeline_FUNC_NTT_LOOP1
dpu_func_Pipeline_FUNC_NTT_LOOP2
dpu_func_Pipeline_FUNC_NTT_LOOP3
dpu_func_Pipeline_FUNC_NTT_LOOP4
dpu_func_Pipeline_FUNC_NTT_LOOP5
dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
dpu_func_Pipeline_FUNC_CADDQ_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP2
dpu_func_Pipeline_FUNC_MATMUL_LOOP3
dpu_func_Pipeline_FUNC_MATMUL_LOOP4
dpu_func_Pipeline_FUNC_MATMUL_LOOP5
dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
dpu_func_Pipeline_FUNC_RD_LOOP1
dpu_func_Pipeline_FUNC_RD_LOOP2
dpu_func_Pipeline_FUNC_RD_LOOP3
dpu_func_Pipeline_FUNC_ADD_LOOP1
dpu_func_Pipeline_FUNC_INTT_LOOP1
dpu_func_Pipeline_FUNC_INTT_LOOP2
dpu_func_Pipeline_FUNC_INTT_LOOP3
dpu_func_Pipeline_FUNC_INTT_LOOP4
dpu_func_Pipeline_FUNC_INTT_LOOP5
dpu_func
dpu_keygen_Pipeline_VITIS_LOOP_56_1
dpu_pack_Pipeline_VITIS_LOOP_75_1
dpu_pack_Pipeline_VITIS_LOOP_433_2
dpu_pack
dpu_keygen_Pipeline_VITIS_LOOP_321_110
shake_absorb_3_Pipeline_VITIS_LOOP_369_4
shake_absorb_3_Pipeline_VITIS_LOOP_376_5
shake_absorb_3
shake_squeeze
dpu_keygen_Pipeline_VITIS_LOOP_61_2
dpu_keygen_Pipeline_VITIS_LOOP_62_3
dpu_keygen_Pipeline_VITIS_LOOP_63_4
dpu_pack_4_Pipeline_VITIS_LOOP_497_8
dpu_pack_4_Pipeline_VITIS_LOOP_95_1
dpu_pack_4_Pipeline_VITIS_LOOP_75_13
dpu_pack_4_Pipeline_VITIS_LOOP_525_10
dpu_pack_4_Pipeline_VITIS_LOOP_75_15
dpu_pack_4_Pipeline_VITIS_LOOP_558_14
dpu_pack_4_Pipeline_VITIS_LOOP_543_12
dpu_pack_4_Pipeline_VITIS_LOOP_95_14
dpu_pack_4_Pipeline_VITIS_LOOP_75_1
dpu_pack_4_Pipeline_VITIS_LOOP_460_6
dpu_pack_4
dpu_keygen
' expOnly='0'
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.175 sec.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_17.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_18.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_19.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_unit.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_433_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_63_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_497_8.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_13.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_525_10.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_15.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_558_14.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_543_12.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_14.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_460_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_zetas_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_spu_s_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tr_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.501 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 108 seconds. CPU system time: 1 seconds. Elapsed time: 109.116 seconds; current allocated memory: 1.417 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dpu_keygen_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_mul_32s_32s_64_1_0
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_zetas_ROM_AUTO_1R
dpu_keygen_buf_RAM_AUTO_1R1W
dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
dpu_keygen_spu_s_RAM_AUTO_1R1W
dpu_keygen_tr_RAM_AUTO_1R1W
dpu_keygen_Pipeline_VITIS_LOOP_40_1
dpu_keygen_Pipeline_VITIS_LOOP_41_2
dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
dpu_keygen_Pipeline_VITIS_LOOP_54_7
dpu_keygen_Pipeline_VITIS_LOOP_55_8
dpu_keygen_Pipeline_VITIS_LOOP_56_9
dpu_keygen_Pipeline_VITIS_LOOP_321_1
shake_absorb_1_Pipeline_VITIS_LOOP_369_4
KeccakF1600_StatePermute
shake_absorb_1_Pipeline_VITIS_LOOP_376_5
shake_absorb_1_Pipeline_VITIS_LOOP_383_6
shake_absorb_1_Pipeline_VITIS_LOOP_385_7
shake_absorb_1_Pipeline_VITIS_LOOP_12_1
shake_absorb_1
shake_squeeze_2
dpu_keygen_Pipeline_VITIS_LOOP_321_16
shake_absorb_Pipeline_VITIS_LOOP_351_1
shake_absorb_Pipeline_VITIS_LOOP_12_1
shake_absorb_Pipeline_VITIS_LOOP_360_2
shake_absorb_Pipeline_VITIS_LOOP_369_4
shake_absorb_Pipeline_VITIS_LOOP_376_5
shake_absorb_Pipeline_VITIS_LOOP_383_6
shake_absorb_Pipeline_VITIS_LOOP_385_7
shake_absorb_Pipeline_VITIS_LOOP_12_12
shake_absorb
dpu_keygen_Pipeline_VITIS_LOOP_417_2
dpu_keygen_Pipeline_VITIS_LOOP_503_2
dpu_keygen_Pipeline_VITIS_LOOP_99_1
sample_eta_Pipeline_VITIS_LOOP_417_2
sample_eta_Pipeline_VITIS_LOOP_533_2
sample_eta
dpu_keygen_Pipeline_VITIS_LOOP_99_17
dpu_keygen_Pipeline_VITIS_LOOP_99_18
dpu_keygen_Pipeline_VITIS_LOOP_99_19
dpu_unit
dpu_func_Pipeline_FUNC_NTT_LOOP1
dpu_func_Pipeline_FUNC_NTT_LOOP2
dpu_func_Pipeline_FUNC_NTT_LOOP3
dpu_func_Pipeline_FUNC_NTT_LOOP4
dpu_func_Pipeline_FUNC_NTT_LOOP5
dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
dpu_func_Pipeline_FUNC_CADDQ_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP2
dpu_func_Pipeline_FUNC_MATMUL_LOOP3
dpu_func_Pipeline_FUNC_MATMUL_LOOP4
dpu_func_Pipeline_FUNC_MATMUL_LOOP5
dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
dpu_func_Pipeline_FUNC_RD_LOOP1
dpu_func_Pipeline_FUNC_RD_LOOP2
dpu_func_Pipeline_FUNC_RD_LOOP3
dpu_func_Pipeline_FUNC_ADD_LOOP1
dpu_func_Pipeline_FUNC_INTT_LOOP1
dpu_func_Pipeline_FUNC_INTT_LOOP2
dpu_func_Pipeline_FUNC_INTT_LOOP3
dpu_func_Pipeline_FUNC_INTT_LOOP4
dpu_func_Pipeline_FUNC_INTT_LOOP5
dpu_func
dpu_keygen_Pipeline_VITIS_LOOP_56_1
dpu_pack_Pipeline_VITIS_LOOP_75_1
dpu_pack_Pipeline_VITIS_LOOP_433_2
dpu_pack
dpu_keygen_Pipeline_VITIS_LOOP_321_110
shake_absorb_3_Pipeline_VITIS_LOOP_369_4
shake_absorb_3_Pipeline_VITIS_LOOP_376_5
shake_absorb_3
shake_squeeze
dpu_keygen_Pipeline_VITIS_LOOP_61_2
dpu_keygen_Pipeline_VITIS_LOOP_62_3
dpu_keygen_Pipeline_VITIS_LOOP_63_4
dpu_pack_4_Pipeline_VITIS_LOOP_497_8
dpu_pack_4_Pipeline_VITIS_LOOP_95_1
dpu_pack_4_Pipeline_VITIS_LOOP_75_13
dpu_pack_4_Pipeline_VITIS_LOOP_525_10
dpu_pack_4_Pipeline_VITIS_LOOP_75_15
dpu_pack_4_Pipeline_VITIS_LOOP_558_14
dpu_pack_4_Pipeline_VITIS_LOOP_543_12
dpu_pack_4_Pipeline_VITIS_LOOP_95_14
dpu_pack_4_Pipeline_VITIS_LOOP_75_1
dpu_pack_4_Pipeline_VITIS_LOOP_460_6
dpu_pack_4
dpu_keygen
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/KeccakF1600_StatePermute.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/sample_eta.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_17.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_18.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_99_19.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_unit.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_func.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_75_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_433_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_absorb_3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/shake_squeeze.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_63_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_497_8.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_13.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_525_10.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_15.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_558_14.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_543_12.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_95_14.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_75_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_460_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_pack_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.constraint.tcl 
Execute       sc_get_clocks dpu_keygen 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST dpu_keygen MODULE2INSTS {dpu_keygen dpu_keygen dpu_keygen_Pipeline_VITIS_LOOP_40_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570 dpu_keygen_Pipeline_VITIS_LOOP_41_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575 dpu_keygen_Pipeline_VITIS_LOOP_321_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586 shake_absorb_1 {grp_shake_absorb_1_fu_593 grp_shake_absorb_1_fu_159} shake_absorb_1_Pipeline_VITIS_LOOP_369_4 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143} shake_absorb_1_Pipeline_VITIS_LOOP_376_5 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154} KeccakF1600_StatePermute {grp_KeccakF1600_StatePermute_fu_164 grp_KeccakF1600_StatePermute_fu_178 grp_KeccakF1600_StatePermute_fu_265 grp_KeccakF1600_StatePermute_fu_658 grp_KeccakF1600_StatePermute_fu_164 grp_KeccakF1600_StatePermute_fu_265 grp_KeccakF1600_StatePermute_fu_185 grp_KeccakF1600_StatePermute_fu_67 grp_KeccakF1600_StatePermute_fu_170} shake_absorb_1_Pipeline_VITIS_LOOP_383_6 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172} shake_absorb_1_Pipeline_VITIS_LOOP_385_7 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177} shake_absorb_1_Pipeline_VITIS_LOOP_12_1 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187} dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607 dpu_keygen_Pipeline_VITIS_LOOP_54_7 grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614 dpu_keygen_Pipeline_VITIS_LOOP_55_8 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620 dpu_keygen_Pipeline_VITIS_LOOP_56_9 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627 shake_squeeze_2 grp_shake_squeeze_2_fu_634 dpu_keygen_Pipeline_VITIS_LOOP_321_16 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643 shake_absorb {grp_shake_absorb_fu_648 grp_shake_absorb_fu_173} shake_absorb_Pipeline_VITIS_LOOP_351_1 {grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241} shake_absorb_Pipeline_VITIS_LOOP_12_1 {grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249} shake_absorb_Pipeline_VITIS_LOOP_360_2 {grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255} shake_absorb_Pipeline_VITIS_LOOP_369_4 {grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273} shake_absorb_Pipeline_VITIS_LOOP_376_5 {grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282} shake_absorb_Pipeline_VITIS_LOOP_383_6 {grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293} shake_absorb_Pipeline_VITIS_LOOP_385_7 {grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298} shake_absorb_Pipeline_VITIS_LOOP_12_12 {grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308} dpu_keygen_Pipeline_VITIS_LOOP_417_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665 dpu_keygen_Pipeline_VITIS_LOOP_503_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671 dpu_keygen_Pipeline_VITIS_LOOP_99_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681 sample_eta grp_sample_eta_fu_689 sample_eta_Pipeline_VITIS_LOOP_417_2 grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_193 sample_eta_Pipeline_VITIS_LOOP_533_2 grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_200 dpu_keygen_Pipeline_VITIS_LOOP_99_17 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700 dpu_keygen_Pipeline_VITIS_LOOP_99_18 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709 dpu_func grp_dpu_func_fu_468 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878 dpu_unit {grp_dpu_unit_fu_194 grp_dpu_unit_fu_158 grp_dpu_unit_fu_190 grp_dpu_unit_fu_167 grp_dpu_unit_fu_208 grp_dpu_unit_fu_180 grp_dpu_unit_fu_150 grp_dpu_unit_fu_150 grp_dpu_unit_fu_194 grp_dpu_unit_fu_1195 grp_dpu_unit_fu_200 grp_dpu_unit_fu_150 grp_dpu_unit_fu_150 grp_dpu_unit_fu_177 grp_dpu_unit_fu_141 grp_dpu_unit_fu_150 grp_dpu_unit_fu_150 grp_dpu_unit_fu_194 grp_dpu_unit_fu_150 grp_dpu_unit_fu_185 grp_dpu_unit_fu_1174 grp_dpu_unit_fu_180 grp_dpu_unit_fu_150 grp_dpu_unit_fu_150 grp_dpu_unit_fu_194} dpu_func_Pipeline_FUNC_CADDQ_LOOP1 grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920 dpu_func_Pipeline_FUNC_RD_LOOP1 grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939 dpu_func_Pipeline_FUNC_ADD_LOOP1 grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959 dpu_func_Pipeline_FUNC_NTT_LOOP1 grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982 dpu_func_Pipeline_FUNC_NTT_LOOP2 grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997 dpu_func_Pipeline_FUNC_NTT_LOOP3 grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011 dpu_func_Pipeline_FUNC_NTT_LOOP4 grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025 dpu_func_Pipeline_FUNC_NTT_LOOP5 grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164 dpu_func_Pipeline_FUNC_RD_LOOP2 grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180 dpu_func_Pipeline_FUNC_RD_LOOP3 grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194 dpu_func_Pipeline_FUNC_INTT_LOOP1 grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210 dpu_func_Pipeline_FUNC_INTT_LOOP2 grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224 dpu_func_Pipeline_FUNC_INTT_LOOP3 grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239 dpu_func_Pipeline_FUNC_INTT_LOOP4 grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253 dpu_func_Pipeline_FUNC_INTT_LOOP5 grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267 dpu_keygen_Pipeline_VITIS_LOOP_56_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718 dpu_keygen_Pipeline_VITIS_LOOP_321_110 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726 dpu_keygen_Pipeline_VITIS_LOOP_99_19 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731 dpu_keygen_Pipeline_VITIS_LOOP_61_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740 dpu_keygen_Pipeline_VITIS_LOOP_62_3 grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748 dpu_pack grp_dpu_pack_fu_756 dpu_pack_Pipeline_VITIS_LOOP_75_1 grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79 dpu_pack_Pipeline_VITIS_LOOP_433_2 grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87 shake_absorb_3 grp_shake_absorb_3_fu_765 shake_absorb_3_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 shake_absorb_3_Pipeline_VITIS_LOOP_376_5 grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 shake_squeeze grp_shake_squeeze_fu_774 dpu_keygen_Pipeline_VITIS_LOOP_63_4 grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782 dpu_pack_4 grp_dpu_pack_4_fu_789 dpu_pack_4_Pipeline_VITIS_LOOP_497_8 grp_dpu_pack_4_Pipeline_VITIS_LOOP_497_8_fu_234 dpu_pack_4_Pipeline_VITIS_LOOP_95_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_1_fu_244 dpu_pack_4_Pipeline_VITIS_LOOP_75_13 grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_13_fu_252 dpu_pack_4_Pipeline_VITIS_LOOP_525_10 grp_dpu_pack_4_Pipeline_VITIS_LOOP_525_10_fu_260 dpu_pack_4_Pipeline_VITIS_LOOP_75_15 grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_15_fu_269 dpu_pack_4_Pipeline_VITIS_LOOP_558_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_558_14_fu_277 dpu_pack_4_Pipeline_VITIS_LOOP_543_12 grp_dpu_pack_4_Pipeline_VITIS_LOOP_543_12_fu_286 dpu_pack_4_Pipeline_VITIS_LOOP_95_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_14_fu_296 dpu_pack_4_Pipeline_VITIS_LOOP_75_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_1_fu_304 dpu_pack_4_Pipeline_VITIS_LOOP_460_6 grp_dpu_pack_4_Pipeline_VITIS_LOOP_460_6_fu_312} INST2MODULE {dpu_keygen dpu_keygen grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570 dpu_keygen_Pipeline_VITIS_LOOP_40_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575 dpu_keygen_Pipeline_VITIS_LOOP_41_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580 dpu_keygen_Pipeline_VITIS_LOOP_321_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 grp_shake_absorb_1_fu_593 shake_absorb_1 grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 shake_absorb_1_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 shake_absorb_1_Pipeline_VITIS_LOOP_376_5 grp_KeccakF1600_StatePermute_fu_164 KeccakF1600_StatePermute grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 shake_absorb_1_Pipeline_VITIS_LOOP_383_6 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 shake_absorb_1_Pipeline_VITIS_LOOP_385_7 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187 shake_absorb_1_Pipeline_VITIS_LOOP_12_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614 dpu_keygen_Pipeline_VITIS_LOOP_54_7 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620 dpu_keygen_Pipeline_VITIS_LOOP_55_8 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627 dpu_keygen_Pipeline_VITIS_LOOP_56_9 grp_shake_squeeze_2_fu_634 shake_squeeze_2 grp_KeccakF1600_StatePermute_fu_178 KeccakF1600_StatePermute grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643 dpu_keygen_Pipeline_VITIS_LOOP_321_16 grp_shake_absorb_fu_648 shake_absorb grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 shake_absorb_Pipeline_VITIS_LOOP_351_1 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 shake_absorb_Pipeline_VITIS_LOOP_12_1 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 shake_absorb_Pipeline_VITIS_LOOP_360_2 grp_KeccakF1600_StatePermute_fu_265 KeccakF1600_StatePermute grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 shake_absorb_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 shake_absorb_Pipeline_VITIS_LOOP_376_5 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 shake_absorb_Pipeline_VITIS_LOOP_383_6 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 shake_absorb_Pipeline_VITIS_LOOP_385_7 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308 shake_absorb_Pipeline_VITIS_LOOP_12_12 grp_KeccakF1600_StatePermute_fu_658 KeccakF1600_StatePermute grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665 dpu_keygen_Pipeline_VITIS_LOOP_417_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671 dpu_keygen_Pipeline_VITIS_LOOP_503_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681 dpu_keygen_Pipeline_VITIS_LOOP_99_1 grp_sample_eta_fu_689 sample_eta grp_shake_absorb_1_fu_159 shake_absorb_1 grp_shake_absorb_fu_173 shake_absorb grp_KeccakF1600_StatePermute_fu_185 KeccakF1600_StatePermute grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_193 sample_eta_Pipeline_VITIS_LOOP_417_2 grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_200 sample_eta_Pipeline_VITIS_LOOP_533_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700 dpu_keygen_Pipeline_VITIS_LOOP_99_17 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709 dpu_keygen_Pipeline_VITIS_LOOP_99_18 grp_dpu_func_fu_468 dpu_func grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 grp_dpu_unit_fu_194 dpu_unit grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 grp_dpu_unit_fu_158 dpu_unit grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 grp_dpu_unit_fu_190 dpu_unit grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939 dpu_func_Pipeline_FUNC_RD_LOOP1 grp_dpu_unit_fu_167 dpu_unit grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959 dpu_func_Pipeline_FUNC_ADD_LOOP1 grp_dpu_unit_fu_208 dpu_unit grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982 dpu_func_Pipeline_FUNC_NTT_LOOP1 grp_dpu_unit_fu_180 dpu_unit grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997 dpu_func_Pipeline_FUNC_NTT_LOOP2 grp_dpu_unit_fu_150 dpu_unit grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011 dpu_func_Pipeline_FUNC_NTT_LOOP3 grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025 dpu_func_Pipeline_FUNC_NTT_LOOP4 grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041 dpu_func_Pipeline_FUNC_NTT_LOOP5 grp_dpu_unit_fu_1195 dpu_unit grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 grp_dpu_unit_fu_200 dpu_unit grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 grp_dpu_unit_fu_177 dpu_unit grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 grp_dpu_unit_fu_141 dpu_unit grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180 dpu_func_Pipeline_FUNC_RD_LOOP2 grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194 dpu_func_Pipeline_FUNC_RD_LOOP3 grp_dpu_unit_fu_185 dpu_unit grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210 dpu_func_Pipeline_FUNC_INTT_LOOP1 grp_dpu_unit_fu_1174 dpu_unit grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224 dpu_func_Pipeline_FUNC_INTT_LOOP2 grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239 dpu_func_Pipeline_FUNC_INTT_LOOP3 grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253 dpu_func_Pipeline_FUNC_INTT_LOOP4 grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267 dpu_func_Pipeline_FUNC_INTT_LOOP5 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718 dpu_keygen_Pipeline_VITIS_LOOP_56_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726 dpu_keygen_Pipeline_VITIS_LOOP_321_110 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731 dpu_keygen_Pipeline_VITIS_LOOP_99_19 grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740 dpu_keygen_Pipeline_VITIS_LOOP_61_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748 dpu_keygen_Pipeline_VITIS_LOOP_62_3 grp_dpu_pack_fu_756 dpu_pack grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79 dpu_pack_Pipeline_VITIS_LOOP_75_1 grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87 dpu_pack_Pipeline_VITIS_LOOP_433_2 grp_shake_absorb_3_fu_765 shake_absorb_3 grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 shake_absorb_3_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 shake_absorb_3_Pipeline_VITIS_LOOP_376_5 grp_KeccakF1600_StatePermute_fu_67 KeccakF1600_StatePermute grp_shake_squeeze_fu_774 shake_squeeze grp_KeccakF1600_StatePermute_fu_170 KeccakF1600_StatePermute grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782 dpu_keygen_Pipeline_VITIS_LOOP_63_4 grp_dpu_pack_4_fu_789 dpu_pack_4 grp_dpu_pack_4_Pipeline_VITIS_LOOP_497_8_fu_234 dpu_pack_4_Pipeline_VITIS_LOOP_497_8 grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_1_fu_244 dpu_pack_4_Pipeline_VITIS_LOOP_95_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_13_fu_252 dpu_pack_4_Pipeline_VITIS_LOOP_75_13 grp_dpu_pack_4_Pipeline_VITIS_LOOP_525_10_fu_260 dpu_pack_4_Pipeline_VITIS_LOOP_525_10 grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_15_fu_269 dpu_pack_4_Pipeline_VITIS_LOOP_75_15 grp_dpu_pack_4_Pipeline_VITIS_LOOP_558_14_fu_277 dpu_pack_4_Pipeline_VITIS_LOOP_558_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_543_12_fu_286 dpu_pack_4_Pipeline_VITIS_LOOP_543_12 grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_14_fu_296 dpu_pack_4_Pipeline_VITIS_LOOP_95_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_1_fu_304 dpu_pack_4_Pipeline_VITIS_LOOP_75_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_460_6_fu_312 dpu_pack_4_Pipeline_VITIS_LOOP_460_6} INSTDATA {dpu_keygen {DEPTH 1 CHILDREN {grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570 grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580 grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586 grp_shake_absorb_1_fu_593 grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607 grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627 grp_shake_squeeze_2_fu_634 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643 grp_shake_absorb_fu_648 grp_KeccakF1600_StatePermute_fu_658 grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665 grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681 grp_sample_eta_fu_689 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709 grp_dpu_func_fu_468 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726 grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731 grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740 grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748 grp_dpu_pack_fu_756 grp_shake_absorb_3_fu_765 grp_shake_squeeze_fu_774 grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782 grp_dpu_pack_4_fu_789}} grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586 {DEPTH 2 CHILDREN {}} grp_shake_absorb_1_fu_593 {DEPTH 2 CHILDREN {grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 grp_KeccakF1600_StatePermute_fu_164 grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 {DEPTH 4 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_164 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187 {DEPTH 4 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627 {DEPTH 2 CHILDREN {}} grp_shake_squeeze_2_fu_634 {DEPTH 2 CHILDREN grp_KeccakF1600_StatePermute_fu_178} grp_KeccakF1600_StatePermute_fu_178 {DEPTH 3 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643 {DEPTH 2 CHILDREN {}} grp_shake_absorb_fu_648 {DEPTH 2 CHILDREN {grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 grp_KeccakF1600_StatePermute_fu_265 grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308}} grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 {DEPTH 4 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_265 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308 {DEPTH 4 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_658 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681 {DEPTH 2 CHILDREN {}} grp_sample_eta_fu_689 {DEPTH 2 CHILDREN {grp_shake_absorb_1_fu_159 grp_shake_absorb_fu_173 grp_KeccakF1600_StatePermute_fu_185 grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_193 grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_200}} grp_shake_absorb_1_fu_159 {DEPTH 3 CHILDREN {grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 grp_KeccakF1600_StatePermute_fu_164 grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187}} grp_shake_absorb_fu_173 {DEPTH 3 CHILDREN {grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 grp_KeccakF1600_StatePermute_fu_265 grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308}} grp_KeccakF1600_StatePermute_fu_185 {DEPTH 3 CHILDREN {}} grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_193 {DEPTH 3 CHILDREN {}} grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_200 {DEPTH 3 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709 {DEPTH 2 CHILDREN {}} grp_dpu_func_fu_468 {DEPTH 2 CHILDREN {grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878 grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920 grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939 grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959 grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982 grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997 grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011 grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025 grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164 grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180 grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194 grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210 grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224 grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239 grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253 grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267}} grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_878 {DEPTH 3 CHILDREN grp_dpu_unit_fu_194} grp_dpu_unit_fu_194 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_900 {DEPTH 3 CHILDREN grp_dpu_unit_fu_158} grp_dpu_unit_fu_158 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_920 {DEPTH 3 CHILDREN grp_dpu_unit_fu_190} grp_dpu_unit_fu_190 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_939 {DEPTH 3 CHILDREN grp_dpu_unit_fu_167} grp_dpu_unit_fu_167 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_959 {DEPTH 3 CHILDREN grp_dpu_unit_fu_208} grp_dpu_unit_fu_208 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_982 {DEPTH 3 CHILDREN grp_dpu_unit_fu_180} grp_dpu_unit_fu_180 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_997 {DEPTH 3 CHILDREN grp_dpu_unit_fu_150} grp_dpu_unit_fu_150 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_1011 {DEPTH 3 CHILDREN grp_dpu_unit_fu_150} grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_1025 {DEPTH 3 CHILDREN grp_dpu_unit_fu_194} grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1041 {DEPTH 3 CHILDREN grp_dpu_unit_fu_1195} grp_dpu_unit_fu_1195 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1057 {DEPTH 3 CHILDREN grp_dpu_unit_fu_200} grp_dpu_unit_fu_200 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1073 {DEPTH 3 CHILDREN grp_dpu_unit_fu_150} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1087 {DEPTH 3 CHILDREN grp_dpu_unit_fu_150} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1101 {DEPTH 3 CHILDREN grp_dpu_unit_fu_177} grp_dpu_unit_fu_177 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1116 {DEPTH 3 CHILDREN grp_dpu_unit_fu_141} grp_dpu_unit_fu_141 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1136 {DEPTH 3 CHILDREN grp_dpu_unit_fu_150} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1150 {DEPTH 3 CHILDREN grp_dpu_unit_fu_150} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1164 {DEPTH 3 CHILDREN grp_dpu_unit_fu_194} grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1180 {DEPTH 3 CHILDREN grp_dpu_unit_fu_150} grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1194 {DEPTH 3 CHILDREN grp_dpu_unit_fu_185} grp_dpu_unit_fu_185 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1210 {DEPTH 3 CHILDREN grp_dpu_unit_fu_1174} grp_dpu_unit_fu_1174 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1224 {DEPTH 3 CHILDREN grp_dpu_unit_fu_180} grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1239 {DEPTH 3 CHILDREN grp_dpu_unit_fu_150} grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1253 {DEPTH 3 CHILDREN grp_dpu_unit_fu_150} grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1267 {DEPTH 3 CHILDREN grp_dpu_unit_fu_194} grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748 {DEPTH 2 CHILDREN {}} grp_dpu_pack_fu_756 {DEPTH 2 CHILDREN {grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79 grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87}} grp_dpu_pack_Pipeline_VITIS_LOOP_75_1_fu_79 {DEPTH 3 CHILDREN {}} grp_dpu_pack_Pipeline_VITIS_LOOP_433_2_fu_87 {DEPTH 3 CHILDREN {}} grp_shake_absorb_3_fu_765 {DEPTH 2 CHILDREN {grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 grp_KeccakF1600_StatePermute_fu_67}} grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 {DEPTH 3 CHILDREN {}} grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 {DEPTH 3 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_67 {DEPTH 3 CHILDREN {}} grp_shake_squeeze_fu_774 {DEPTH 2 CHILDREN grp_KeccakF1600_StatePermute_fu_170} grp_KeccakF1600_StatePermute_fu_170 {DEPTH 3 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782 {DEPTH 2 CHILDREN {}} grp_dpu_pack_4_fu_789 {DEPTH 2 CHILDREN {grp_dpu_pack_4_Pipeline_VITIS_LOOP_497_8_fu_234 grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_1_fu_244 grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_13_fu_252 grp_dpu_pack_4_Pipeline_VITIS_LOOP_525_10_fu_260 grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_15_fu_269 grp_dpu_pack_4_Pipeline_VITIS_LOOP_558_14_fu_277 grp_dpu_pack_4_Pipeline_VITIS_LOOP_543_12_fu_286 grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_14_fu_296 grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_1_fu_304 grp_dpu_pack_4_Pipeline_VITIS_LOOP_460_6_fu_312}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_497_8_fu_234 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_1_fu_244 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_13_fu_252 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_525_10_fu_260 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_15_fu_269 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_558_14_fu_277 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_543_12_fu_286 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_95_14_fu_296 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_75_1_fu_304 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_460_6_fu_312 {DEPTH 3 CHILDREN {}}} MODULEDATA {dpu_keygen_Pipeline_VITIS_LOOP_40_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_67_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_41_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_67_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_139_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_3_fu_165_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42_3 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42_1 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_197_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42_2 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_237_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_145_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_4_fu_171_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48_4 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_fu_308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE sub_ln48 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_203_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_213_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln51_fu_326_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:51 VARIABLE sub_ln51 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_54_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_82_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_55_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_82_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_56_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_82_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_321_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_369_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_198_p2 SOURCE HLS_Final_vitis_src/spu.cpp:369 VARIABLE add_ln369 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_10_fu_238_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_10 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_11_fu_254_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_11 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_12_fu_264_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_12 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_13_fu_274_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_13 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_14_fu_284_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_14 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_15_fu_294_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_15 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_16_fu_304_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_16 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KeccakF1600_StatePermute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_834_p2 SOURCE HLS_Final_vitis_src/spu.cpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME KeccakF_RoundConstants_U SOURCE {} VARIABLE KeccakF_RoundConstants LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 2 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_376_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_17_fu_182_p2 SOURCE HLS_Final_vitis_src/spu.cpp:376 VARIABLE i_17 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_205_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_1_fu_216_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_1 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_3_fu_232_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_3 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_4_fu_242_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_4 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_5_fu_252_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_5 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_6_fu_262_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_6 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_7_fu_272_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_7 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_8_fu_282_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_8 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_383_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln383_fu_62_p2 SOURCE HLS_Final_vitis_src/spu.cpp:383 VARIABLE add_ln383 LOOP VITIS_LOOP_383_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_385_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_16_fu_107_p2 SOURCE HLS_Final_vitis_src/spu.cpp:385 VARIABLE i_16 LOOP VITIS_LOOP_385_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_83_p2 SOURCE HLS_Final_vitis_src/spu.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME t_U SOURCE HLS_Final_vitis_src/spu.cpp:343 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_216_p2 SOURCE {} VARIABLE empty_115 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_274_p2 SOURCE HLS_Final_vitis_src/spu.cpp:371 VARIABLE add_ln371 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln368_fu_279_p2 SOURCE HLS_Final_vitis_src/spu.cpp:368 VARIABLE sub_ln368 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_2_fu_313_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln340_fu_339_p2 SOURCE HLS_Final_vitis_src/spu.cpp:340 VARIABLE sub_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_361_p2 SOURCE HLS_Final_vitis_src/spu.cpp:388 VARIABLE add_ln388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} shake_squeeze_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_200_p2 SOURCE HLS_Final_vitis_src/spu.cpp:467 VARIABLE i_2 LOOP VITIS_LOOP_467_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_321_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_351_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_133_p2 SOURCE HLS_Final_vitis_src/spu.cpp:352 VARIABLE add_ln352 LOOP VITIS_LOOP_351_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_150_p2 SOURCE HLS_Final_vitis_src/spu.cpp:352 VARIABLE i_12 LOOP VITIS_LOOP_351_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln353_fu_161_p2 SOURCE HLS_Final_vitis_src/spu.cpp:353 VARIABLE add_ln353 LOOP VITIS_LOOP_351_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_83_p2 SOURCE HLS_Final_vitis_src/spu.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_360_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln361_fu_129_p2 SOURCE HLS_Final_vitis_src/spu.cpp:361 VARIABLE add_ln361 LOOP VITIS_LOOP_360_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_369_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_99_p2 SOURCE HLS_Final_vitis_src/spu.cpp:369 VARIABLE add_ln369 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_376_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_134_p2 SOURCE HLS_Final_vitis_src/spu.cpp:376 VARIABLE i_9 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln377_fu_140_p2 SOURCE HLS_Final_vitis_src/spu.cpp:377 VARIABLE add_ln377 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_383_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln383_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:383 VARIABLE add_ln383 LOOP VITIS_LOOP_383_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_385_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_101_p2 SOURCE HLS_Final_vitis_src/spu.cpp:385 VARIABLE i_6 LOOP VITIS_LOOP_385_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_12_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_83_p2 SOURCE HLS_Final_vitis_src/spu.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME t_U SOURCE HLS_Final_vitis_src/spu.cpp:343 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_349_p2 SOURCE {} VARIABLE empty_117 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln351_fu_371_p2 SOURCE HLS_Final_vitis_src/spu.cpp:351 VARIABLE sub_ln351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_439_p2 SOURCE HLS_Final_vitis_src/spu.cpp:340 VARIABLE add_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln351_fu_456_p2 SOURCE HLS_Final_vitis_src/spu.cpp:351 VARIABLE add_ln351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln356_fu_397_p2 SOURCE HLS_Final_vitis_src/spu.cpp:356 VARIABLE sub_ln356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln359_fu_490_p2 SOURCE HLS_Final_vitis_src/spu.cpp:359 VARIABLE sub_ln359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln363_fu_535_p2 SOURCE HLS_Final_vitis_src/spu.cpp:363 VARIABLE sub_ln363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_576_p2 SOURCE HLS_Final_vitis_src/spu.cpp:368 VARIABLE add_ln368 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln340_fu_629_p2 SOURCE HLS_Final_vitis_src/spu.cpp:340 VARIABLE sub_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_fu_635_p2 SOURCE HLS_Final_vitis_src/spu.cpp:382 VARIABLE add_ln382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_674_p2 SOURCE HLS_Final_vitis_src/spu.cpp:388 VARIABLE add_ln388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_417_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_182_p2 SOURCE HLS_Final_vitis_src/spu.cpp:417 VARIABLE add_ln417 LOOP VITIS_LOOP_417_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_503_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln503_fu_196_p2 SOURCE HLS_Final_vitis_src/spu.cpp:503 VARIABLE add_ln503 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln507_fu_213_p2 SOURCE HLS_Final_vitis_src/spu.cpp:507 VARIABLE add_ln507 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln508_fu_224_p2 SOURCE HLS_Final_vitis_src/spu.cpp:508 VARIABLE add_ln508 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_9_fu_302_p2 SOURCE HLS_Final_vitis_src/spu.cpp:512 VARIABLE ctr_9 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_99_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sample_eta_Pipeline_VITIS_LOOP_417_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_182_p2 SOURCE HLS_Final_vitis_src/spu.cpp:417 VARIABLE add_ln417 LOOP VITIS_LOOP_417_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sample_eta_Pipeline_VITIS_LOOP_533_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln533_fu_190_p2 SOURCE HLS_Final_vitis_src/spu.cpp:533 VARIABLE add_ln533 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln537_fu_225_p2 SOURCE HLS_Final_vitis_src/spu.cpp:537 VARIABLE sub_ln537 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_2_fu_235_p2 SOURCE HLS_Final_vitis_src/spu.cpp:537 VARIABLE ctr_2 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln538_fu_397_p2 SOURCE HLS_Final_vitis_src/spu.cpp:538 VARIABLE sub_ln538 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_4_fu_333_p2 SOURCE HLS_Final_vitis_src/spu.cpp:538 VARIABLE ctr_4 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sample_eta {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buf_U SOURCE HLS_Final_vitis_src/spu.cpp:525 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_233_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 7 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_99_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_99_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_99_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_125_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_99_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_unit {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_fu_1684_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_1_fu_1710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_2_fu_1736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_3_fu_1762_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_4_fu_1788_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_5_fu_1814_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_6_fu_1840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_7_fu_1866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_8_fu_1892_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_9_fu_1918_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_10_fu_1944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_11_fu_1970_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_12_fu_1996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_13_fu_2022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_14_fu_2048_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_15_fu_2074_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_16_fu_2100_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_17_fu_2126_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_18_fu_2152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_19_fu_2178_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_20_fu_2204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_21_fu_2230_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_22_fu_2256_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_23_fu_2282_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_24_fu_2308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_25_fu_2334_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_26_fu_2360_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_27_fu_2386_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_28_fu_2412_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_29_fu_2438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_30_fu_2464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_31_fu_2490_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_32_fu_2516_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_33_fu_2542_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_34_fu_2568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_35_fu_2594_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_36_fu_2620_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_37_fu_2646_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_38_fu_2672_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_39_fu_2698_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_40_fu_2724_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_41_fu_2750_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_42_fu_2776_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_43_fu_2802_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_44_fu_2828_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_45_fu_2854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_46_fu_2880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_47_fu_2906_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_48_fu_2932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_49_fu_2958_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_50_fu_2984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_51_fu_3010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_52_fu_3036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_53_fu_3062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_54_fu_3088_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_55_fu_3114_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_56_fu_3140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_57_fu_3166_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_58_fu_3192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_59_fu_3218_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_60_fu_3244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_61_fu_3270_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_62_fu_3296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_63_fu_3322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_64_fu_3348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_65_fu_3374_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_66_fu_3400_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_67_fu_3426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_68_fu_3452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_69_fu_3478_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_70_fu_3504_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_71_fu_3530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_72_fu_3556_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_73_fu_3582_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_74_fu_3608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_75_fu_3634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_76_fu_3660_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_77_fu_3686_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_78_fu_3712_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_79_fu_3738_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_80_fu_3764_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_81_fu_3790_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_82_fu_3816_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_83_fu_3842_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_84_fu_3868_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_85_fu_3894_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_86_fu_3920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_87_fu_3946_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_88_fu_3972_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_89_fu_3998_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_90_fu_4024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_91_fu_4050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_92_fu_4076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_93_fu_4102_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_94_fu_4128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_95_fu_4154_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_96_fu_4180_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_97_fu_4206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_98_fu_4232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_99_fu_4258_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_100_fu_4284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_101_fu_4310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_102_fu_4336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_103_fu_4362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_104_fu_4388_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_105_fu_4414_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_106_fu_4440_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_107_fu_4466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_108_fu_4492_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_109_fu_4518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_110_fu_4544_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_111_fu_4570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_112_fu_4596_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_113_fu_4622_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_114_fu_4648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_115_fu_4674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_116_fu_4700_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_117_fu_4726_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_118_fu_4752_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_119_fu_4778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_120_fu_4804_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_121_fu_4830_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_122_fu_4856_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_123_fu_4882_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_124_fu_4908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_125_fu_4934_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_126_fu_4960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_127_fu_4986_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_128_fu_5012_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_129_fu_34816_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_130_fu_5058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_131_fu_34820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_132_fu_5104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_133_fu_34824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_134_fu_5150_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_135_fu_34828_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_136_fu_5196_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_137_fu_34832_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_138_fu_5242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_139_fu_34836_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_140_fu_5288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_141_fu_34840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_142_fu_5334_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_143_fu_34844_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_144_fu_5380_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_145_fu_34848_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_146_fu_5426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_147_fu_34852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_148_fu_5472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_149_fu_34856_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_150_fu_5518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_151_fu_34860_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_152_fu_5564_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_153_fu_34864_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_154_fu_5610_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_155_fu_34868_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_156_fu_5656_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_157_fu_34872_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_158_fu_5702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_159_fu_34876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_160_fu_5748_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_161_fu_34880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_162_fu_5794_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_163_fu_34884_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_164_fu_5840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_165_fu_34888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_166_fu_5886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_167_fu_34892_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_168_fu_5932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_169_fu_34896_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_170_fu_5978_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_171_fu_34900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_172_fu_6024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_173_fu_34904_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_174_fu_6070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_175_fu_34908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_176_fu_6116_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_177_fu_34912_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_178_fu_6162_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_179_fu_34916_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_180_fu_6208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_181_fu_34920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_182_fu_6254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_183_fu_34924_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_184_fu_6300_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_185_fu_34928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_186_fu_6346_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_187_fu_34932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_188_fu_6392_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_189_fu_34936_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_190_fu_6438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_191_fu_34940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_192_fu_6484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_193_fu_34944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_194_fu_6530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_195_fu_34948_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_196_fu_6576_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_197_fu_34952_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_198_fu_6622_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_199_fu_34956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_200_fu_6668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_201_fu_34960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_202_fu_6714_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_203_fu_34964_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_204_fu_6760_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_205_fu_34968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_206_fu_6806_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_207_fu_34972_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_208_fu_6852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_209_fu_34976_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_210_fu_6898_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_211_fu_34980_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_212_fu_6944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_213_fu_34984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_214_fu_6990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_215_fu_34988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_216_fu_7036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_217_fu_34992_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_218_fu_7082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_219_fu_34996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_220_fu_7128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_221_fu_35000_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_222_fu_7174_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_223_fu_35004_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_224_fu_7220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_225_fu_35008_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_226_fu_7266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_227_fu_35012_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_228_fu_7312_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_229_fu_35016_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_230_fu_7358_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_231_fu_35020_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_232_fu_7404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_233_fu_35024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_234_fu_7450_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_235_fu_35028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_236_fu_7496_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_237_fu_35032_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_238_fu_7542_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_239_fu_35036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_240_fu_7588_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_241_fu_35040_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_242_fu_7634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_243_fu_35044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_244_fu_7680_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_245_fu_35048_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_246_fu_7726_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_247_fu_35052_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_248_fu_7772_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_249_fu_35056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_250_fu_7818_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_251_fu_35060_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_252_fu_7864_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_253_fu_35064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_254_fu_7910_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln393_255_fu_35068_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:393 VARIABLE add_ln393_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_fu_7936_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_1_fu_7942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_2_fu_7948_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_3_fu_7954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_4_fu_7960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_5_fu_7966_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_6_fu_7972_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_7_fu_7978_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_8_fu_7984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_9_fu_7990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_10_fu_7996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_11_fu_8002_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_12_fu_8008_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_13_fu_8014_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_14_fu_8020_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_15_fu_8026_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_16_fu_8032_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_17_fu_8038_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_18_fu_8044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_19_fu_8050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_20_fu_8056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_21_fu_8062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_22_fu_8068_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_23_fu_8074_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_24_fu_8080_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_25_fu_8086_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_26_fu_8092_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_27_fu_8098_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_28_fu_8104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_29_fu_8110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_30_fu_8116_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_31_fu_8122_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_32_fu_8128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_33_fu_8134_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_34_fu_8140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_35_fu_8146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_36_fu_8152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_37_fu_8158_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_38_fu_8164_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_39_fu_8170_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_40_fu_8176_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_41_fu_8182_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_42_fu_8188_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_43_fu_8194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_44_fu_8200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_45_fu_8206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_46_fu_8212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_47_fu_8218_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_48_fu_8224_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_49_fu_8230_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_50_fu_8236_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_51_fu_8242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_52_fu_8248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_53_fu_8254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_54_fu_8260_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_55_fu_8266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_56_fu_8272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_57_fu_8278_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_58_fu_8284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_59_fu_8290_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_60_fu_8296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_61_fu_8302_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_62_fu_8308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_63_fu_8314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_64_fu_8320_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_65_fu_8326_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_66_fu_8332_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_67_fu_8338_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_68_fu_8344_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_69_fu_8350_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_70_fu_8356_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_71_fu_8362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_72_fu_8368_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_73_fu_8374_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_74_fu_8380_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_75_fu_8386_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_76_fu_8392_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_77_fu_8398_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_78_fu_8404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_79_fu_8410_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_80_fu_8416_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_81_fu_8422_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_82_fu_8428_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_83_fu_8434_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_84_fu_8440_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_85_fu_8446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_86_fu_8452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_87_fu_8458_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_88_fu_8464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_89_fu_8470_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_90_fu_8476_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_91_fu_8482_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_92_fu_8488_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_93_fu_8494_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_94_fu_8500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_95_fu_8506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_96_fu_8512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_97_fu_8518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_98_fu_8524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_99_fu_8530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_100_fu_8536_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_101_fu_8542_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_102_fu_8548_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_103_fu_8554_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_104_fu_8560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_105_fu_8566_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_106_fu_8572_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_107_fu_8578_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_108_fu_8584_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_109_fu_8590_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_110_fu_8596_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_111_fu_8602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_112_fu_8608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_113_fu_8614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_114_fu_8620_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_115_fu_8626_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_116_fu_8632_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_117_fu_8638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_118_fu_8644_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_119_fu_8650_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_120_fu_8656_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_121_fu_8662_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_122_fu_8668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_123_fu_8674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_124_fu_8680_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_125_fu_8686_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_126_fu_8692_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_127_fu_8698_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_128_fu_8704_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_129_fu_8710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_130_fu_8716_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_131_fu_8722_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_132_fu_8728_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_133_fu_8734_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_134_fu_8740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_135_fu_8746_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_136_fu_8752_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_137_fu_8758_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_138_fu_8764_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_139_fu_8770_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_140_fu_8776_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_141_fu_8782_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_142_fu_8788_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_143_fu_8794_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_144_fu_8800_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_145_fu_8806_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_146_fu_8812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_147_fu_8818_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_148_fu_8824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_149_fu_8830_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_150_fu_8836_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_151_fu_8842_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_152_fu_8848_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_153_fu_8854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_154_fu_8860_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_155_fu_8866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_156_fu_8872_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_157_fu_8878_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_158_fu_8884_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_159_fu_8890_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_160_fu_8896_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_161_fu_8902_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_162_fu_8908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_163_fu_8914_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_164_fu_8920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_165_fu_8926_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_166_fu_8932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_167_fu_8938_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_168_fu_8944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_169_fu_8950_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_170_fu_8956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_171_fu_8962_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_172_fu_8968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_173_fu_8974_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_174_fu_8980_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_175_fu_8986_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_176_fu_8992_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_177_fu_8998_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_178_fu_9004_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_179_fu_9010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_180_fu_9016_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_181_fu_9022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_182_fu_9028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_183_fu_9034_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_184_fu_9040_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_185_fu_9046_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_186_fu_9052_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_187_fu_9058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_188_fu_9064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_189_fu_9070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_190_fu_9076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_191_fu_9082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_192_fu_9088_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_193_fu_9094_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_194_fu_9100_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_195_fu_9106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_196_fu_9112_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_197_fu_9118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_198_fu_9124_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_199_fu_9130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_200_fu_9136_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_201_fu_9142_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_202_fu_9148_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_203_fu_9154_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_204_fu_9160_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_205_fu_9166_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_206_fu_9172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_207_fu_9178_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_208_fu_9184_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_209_fu_9190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_210_fu_9196_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_211_fu_9202_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_212_fu_9208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_213_fu_9214_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_214_fu_9220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_215_fu_9226_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_216_fu_9232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_217_fu_9238_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_218_fu_9244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_219_fu_9250_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_220_fu_9256_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_221_fu_9262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_222_fu_9268_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_223_fu_9274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_224_fu_9280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_225_fu_9286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_226_fu_9292_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_227_fu_9298_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_228_fu_9304_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_229_fu_9310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_230_fu_9316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_231_fu_9322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_232_fu_9328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_233_fu_9334_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_234_fu_9340_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_235_fu_9346_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_236_fu_9352_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_237_fu_9358_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_238_fu_9364_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_239_fu_9370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_240_fu_9376_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_241_fu_9382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_242_fu_9388_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_243_fu_9394_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_244_fu_9400_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_245_fu_9406_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_246_fu_9412_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_247_fu_9418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_248_fu_9424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_249_fu_9430_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_250_fu_9436_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_251_fu_9442_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_252_fu_9448_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_253_fu_9454_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_254_fu_9460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln396_255_fu_9466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:396 VARIABLE sub_ln396_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U109 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U110 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_512 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U111 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_513 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U112 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_514 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U113 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_515 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U114 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_516 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U115 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_517 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U116 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_518 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U117 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_519 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U118 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_520 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U119 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_521 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U120 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_522 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U121 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_523 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U122 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_524 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U123 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_525 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U124 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_526 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U125 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_527 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U126 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_528 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U127 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_529 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U128 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_538 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U129 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_539 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U130 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_540 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U131 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_541 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U132 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_542 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U133 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_543 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U134 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_544 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U135 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_545 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U136 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_546 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U137 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_547 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U138 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_548 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U139 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_549 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U140 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_550 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U141 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_551 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U142 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_552 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U143 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_553 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U144 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_554 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U145 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_555 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U146 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_556 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U147 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_557 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U148 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_558 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U149 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_559 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U150 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_560 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U151 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_561 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U152 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_562 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U153 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_563 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U154 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_564 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U155 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_565 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U156 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_566 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U157 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_567 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U158 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_568 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U159 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_569 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U160 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_570 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U161 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_571 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U162 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_572 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U163 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_573 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U164 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_574 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U165 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_575 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U166 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_576 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U167 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_577 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U168 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_578 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U169 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_579 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U170 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_580 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U171 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_581 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U172 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_582 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U173 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_583 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U174 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_584 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U175 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_585 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U176 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_586 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U177 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_587 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U178 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_588 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U179 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_589 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U180 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_590 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U181 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_591 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U182 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_592 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U183 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_593 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U184 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_594 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U185 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_595 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U186 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_596 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U187 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_597 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U188 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_598 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U189 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_599 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U190 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_600 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U191 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_601 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U192 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_602 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U193 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_603 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U194 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_604 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U195 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_605 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U196 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_606 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U197 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_607 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U198 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_608 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U199 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_609 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U200 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_610 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U201 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_611 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U202 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_612 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U203 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_613 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U204 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_614 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U205 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_615 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U206 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_616 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U207 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_617 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U208 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_618 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U209 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_619 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U210 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_620 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U211 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_621 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U212 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_622 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U213 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_623 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U214 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_624 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U215 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_625 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U216 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_626 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U217 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_627 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U218 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_628 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U219 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_629 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U220 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_630 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U221 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_631 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U222 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_632 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U223 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_633 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U224 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_634 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U225 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_635 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U226 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_636 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U227 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_637 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U228 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_638 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U229 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_639 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U230 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_640 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U231 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_641 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U232 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_642 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U233 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_643 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U234 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_644 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U235 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_645 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U236 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_646 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U237 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_647 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U238 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_648 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U239 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_649 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U240 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_650 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U241 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_651 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U242 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_652 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U243 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_653 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U244 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_654 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U245 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_655 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U246 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_656 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U247 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_657 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U248 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_658 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U249 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_659 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U250 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_660 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U251 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_661 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U252 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_662 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U253 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_663 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U254 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_664 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U255 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_665 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U256 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_666 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U257 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_667 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U258 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_668 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U259 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_669 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U260 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_670 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U261 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_671 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U262 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_672 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U263 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_673 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U264 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_674 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U265 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_675 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U266 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_676 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U267 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_677 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U268 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_678 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U269 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_679 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U270 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_680 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U271 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_681 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U272 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_682 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U273 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_683 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U274 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_684 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U275 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_685 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U276 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_686 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U277 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_687 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U278 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_688 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U279 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_689 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U280 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_690 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U281 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_691 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U282 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_692 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U283 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_693 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U284 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_694 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U285 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_695 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U286 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_696 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U287 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_697 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U288 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_698 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U289 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_699 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U290 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_700 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U291 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_701 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U292 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_702 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U293 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_703 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U294 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_704 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U295 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_705 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U296 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_706 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U297 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_707 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U298 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_708 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U299 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_709 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U300 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_710 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U301 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_711 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U302 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_712 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U303 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_713 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U304 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_714 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U305 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_715 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U306 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_716 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U307 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_717 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U308 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_718 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U309 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_719 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U310 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_720 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U311 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_721 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U312 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_722 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U313 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_723 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U314 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_724 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U315 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_725 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U316 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_726 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U317 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_727 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U318 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_728 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U319 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_729 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U320 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_730 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U321 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_731 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U322 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_732 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U323 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_733 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U324 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_734 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U325 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_735 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U326 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_736 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U327 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_737 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U328 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_738 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U329 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_739 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U330 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_740 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U331 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_741 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U332 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_742 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U333 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_743 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U334 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_744 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U335 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_745 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U336 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_746 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U337 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_747 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U338 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_748 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U339 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_749 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U340 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_750 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U341 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_751 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U342 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_752 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U343 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_753 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U344 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_754 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U345 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_755 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U346 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_756 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U347 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_757 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U348 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_758 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U349 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_759 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U350 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_760 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U351 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_761 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U352 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_762 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U353 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_763 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U354 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_764 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U355 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_765 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U356 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_766 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U357 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_767 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U358 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_768 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U359 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_769 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U360 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_770 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U361 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_771 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U362 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_772 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U363 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_773 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U364 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE tmp_774 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_fu_35396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_1_fu_35415_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_2_fu_35434_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_3_fu_35453_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_4_fu_35472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_5_fu_35491_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_6_fu_35510_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_7_fu_35529_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_8_fu_35548_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_9_fu_35567_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_10_fu_35586_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_11_fu_35605_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_12_fu_35624_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_13_fu_35643_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_14_fu_35662_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_15_fu_35681_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_16_fu_35700_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_17_fu_35719_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_18_fu_35738_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_19_fu_35757_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_20_fu_35776_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_21_fu_35795_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_22_fu_35814_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_23_fu_35833_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_24_fu_35852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_25_fu_35871_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_26_fu_35890_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_27_fu_35909_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_28_fu_35928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_29_fu_35947_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_30_fu_35966_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_31_fu_35985_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_32_fu_36004_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_33_fu_36023_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_34_fu_36042_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_35_fu_36061_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_36_fu_36080_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_37_fu_36099_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_38_fu_36118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_39_fu_36137_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_40_fu_36156_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_41_fu_36175_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_42_fu_36194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_43_fu_36213_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_44_fu_36232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_45_fu_36251_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_46_fu_36270_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_47_fu_36289_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_48_fu_36308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_49_fu_36327_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_50_fu_36346_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_51_fu_36365_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_52_fu_36384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_53_fu_36403_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_54_fu_36422_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_55_fu_36441_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_56_fu_36460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_57_fu_36479_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_58_fu_36498_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_59_fu_36517_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_60_fu_36536_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_61_fu_36555_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_62_fu_36574_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_63_fu_36593_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_64_fu_36612_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_65_fu_36631_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_66_fu_36650_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_67_fu_36669_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_68_fu_36688_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_69_fu_36707_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_70_fu_36726_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_71_fu_36745_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_72_fu_36764_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_73_fu_36783_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_74_fu_36802_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_75_fu_36821_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_76_fu_36840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_77_fu_36859_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_78_fu_36878_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_79_fu_36897_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_80_fu_36916_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_81_fu_36935_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_82_fu_36954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_83_fu_36973_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_84_fu_36992_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_85_fu_37011_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_86_fu_37030_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_87_fu_37049_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_88_fu_37068_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_89_fu_37087_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_90_fu_37106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_91_fu_37125_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_92_fu_37144_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_93_fu_37163_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_94_fu_37182_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_95_fu_37201_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_96_fu_37220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_97_fu_37239_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_98_fu_37258_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_99_fu_37277_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_100_fu_37296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_101_fu_37315_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_102_fu_37334_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_103_fu_37353_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_104_fu_37372_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_105_fu_37391_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_106_fu_37410_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_107_fu_37429_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_108_fu_37448_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_109_fu_37467_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_110_fu_37486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_111_fu_37505_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_112_fu_37524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_113_fu_37543_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_114_fu_37562_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_115_fu_37581_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_116_fu_37600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_117_fu_37619_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_118_fu_37638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_119_fu_37657_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_120_fu_37676_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_121_fu_37695_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_122_fu_37714_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_123_fu_37733_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_124_fu_37752_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_125_fu_37771_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_126_fu_37790_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_127_fu_37809_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_128_fu_37828_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_129_fu_37847_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_130_fu_37866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_131_fu_37885_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_132_fu_37904_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_133_fu_37923_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_134_fu_37942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_135_fu_37961_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_136_fu_37980_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_137_fu_37999_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_138_fu_38018_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_139_fu_38037_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_140_fu_38056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_141_fu_38075_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_142_fu_38094_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_143_fu_38113_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_144_fu_38132_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_145_fu_38151_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_146_fu_38170_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_147_fu_38189_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_148_fu_38208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_149_fu_38227_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_150_fu_38246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_151_fu_38265_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_152_fu_38284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_153_fu_38303_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_154_fu_38322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_155_fu_38341_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_156_fu_38360_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_157_fu_38379_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_158_fu_38398_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_159_fu_38417_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_160_fu_38436_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_161_fu_38455_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_162_fu_38474_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_163_fu_38493_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_164_fu_38512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_165_fu_38531_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_166_fu_38550_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_167_fu_38569_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_168_fu_38588_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_169_fu_38607_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_170_fu_38626_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_171_fu_38645_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_172_fu_38664_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_173_fu_38683_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_174_fu_38702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_175_fu_38721_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_176_fu_38740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_177_fu_38759_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_178_fu_38778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_179_fu_38797_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_180_fu_38816_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_181_fu_38835_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_182_fu_38854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_183_fu_38873_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_184_fu_38892_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_185_fu_38911_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_186_fu_38930_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_187_fu_38949_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_188_fu_38968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_189_fu_38987_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_190_fu_39006_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_191_fu_39025_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_192_fu_39044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_193_fu_39063_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_194_fu_39082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_195_fu_39101_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_196_fu_39120_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_197_fu_39139_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_198_fu_39158_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_199_fu_39177_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_200_fu_39196_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_201_fu_39215_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_202_fu_39234_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_203_fu_39253_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_204_fu_39272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_205_fu_39291_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_206_fu_39310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_207_fu_39329_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_208_fu_39348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_209_fu_39367_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_210_fu_39386_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_211_fu_39405_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_212_fu_39424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_213_fu_39443_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_214_fu_39462_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_215_fu_39481_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_216_fu_39500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_217_fu_39519_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_218_fu_39538_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_219_fu_39557_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_220_fu_39576_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_221_fu_39595_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_222_fu_39614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_223_fu_39633_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_224_fu_39652_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_225_fu_39671_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_226_fu_39690_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_227_fu_39709_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_228_fu_39728_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_229_fu_39747_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_230_fu_39766_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_231_fu_39785_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_232_fu_39804_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_233_fu_39823_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_234_fu_39842_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_235_fu_39861_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_236_fu_39880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_237_fu_39899_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_238_fu_39918_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_239_fu_39937_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_240_fu_39956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_241_fu_39975_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_242_fu_39994_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_243_fu_40013_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_244_fu_40032_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_245_fu_40051_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_246_fu_40070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_247_fu_40089_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_248_fu_40108_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_249_fu_40127_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_250_fu_40146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_251_fu_40165_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_252_fu_40184_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_253_fu_40203_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_254_fu_40222_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln404_255_fu_40241_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:404 VARIABLE add_ln404_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_fu_18204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_1_fu_18226_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_2_fu_18248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_3_fu_18270_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_4_fu_18292_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_5_fu_18314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_6_fu_18336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_7_fu_18358_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_8_fu_18380_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_9_fu_18402_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_10_fu_18424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_11_fu_18446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_12_fu_18468_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_13_fu_18490_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_14_fu_18512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_15_fu_18534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_16_fu_18556_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_17_fu_18578_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_18_fu_18600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_19_fu_18622_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_20_fu_18644_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_21_fu_18666_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_22_fu_18688_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_23_fu_18710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_24_fu_18732_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_25_fu_18754_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_26_fu_18776_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_27_fu_18798_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_28_fu_18820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_29_fu_18842_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_30_fu_18864_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_31_fu_18886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_32_fu_18908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_33_fu_18930_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_34_fu_18952_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_35_fu_18974_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_36_fu_18996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_37_fu_19018_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_38_fu_19040_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_39_fu_19062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_40_fu_19084_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_41_fu_19106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_42_fu_19128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_43_fu_19150_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_44_fu_19172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_45_fu_19194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_46_fu_19216_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_47_fu_19238_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_48_fu_19260_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_49_fu_19282_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_50_fu_19304_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_51_fu_19326_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_52_fu_19348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_53_fu_19370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_54_fu_19392_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_55_fu_19414_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_56_fu_19436_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_57_fu_19458_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_58_fu_19480_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_59_fu_19502_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_60_fu_19524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_61_fu_19546_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_62_fu_19568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_63_fu_19590_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_64_fu_19612_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_65_fu_19634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_66_fu_19656_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_67_fu_19678_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_68_fu_19700_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_69_fu_19722_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_70_fu_19744_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_71_fu_19766_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_72_fu_19788_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_73_fu_19810_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_74_fu_19832_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_75_fu_19854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_76_fu_19876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_77_fu_19898_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_78_fu_19920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_79_fu_19942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_80_fu_19964_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_81_fu_19986_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_82_fu_20008_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_83_fu_20030_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_84_fu_20052_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_85_fu_20074_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_86_fu_20096_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_87_fu_20118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_88_fu_20140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_89_fu_20162_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_90_fu_20184_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_91_fu_20206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_92_fu_20228_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_93_fu_20250_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_94_fu_20272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_95_fu_20294_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_96_fu_20316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_97_fu_20338_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_98_fu_20360_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_99_fu_20382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_100_fu_20404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_101_fu_20426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_102_fu_20448_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_103_fu_20470_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_104_fu_20492_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_105_fu_20514_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_106_fu_20536_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_107_fu_20558_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_108_fu_20580_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_109_fu_20602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_110_fu_20624_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_111_fu_20646_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_112_fu_20668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_113_fu_20690_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_114_fu_20712_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_115_fu_20734_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_116_fu_20756_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_117_fu_20778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_118_fu_20800_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_119_fu_20822_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_120_fu_20844_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_121_fu_20866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_122_fu_20888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_123_fu_20910_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_124_fu_20932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_125_fu_20954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_126_fu_20976_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_127_fu_20998_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_128_fu_21020_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_129_fu_21042_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_130_fu_21064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_131_fu_21086_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_132_fu_21108_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_133_fu_21130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_134_fu_21152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_135_fu_21174_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_136_fu_21196_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_137_fu_21218_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_138_fu_21240_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_139_fu_21262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_140_fu_21284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_141_fu_21306_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_142_fu_21328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_143_fu_21350_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_144_fu_21372_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_145_fu_21394_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_146_fu_21416_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_147_fu_21438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_148_fu_21460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_149_fu_21482_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_150_fu_21504_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_151_fu_21526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_152_fu_21548_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_153_fu_21570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_154_fu_21592_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_155_fu_21614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_156_fu_21636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_157_fu_21658_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_158_fu_21680_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_159_fu_21702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_160_fu_21724_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_161_fu_21746_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_162_fu_21768_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_163_fu_21790_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_164_fu_21812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_165_fu_21834_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_166_fu_21856_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_167_fu_21878_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_168_fu_21900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_169_fu_21922_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_170_fu_21944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_171_fu_21966_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_172_fu_21988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_173_fu_22010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_174_fu_22032_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_175_fu_22054_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_176_fu_22076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_177_fu_22098_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_178_fu_22120_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_179_fu_22142_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_180_fu_22164_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_181_fu_22186_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_182_fu_22208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_183_fu_22230_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_184_fu_22252_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_185_fu_22274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_186_fu_22296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_187_fu_22318_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_188_fu_22340_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_189_fu_22362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_190_fu_22384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_191_fu_22406_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_192_fu_22428_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_193_fu_22450_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_194_fu_22472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_195_fu_22494_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_196_fu_22516_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_197_fu_22538_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_198_fu_22560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_199_fu_22582_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_200_fu_22604_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_201_fu_22626_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_202_fu_22648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_203_fu_22670_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_204_fu_22692_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_205_fu_22714_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_206_fu_22736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_207_fu_22758_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_208_fu_22780_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_209_fu_22802_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_210_fu_22824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_211_fu_22846_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_212_fu_22868_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_213_fu_22890_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_214_fu_22912_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_215_fu_22934_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_216_fu_22956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_217_fu_22978_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_218_fu_23000_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_219_fu_23022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_220_fu_23044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_221_fu_23066_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_222_fu_23088_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_223_fu_23110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_224_fu_23132_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_225_fu_23154_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_226_fu_23176_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_227_fu_23198_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_228_fu_23220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_229_fu_23242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_230_fu_23264_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_231_fu_23286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_232_fu_23308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_233_fu_23330_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_234_fu_23352_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_235_fu_23374_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_236_fu_23396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_237_fu_23418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_238_fu_23440_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_239_fu_23462_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_240_fu_23484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_241_fu_23506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_242_fu_23528_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_243_fu_23550_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_244_fu_23572_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_245_fu_23594_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_246_fu_23616_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_247_fu_23638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_248_fu_23660_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_249_fu_23682_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_250_fu_23704_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_251_fu_23726_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_252_fu_23748_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_253_fu_23770_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_254_fu_23792_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_255_fu_23814_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:407 VARIABLE add_ln407_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_fu_23820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_fu_23848_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_1_fu_23854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_1_fu_23882_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_2_fu_23888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_2_fu_23916_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_3_fu_23922_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_3_fu_23950_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_4_fu_23956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_4_fu_23984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_5_fu_23990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_5_fu_24018_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_6_fu_24024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_6_fu_24052_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_7_fu_24058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_7_fu_24086_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_8_fu_24092_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_8_fu_24120_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_9_fu_24126_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_9_fu_24154_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_10_fu_24160_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_10_fu_24188_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_11_fu_24194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_11_fu_24222_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_12_fu_24228_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_12_fu_24256_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_13_fu_24262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_13_fu_24290_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_14_fu_24296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_14_fu_24324_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_15_fu_24330_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_15_fu_24358_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_16_fu_24364_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_16_fu_24392_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_17_fu_24398_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_17_fu_24426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_18_fu_24432_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_18_fu_24460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_19_fu_24466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_19_fu_24494_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_20_fu_24500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_20_fu_24528_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_21_fu_24534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_21_fu_24562_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_22_fu_24568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_22_fu_24596_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_23_fu_24602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_23_fu_24630_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_24_fu_24636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_24_fu_24664_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_25_fu_24670_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_25_fu_24698_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_26_fu_24704_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_26_fu_24732_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_27_fu_24738_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_27_fu_24766_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_28_fu_24772_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_28_fu_24800_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_29_fu_24806_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_29_fu_24834_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_30_fu_24840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_30_fu_24868_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_31_fu_24874_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_31_fu_24902_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_32_fu_24908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_32_fu_24936_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_33_fu_24942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_33_fu_24970_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_34_fu_24976_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_34_fu_25004_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_35_fu_25010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_35_fu_25038_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_36_fu_25044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_36_fu_25072_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_37_fu_25078_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_37_fu_25106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_38_fu_25112_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_38_fu_25140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_39_fu_25146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_39_fu_25174_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_40_fu_25180_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_40_fu_25208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_41_fu_25214_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_41_fu_25242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_42_fu_25248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_42_fu_25276_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_43_fu_25282_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_43_fu_25310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_44_fu_25316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_44_fu_25344_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_45_fu_25350_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_45_fu_25378_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_46_fu_25384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_46_fu_25412_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_47_fu_25418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_47_fu_25446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_48_fu_25452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_48_fu_25480_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_49_fu_25486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_49_fu_25514_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_50_fu_25520_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_50_fu_25548_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_51_fu_25554_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_51_fu_25582_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_52_fu_25588_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_52_fu_25616_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_53_fu_25622_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_53_fu_25650_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_54_fu_25656_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_54_fu_25684_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_55_fu_25690_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_55_fu_25718_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_56_fu_25724_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_56_fu_25752_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_57_fu_25758_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_57_fu_25786_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_58_fu_25792_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_58_fu_25820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_59_fu_25826_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_59_fu_25854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_60_fu_25860_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_60_fu_25888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_61_fu_25894_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_61_fu_25922_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_62_fu_25928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_62_fu_25956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_63_fu_25962_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_63_fu_25990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_64_fu_25996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_64_fu_26024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_65_fu_26030_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_65_fu_26058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_66_fu_26064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_66_fu_26092_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_67_fu_26098_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_67_fu_26126_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_68_fu_26132_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_68_fu_26160_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_69_fu_26166_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_69_fu_26194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_70_fu_26200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_70_fu_26228_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_71_fu_26234_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_71_fu_26262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_72_fu_26268_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_72_fu_26296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_73_fu_26302_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_73_fu_26330_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_74_fu_26336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_74_fu_26364_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_75_fu_26370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_75_fu_26398_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_76_fu_26404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_76_fu_26432_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_77_fu_26438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_77_fu_26466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_78_fu_26472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_78_fu_26500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_79_fu_26506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_79_fu_26534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_80_fu_26540_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_80_fu_26568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_81_fu_26574_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_81_fu_26602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_82_fu_26608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_82_fu_26636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_83_fu_26642_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_83_fu_26670_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_84_fu_26676_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_84_fu_26704_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_85_fu_26710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_85_fu_26738_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_86_fu_26744_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_86_fu_26772_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_87_fu_26778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_87_fu_26806_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_88_fu_26812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_88_fu_26840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_89_fu_26846_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_89_fu_26874_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_90_fu_26880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_90_fu_26908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_91_fu_26914_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_91_fu_26942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_92_fu_26948_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_92_fu_26976_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_93_fu_26982_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_93_fu_27010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_94_fu_27016_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_94_fu_27044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_95_fu_27050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_95_fu_27078_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_96_fu_27084_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_96_fu_27112_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_97_fu_27118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_97_fu_27146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_98_fu_27152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_98_fu_27180_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_99_fu_27186_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_99_fu_27214_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_100_fu_27220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_100_fu_27248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_101_fu_27254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_101_fu_27282_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_102_fu_27288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_102_fu_27316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_103_fu_27322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_103_fu_27350_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_104_fu_27356_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_104_fu_27384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_105_fu_27390_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_105_fu_27418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_106_fu_27424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_106_fu_27452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_107_fu_27458_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_107_fu_27486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_108_fu_27492_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_108_fu_27520_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_109_fu_27526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_109_fu_27554_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_110_fu_27560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_110_fu_27588_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_111_fu_27594_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_111_fu_27622_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_112_fu_27628_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_112_fu_27656_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_113_fu_27662_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_113_fu_27690_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_114_fu_27696_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_114_fu_27724_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_115_fu_27730_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_115_fu_27758_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_116_fu_27764_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_116_fu_27792_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_117_fu_27798_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_117_fu_27826_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_118_fu_27832_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_118_fu_27860_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_119_fu_27866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_119_fu_27894_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_120_fu_27900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_120_fu_27928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_121_fu_27934_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_121_fu_27962_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_122_fu_27968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_122_fu_27996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_123_fu_28002_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_123_fu_28030_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_124_fu_28036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_124_fu_28064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_125_fu_28070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_125_fu_28098_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_126_fu_28104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_126_fu_28132_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_127_fu_28138_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_127_fu_28166_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_128_fu_28172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_128_fu_28200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_129_fu_28206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_129_fu_28234_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_130_fu_28240_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_130_fu_28268_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_131_fu_28274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_131_fu_28302_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_132_fu_28308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_132_fu_28336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_133_fu_28342_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_133_fu_28370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_134_fu_28376_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_134_fu_28404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_135_fu_28410_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_135_fu_28438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_136_fu_28444_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_136_fu_28472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_137_fu_28478_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_137_fu_28506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_138_fu_28512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_138_fu_28540_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_139_fu_28546_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_139_fu_28574_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_140_fu_28580_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_140_fu_28608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_141_fu_28614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_141_fu_28642_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_142_fu_28648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_142_fu_28676_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_143_fu_28682_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_143_fu_28710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_144_fu_28716_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_144_fu_28744_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_145_fu_28750_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_145_fu_28778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_146_fu_28784_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_146_fu_28812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_147_fu_28818_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_147_fu_28846_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_148_fu_28852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_148_fu_28880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_149_fu_28886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_149_fu_28914_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_150_fu_28920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_150_fu_28948_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_151_fu_28954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_151_fu_28982_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_152_fu_28988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_152_fu_29016_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_153_fu_29022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_153_fu_29050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_154_fu_29056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_154_fu_29084_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_155_fu_29090_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_155_fu_29118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_156_fu_29124_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_156_fu_29152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_157_fu_29158_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_157_fu_29186_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_158_fu_29192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_158_fu_29220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_159_fu_29226_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_159_fu_29254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_160_fu_29260_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_160_fu_29288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_161_fu_29294_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_161_fu_29322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_162_fu_29328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_162_fu_29356_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_163_fu_29362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_163_fu_29390_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_164_fu_29396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_164_fu_29424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_165_fu_29430_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_165_fu_29458_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_166_fu_29464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_166_fu_29492_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_167_fu_29498_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_167_fu_29526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_168_fu_29532_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_168_fu_29560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_169_fu_29566_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_169_fu_29594_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_170_fu_29600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_170_fu_29628_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_171_fu_29634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_171_fu_29662_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_172_fu_29668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_172_fu_29696_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_173_fu_29702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_173_fu_29730_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_174_fu_29736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_174_fu_29764_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_175_fu_29770_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_175_fu_29798_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_176_fu_29804_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_176_fu_29832_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_177_fu_29838_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_177_fu_29866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_178_fu_29872_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_178_fu_29900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_179_fu_29906_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_179_fu_29934_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_180_fu_29940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_180_fu_29968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_181_fu_29974_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_181_fu_30002_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_182_fu_30008_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_182_fu_30036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_183_fu_30042_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_183_fu_30070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_184_fu_30076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_184_fu_30104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_185_fu_30110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_185_fu_30138_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_186_fu_30144_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_186_fu_30172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_187_fu_30178_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_187_fu_30206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_188_fu_30212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_188_fu_30240_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_189_fu_30246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_189_fu_30274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_190_fu_30280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_190_fu_30308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_191_fu_30314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_191_fu_30342_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_192_fu_30348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_192_fu_30376_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_193_fu_30382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_193_fu_30410_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_194_fu_30416_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_194_fu_30444_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_195_fu_30450_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_195_fu_30478_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_196_fu_30484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_196_fu_30512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_197_fu_30518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_197_fu_30546_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_198_fu_30552_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_198_fu_30580_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_199_fu_30586_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_199_fu_30614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_200_fu_30620_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_200_fu_30648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_201_fu_30654_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_201_fu_30682_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_202_fu_30688_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_202_fu_30716_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_203_fu_30722_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_203_fu_30750_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_204_fu_30756_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_204_fu_30784_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_205_fu_30790_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_205_fu_30818_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_206_fu_30824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_206_fu_30852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_207_fu_30858_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_207_fu_30886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_208_fu_30892_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_208_fu_30920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_209_fu_30926_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_209_fu_30954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_210_fu_30960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_210_fu_30988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_211_fu_30994_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_211_fu_31022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_212_fu_31028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_212_fu_31056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_213_fu_31062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_213_fu_31090_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_214_fu_31096_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_214_fu_31124_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_215_fu_31130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_215_fu_31158_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_216_fu_31164_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_216_fu_31192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_217_fu_31198_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_217_fu_31226_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_218_fu_31232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_218_fu_31260_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_219_fu_31266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_219_fu_31294_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_220_fu_31300_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_220_fu_31328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_221_fu_31334_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_221_fu_31362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_222_fu_31368_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_222_fu_31396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_223_fu_31402_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_223_fu_31430_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_224_fu_31436_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_224_fu_31464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_225_fu_31470_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_225_fu_31498_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_226_fu_31504_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_226_fu_31532_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_227_fu_31538_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_227_fu_31566_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_228_fu_31572_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_228_fu_31600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_229_fu_31606_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_229_fu_31634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_230_fu_31640_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_230_fu_31668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_231_fu_31674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_231_fu_31702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_232_fu_31708_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_232_fu_31736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_233_fu_31742_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_233_fu_31770_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_234_fu_31776_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_234_fu_31804_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_235_fu_31810_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_235_fu_31838_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_236_fu_31844_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_236_fu_31872_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_237_fu_31878_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_237_fu_31906_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_238_fu_31912_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_238_fu_31940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_239_fu_31946_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_239_fu_31974_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_240_fu_31980_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_240_fu_32008_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_241_fu_32014_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_241_fu_32042_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_242_fu_32048_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_242_fu_32076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_243_fu_32082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_243_fu_32110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_244_fu_32116_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_244_fu_32144_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_245_fu_32150_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_245_fu_32178_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_246_fu_32184_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_246_fu_32212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_247_fu_32218_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_247_fu_32246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_248_fu_32252_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_248_fu_32280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_249_fu_32286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_249_fu_32314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_250_fu_32320_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_250_fu_32348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_251_fu_32354_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_251_fu_32382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_252_fu_32388_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_252_fu_32416_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_253_fu_32422_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_253_fu_32450_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_254_fu_32456_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_254_fu_32484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln413_255_fu_32490_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:413 VARIABLE add_ln413_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln414_255_fu_33034_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:414 VARIABLE sub_ln414_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 768 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_49_fu_235_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:293 VARIABLE i_49 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_fu_224_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:295 VARIABLE add_ln295 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln297_fu_269_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:297 VARIABLE add_ln297 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln298_fu_280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:298 VARIABLE add_ln298 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_47_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:303 VARIABLE i_47 LOOP FUNC_NTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln305_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:305 VARIABLE add_ln305 LOOP FUNC_NTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_45_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:312 VARIABLE i_45 LOOP FUNC_NTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln314_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:314 VARIABLE add_ln314 LOOP FUNC_NTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_43_fu_266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:320 VARIABLE i_43 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln322_fu_244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:322 VARIABLE add_ln322 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln323_fu_255_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:323 VARIABLE add_ln323 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln325_fu_305_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:325 VARIABLE add_ln325 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_41_fu_1239_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:329 VARIABLE i_41 LOOP FUNC_NTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln331_fu_1249_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:331 VARIABLE add_ln331 LOOP FUNC_NTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_39_fu_257_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:280 VARIABLE i_39 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln282_fu_246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:282 VARIABLE add_ln282 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln284_fu_291_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:284 VARIABLE add_ln284 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_301_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:285 VARIABLE add_ln285 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 768 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_CADDQ_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_71_fu_198_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:270 VARIABLE i_71 LOOP FUNC_CADDQ_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln272_fu_208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:272 VARIABLE add_ln272 LOOP FUNC_CADDQ_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_63_fu_249_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:221 VARIABLE i_63 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:224 VARIABLE add_ln224 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_317_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:226 VARIABLE add_ln226 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_327_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:227 VARIABLE add_ln227 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_62_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:232 VARIABLE i_62 LOOP FUNC_MATMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:234 VARIABLE add_ln234 LOOP FUNC_MATMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_61_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:241 VARIABLE i_61 LOOP FUNC_MATMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:243 VARIABLE add_ln243 LOOP FUNC_MATMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_59_fu_223_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:249 VARIABLE i_59 LOOP FUNC_MATMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln251_fu_233_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:251 VARIABLE add_ln251 LOOP FUNC_MATMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln252_fu_244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:252 VARIABLE add_ln252 LOOP FUNC_MATMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_57_fu_219_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:258 VARIABLE i_57 LOOP FUNC_MATMUL_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln259_fu_229_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:259 VARIABLE add_ln259 LOOP FUNC_MATMUL_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_55_fu_240_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:181 VARIABLE i_55 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln184_fu_250_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:184 VARIABLE add_ln184 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_287_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:186 VARIABLE add_ln186 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_297_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:187 VARIABLE add_ln187 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_54_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:192 VARIABLE i_54 LOOP FUNC_MONTMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:194 VARIABLE add_ln194 LOOP FUNC_MONTMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_53_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:201 VARIABLE i_53 LOOP FUNC_MONTMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:203 VARIABLE add_ln203 LOOP FUNC_MONTMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_51_fu_244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:209 VARIABLE i_51 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:211 VARIABLE add_ln211 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_265_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:212 VARIABLE add_ln212 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_276_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:214 VARIABLE add_ln214 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_RD_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_37_fu_222_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:155 VARIABLE i_37 LOOP FUNC_RD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_211_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:157 VARIABLE add_ln157 LOOP FUNC_RD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_256_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:159 VARIABLE add_ln159 LOOP FUNC_RD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_RD_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_35_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:163 VARIABLE i_35 LOOP FUNC_RD_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:165 VARIABLE add_ln165 LOOP FUNC_RD_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_RD_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_33_fu_231_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:170 VARIABLE i_33 LOOP FUNC_RD_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln172_fu_245_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:172 VARIABLE add_ln172 LOOP FUNC_RD_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_256_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:173 VARIABLE add_ln173 LOOP FUNC_RD_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_ADD_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_72_fu_262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:144 VARIABLE i_72 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_276_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:146 VARIABLE add_ln146 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_287_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:147 VARIABLE add_ln147 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_298_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:149 VARIABLE add_ln149 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_70_fu_1213_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:342 VARIABLE i_70 LOOP FUNC_INTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_1223_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:344 VARIABLE add_ln344 LOOP FUNC_INTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_69_fu_235_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:350 VARIABLE i_69 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_224_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:352 VARIABLE add_ln352 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln354_fu_269_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:354 VARIABLE add_ln354 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_fu_280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:355 VARIABLE add_ln355 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_68_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:360 VARIABLE i_68 LOOP FUNC_INTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln362_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:362 VARIABLE add_ln362 LOOP FUNC_INTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_67_fu_190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:369 VARIABLE i_67 LOOP FUNC_INTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:371 VARIABLE add_ln371 LOOP FUNC_INTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_65_fu_266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:377 VARIABLE i_65 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln379_fu_244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:379 VARIABLE add_ln379 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln380_fu_255_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:380 VARIABLE add_ln380 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_fu_305_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:382 VARIABLE add_ln382 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_16_fu_1443_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:291 VARIABLE k_16 LOOP FUNC_NTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_1457_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:292 VARIABLE add_ln292 LOOP FUNC_NTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_15_fu_1599_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:220 VARIABLE k_15 LOOP FUNC_MATMUL_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_1617_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:223 VARIABLE add_ln223 LOOP FUNC_MATMUL_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_assign_49_fu_1672_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:220 VARIABLE addr_assign_49 LOOP FUNC_MATMUL_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_14_fu_1797_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:340 VARIABLE k_14 LOOP FUNC_INTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_fu_1810_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:349 VARIABLE add_ln349 LOOP FUNC_INTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1536 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_56_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_81_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_Pipeline_VITIS_LOOP_75_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_Pipeline_VITIS_LOOP_433_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_159_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:433 VARIABLE add_ln433 LOOP VITIS_LOOP_433_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln435_fu_250_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:435 VARIABLE add_ln435 LOOP VITIS_LOOP_433_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_fu_288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:436 VARIABLE add_ln436 LOOP VITIS_LOOP_433_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln436_1_fu_320_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:436 VARIABLE add_ln436_1 LOOP VITIS_LOOP_433_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln437_fu_373_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:437 VARIABLE add_ln437 LOOP VITIS_LOOP_433_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln438_fu_393_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:438 VARIABLE add_ln438 LOOP VITIS_LOOP_433_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln439_fu_271_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:439 VARIABLE add_ln439 LOOP VITIS_LOOP_433_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_15_fu_120_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:431 VARIABLE j_15 LOOP VITIS_LOOP_431_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_fu_130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:432 VARIABLE addr LOOP VITIS_LOOP_431_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_321_110 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_3_Pipeline_VITIS_LOOP_369_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_174_p2 SOURCE HLS_Final_vitis_src/spu.cpp:369 VARIABLE add_ln369 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_197_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_3_Pipeline_VITIS_LOOP_376_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_14_fu_164_p2 SOURCE HLS_Final_vitis_src/spu.cpp:376 VARIABLE i_14 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_187_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_98_p2 SOURCE HLS_Final_vitis_src/spu.cpp:371 VARIABLE add_ln371 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_104_p2 SOURCE HLS_Final_vitis_src/spu.cpp:368 VARIABLE add_ln368 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} shake_squeeze {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_192_p2 SOURCE HLS_Final_vitis_src/spu.cpp:467 VARIABLE i_4 LOOP VITIS_LOOP_467_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_61_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_81_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_61_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_62_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_85_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_62_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_63_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_fu_85_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:63 VARIABLE add_ln63 LOOP VITIS_LOOP_63_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_497_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln497_fu_336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:497 VARIABLE add_ln497 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln499_fu_313_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:499 VARIABLE add_ln499 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln500_fu_360_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:500 VARIABLE add_ln500 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln500_1_fu_370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:500 VARIABLE add_ln500_1 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_fu_550_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:501 VARIABLE add_ln501 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln502_fu_560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:502 VARIABLE add_ln502 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln502_1_fu_591_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:502 VARIABLE add_ln502_1 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln503_fu_601_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:503 VARIABLE add_ln503 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln503_1_fu_740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:503 VARIABLE add_ln503_1 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln504_fu_750_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:504 VARIABLE add_ln504 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln505_fu_883_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:505 VARIABLE add_ln505 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln505_1_fu_893_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:505 VARIABLE add_ln505_1 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln506_fu_1056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:506 VARIABLE add_ln506 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln508_fu_380_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:508 VARIABLE sub_ln508 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln509_fu_570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:509 VARIABLE sub_ln509 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln510_fu_628_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:510 VARIABLE sub_ln510 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln510_fu_638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:510 VARIABLE add_ln510 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln511_fu_760_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:511 VARIABLE sub_ln511 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln512_fu_903_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:512 VARIABLE sub_ln512 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln512_fu_812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:512 VARIABLE add_ln512 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln513_fu_927_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:513 VARIABLE sub_ln513 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln513_fu_937_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:513 VARIABLE add_ln513 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln514_fu_1066_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:514 VARIABLE sub_ln514 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln514_fu_1076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:514 VARIABLE add_ln514 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln515_fu_1156_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:515 VARIABLE sub_ln515 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln516_fu_324_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:516 VARIABLE add_ln516 LOOP VITIS_LOOP_497_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_95_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_105_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_75_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_525_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_157_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_525_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_fu_189_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:527 VARIABLE t LOOP VITIS_LOOP_525_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_2_fu_280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:528 VARIABLE t_2 LOOP VITIS_LOOP_525_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln530_fu_224_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:530 VARIABLE add_ln530 LOOP VITIS_LOOP_525_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln531_fu_286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:531 VARIABLE add_ln531 LOOP VITIS_LOOP_525_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln533_fu_325_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:533 VARIABLE add_ln533 LOOP VITIS_LOOP_525_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln534_fu_345_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:534 VARIABLE add_ln534 LOOP VITIS_LOOP_525_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln535_fu_245_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:535 VARIABLE add_ln535 LOOP VITIS_LOOP_525_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_75_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_558_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln558_fu_91_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:558 VARIABLE add_ln558 LOOP VITIS_LOOP_558_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln562_fu_143_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:562 VARIABLE sub_ln562 LOOP VITIS_LOOP_558_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln562_1_fu_157_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:562 VARIABLE sub_ln562_1 LOOP VITIS_LOOP_558_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln563_fu_179_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:563 VARIABLE add_ln563 LOOP VITIS_LOOP_558_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_543_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln543_fu_183_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:543 VARIABLE add_ln543 LOOP VITIS_LOOP_543_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln545_fu_202_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:545 VARIABLE add_ln545 LOOP VITIS_LOOP_543_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln545_1_fu_234_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:545 VARIABLE add_ln545_1 LOOP VITIS_LOOP_543_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln546_fu_244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:546 VARIABLE add_ln546 LOOP VITIS_LOOP_543_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln546_1_fu_275_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:546 VARIABLE add_ln546_1 LOOP VITIS_LOOP_543_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln547_fu_285_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:547 VARIABLE sub_ln547 LOOP VITIS_LOOP_543_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln548_fu_432_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:548 VARIABLE sub_ln548 LOOP VITIS_LOOP_543_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln549_fu_217_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:549 VARIABLE add_ln549 LOOP VITIS_LOOP_543_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_95_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_105_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_75_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_460_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln460_fu_307_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:460 VARIABLE add_ln460 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_fu_339_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:462 VARIABLE t LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_8_fu_365_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:463 VARIABLE t_8 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln464_fu_466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:464 VARIABLE add_ln464 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_9_fu_484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:464 VARIABLE t_9 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_10_fu_508_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:465 VARIABLE t_10 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln466_fu_600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:466 VARIABLE add_ln466 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_11_fu_618_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:466 VARIABLE t_11 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln467_fu_624_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:467 VARIABLE add_ln467 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_12_fu_642_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:467 VARIABLE t_12 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln468_fu_733_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:468 VARIABLE add_ln468 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_13_fu_751_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:468 VARIABLE t_13 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_14_fu_775_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:469 VARIABLE t_14 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln471_fu_399_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:471 VARIABLE add_ln471 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln473_fu_514_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:473 VARIABLE add_ln473 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln474_fu_524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:474 VARIABLE add_ln474 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:476 VARIABLE add_ln476 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_fu_658_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:478 VARIABLE add_ln478 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln479_fu_781_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:479 VARIABLE add_ln479 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln481_fu_791_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:481 VARIABLE add_ln481 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln482_fu_866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:482 VARIABLE add_ln482 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln484_fu_876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:484 VARIABLE add_ln484 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln486_fu_886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:486 VARIABLE add_ln486 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln487_fu_896_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:487 VARIABLE add_ln487 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln489_fu_906_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:489 VARIABLE add_ln489 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln490_fu_449_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:490 VARIABLE add_ln490 LOOP VITIS_LOOP_460_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_14_fu_401_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:496 VARIABLE j_14 LOOP VITIS_LOOP_496_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_8_fu_419_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:518 VARIABLE addr_8 LOOP VITIS_LOOP_496_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_12_fu_442_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:523 VARIABLE j_12 LOOP VITIS_LOOP_523_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_7_fu_452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:524 VARIABLE addr_7 LOOP VITIS_LOOP_523_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_10_fu_487_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:556 VARIABLE j_10 LOOP VITIS_LOOP_556_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_6_fu_497_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:557 VARIABLE addr_6 LOOP VITIS_LOOP_556_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_8_fu_534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:542 VARIABLE j_8 LOOP VITIS_LOOP_542_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_4_fu_552_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE addr_4 LOOP VITIS_LOOP_542_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_575_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:458 VARIABLE j_6 LOOP VITIS_LOOP_458_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_1_fu_585_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:459 VARIABLE addr_1 LOOP VITIS_LOOP_458_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buf_U SOURCE HLS_Final_vitis_src/spu.cpp:494 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME dpu_pMem_U SOURCE HLS_Final_vitis_src/wrapper.cpp:10 VARIABLE dpu_pMem LOOP {} BUNDLEDNAME {} DSP 0 BRAM 456 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME spu_s_U SOURCE HLS_Final_vitis_src/wrapper.cpp:11 VARIABLE spu_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME tr_U SOURCE {} VARIABLE tr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_987_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:32 VARIABLE add_ln32 LOOP SAMPA_LOOP0_SAMPA_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_1_fu_1023_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:32 VARIABLE add_ln32_1 LOOP SAMPA_LOOP0_SAMPA_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_1115_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:35 VARIABLE add_ln35 LOOP SAMPA_LOOP0_SAMPA_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_10_fu_1123_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:35 VARIABLE addr_10 LOOP SAMPA_LOOP0_SAMPA_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_fu_1133_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:33 VARIABLE p LOOP SAMPA_LOOP0_SAMPA_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_7_fu_1196_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:38 VARIABLE k_7 LOOP SAMPETA_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_fu_1211_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:40 VARIABLE addr LOOP SAMPETA_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_9_fu_1222_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:41 VARIABLE addr_9 LOOP SAMPETA_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_1270_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:43 VARIABLE add_ln43 LOOP SAMPETA_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_1307_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:44 VARIABLE add_ln44 LOOP SAMPETA_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_11_fu_1280_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:45 VARIABLE addr_11 LOOP SAMPETA_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME zetas_U SOURCE {} VARIABLE zetas LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1536 BRAM 481 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.686 seconds; current allocated memory: 1.417 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dpu_keygen.
INFO: [VLOG 209-307] Generating Verilog RTL for dpu_keygen.
Execute       syn_report -model dpu_keygen -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.43 MHz
Command     autosyn done; 836.656 sec.
Command   csynth_design done; 977.683 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 878 seconds. CPU system time: 12 seconds. Elapsed time: 977.683 seconds; current allocated memory: 1.328 MB.
Command ap_source done; 980.275 sec.
Execute cleanup_all 
Command cleanup_all done; 0.182 sec.
INFO-FLOW: Workspace C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5 opened at Thu Dec 29 16:09:53 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.938 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.077 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.096 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.158 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./HLS_final_vitis/solution5/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution5/directives.tcl
Execute     set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/test_dilithium.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/test_dilithium.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/test_dilithium.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/test_dilithium.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.815 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/symmetric-shake.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/symmetric-shake.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/symmetric-shake.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/symmetric-shake.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/symmetric-aes.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/symmetric-aes.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/symmetric-aes.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/symmetric-aes.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/sign.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/sign.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/sign.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/sign.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/rounding.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/rounding.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/rounding.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/rounding.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/reduce.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/reduce.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/reduce.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/reduce.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/randombytes.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/randombytes.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/randombytes.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/randombytes.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.506 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/polyvec.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/polyvec.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/polyvec.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/polyvec.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/poly.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/poly.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/poly.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/poly.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/packing.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/packing.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/packing.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/packing.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/ntt.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/ntt.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/ntt.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/ntt.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/fips202.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/fips202.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/fips202.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/fips202.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/aes256ctr.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/aes256ctr.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/aes256ctr.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/aes256ctr.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/wrapper.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/wrapper.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/wrapper.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/wrapper.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.781 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/spu.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/spu.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/spu.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/spu.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/dpu.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/dpu.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/dpu.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/./sim/autowrap/testbench/dpu.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.166 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution5/.autopilot/db/dpu_keygen.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 83.316 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 102.192 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 102.192 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 104.666 sec.
Execute cleanup_all 
