ENOMEM	,	V_51
clk_register	,	F_22
U300_SYSCON_MMF0R_MASK	,	V_63
"mmc_clk"	,	L_49
hw	,	V_10
prate	,	V_39
"could not allocate syscon clock %s\n"	,	L_1
res_reg	,	V_5
dev	,	V_44
"uart0_clk"	,	L_37
"slow_clk"	,	L_36
U300_SYSCON_MMCR_MSPRO_FREQSEL_ENABLE	,	V_62
"semi"	,	L_20
syscon_block_reset_enable	,	F_1
"stu300.0"	,	L_28
"emif_clk"	,	L_24
U300_SYSCON_SBCER_KEYPAD_CLK_EN	,	V_81
val	,	V_4
init	,	V_49
U300_SYSCON_SBCER_EMIF_CLK_EN	,	V_35
clk	,	V_42
"pll13"	,	L_6
"uart0"	,	L_38
"apptimer"	,	L_46
"keypad_clk"	,	L_41
U300_SYSCON_SBCER_APP_TMR_CLK_EN	,	V_82
"coh901461-keypad"	,	L_42
syscon_clk_enable	,	F_11
U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW	,	V_29
U300_SYSCON_SBCER_I2C0_CLK_EN	,	V_24
U300_SYSCON_MMCR	,	V_60
"acc_tmr_clk"	,	L_47
reset	,	V_8
pr_err	,	F_20
GFP_KERNEL	,	V_50
"stu300.1"	,	L_30
device	,	V_43
U300_SYSCON_RFR	,	V_75
"dmac_clk"	,	L_13
iflags	,	V_3
"dma"	,	L_14
kfree	,	F_24
"could not allocate MMC/SD clock %s\n"	,	L_2
flags	,	V_47
mclk_clk_register	,	F_30
mclk_ops	,	V_65
"rtc-coh901331"	,	L_44
U300_SYSCON_CERR	,	V_73
"app_208_clk"	,	L_8
u16	,	T_1
syscon_block_reset_disable	,	F_7
clk_register_fixed_factor	,	F_34
U300_SYSCON_PMCR	,	V_69
"fsmc-nand"	,	L_16
clk_hw	,	V_9
mclk_clk_round_rate	,	F_28
U300_SYSCON_CCR_CLKING_PERFORMANCE_MASK	,	V_20
u8	,	T_4
"app_52_clk"	,	L_10
"apb_pclk"	,	L_32
syscon_clk_ops	,	V_53
en_reg	,	V_17
"app_tmr_clk"	,	L_45
hw_ctrld	,	V_13
syscon_clk_set_rate	,	F_17
"cpu_clk"	,	L_12
num_parents	,	V_55
U300_SYSCON_CESR	,	V_78
EINVAL	,	V_40
"intcon"	,	L_23
syscon_clk_prepare	,	F_8
CLK_IS_ROOT	,	V_71
"fsmc_clk"	,	L_15
syscon_clk_round_rate	,	F_16
__init	,	T_2
"mclk"	,	L_3
U300_SYSCON_SBCER_SLOW_BRIDGE_CLK_EN	,	V_79
syscon_get_perf	,	F_14
"semi_clk"	,	L_19
U300_SYSCON_MMF0R	,	V_59
"coh901327_wdog"	,	L_5
"fast_clk"	,	L_26
ERR_PTR	,	F_21
"app_104_clk"	,	L_9
parent_name	,	V_46
U300_SYSCON_SBCER_XGAM_CLK_EN	,	V_32
U300_SYSCON_RSR	,	V_77
"u300-gpio"	,	L_40
__iomem	,	T_3
"rtc_clk"	,	L_43
syscon_clk_unprepare	,	F_10
clk_init_data	,	V_48
res_bit	,	V_7
U300_SYSCON_CCR_CLKING_PERFORMANCE_INTERMEDIATE	,	V_33
mclk_clk_prepare	,	F_25
reg	,	V_64
clk_register_clkdev	,	F_33
"xgam"	,	L_18
"intcon_clk"	,	L_22
"mmc_p_clk"	,	L_31
U300_SYSCON_SBCER_FAST_BRIDGE_CLK_EN	,	V_23
U300_SYSCON_SBCER_AHB_SUBSYS_BRIDGE_CLK_EN	,	V_74
U300_SYSCON_CCR_CLKING_PERFORMANCE_BEST	,	V_41
"timer"	,	L_48
U300_SYSCON_PMCR_PWR_MGNT_ENABLE	,	V_70
U300_SYSCON_RRR	,	V_72
mclk	,	V_57
syscon_resetreg_lock	,	V_6
clk_mclk	,	V_56
syscon_vbase	,	V_14
spin_unlock_irqrestore	,	F_6
U300_SYSCON_CCR_CLKING_PERFORMANCE_LOW_POWER	,	V_28
U300_SYSCON_MMCR_MMC_FB_CLK_SEL_ENABLE	,	V_61
"i2c0_p_clk"	,	L_27
ops	,	V_52
"app_26_clk"	,	L_11
spin_lock_irqsave	,	F_2
name	,	V_45
U300_SYSCON_SBCER_ACC_TMR_CLK_EN	,	V_83
U300_SYSCON_SBCER_DMAC_CLK_EN	,	V_30
clk_syscon	,	V_1
U300_SYSCON_SBCER_UART_CLK_EN	,	V_12
U300_SYSCON_SBCER_CPU_CLK_EN	,	V_36
mclk_clk_set_rate	,	F_29
"pll208"	,	L_7
"gpio_clk"	,	L_39
U300_SYSCON_CCR	,	V_19
syscon_clk_is_enabled	,	F_13
U300_SYSCON_SBCER_SPI_CLK_EN	,	V_27
U300_SYSCON_SBCER_GPIO_CLK_EN	,	V_80
u300_clk_init	,	F_31
U300_SYSCON_SBCDR	,	V_16
"mmci"	,	L_33
"pl172"	,	L_25
U300_SYSCON_CSR_PLL208_LOCK_IND	,	V_68
U300_SYSCON_CEFR	,	V_76
readw	,	F_3
parent_rate	,	V_21
rate	,	V_38
kzalloc	,	F_19
"xgam_clk"	,	L_17
"app_32_clk"	,	L_4
perf	,	V_22
mclk_clk_recalc_rate	,	F_27
U300_SYSCON_CCR_CLKING_PERFORMANCE_HIGH	,	V_37
clk_val	,	V_11
en_bit	,	V_18
"spi_p_clk"	,	L_34
is_mspro	,	V_58
to_syscon	,	F_9
U300_SYSCON_SBCER	,	V_15
syscon_clk_disable	,	F_12
"pl022"	,	L_35
BIT	,	F_4
syscon_clk_register	,	F_18
U300_SYSCON_SBCER_NANDIF_CLK_EN	,	V_31
writew	,	F_5
U300_SYSCON_CSR	,	V_67
parent_names	,	V_54
to_mclk	,	F_26
"i2c1_p_clk"	,	L_29
U300_SYSCON_SBCER_SEMI_CLK_EN	,	V_34
sclk	,	V_2
syscon_clk_recalc_rate	,	F_15
U300_SYSCON_SBCER_I2C1_CLK_EN	,	V_25
"ahb_subsys_clk"	,	L_21
clk_register_fixed_rate	,	F_32
U300_SYSCON_SBCER_MMC_CLK_EN	,	V_26
IS_ERR	,	F_23
base	,	V_66
