
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_7040:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x690fffff; valaddr_reg:x3; val_offset:21120*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21120*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7041:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x691fffff; valaddr_reg:x3; val_offset:21123*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21123*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7042:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x693fffff; valaddr_reg:x3; val_offset:21126*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21126*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7043:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x69400000; valaddr_reg:x3; val_offset:21129*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21129*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7044:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x69600000; valaddr_reg:x3; val_offset:21132*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21132*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7045:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x69700000; valaddr_reg:x3; val_offset:21135*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21135*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7046:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x69780000; valaddr_reg:x3; val_offset:21138*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21138*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7047:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697c0000; valaddr_reg:x3; val_offset:21141*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21141*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7048:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697e0000; valaddr_reg:x3; val_offset:21144*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21144*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7049:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697f0000; valaddr_reg:x3; val_offset:21147*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21147*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7050:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697f8000; valaddr_reg:x3; val_offset:21150*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21150*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7051:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697fc000; valaddr_reg:x3; val_offset:21153*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21153*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7052:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697fe000; valaddr_reg:x3; val_offset:21156*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21156*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7053:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697ff000; valaddr_reg:x3; val_offset:21159*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21159*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7054:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697ff800; valaddr_reg:x3; val_offset:21162*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21162*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7055:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697ffc00; valaddr_reg:x3; val_offset:21165*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21165*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7056:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697ffe00; valaddr_reg:x3; val_offset:21168*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21168*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7057:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697fff00; valaddr_reg:x3; val_offset:21171*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21171*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7058:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697fff80; valaddr_reg:x3; val_offset:21174*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21174*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7059:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697fffc0; valaddr_reg:x3; val_offset:21177*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21177*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7060:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697fffe0; valaddr_reg:x3; val_offset:21180*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21180*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7061:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697ffff0; valaddr_reg:x3; val_offset:21183*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21183*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7062:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697ffff8; valaddr_reg:x3; val_offset:21186*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21186*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7063:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697ffffc; valaddr_reg:x3; val_offset:21189*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21189*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7064:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697ffffe; valaddr_reg:x3; val_offset:21192*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21192*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7065:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xd2 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x697fffff; valaddr_reg:x3; val_offset:21195*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21195*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7066:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f000001; valaddr_reg:x3; val_offset:21198*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21198*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7067:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f000003; valaddr_reg:x3; val_offset:21201*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21201*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7068:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f000007; valaddr_reg:x3; val_offset:21204*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21204*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7069:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f199999; valaddr_reg:x3; val_offset:21207*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21207*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7070:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f249249; valaddr_reg:x3; val_offset:21210*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21210*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7071:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f333333; valaddr_reg:x3; val_offset:21213*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21213*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7072:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:21216*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21216*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7073:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:21219*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21219*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7074:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f444444; valaddr_reg:x3; val_offset:21222*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21222*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7075:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:21225*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21225*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7076:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:21228*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21228*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7077:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f666666; valaddr_reg:x3; val_offset:21231*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21231*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7078:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:21234*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21234*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7079:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:21237*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21237*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7080:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:21240*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21240*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7081:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1c9b21 and fs2 == 0 and fe2 == 0x81 and fm2 == 0x513d0c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1c9b21; op2val:0x40d13d0c;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:21243*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21243*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7082:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:21246*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21246*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7083:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:21249*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21249*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7084:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:21252*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21252*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7085:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:21255*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21255*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7086:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:21258*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21258*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7087:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:21261*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21261*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7088:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:21264*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21264*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7089:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:21267*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21267*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7090:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:21270*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21270*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7091:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:21273*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21273*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7092:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:21276*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21276*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7093:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:21279*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21279*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7094:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:21282*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21282*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7095:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:21285*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21285*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7096:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:21288*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21288*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7097:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:21291*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21291*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7098:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90000000; valaddr_reg:x3; val_offset:21294*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21294*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7099:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90000001; valaddr_reg:x3; val_offset:21297*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21297*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7100:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90000003; valaddr_reg:x3; val_offset:21300*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21300*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7101:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90000007; valaddr_reg:x3; val_offset:21303*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21303*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7102:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x9000000f; valaddr_reg:x3; val_offset:21306*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21306*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7103:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x9000001f; valaddr_reg:x3; val_offset:21309*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21309*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7104:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x9000003f; valaddr_reg:x3; val_offset:21312*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21312*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7105:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x9000007f; valaddr_reg:x3; val_offset:21315*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21315*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7106:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x900000ff; valaddr_reg:x3; val_offset:21318*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21318*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7107:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x900001ff; valaddr_reg:x3; val_offset:21321*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21321*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7108:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x900003ff; valaddr_reg:x3; val_offset:21324*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21324*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7109:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x900007ff; valaddr_reg:x3; val_offset:21327*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21327*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7110:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90000fff; valaddr_reg:x3; val_offset:21330*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21330*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7111:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90001fff; valaddr_reg:x3; val_offset:21333*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21333*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7112:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90003fff; valaddr_reg:x3; val_offset:21336*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21336*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7113:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90007fff; valaddr_reg:x3; val_offset:21339*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21339*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7114:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x9000ffff; valaddr_reg:x3; val_offset:21342*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21342*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7115:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x9001ffff; valaddr_reg:x3; val_offset:21345*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21345*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7116:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x9003ffff; valaddr_reg:x3; val_offset:21348*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21348*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7117:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x9007ffff; valaddr_reg:x3; val_offset:21351*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21351*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7118:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x900fffff; valaddr_reg:x3; val_offset:21354*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21354*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7119:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x901fffff; valaddr_reg:x3; val_offset:21357*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21357*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7120:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x903fffff; valaddr_reg:x3; val_offset:21360*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21360*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7121:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90400000; valaddr_reg:x3; val_offset:21363*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21363*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7122:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90600000; valaddr_reg:x3; val_offset:21366*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21366*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7123:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90700000; valaddr_reg:x3; val_offset:21369*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21369*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7124:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x90780000; valaddr_reg:x3; val_offset:21372*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21372*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7125:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907c0000; valaddr_reg:x3; val_offset:21375*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21375*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7126:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907e0000; valaddr_reg:x3; val_offset:21378*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21378*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7127:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907f0000; valaddr_reg:x3; val_offset:21381*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21381*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7128:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907f8000; valaddr_reg:x3; val_offset:21384*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21384*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7129:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907fc000; valaddr_reg:x3; val_offset:21387*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21387*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7130:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907fe000; valaddr_reg:x3; val_offset:21390*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21390*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7131:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907ff000; valaddr_reg:x3; val_offset:21393*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21393*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7132:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907ff800; valaddr_reg:x3; val_offset:21396*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21396*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7133:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907ffc00; valaddr_reg:x3; val_offset:21399*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21399*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7134:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907ffe00; valaddr_reg:x3; val_offset:21402*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21402*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7135:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907fff00; valaddr_reg:x3; val_offset:21405*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21405*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7136:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907fff80; valaddr_reg:x3; val_offset:21408*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21408*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7137:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907fffc0; valaddr_reg:x3; val_offset:21411*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21411*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7138:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907fffe0; valaddr_reg:x3; val_offset:21414*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21414*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7139:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907ffff0; valaddr_reg:x3; val_offset:21417*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21417*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7140:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907ffff8; valaddr_reg:x3; val_offset:21420*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21420*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7141:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907ffffc; valaddr_reg:x3; val_offset:21423*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21423*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7142:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907ffffe; valaddr_reg:x3; val_offset:21426*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21426*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7143:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1d4d97 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x20 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1d4d97; op2val:0x80000000;
op3val:0x907fffff; valaddr_reg:x3; val_offset:21429*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21429*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7144:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b000000; valaddr_reg:x3; val_offset:21432*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21432*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7145:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b000001; valaddr_reg:x3; val_offset:21435*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21435*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7146:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b000003; valaddr_reg:x3; val_offset:21438*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21438*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7147:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b000007; valaddr_reg:x3; val_offset:21441*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21441*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7148:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b00000f; valaddr_reg:x3; val_offset:21444*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21444*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7149:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b00001f; valaddr_reg:x3; val_offset:21447*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21447*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7150:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b00003f; valaddr_reg:x3; val_offset:21450*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21450*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7151:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b00007f; valaddr_reg:x3; val_offset:21453*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21453*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7152:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b0000ff; valaddr_reg:x3; val_offset:21456*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21456*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7153:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b0001ff; valaddr_reg:x3; val_offset:21459*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21459*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7154:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b0003ff; valaddr_reg:x3; val_offset:21462*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21462*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7155:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b0007ff; valaddr_reg:x3; val_offset:21465*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21465*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7156:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b000fff; valaddr_reg:x3; val_offset:21468*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21468*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7157:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b001fff; valaddr_reg:x3; val_offset:21471*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21471*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7158:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b003fff; valaddr_reg:x3; val_offset:21474*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21474*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7159:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b007fff; valaddr_reg:x3; val_offset:21477*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21477*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7160:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b00ffff; valaddr_reg:x3; val_offset:21480*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21480*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7161:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b01ffff; valaddr_reg:x3; val_offset:21483*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21483*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7162:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b03ffff; valaddr_reg:x3; val_offset:21486*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21486*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7163:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b07ffff; valaddr_reg:x3; val_offset:21489*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21489*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7164:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b0fffff; valaddr_reg:x3; val_offset:21492*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21492*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7165:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b1fffff; valaddr_reg:x3; val_offset:21495*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21495*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7166:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b3fffff; valaddr_reg:x3; val_offset:21498*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21498*0 + 3*55*FLEN/8, x4, x1, x2)

inst_7167:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x1dd00b and fs2 == 0 and fe2 == 0x01 and fm2 == 0x4fa37a and fs3 == 0 and fe3 == 0x56 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e1dd00b; op2val:0xcfa37a;
op3val:0x2b400000; valaddr_reg:x3; val_offset:21501*0 + 3*55*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 21501*0 + 3*55*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1762656255,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1763704831,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1765801983,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1765801984,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1767899136,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1768947712,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769472000,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769734144,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769865216,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769930752,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769963520,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769979904,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769988096,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769992192,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769994240,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769995264,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769995776,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769996032,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769996160,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769996224,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769996256,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769996272,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769996280,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769996284,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769996286,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(1769996287,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2115803937,32,FLEN)
NAN_BOXED(1087454476,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919104,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919105,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919107,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919111,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919119,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919135,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919167,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919231,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919359,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415919615,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415920127,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415921151,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415923199,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415927295,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415935487,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415951871,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2415984639,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416050175,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416181247,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416443391,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2416967679,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2418016255,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2420113407,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2420113408,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2422210560,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2423259136,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2423783424,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424045568,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424176640,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424242176,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424274944,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424291328,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424299520,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424303616,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424305664,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424306688,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307200,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307456,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307584,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307648,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307680,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307696,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307704,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307708,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307710,32,FLEN)
NAN_BOXED(2115849623,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2424307711,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721420288,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721420289,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721420291,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721420295,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721420303,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721420319,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721420351,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721420415,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721420543,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721420799,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721421311,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721422335,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721424383,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721428479,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721436671,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721453055,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721485823,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721551359,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721682431,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(721944575,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(722468863,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(723517439,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(725614591,32,FLEN)
NAN_BOXED(2115883019,32,FLEN)
NAN_BOXED(13607802,32,FLEN)
NAN_BOXED(725614592,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
