// Seed: 1509432670
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output wor id_2,
    input wor id_3,
    output supply0 id_4
);
  always @(negedge id_0 or id_3.id_3) begin : LABEL_0
    $signed(86);
    ;
  end
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd4
) (
    input tri0 _id_0,
    output supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input wire id_4,
    input tri1 id_5
    , id_8,
    output uwire id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_6,
      id_3,
      id_1
  );
  assign id_8[id_0] = id_8[-1];
endmodule
