Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Nov  1 16:23:30 2020
| Host         : LAPTOP-AHOKB06N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.922        0.000                      0                  455        0.085        0.000                      0                  455        4.500        0.000                       0                   187  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.922        0.000                      0                  455        0.085        0.000                      0                  455        4.500        0.000                       0                   187  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.922ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.922ns  (required time - arrival time)
  Source:                 buttons/up_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_b_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 1.304ns (21.443%)  route 4.777ns (78.557%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.560     5.144    buttons/up_button/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  buttons/up_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  buttons/up_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.823     6.423    buttons/up_button/M_ctr_q_reg[7]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  buttons/up_button/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     6.999    buttons/up_button/M_last_q_i_4_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  buttons/up_button/M_last_q_i_2/O
                         net (fo=1, routed)           0.666     7.789    buttons/up_button/M_last_q_i_2_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  buttons/up_button/M_last_q_i_1/O
                         net (fo=5, routed)           1.365     9.278    buttons/up_button/M_ctr_q_reg[2]_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.150     9.428 r  buttons/up_button/M_register_a_q[15]_i_4/O
                         net (fo=36, routed)          1.472    10.899    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.326    11.225 r  system_fsm/M_register_b_q[5]_i_1/O
                         net (fo=1, routed)           0.000    11.225    system_fsm/M_register_b_q[5]_i_1_n_0
    SLICE_X64Y43         FDRE                                         r  system_fsm/M_register_b_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  system_fsm/M_register_b_q_reg[5]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)        0.079    15.147    system_fsm/M_register_b_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  3.922    

Slack (MET) :             4.272ns  (required time - arrival time)
  Source:                 buttons/up_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 1.304ns (22.760%)  route 4.425ns (77.240%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.560     5.144    buttons/up_button/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  buttons/up_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  buttons/up_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.823     6.423    buttons/up_button/M_ctr_q_reg[7]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  buttons/up_button/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     6.999    buttons/up_button/M_last_q_i_4_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  buttons/up_button/M_last_q_i_2/O
                         net (fo=1, routed)           0.666     7.789    buttons/up_button/M_last_q_i_2_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  buttons/up_button/M_last_q_i_1/O
                         net (fo=5, routed)           1.365     9.278    buttons/up_button/M_ctr_q_reg[2]_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.150     9.428 r  buttons/up_button/M_register_a_q[15]_i_4/O
                         net (fo=36, routed)          1.120    10.547    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.326    10.873 r  system_fsm/M_register_a_q[7]_i_1/O
                         net (fo=1, routed)           0.000    10.873    system_fsm/M_register_a_q[7]_i_1_n_0
    SLICE_X64Y43         FDRE                                         r  system_fsm/M_register_a_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  system_fsm/M_register_a_q_reg[7]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)        0.077    15.145    system_fsm/M_register_a_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  4.272    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 buttons/up_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_b_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 1.304ns (22.772%)  route 4.422ns (77.228%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.560     5.144    buttons/up_button/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  buttons/up_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  buttons/up_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.823     6.423    buttons/up_button/M_ctr_q_reg[7]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  buttons/up_button/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     6.999    buttons/up_button/M_last_q_i_4_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  buttons/up_button/M_last_q_i_2/O
                         net (fo=1, routed)           0.666     7.789    buttons/up_button/M_last_q_i_2_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  buttons/up_button/M_last_q_i_1/O
                         net (fo=5, routed)           1.365     9.278    buttons/up_button/M_ctr_q_reg[2]_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.150     9.428 r  buttons/up_button/M_register_a_q[15]_i_4/O
                         net (fo=36, routed)          1.117    10.544    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X64Y43         LUT6 (Prop_lut6_I1_O)        0.326    10.870 r  system_fsm/M_register_b_q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.870    system_fsm/M_register_b_q[4]_i_1_n_0
    SLICE_X64Y43         FDRE                                         r  system_fsm/M_register_b_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  system_fsm/M_register_b_q_reg[4]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)        0.081    15.149    system_fsm/M_register_b_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 buttons/up_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_b_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 1.304ns (23.071%)  route 4.348ns (76.929%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.560     5.144    buttons/up_button/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  buttons/up_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  buttons/up_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.823     6.423    buttons/up_button/M_ctr_q_reg[7]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  buttons/up_button/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     6.999    buttons/up_button/M_last_q_i_4_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  buttons/up_button/M_last_q_i_2/O
                         net (fo=1, routed)           0.666     7.789    buttons/up_button/M_last_q_i_2_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  buttons/up_button/M_last_q_i_1/O
                         net (fo=5, routed)           1.365     9.278    buttons/up_button/M_ctr_q_reg[2]_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.150     9.428 r  buttons/up_button/M_register_a_q[15]_i_4/O
                         net (fo=36, routed)          1.042    10.470    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.326    10.796 r  system_fsm/M_register_b_q[7]_i_1/O
                         net (fo=1, routed)           0.000    10.796    system_fsm/M_register_b_q[7]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  system_fsm/M_register_b_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  system_fsm/M_register_b_q_reg[7]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y43         FDRE (Setup_fdre_C_D)        0.032    15.100    system_fsm/M_register_b_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.796    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 buttons/up_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_b_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 1.304ns (23.084%)  route 4.345ns (76.916%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.560     5.144    buttons/up_button/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  buttons/up_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  buttons/up_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.823     6.423    buttons/up_button/M_ctr_q_reg[7]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  buttons/up_button/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     6.999    buttons/up_button/M_last_q_i_4_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  buttons/up_button/M_last_q_i_2/O
                         net (fo=1, routed)           0.666     7.789    buttons/up_button/M_last_q_i_2_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  buttons/up_button/M_last_q_i_1/O
                         net (fo=5, routed)           1.365     9.278    buttons/up_button/M_ctr_q_reg[2]_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.150     9.428 r  buttons/up_button/M_register_a_q[15]_i_4/O
                         net (fo=36, routed)          1.039    10.467    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X63Y43         LUT6 (Prop_lut6_I2_O)        0.326    10.793 r  system_fsm/M_register_b_q[3]_i_1/O
                         net (fo=1, routed)           0.000    10.793    system_fsm/M_register_b_q[3]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  system_fsm/M_register_b_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  system_fsm/M_register_b_q_reg[3]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y43         FDRE (Setup_fdre_C_D)        0.031    15.099    system_fsm/M_register_b_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.793    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 buttons/up_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.614ns  (logic 1.304ns (23.226%)  route 4.310ns (76.774%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.560     5.144    buttons/up_button/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  buttons/up_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  buttons/up_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.823     6.423    buttons/up_button/M_ctr_q_reg[7]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  buttons/up_button/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     6.999    buttons/up_button/M_last_q_i_4_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  buttons/up_button/M_last_q_i_2/O
                         net (fo=1, routed)           0.666     7.789    buttons/up_button/M_last_q_i_2_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  buttons/up_button/M_last_q_i_1/O
                         net (fo=5, routed)           1.365     9.278    buttons/up_button/M_ctr_q_reg[2]_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.150     9.428 r  buttons/up_button/M_register_a_q[15]_i_4/O
                         net (fo=36, routed)          1.005    10.432    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X65Y45         LUT6 (Prop_lut6_I2_O)        0.326    10.758 r  system_fsm/M_register_a_q[14]_i_1/O
                         net (fo=1, routed)           0.000    10.758    system_fsm/M_register_a_q[14]_i_1_n_0
    SLICE_X65Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X65Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[14]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y45         FDRE (Setup_fdre_C_D)        0.031    15.099    system_fsm/M_register_a_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 buttons/up_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.304ns (23.147%)  route 4.329ns (76.853%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.560     5.144    buttons/up_button/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  buttons/up_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  buttons/up_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.823     6.423    buttons/up_button/M_ctr_q_reg[7]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  buttons/up_button/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     6.999    buttons/up_button/M_last_q_i_4_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  buttons/up_button/M_last_q_i_2/O
                         net (fo=1, routed)           0.666     7.789    buttons/up_button/M_last_q_i_2_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  buttons/up_button/M_last_q_i_1/O
                         net (fo=5, routed)           1.365     9.278    buttons/up_button/M_ctr_q_reg[2]_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.150     9.428 r  buttons/up_button/M_register_a_q[15]_i_4/O
                         net (fo=36, routed)          1.024    10.451    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X64Y45         LUT6 (Prop_lut6_I1_O)        0.326    10.777 r  system_fsm/M_register_a_q[9]_i_1/O
                         net (fo=1, routed)           0.000    10.777    system_fsm/M_register_a_q[9]_i_1_n_0
    SLICE_X64Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  system_fsm/M_register_a_q_reg[9]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y45         FDRE (Setup_fdre_C_D)        0.079    15.147    system_fsm/M_register_a_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.382ns  (required time - arrival time)
  Source:                 buttons/up_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.573ns  (logic 1.304ns (23.398%)  route 4.269ns (76.602%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.560     5.144    buttons/up_button/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  buttons/up_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  buttons/up_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.823     6.423    buttons/up_button/M_ctr_q_reg[7]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  buttons/up_button/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     6.999    buttons/up_button/M_last_q_i_4_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  buttons/up_button/M_last_q_i_2/O
                         net (fo=1, routed)           0.666     7.789    buttons/up_button/M_last_q_i_2_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  buttons/up_button/M_last_q_i_1/O
                         net (fo=5, routed)           1.365     9.278    buttons/up_button/M_ctr_q_reg[2]_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.150     9.428 r  buttons/up_button/M_register_a_q[15]_i_4/O
                         net (fo=36, routed)          0.963    10.391    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X65Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.717 r  system_fsm/M_register_a_q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.717    system_fsm/M_register_a_q[4]_i_1_n_0
    SLICE_X65Y44         FDRE                                         r  system_fsm/M_register_a_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X65Y44         FDRE                                         r  system_fsm/M_register_a_q_reg[4]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y44         FDRE (Setup_fdre_C_D)        0.031    15.099    system_fsm/M_register_a_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  4.382    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 buttons/up_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 1.304ns (23.299%)  route 4.293ns (76.701%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.560     5.144    buttons/up_button/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  buttons/up_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  buttons/up_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.823     6.423    buttons/up_button/M_ctr_q_reg[7]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  buttons/up_button/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     6.999    buttons/up_button/M_last_q_i_4_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  buttons/up_button/M_last_q_i_2/O
                         net (fo=1, routed)           0.666     7.789    buttons/up_button/M_last_q_i_2_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  buttons/up_button/M_last_q_i_1/O
                         net (fo=5, routed)           1.365     9.278    buttons/up_button/M_ctr_q_reg[2]_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.150     9.428 r  buttons/up_button/M_register_a_q[15]_i_4/O
                         net (fo=36, routed)          0.987    10.415    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X64Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.741 r  system_fsm/M_register_a_q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.741    system_fsm/M_register_a_q[5]_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  system_fsm/M_register_a_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  system_fsm/M_register_a_q_reg[5]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y44         FDRE (Setup_fdre_C_D)        0.079    15.147    system_fsm/M_register_a_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 buttons/up_button/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_register_a_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.304ns (23.302%)  route 4.292ns (76.698%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.560     5.144    buttons/up_button/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  buttons/up_button/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  buttons/up_button/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.823     6.423    buttons/up_button/M_ctr_q_reg[7]
    SLICE_X56Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.547 r  buttons/up_button/M_last_q_i_4/O
                         net (fo=1, routed)           0.452     6.999    buttons/up_button/M_last_q_i_4_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I4_O)        0.124     7.123 r  buttons/up_button/M_last_q_i_2/O
                         net (fo=1, routed)           0.666     7.789    buttons/up_button/M_last_q_i_2_n_0
    SLICE_X56Y51         LUT6 (Prop_lut6_I4_O)        0.124     7.913 r  buttons/up_button/M_last_q_i_1/O
                         net (fo=5, routed)           1.365     9.278    buttons/up_button/M_ctr_q_reg[2]_0
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.150     9.428 r  buttons/up_button/M_register_a_q[15]_i_4/O
                         net (fo=36, routed)          0.986    10.414    system_fsm/M_register_a_q_reg[15]_1
    SLICE_X64Y44         LUT6 (Prop_lut6_I1_O)        0.326    10.740 r  system_fsm/M_register_a_q[6]_i_1/O
                         net (fo=1, routed)           0.000    10.740    system_fsm/M_register_a_q[6]_i_1_n_0
    SLICE_X64Y44         FDRE                                         r  system_fsm/M_register_a_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         1.519    14.924    system_fsm/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  system_fsm/M_register_a_q_reg[6]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y44         FDRE (Setup_fdre_C_D)        0.079    15.147    system_fsm/M_register_a_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  4.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.373ns (76.423%)  route 0.115ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.596     1.540    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  seven_seg_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.818    seven_seg_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  seven_seg_counter/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.975    seven_seg_counter/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.028 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.028    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_7
    SLICE_X64Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.864     2.054    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    seven_seg_counter/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.386ns (77.035%)  route 0.115ns (22.965%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.596     1.540    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  seven_seg_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.818    seven_seg_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  seven_seg_counter/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.975    seven_seg_counter/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.041 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.041    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_5
    SLICE_X64Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.864     2.054    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    seven_seg_counter/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.409ns (78.043%)  route 0.115ns (21.957%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.596     1.540    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  seven_seg_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.818    seven_seg_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  seven_seg_counter/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.975    seven_seg_counter/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.064 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.064    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_6
    SLICE_X64Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.864     2.054    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[5]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    seven_seg_counter/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.411ns (78.126%)  route 0.115ns (21.874%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.596     1.540    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  seven_seg_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.818    seven_seg_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  seven_seg_counter/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.975    seven_seg_counter/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.066 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     2.066    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_4
    SLICE_X64Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.864     2.054    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y50         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[7]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.134     1.943    seven_seg_counter/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.413ns (78.209%)  route 0.115ns (21.791%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.596     1.540    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  seven_seg_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.818    seven_seg_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  seven_seg_counter/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.975    seven_seg_counter/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.015 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     2.015    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.068 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.068    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_7
    SLICE_X64Y51         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.864     2.054    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.943    seven_seg_counter/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.426ns (78.732%)  route 0.115ns (21.268%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.596     1.540    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  seven_seg_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.818    seven_seg_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  seven_seg_counter/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.975    seven_seg_counter/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.015 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     2.015    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.081 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.081    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_5
    SLICE_X64Y51         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.864     2.054    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.943    seven_seg_counter/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.449ns (79.600%)  route 0.115ns (20.400%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.596     1.540    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  seven_seg_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.818    seven_seg_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  seven_seg_counter/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.975    seven_seg_counter/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.015 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     2.015    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.104 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.104    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_6
    SLICE_X64Y51         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.864     2.054    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[9]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.943    seven_seg_counter/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 seven_seg_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_counter/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.451ns (79.672%)  route 0.115ns (20.328%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.596     1.540    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  seven_seg_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.818    seven_seg_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.974 r  seven_seg_counter/M_ctr_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.975    seven_seg_counter/M_ctr_q_reg[0]_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.015 r  seven_seg_counter/M_ctr_q_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     2.015    seven_seg_counter/M_ctr_q_reg[4]_i_1__4_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.106 r  seven_seg_counter/M_ctr_q_reg[8]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     2.106    seven_seg_counter/M_ctr_q_reg[8]_i_1__4_n_4
    SLICE_X64Y51         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.864     2.054    seven_seg_counter/clk_IBUF_BUFG
    SLICE_X64Y51         FDRE                                         r  seven_seg_counter/M_ctr_q_reg[11]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X64Y51         FDRE (Hold_fdre_C_D)         0.134     1.943    seven_seg_counter/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 buttons/right_ed/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/FSM_sequential_M_testInput_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.391%)  route 0.156ns (45.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.567     1.511    buttons/right_ed/clk_IBUF_BUFG
    SLICE_X55Y47         FDRE                                         r  buttons/right_ed/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  buttons/right_ed/M_last_q_reg/Q
                         net (fo=6, routed)           0.156     1.808    buttons/right_button/M_last_q
    SLICE_X56Y47         LUT4 (Prop_lut4_I1_O)        0.045     1.853 r  buttons/right_button/FSM_sequential_M_testInput_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     1.853    system_fsm/FSM_sequential_M_testInput_q_reg[1]_rep_0
    SLICE_X56Y47         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.838     2.028    system_fsm/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  system_fsm/FSM_sequential_M_testInput_q_reg[1]_rep/C
                         clock pessimism             -0.480     1.548    
    SLICE_X56Y47         FDRE (Hold_fdre_C_D)         0.121     1.669    system_fsm/FSM_sequential_M_testInput_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 buttons/down_ed/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_fsm/M_counter_signal_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.290ns (50.654%)  route 0.283ns (49.346%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.593     1.537    buttons/down_ed/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  buttons/down_ed/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 f  buttons/down_ed/M_last_q_reg/Q
                         net (fo=5, routed)           0.168     1.846    buttons/down_button/M_counter_signal_q_reg[2]
    SLICE_X61Y50         LUT2 (Prop_lut2_I1_O)        0.042     1.888 r  buttons/down_button/M_counter_signal_q[2]_i_3/O
                         net (fo=1, routed)           0.114     2.002    system_fsm/M_counter_signal_q_reg[2]_1
    SLICE_X61Y48         LUT6 (Prop_lut6_I3_O)        0.107     2.109 r  system_fsm/M_counter_signal_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.109    system_fsm/M_counter_signal_q[2]_i_1_n_0
    SLICE_X61Y48         FDRE                                         r  system_fsm/M_counter_signal_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=186, routed)         0.865     2.055    system_fsm/clk_IBUF_BUFG
    SLICE_X61Y48         FDRE                                         r  system_fsm/M_counter_signal_q_reg[2]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X61Y48         FDRE (Hold_fdre_C_D)         0.092     1.901    system_fsm/M_counter_signal_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y50   buttons/down_button/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   buttons/down_button/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   buttons/down_button/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y54   buttons/down_button/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   buttons/down_button/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   buttons/down_button/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   buttons/down_button/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   buttons/down_button/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   buttons/left_button/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   buttons/left_button/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttons/up_button/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttons/down_button/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y54   buttons/down_button/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   buttons/down_button/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   buttons/down_button/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   buttons/left_button/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   buttons/left_button/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y55   buttons/middle_button/M_ctr_q_reg[14]/C



