<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="synthesize_resource_utilization" title="Resource Utilization By Entity" column_number="33" tree="">
        <column_headers>
            <data>Module Inst Name</data>
            <data>LUT</data>
            <data>FF</data>
            <data>Distributed RAM</data>
            <data>APM</data>
            <data>DRM</data>
            <data>ADC</data>
            <data>CGRA</data>
            <data>CRYSTAL</data>
            <data>DLL</data>
            <data>DQSL</data>
            <data>EFUSECODE</data>
            <data>FLSIF</data>
            <data>HMEMC</data>
            <data>HSST</data>
            <data>IO</data>
            <data>IOCKDIV</data>
            <data>IOCKDLY</data>
            <data>IOCKGATE</data>
            <data>IPAL</data>
            <data>LUT CARRY</data>
            <data>LUT6 MUX</data>
            <data>LUT7 MUX</data>
            <data>LUT8 MUX</data>
            <data>OSC</data>
            <data>PCIE</data>
            <data>PLL</data>
            <data>RCKB</data>
            <data>RESCAL</data>
            <data>SCANCHAIN</data>
            <data>START</data>
            <data>UDID</data>
            <data>USCM</data>
        </column_headers>
        <row>
            <data>mdio_rw_test</data>
            <data>127</data>
            <data>74</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>8</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>25</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>0</data>
            <data>1</data>
            <data>0</data>
            <data>0</data>
            <row>
                <data>u_mdio_ctrl</data>
                <data>51</data>
                <data>40</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>19</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
            <row>
                <data>u_mdio_dri</data>
                <data>76</data>
                <data>34</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>6</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
                <data>0</data>
            </row>
        </row>
    </table>
    <table id="synthesize_check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>73</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 72 clock pins with no clock driven</data>
                        <row>
                            <data>u_mdio_ctrl/flow_cnt_reg[0]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/flow_cnt_reg[1]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/flow_cnt_reg[2]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/flow_cnt_reg[3]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/flow_cnt_reg[4]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/link_error/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/op_addr[0]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/op_addr[4]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/op_exec/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/op_rh_wl/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/op_wr_data[6]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/read_next/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/rst_trig_d0/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/rst_trig_d1/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/rst_trig_d2/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/rst_trig_flag/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/speed_status[0]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/speed_status[1]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/start_next/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[0]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[1]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[2]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[3]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[4]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[5]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[6]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[7]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[8]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[9]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[10]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[11]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[12]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[13]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[14]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[15]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[16]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[17]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[18]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_cnt[19]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_ctrl/timer_done/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/addr_t[0]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/addr_t[4]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cnt[0]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cnt[1]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cnt[2]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cnt[3]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cnt[4]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cnt[5]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cnt[6]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cur_state_reg[0]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cur_state_reg[1]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cur_state_reg[2]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cur_state_reg[3]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cur_state_reg[4]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/cur_state_reg[5]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/eth_mdc/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/mdio_dir/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/mdio_out/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/op_code[0]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/op_code[1]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/op_done/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/op_rd_ack/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/op_rd_data[2]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/op_rd_data[5]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/op_rd_data[14]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/op_rd_data[15]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/rd_data_t[2]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/rd_data_t[5]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/rd_data_t[14]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/rd_data_t[15]/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/st_done/CLK</data>
                        </row>
                        <row>
                            <data>u_mdio_dri/wr_data_t[6]/CLK</data>
                        </row>
                    </row>
                    <row>
                        <data>There are 1 nodes without an associated clock assignment.</data>
                        <row>
                            <data>u_mdio_dri/dri_clk/Q (net : dri_clk)</data>
                        </row>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>1</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 1 input ports with no input delay specified.</data>
                        <row>
                            <data>sys_rst_n</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>5</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 5 output ports with no output delay specified.</data>
                        <row>
                            <data>eth_mdio</data>
                        </row>
                        <row>
                            <data>eth_mdc</data>
                        </row>
                        <row>
                            <data>eth_rst_n</data>
                        </row>
                        <row>
                            <data>led[0]</data>
                        </row>
                        <row>
                            <data>led[1]</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latch_loops</data>
            <data>0</data>
            <table_container>
                <table id="latch loops_detailed_report" title="latch_loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latch loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="synthesize_report_timing_clock_summary" title="Clock Summary" column_number="10" tree="">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>Declared</data>
            <data>20.0000</data>
            <data>50.0000MHz</data>
            <data>0.0000</data>
            <data>10.0000</data>
            <data>2</data>
            <data>0</data>
            <data/>
            <data>{ sys_clk }</data>
        </row>
    </table>
    <table id="synthesize_report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>729.3946MHz</data>
            <data>50.0000MHz</data>
            <data>18.629</data>
        </row>
    </table>
    <table id="synthesize_report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>YES</data>
            <data>Timed</data>
            <data>18.629</data>
            <data>0.000</data>
            <data>0</data>
            <data>2</data>
            <data>1.001</data>
            <data>0.000</data>
            <data>0</data>
            <data>2</data>
        </row>
    </table>
    <table id="synthesize_report_clock_network" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>sys_clk (50.00MHZ) (drive 2 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/I (0.000, 0.000, 0.000, 0.000)</data>
                    <row>
                        <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/O (1.211, 1.211, 1.312, 1.312)</data>
                        <row>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">nt_sys_clk (net)</data>
                            <row>
                                <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                            <row>
                                <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/dri_clk/CLK (4.415, 4.415, 4.516, 4.516)</data>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="synthesize_report_timing_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>18.629</data>
            <data>0.000</data>
            <data>0</data>
            <data>2</data>
        </row>
    </table>
    <table id="synthesize_report_timing_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>1.001</data>
            <data>0.000</data>
            <data>0</data>
            <data>2</data>
        </row>
    </table>
    <table id="synthesize_report_timing_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>sys_clk</data>
            <data>9.380</data>
            <data>0.000</data>
            <data>0</data>
            <data>2</data>
        </row>
    </table>
    <table id="synthesize_report_timing_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>18.629</data>
            <data>1</data>
            <data>73</data>
            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/dri_clk/CLK</data>
            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/dri_clk/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>1.355</data>
            <data>0.514 (37.9%)</data>
            <data>0.841 (62.1%)</data>
            <general_container>
                <data>Path #1: setup slack is 18.629(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.770" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/dri_clk/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.329</data>
                            <data>4.744</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/dri_clk/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=73)</data>
                            <data>0.841</data>
                            <data>5.585</data>
                            <data> </data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="43">dri_clk</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_mdio_dri/dri_clk_ce_mux/I0 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>5.770</data>
                            <data>r</data>
                            <data object_valid="true">u_mdio_dri/dri_clk_ce_mux/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.770</data>
                            <data> </data>
                            <data object_valid="true">u_mdio_dri/_N527</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/dri_clk/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.399" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>21.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>3.204</data>
                            <data>24.415</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/dri_clk/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.365</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>0.034</data>
                            <data>24.399</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>18.917</data>
            <data>1</data>
            <data>2</data>
            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/CLK</data>
            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>20.000</data>
            <data>1.067</data>
            <data>0.514 (48.2%)</data>
            <data>0.553 (51.8%)</data>
            <general_container>
                <data>Path #2: setup slack is 18.917(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.482" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.329</data>
                            <data>4.744</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.553</data>
                            <data>5.297</data>
                            <data> </data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="55">u_mdio_dri/clk_cnt [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_mdio_dri/clk_cnt[5:0]_inv/I0 (GTP_LUT1)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.185</data>
                            <data>5.482</data>
                            <data>r</data>
                            <data object_valid="true">u_mdio_dri/clk_cnt[5:0]_inv/Z (GTP_LUT1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.482</data>
                            <data> </data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="85">u_mdio_dri/N9 [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.399" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>21.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>3.204</data>
                            <data>24.415</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>24.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.365</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>0.034</data>
                            <data>24.399</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>1.001</data>
            <data>1</data>
            <data>2</data>
            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/CLK</data>
            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.048</data>
            <data>0.495 (47.2%)</data>
            <data>0.553 (52.8%)</data>
            <general_container>
                <data>Path #1: hold slack is 1.001(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.463" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>4.738</data>
                            <data>f</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.553</data>
                            <data>5.291</data>
                            <data> </data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="55">u_mdio_dri/clk_cnt [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_mdio_dri/clk_cnt[5:0]_inv/I0 (GTP_LUT1)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.172</data>
                            <data>5.463</data>
                            <data>f</data>
                            <data object_valid="true">u_mdio_dri/clk_cnt[5:0]_inv/Z (GTP_LUT1)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.463</data>
                            <data> </data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="85">u_mdio_dri/N9 [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.462" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.047</data>
                            <data>4.462</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>1.080</data>
            <data>1</data>
            <data>2</data>
            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/CLK</data>
            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/dri_clk/D</data>
            <data/>
            <data>sys_clk</data>
            <data>sys_clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>4.415</data>
            <data>4.415</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.127</data>
            <data>0.574 (50.9%)</data>
            <data>0.553 (49.1%)</data>
            <general_container>
                <data>Path #2: hold slack is 1.080(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.542" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>tco</data>
                            <data>0.323</data>
                            <data>4.738</data>
                            <data>f</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/Q (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.553</data>
                            <data>5.291</data>
                            <data> </data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="55">u_mdio_dri/clk_cnt [0]</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data object_valid="true">u_mdio_dri/dri_clk_ce_mux/I1 (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data> </data>
                            <data>td</data>
                            <data>0.251</data>
                            <data>5.542</data>
                            <data>f</data>
                            <data object_valid="true">u_mdio_dri/dri_clk_ce_mux/Z (GTP_LUT2)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>5.542</data>
                            <data> </data>
                            <data object_valid="true">u_mdio_dri/_N527</data>
                        </row>
                        <row>
                            <data> </data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/dri_clk/D (GTP_DFF_C)</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 4.462" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock sys_clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>sys_clk</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/I (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data></data>
                            <data>td</data>
                            <data>1.211</data>
                            <data>1.211</data>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">sys_clk_ibuf/O (GTP_INBUF)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>3.204</data>
                            <data>4.415</data>
                            <data/>
                            <data file_id="../../rtl/mdio_rw_test.v" line_number="24">nt_sys_clk</data>
                        </row>
                        <row>
                            <data></data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/dri_clk/CLK (GTP_DFF_C)</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>4.415</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.047</data>
                            <data>4.462</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="synthesize_report_timing_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.380</data>
            <data>10.000</data>
            <data>0.620</data>
            <data>sys_clk</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/CLK</data>
        </row>
        <row>
            <data>9.380</data>
            <data>10.000</data>
            <data>0.620</data>
            <data>sys_clk</data>
            <data>Low Pulse Width</data>
            <data></data>
            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/clk_cnt[0]/CLK</data>
        </row>
        <row>
            <data>9.380</data>
            <data>10.000</data>
            <data>0.620</data>
            <data>sys_clk</data>
            <data>High Pulse Width</data>
            <data></data>
            <data file_id="../../rtl/mdio_dri.v" line_number="75">u_mdio_dri/dri_clk/CLK</data>
        </row>
    </table>
    <table id="synthesize_resource_usage" title="GTP Usage" column_number="2">
        <column_headers>
            <data>GTP Name</data>
            <data>Usage</data>
        </column_headers>
        <comment>
            <data>
Total LUTs: 127 of 22560 (0.56%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 127
Total Registers: 74 of 33840 (0.22%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 8 of 226 (3.54%)
</data>
        </comment>
        <row>
            <data>GTP_DFF_C                   </data>
            <data>52</data>
        </row>
        <row>
            <data>GTP_DFF_CE                  </data>
            <data>17</data>
        </row>
        <row>
            <data>GTP_DFF_P                    </data>
            <data>4</data>
        </row>
        <row>
            <data>GTP_DFF_PE                   </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_GRS                      </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_INV                      </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_LUT1                     </data>
            <data>7</data>
        </row>
        <row>
            <data>GTP_LUT2                    </data>
            <data>19</data>
        </row>
        <row>
            <data>GTP_LUT3                    </data>
            <data>10</data>
        </row>
        <row>
            <data>GTP_LUT4                    </data>
            <data>18</data>
        </row>
        <row>
            <data>GTP_LUT5                    </data>
            <data>43</data>
        </row>
        <row>
            <data>GTP_LUT5CARRY               </data>
            <data>25</data>
        </row>
        <row>
            <data>GTP_LUT5M                    </data>
            <data>4</data>
        </row>
        <row>
            <data>GTP_ROM32X1                  </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_INBUF                  </data>
            <data>3</data>
        </row>
        <row>
            <data>GTP_IOBUF                  </data>
            <data>1</data>
        </row>
        <row>
            <data>GTP_OUTBUF                 </data>
            <data>4</data>
        </row>
    </table>
    <table id="synthesize_constraint_files" title="Constraint Files Read" column_number="2">
        <column_headers>
            <data>File Name</data>
            <data>File Type</data>
        </column_headers>
        <row>
            <data>C:/Users/Admin/Desktop/25G/1_mdio_rw_test/prj/mdio_rw_test.fdc</data>
            <data>fdc</data>
        </row>
    </table>
    <table id="synthesize_runtime" title="Synthesize Runtime &amp; Memory" column_number="7">
        <column_headers>
            <data>Cpu Time</data>
            <data>Process Cpu Time</data>
            <data>Real Time</data>
            <data>Peak Memory (MB)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>0h:0m:2s</data>
            <data>0h:0m:2s</data>
            <data>0h:0m:4s</data>
            <data>249</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 5900X 12-Core Processor</data>
            <data>32</data>
        </row>
    </table>
    <table id="synthesize_messages" title="Synthesize Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="6">SDC-2025: Clock source 'n:u_mdio_dri/dri_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.</data>
        </row>
        <row>
            <data message="4">Encoding type of FSM 'cur_state_fsm[5:0]' is: onehot.</data>
        </row>
        <row>
            <data message="4">Encoding table of FSM 'cur_state_fsm[5:0]':</data>
        </row>
        <row>
            <data message="4">from  u_mdio_dri/cur_state[5] u_mdio_dri/cur_state[4] u_mdio_dri/cur_state[3] u_mdio_dri/cur_state[2] u_mdio_dri/cur_state[1] u_mdio_dri/cur_state[0]</data>
        </row>
        <row>
            <data message="4">to  u_mdio_dri/cur_state_reg[5] u_mdio_dri/cur_state_reg[4] u_mdio_dri/cur_state_reg[3] u_mdio_dri/cur_state_reg[2] u_mdio_dri/cur_state_reg[1] u_mdio_dri/cur_state_reg[0]</data>
        </row>
        <row>
            <data message="4">000001 =&gt; 000001</data>
        </row>
        <row>
            <data message="4">000010 =&gt; 000010</data>
        </row>
        <row>
            <data message="4">000100 =&gt; 000100</data>
        </row>
        <row>
            <data message="4">001000 =&gt; 001000</data>
        </row>
        <row>
            <data message="4">010000 =&gt; 010000</data>
        </row>
        <row>
            <data message="4">100000 =&gt; 100000</data>
        </row>
        <row>
            <data message="4">Encoding type of FSM 'flow_cnt_fsm[2:0]' is: onehot.</data>
        </row>
        <row>
            <data message="4">Encoding table of FSM 'flow_cnt_fsm[2:0]':</data>
        </row>
        <row>
            <data message="4">from  u_mdio_ctrl/flow_cnt[2] u_mdio_ctrl/flow_cnt[1] u_mdio_ctrl/flow_cnt[0]</data>
        </row>
        <row>
            <data message="4">to  u_mdio_ctrl/flow_cnt_reg[4] u_mdio_ctrl/flow_cnt_reg[3] u_mdio_ctrl/flow_cnt_reg[2] u_mdio_ctrl/flow_cnt_reg[1] u_mdio_ctrl/flow_cnt_reg[0]</data>
        </row>
        <row>
            <data message="4">000 =&gt; 00001</data>
        </row>
        <row>
            <data message="4">001 =&gt; 00010</data>
        </row>
        <row>
            <data message="4">010 =&gt; 00100</data>
        </row>
        <row>
            <data message="4">011 =&gt; 01000</data>
        </row>
        <row>
            <data message="4">100 =&gt; 10000</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_mdio_dri/N258 (bmsWIDEINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_mdio_dri/N964 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_mdio_dri/N1142 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_mdio_dri/N262 (bmsPMUX).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_mdio_dri/N1139 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_mdio_dri/N1962 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_mdio_ctrl/N101 (bmsWIDEINV).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_mdio_ctrl/N192 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_mdio_ctrl/flow_cnt_fsm[2:0]_1 (bmsREDOR).</data>
        </row>
        <row>
            <data message="4">Constant propagation done on u_mdio_ctrl/flow_cnt_fsm[2:0]_4 (bmsREDOR).</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst op_addr[4:0] at 1 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst op_wr_data[15:0] at 0 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 0 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 1 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 2 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 3 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 4 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 5 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 7 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 9 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 10 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 11 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 13 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/wr_data_t[15:0] at 14 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/addr_t[4:0] at 1 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/addr_t[4:0] at 2 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/addr_t[4:0] at 3 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_dri/clk_cnt[5:0] at 1 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Removed bmsWIDEDFFCPE inst u_mdio_ctrl/timer_cnt[23:0] at 20 that is stuck at constant 0.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/timer_cnt[23]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_addr[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_addr[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_addr[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/wr_data_t[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/addr_t[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/addr_t[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/addr_t[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/clk_cnt[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/clk_cnt[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/clk_cnt[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/clk_cnt[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/clk_cnt[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[6]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_dri/op_rd_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[1]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[2]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[3]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[4]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[7]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[8]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[9]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[10]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[11]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[12]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[13]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[14]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/op_wr_data[15]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/timer_cnt[20]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/timer_cnt[21]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">Public-4008: Instance 'u_mdio_ctrl/timer_cnt[22]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.</data>
        </row>
        <row>
            <data message="5">prevent name conflict by renaming net u_mdio_dri/mdio_out to u_mdio_dri/mdio_out_rnmt</data>
        </row>
        <row>
            <data message="5">prevent name conflict by renaming net u_mdio_dri/mdio_dir_inv to u_mdio_dri/mdio_dir_inv_rnmt</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/flow_cnt_reg[0]/CLK' (GTP_DFF_PE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/flow_cnt_reg[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/flow_cnt_reg[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/flow_cnt_reg[3]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/flow_cnt_reg[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/link_error/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/op_addr[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/op_addr[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/op_exec/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/op_rh_wl/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/op_wr_data[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/read_next/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/rst_trig_d0/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/rst_trig_d1/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/rst_trig_d2/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/rst_trig_flag/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/speed_status[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/speed_status[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/start_next/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[7]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[8]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[9]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[10]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[11]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[12]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[13]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[16]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[17]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[18]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_cnt[19]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_ctrl/timer_done/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/addr_t[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/addr_t[4]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cnt[0]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cnt[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cnt[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cnt[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cnt[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cnt[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cnt[6]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cur_state_reg[0]/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cur_state_reg[1]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cur_state_reg[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cur_state_reg[3]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cur_state_reg[4]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/cur_state_reg[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/eth_mdc/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/mdio_dir/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/mdio_out/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/op_code[0]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/op_code[1]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/op_done/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/op_rd_ack/CLK' (GTP_DFF_P.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/op_rd_data[2]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/op_rd_data[5]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/op_rd_data[14]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/op_rd_data[15]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/rd_data_t[2]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/rd_data_t[5]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/rd_data_t[14]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/rd_data_t[15]/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/st_done/CLK' (GTP_DFF_C.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">STA-3011: Clock pin 'u_mdio_dri/wr_data_t[6]/CLK' (GTP_DFF_CE.CLK) has no clock, timing propagation is disabled at the pin.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'eth_mdio' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'eth_mdc' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'eth_rst_n' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="synthesize_settings">
        <table_container>
            <table id="synthesize_settings" title="Synthesize Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL25G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>mdio_rw_test</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Option</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Fanout Guide</data>
                        <data>10000</data>
                    </row>
                    <row>
                        <data>Disable I/O Insertion</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Enable Advanced LUT Combining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Automatic Read/Write Check Insertion for RAM</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Resource Sharing</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Pipelining</data>
                        <data>true</data>
                    </row>
                    <row>
                        <data>Retiming</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Minimum Control-set Size</data>
                        <data>2</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Timing Report</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Report Exception</data>
                        <data>true</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Constraints</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Frequency (MHz)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Use Clock Period for Unconstrained IO</data>
                        <data>false</data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>