<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='77' ll='82'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='993' c='_ZNK4llvm15TargetInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE'/>
<size>16</size>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='76'>/// Used to describe a register and immediate addition.</doc>
<mbr r='llvm::RegImmPair::Reg' o='0' t='llvm::Register'/>
<mbr r='llvm::RegImmPair::Imm' o='64' t='int64_t'/>
<fun r='_ZN4llvm10RegImmPairC1ENS_8RegisterEl'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.h' l='296' c='_ZNK4llvm16AArch64InstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='7072' c='_ZNK4llvm16AArch64InstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='7105' c='_ZNK4llvm16AArch64InstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='532' c='_ZNK4llvm16ARMBaseInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5440' c='_ZNK4llvm16ARMBaseInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5465' c='_ZNK4llvm16ARMBaseInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Mips/MipsInstrInfo.h' l='168' c='_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE'/>
<size>16</size>
<use f='llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp' l='875' c='_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsInstrInfo.cpp' l='892' c='_ZNK4llvm13MipsInstrInfo14isAddImmediateERKNS_12MachineInstrENS_8RegisterE'/>
<size>16</size>
