# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do memory_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/intelFPGA_lite/17.1/memory/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:41 on Jun 21,2020
# vcom -reportprogress 300 -93 -work work C:/intelFPGA_lite/17.1/memory/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture RTL of memory
# End time: 16:43:41 on Jun 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.memory
# vsim work.memory 
# Start time: 16:43:51 on Jun 21,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory(rtl)
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 1000ps sim:/memory/clock
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern constant -value 0 -starttime 0ps -endtime 1000ps sim:/memory/we
wave modify -driver freeze -pattern constant -value 1 -starttime 0ps -endtime 500ps Edit:/memory/we
wave create -driver freeze -pattern counter -startvalue 0000000000 -endvalue 1111111111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 9 0 -starttime 0ps -endtime 1000ps sim:/memory/address
wave create -driver freeze -pattern counter -startvalue 00000000000000000000000000000000 -endvalue 11111111111111111111111111111111 -type Range -direction Up -period 100ps -step 1 -repeat forever -range 31 0 -starttime 0ps -endtime 1000ps sim:/memory/datain
add wave -position end  sim:/memory/dataout
restart
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/intelFPGA_lite/17.1/memory/simulation/modelsim/wave.do
wave editwrite -file C:/intelFPGA_lite/17.1/memory/simulation/modelsim/wave.do -append
# End time: 16:47:39 on Jun 21,2020, Elapsed time: 0:03:48
# Errors: 0, Warnings: 0
