#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov 30 11:45:33 2024
# Process ID: 1580
# Current directory: R:/Desktop/SED2/VGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3480 R:\Desktop\SED2\VGA\VGA.xpr
# Log file: R:/Desktop/SED2/VGA/vivado.log
# Journal file: R:/Desktop/SED2/VGA\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-724] Xilinx Tcl Store apps are automatically updated.
start_gui
open_project R:/Desktop/SED2/VGA/VGA.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'R:/Desktop/SED2/VGA/VGA.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 1109.223 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: Top_VGA
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1478.844 ; gain = 250.086
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_VGA' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:50]
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter CLK_MULTIPLY bound to: 8 - type: integer 
	Parameter CLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIV bound to: 8 - type: integer 
	Parameter CLKOUT1_DIV bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'clock_gen' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:34' bound to instance 'PLL' of component 'clock_gen' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:221]
INFO: [Synth 8-638] synthesizing module 'clock_gen' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:50]
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter CLK_MULTIPLY bound to: 8 - type: integer 
	Parameter CLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIV bound to: 8 - type: integer 
	Parameter CLKOUT1_DIV bound to: 40 - type: integer 
INFO: [Synth 8-113] binding component instance 'clk0buf' to cell 'BUFG' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:60]
INFO: [Synth 8-113] binding component instance 'clk1buf' to cell 'BUFG' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:61]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'clock' to cell 'PLLE2_BASE' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'clock_gen' (1#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:50]
INFO: [Synth 8-3491] module 'sync_vga' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:34' bound to instance 'SYNCVGA' of component 'sync_vga' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:231]
INFO: [Synth 8-638] synthesizing module 'sync_vga' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:47]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 800 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down' (2#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized1' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized1' (2#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'sync_vga' (3#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:47]
INFO: [Synth 8-3491] module 'pinta_barras' declared at 'R:/Desktop/SED2/VGA/pinta_barras.vhd:13' bound to instance 'PINTAc' of component 'pinta_barras' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:245]
INFO: [Synth 8-638] synthesizing module 'pinta_barras' [R:/Desktop/SED2/VGA/pinta_barras.vhd:37]
WARNING: [Synth 8-614] signal 'dinMapa' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:79]
WARNING: [Synth 8-614] signal 'pixel' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:79]
WARNING: [Synth 8-614] signal 'ScolsBitmas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:79]
WARNING: [Synth 8-614] signal 'pacman_col' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:79]
WARNING: [Synth 8-614] signal 'SfilsBitmas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:79]
WARNING: [Synth 8-614] signal 'pacman_fila' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:79]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:79]
WARNING: [Synth 8-614] signal 'ScolsBitmenos' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:79]
WARNING: [Synth 8-614] signal 'ghost_col' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:79]
WARNING: [Synth 8-614] signal 'ghost_fila' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'pinta_barras' (4#1) [R:/Desktop/SED2/VGA/pinta_barras.vhd:37]
	Parameter SERIES6 bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'hdmi_rgb2tmds' declared at 'R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:4' bound to instance 'HDMI' of component 'hdmi_rgb2tmds' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:268]
INFO: [Synth 8-638] synthesizing module 'hdmi_rgb2tmds' [R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:28]
	Parameter SERIES6 bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'hdmi_tmds_encoder' [R:/Desktop/SED2/VGA/hdmi_tmds_encoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tmds_encoder' (5#1) [R:/Desktop/SED2/VGA/hdmi_tmds_encoder.vhd:15]
INFO: [Synth 8-638] synthesizing module 'hdmi_serializer' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:20]
	Parameter SERIES6 bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf' to cell 'OBUFDS' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:26]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'master' to cell 'OSERDESE2' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:36]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'slave' to cell 'OSERDESE2' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'hdmi_serializer' (6#1) [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'hdmi_rgb2tmds' (7#1) [R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:28]
INFO: [Synth 8-3491] module 'PosicionPACman' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:36' bound to instance 'CELDAPACMAN' of component 'PosicionPACman' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:289]
INFO: [Synth 8-638] synthesizing module 'PosicionPACman' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:50]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:155]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized3' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized3' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized5' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized5' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont100ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:187]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized7' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized7' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 3 - type: integer 
	Parameter MAX_VALOR bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont500ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:202]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized9' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 3 - type: integer 
	Parameter MAX_VALOR bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized9' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'PosicionPACman' (8#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:50]
INFO: [Synth 8-3491] module 'MEghost' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:34' bound to instance 'CeldaGHOST' of component 'MEghost' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:303]
INFO: [Synth 8-638] synthesizing module 'MEghost' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:44]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont100ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:147]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:161]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'MEghost' (9#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:44]
INFO: [Synth 8-3491] module 'ROM1b_1f_imagenes16_16x16_bn' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:28' bound to instance 'Memoria1' of component 'ROM1b_1f_imagenes16_16x16_bn' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:316]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_imagenes16_16x16_bn' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_imagenes16_16x16_bn' (10#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:28' bound to instance 'Memoria2' of component 'ROM1b_1f_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:325]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_racetrack_1' (11#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Top_VGA' (12#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1537.324 ; gain = 308.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1554.078 ; gain = 325.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1554.078 ; gain = 325.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1566.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc]
WARNING: [Vivado 12-584] No ports matched 'datan[1]'. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'datan[2]'. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1676.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  PLLE2_BASE => PLLE2_ADV: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1763.020 ; gain = 534.262
62 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:58 . Memory (MB): peak = 1763.703 ; gain = 654.480
import_files -norecurse {R:/Desktop/SED2/VGA/rom1b_green_racetrack_1.vhd R:/Desktop/SED2/VGA/rom1b_blue_racetrack_1.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1858.855 ; gain = 56.777
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_VGA' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:50]
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter CLK_MULTIPLY bound to: 8 - type: integer 
	Parameter CLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIV bound to: 8 - type: integer 
	Parameter CLKOUT1_DIV bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'clock_gen' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:34' bound to instance 'PLL' of component 'clock_gen' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:240]
INFO: [Synth 8-638] synthesizing module 'clock_gen' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:50]
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter CLK_MULTIPLY bound to: 8 - type: integer 
	Parameter CLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIV bound to: 8 - type: integer 
	Parameter CLKOUT1_DIV bound to: 40 - type: integer 
INFO: [Synth 8-113] binding component instance 'clk0buf' to cell 'BUFG' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:60]
INFO: [Synth 8-113] binding component instance 'clk1buf' to cell 'BUFG' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:61]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'clock' to cell 'PLLE2_BASE' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'clock_gen' (1#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:50]
INFO: [Synth 8-3491] module 'sync_vga' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:34' bound to instance 'SYNCVGA' of component 'sync_vga' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:250]
INFO: [Synth 8-638] synthesizing module 'sync_vga' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:47]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 800 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down' (2#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized1' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized1' (2#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'sync_vga' (3#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:47]
INFO: [Synth 8-3491] module 'pinta_barras' declared at 'R:/Desktop/SED2/VGA/pinta_barras.vhd:13' bound to instance 'PINTAc' of component 'pinta_barras' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:264]
INFO: [Synth 8-638] synthesizing module 'pinta_barras' [R:/Desktop/SED2/VGA/pinta_barras.vhd:39]
WARNING: [Synth 8-614] signal 'dinMapaGreen' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'dinMapa' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'dinMapaBlue' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'ScolsBitmas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'pacman_col' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'SfilsBitmas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'pacman_fila' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'ScolsBitmenos' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'pixel' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'ghost_col' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'ghost_fila' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'pinta_barras' (4#1) [R:/Desktop/SED2/VGA/pinta_barras.vhd:39]
	Parameter SERIES6 bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'hdmi_rgb2tmds' declared at 'R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:4' bound to instance 'HDMI' of component 'hdmi_rgb2tmds' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:290]
INFO: [Synth 8-638] synthesizing module 'hdmi_rgb2tmds' [R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:28]
	Parameter SERIES6 bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'hdmi_tmds_encoder' [R:/Desktop/SED2/VGA/hdmi_tmds_encoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tmds_encoder' (5#1) [R:/Desktop/SED2/VGA/hdmi_tmds_encoder.vhd:15]
INFO: [Synth 8-638] synthesizing module 'hdmi_serializer' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:20]
	Parameter SERIES6 bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf' to cell 'OBUFDS' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:26]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'master' to cell 'OSERDESE2' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:36]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'slave' to cell 'OSERDESE2' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'hdmi_serializer' (6#1) [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'hdmi_rgb2tmds' (7#1) [R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:28]
INFO: [Synth 8-3491] module 'PosicionPACman' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:36' bound to instance 'CELDAPACMAN' of component 'PosicionPACman' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:311]
INFO: [Synth 8-638] synthesizing module 'PosicionPACman' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:50]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:155]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized3' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized3' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized5' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized5' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont100ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:187]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized7' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized7' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 3 - type: integer 
	Parameter MAX_VALOR bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont500ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:202]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized9' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 3 - type: integer 
	Parameter MAX_VALOR bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized9' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'PosicionPACman' (8#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:50]
INFO: [Synth 8-3491] module 'MEghost' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:34' bound to instance 'CeldaGHOST' of component 'MEghost' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:325]
INFO: [Synth 8-638] synthesizing module 'MEghost' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:44]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont100ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:147]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:161]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'MEghost' (9#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:44]
INFO: [Synth 8-3491] module 'ROM1b_1f_imagenes16_16x16_bn' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:28' bound to instance 'Memoria1' of component 'ROM1b_1f_imagenes16_16x16_bn' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:338]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_imagenes16_16x16_bn' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_imagenes16_16x16_bn' (10#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:28' bound to instance 'MemoriaMap' of component 'ROM1b_1f_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:347]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_racetrack_1' (11#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_green_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:28' bound to instance 'MemoriaMapGreen' of component 'ROM1b_1f_green_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:354]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_green_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_green_racetrack_1' (12#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_blue_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:28' bound to instance 'MemoriaMapBlue' of component 'ROM1b_1f_blue_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:361]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_blue_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_blue_racetrack_1' (13#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Top_VGA' (14#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1901.484 ; gain = 99.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1924.324 ; gain = 122.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1924.324 ; gain = 122.246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1926.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc]
WARNING: [Vivado 12-584] No ports matched 'datan[1]'. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'datan[2]'. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1926.965 ; gain = 124.887
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.000 ; gain = 18.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_VGA' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:50]
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter CLK_MULTIPLY bound to: 8 - type: integer 
	Parameter CLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIV bound to: 8 - type: integer 
	Parameter CLKOUT1_DIV bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'clock_gen' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:34' bound to instance 'PLL' of component 'clock_gen' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:240]
INFO: [Synth 8-638] synthesizing module 'clock_gen' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:50]
	Parameter CLKIN_PERIOD bound to: 8.000000 - type: double 
	Parameter CLK_MULTIPLY bound to: 8 - type: integer 
	Parameter CLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIV bound to: 8 - type: integer 
	Parameter CLKOUT1_DIV bound to: 40 - type: integer 
INFO: [Synth 8-113] binding component instance 'clk0buf' to cell 'BUFG' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:60]
INFO: [Synth 8-113] binding component instance 'clk1buf' to cell 'BUFG' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:61]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-113] binding component instance 'clock' to cell 'PLLE2_BASE' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'clock_gen' (1#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/cloclk_gen.vhd:50]
INFO: [Synth 8-3491] module 'sync_vga' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:34' bound to instance 'SYNCVGA' of component 'sync_vga' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:250]
INFO: [Synth 8-638] synthesizing module 'sync_vga' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:47]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 800 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:76]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 800 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down' (2#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:91]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized1' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 10 - type: integer 
	Parameter MAX_VALOR bound to: 525 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized1' (2#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'sync_vga' (3#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/sync_vga.vhd:47]
INFO: [Synth 8-3491] module 'pinta_barras' declared at 'R:/Desktop/SED2/VGA/pinta_barras.vhd:13' bound to instance 'PINTAc' of component 'pinta_barras' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:264]
INFO: [Synth 8-638] synthesizing module 'pinta_barras' [R:/Desktop/SED2/VGA/pinta_barras.vhd:39]
WARNING: [Synth 8-614] signal 'dinMapaGreen' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'dinMapa' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'dinMapaBlue' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'ScolsBitmas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'pacman_col' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'SfilsBitmas' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'pacman_fila' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'din' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'ScolsBitmenos' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'pixel' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'ghost_col' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
WARNING: [Synth 8-614] signal 'ghost_fila' is read in the process but is not in the sensitivity list [R:/Desktop/SED2/VGA/pinta_barras.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'pinta_barras' (4#1) [R:/Desktop/SED2/VGA/pinta_barras.vhd:39]
	Parameter SERIES6 bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'hdmi_rgb2tmds' declared at 'R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:4' bound to instance 'HDMI' of component 'hdmi_rgb2tmds' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:290]
INFO: [Synth 8-638] synthesizing module 'hdmi_rgb2tmds' [R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:28]
	Parameter SERIES6 bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'hdmi_tmds_encoder' [R:/Desktop/SED2/VGA/hdmi_tmds_encoder.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'hdmi_tmds_encoder' (5#1) [R:/Desktop/SED2/VGA/hdmi_tmds_encoder.vhd:15]
INFO: [Synth 8-638] synthesizing module 'hdmi_serializer' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:20]
	Parameter SERIES6 bound to: 0 - type: bool 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf' to cell 'OBUFDS' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:26]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'master' to cell 'OSERDESE2' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:36]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'slave' to cell 'OSERDESE2' [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'hdmi_serializer' (6#1) [R:/Desktop/SED2/VGA/hdmi_serializer.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'hdmi_rgb2tmds' (7#1) [R:/Desktop/SED2/VGA/hdmi_rgb2tmds.vhd:28]
INFO: [Synth 8-3491] module 'PosicionPACman' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:36' bound to instance 'CELDAPACMAN' of component 'PosicionPACman' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:311]
INFO: [Synth 8-638] synthesizing module 'PosicionPACman' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:50]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:155]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized3' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized3' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:168]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized5' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized5' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont100ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:187]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized7' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized7' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 3 - type: integer 
	Parameter MAX_VALOR bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont500ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:202]
INFO: [Synth 8-638] synthesizing module 'ContadorUp_Down__parameterized9' [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
	Parameter N_BITS bound to: 3 - type: integer 
	Parameter MAX_VALOR bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ContadorUp_Down__parameterized9' (7#1) [R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'PosicionPACman' (8#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/PosicionPACman.vhd:50]
INFO: [Synth 8-3491] module 'MEghost' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:34' bound to instance 'CeldaGHOST' of component 'MEghost' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:325]
INFO: [Synth 8-638] synthesizing module 'MEghost' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:44]
	Parameter N_BITS bound to: 22 - type: integer 
	Parameter MAX_VALOR bound to: 2500000 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Cont100ms' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:147]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'ContCols' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:161]
	Parameter N_BITS bound to: 5 - type: integer 
	Parameter MAX_VALOR bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'ContadorUp_Down' declared at 'R:/Desktop/SED2/VGA/ContadorUp_Down.vhd:34' bound to instance 'Contfils' of component 'ContadorUp_Down' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'MEghost' (9#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/MEghost.vhd:44]
INFO: [Synth 8-3491] module 'ROM1b_1f_imagenes16_16x16_bn' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:28' bound to instance 'MemoriaPSJ' of component 'ROM1b_1f_imagenes16_16x16_bn' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:338]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_imagenes16_16x16_bn' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_imagenes16_16x16_bn' (10#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/rom1b_1f_imagenes16_16x16_bn_t.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:28' bound to instance 'MemoriaMap' of component 'ROM1b_1f_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:347]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_racetrack_1' (11#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/Desktop/rom1b_1f_racetrack_1_t_32x30.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_green_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:28' bound to instance 'MemoriaMapGreen' of component 'ROM1b_1f_green_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:354]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_green_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_green_racetrack_1' (12#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_green_racetrack_1.vhd:37]
INFO: [Synth 8-3491] module 'ROM1b_1f_blue_racetrack_1' declared at 'R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:28' bound to instance 'MemoriaMapBlue' of component 'ROM1b_1f_blue_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:361]
INFO: [Synth 8-638] synthesizing module 'ROM1b_1f_blue_racetrack_1' [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ROM1b_1f_blue_racetrack_1' (13#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/imports/VGA/rom1b_blue_racetrack_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Top_VGA' (14#1) [R:/Desktop/SED2/VGA/VGA.srcs/sources_1/new/Top_VGA.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1969.676 ; gain = 42.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1982.367 ; gain = 55.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1982.367 ; gain = 55.402
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1983.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc]
WARNING: [Vivado 12-584] No ports matched 'datan[1]'. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'datan[2]'. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [R:/Desktop/SED2/VGA/VGA.srcs/constrs_1/new/zybo_10.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1983.402 ; gain = 56.438
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1996.582 ; gain = 9.535
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 12:25:24 2024] Launched synth_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/synth_1/runme.log
[Sat Nov 30 12:25:24 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.375 ; gain = 0.793
import_files -norecurse {R:/Desktop/SED2/VGA/rom1b_red_imagenes16_16x16.vhd R:/Desktop/SED2/VGA/rom1b_green_imagenes16_16x16.vhd R:/Desktop/SED2/VGA/rom1b_blue_imagenes16_16x16.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2010.047 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 13:17:43 2024] Launched synth_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/synth_1/runme.log
[Sat Nov 30 13:17:44 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/impl_1/runme.log
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.918 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 13:27:35 2024] Launched synth_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/synth_1/runme.log
[Sat Nov 30 13:27:36 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2013.918 ; gain = 0.000
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2013.918 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 13:51:43 2024] Launched synth_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/synth_1/runme.log
[Sat Nov 30 13:51:43 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2013.918 ; gain = 0.000
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.887 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 14:00:47 2024] Launched synth_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/synth_1/runme.log
[Sat Nov 30 14:00:47 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/impl_1/runme.log
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2020.887 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 14:14:21 2024] Launched synth_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/synth_1/runme.log
[Sat Nov 30 14:14:21 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/impl_1/runme.log
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2022.570 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 15:06:37 2024] Launched synth_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/synth_1/runme.log
[Sat Nov 30 15:06:37 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2022.570 ; gain = 0.000
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2022.570 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 15:15:32 2024] Launched synth_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/synth_1/runme.log
[Sat Nov 30 15:15:32 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2022.570 ; gain = 0.000
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2022.570 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 15:21:46 2024] Launched synth_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/synth_1/runme.log
[Sat Nov 30 15:21:46 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2022.570 ; gain = 0.000
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2024.336 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 15:39:51 2024] Launched synth_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/synth_1/runme.log
[Sat Nov 30 15:39:51 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.336 ; gain = 0.000
reset_run synth_1
reset_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2024.336 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 15:52:32 2024] Launched synth_1...
Run output will be captured here: R:/Desktop/SED2/VGA/impl_1/synth_1/runme.log
[Sat Nov 30 15:52:32 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/VGA.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2024.336 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Nov 30 16:03:52 2024] Launched impl_1...
Run output will be captured here: R:/Desktop/SED2/VGA/VGA.runs/impl_1/runme.log
