#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Apr 16 12:19:46 2024
# Process ID: 7304
# Current directory: C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/design_1_axi_bram_ctrl_1_0_synth_1
# Command line: vivado.exe -log design_1_axi_bram_ctrl_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_bram_ctrl_1_0.tcl
# Log file: C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/design_1_axi_bram_ctrl_1_0_synth_1/design_1_axi_bram_ctrl_1_0.vds
# Journal file: C:/Users/kazza/Documents/FPGA/Lab/5/BRAM_Test/BRAM_Test.runs/design_1_axi_bram_ctrl_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_bram_ctrl_1_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_bram_ctrl_1_0, cache-ID = 0442d0dd2e0a654b.
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 12:19:53 2024...
