

================================================================
== Vitis HLS Report for 'inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3'
================================================================
* Date:           Fri Jan  6 21:26:07 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        ultrasound_accelerator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  18.087 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  35840003|  35840003|  1.792 sec|  1.792 sec|  35840003|  35840003|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                                   |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |                     Loop Name                     |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3  |  35840001|  35840001|         3|          1|          1|  35840000|       yes|
        +---------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    339|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|    150|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    104|    -|
|Register         |        -|    -|     147|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     147|    593|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_16s_32_1_1_U3  |mul_32s_16s_32_1_1  |        0|   2|  0|  20|    0|
    |mux_165_32_1_1_U1      |mux_165_32_1_1      |        0|   0|  0|  65|    0|
    |mux_165_32_1_1_U2      |mux_165_32_1_1      |        0|   0|  0|  65|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   2|  0| 150|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln22_1_fu_568_p2              |         +|   0|  0|  23|          16|           2|
    |add_ln22_fu_518_p2                |         +|   0|  0|  33|          26|           1|
    |add_ln23_1_fu_693_p2              |         +|   0|  0|  14|          13|           1|
    |add_ln23_fu_582_p2                |         +|   0|  0|  13|           5|           1|
    |add_ln25_fu_652_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln27_fu_640_p2                |         +|   0|  0|  23|          16|          16|
    |conv_output_din                   |         +|   0|  0|  23|          16|          16|
    |sum_2_fu_794_p2                   |         +|   0|  0|  39|          32|          32|
    |and_ln22_fu_562_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_fu_512_p2               |      icmp|   0|  0|  16|          26|          26|
    |icmp_ln23_fu_536_p2               |      icmp|   0|  0|  12|          13|          12|
    |icmp_ln25_fu_556_p2               |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln27_fu_646_p2               |      icmp|   0|  0|  13|          16|          16|
    |ifzero_fu_658_p2                  |      icmp|   0|  0|  11|           8|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln23_fu_588_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln22_1_fu_574_p3           |    select|   0|  0|  16|           1|          16|
    |select_ln22_fu_542_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln23_1_fu_735_p3           |    select|   0|  0|  32|           1|           1|
    |select_ln23_2_fu_602_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln23_3_fu_699_p3           |    select|   0|  0|  13|           1|           1|
    |select_ln23_fu_594_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln22_fu_550_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 339|         216|         176|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |conv_output_blk_n        |   9|          2|    1|          2|
    |i_fu_154                 |   9|          2|   16|         32|
    |indvar_flatten12_fu_158  |   9|          2|   26|         52|
    |indvar_flatten_fu_150    |   9|          2|   13|         26|
    |input_r_blk_n            |   9|          2|    1|          2|
    |j_fu_142                 |   9|          2|    8|         16|
    |k_fu_146                 |   9|          2|    5|         10|
    |sum_fu_138               |  14|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 104|         23|  105|        242|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |i_fu_154                             |  16|   0|   16|          0|
    |icmp_ln27_reg_957                    |   1|   0|    1|          0|
    |ifzero_reg_1041                      |   1|   0|    1|          0|
    |ifzero_reg_1041_pp0_iter2_reg        |   1|   0|    1|          0|
    |indvar_flatten12_fu_158              |  26|   0|   26|          0|
    |indvar_flatten_fu_150                |  13|   0|   13|          0|
    |j_fu_142                             |   8|   0|    8|          0|
    |k_fu_146                             |   5|   0|    5|          0|
    |or_ln23_reg_947                      |   1|   0|    1|          0|
    |select_ln23_2_reg_952                |   5|   0|    5|          0|
    |sum_fu_138                           |  32|   0|   32|          0|
    |trunc_ln33_1_reg_1045                |  16|   0|   16|          0|
    |trunc_ln33_1_reg_1045_pp0_iter2_reg  |  16|   0|   16|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 147|   0|  147|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3|  return value|
|input_r_dout              |   in|   16|     ap_fifo|                                                             input_r|       pointer|
|input_r_empty_n           |   in|    1|     ap_fifo|                                                             input_r|       pointer|
|input_r_read              |  out|    1|     ap_fifo|                                                             input_r|       pointer|
|conv_output_din           |  out|   16|     ap_fifo|                                                         conv_output|       pointer|
|conv_output_full_n        |   in|    1|     ap_fifo|                                                         conv_output|       pointer|
|conv_output_write         |  out|    1|     ap_fifo|                                                         conv_output|       pointer|
|conv_weights_0_address0   |  out|    7|   ap_memory|                                                      conv_weights_0|         array|
|conv_weights_0_ce0        |  out|    1|   ap_memory|                                                      conv_weights_0|         array|
|conv_weights_0_q0         |   in|   32|   ap_memory|                                                      conv_weights_0|         array|
|conv_weights_1_address0   |  out|    7|   ap_memory|                                                      conv_weights_1|         array|
|conv_weights_1_ce0        |  out|    1|   ap_memory|                                                      conv_weights_1|         array|
|conv_weights_1_q0         |   in|   32|   ap_memory|                                                      conv_weights_1|         array|
|conv_weights_2_address0   |  out|    7|   ap_memory|                                                      conv_weights_2|         array|
|conv_weights_2_ce0        |  out|    1|   ap_memory|                                                      conv_weights_2|         array|
|conv_weights_2_q0         |   in|   32|   ap_memory|                                                      conv_weights_2|         array|
|conv_weights_3_address0   |  out|    7|   ap_memory|                                                      conv_weights_3|         array|
|conv_weights_3_ce0        |  out|    1|   ap_memory|                                                      conv_weights_3|         array|
|conv_weights_3_q0         |   in|   32|   ap_memory|                                                      conv_weights_3|         array|
|conv_weights_4_address0   |  out|    7|   ap_memory|                                                      conv_weights_4|         array|
|conv_weights_4_ce0        |  out|    1|   ap_memory|                                                      conv_weights_4|         array|
|conv_weights_4_q0         |   in|   32|   ap_memory|                                                      conv_weights_4|         array|
|conv_weights_5_address0   |  out|    7|   ap_memory|                                                      conv_weights_5|         array|
|conv_weights_5_ce0        |  out|    1|   ap_memory|                                                      conv_weights_5|         array|
|conv_weights_5_q0         |   in|   32|   ap_memory|                                                      conv_weights_5|         array|
|conv_weights_6_address0   |  out|    7|   ap_memory|                                                      conv_weights_6|         array|
|conv_weights_6_ce0        |  out|    1|   ap_memory|                                                      conv_weights_6|         array|
|conv_weights_6_q0         |   in|   32|   ap_memory|                                                      conv_weights_6|         array|
|conv_weights_7_address0   |  out|    7|   ap_memory|                                                      conv_weights_7|         array|
|conv_weights_7_ce0        |  out|    1|   ap_memory|                                                      conv_weights_7|         array|
|conv_weights_7_q0         |   in|   32|   ap_memory|                                                      conv_weights_7|         array|
|conv_weights_8_address0   |  out|    7|   ap_memory|                                                      conv_weights_8|         array|
|conv_weights_8_ce0        |  out|    1|   ap_memory|                                                      conv_weights_8|         array|
|conv_weights_8_q0         |   in|   32|   ap_memory|                                                      conv_weights_8|         array|
|conv_weights_9_address0   |  out|    7|   ap_memory|                                                      conv_weights_9|         array|
|conv_weights_9_ce0        |  out|    1|   ap_memory|                                                      conv_weights_9|         array|
|conv_weights_9_q0         |   in|   32|   ap_memory|                                                      conv_weights_9|         array|
|conv_weights_10_address0  |  out|    7|   ap_memory|                                                     conv_weights_10|         array|
|conv_weights_10_ce0       |  out|    1|   ap_memory|                                                     conv_weights_10|         array|
|conv_weights_10_q0        |   in|   32|   ap_memory|                                                     conv_weights_10|         array|
|conv_weights_11_address0  |  out|    7|   ap_memory|                                                     conv_weights_11|         array|
|conv_weights_11_ce0       |  out|    1|   ap_memory|                                                     conv_weights_11|         array|
|conv_weights_11_q0        |   in|   32|   ap_memory|                                                     conv_weights_11|         array|
|conv_weights_12_address0  |  out|    7|   ap_memory|                                                     conv_weights_12|         array|
|conv_weights_12_ce0       |  out|    1|   ap_memory|                                                     conv_weights_12|         array|
|conv_weights_12_q0        |   in|   32|   ap_memory|                                                     conv_weights_12|         array|
|conv_weights_13_address0  |  out|    7|   ap_memory|                                                     conv_weights_13|         array|
|conv_weights_13_ce0       |  out|    1|   ap_memory|                                                     conv_weights_13|         array|
|conv_weights_13_q0        |   in|   32|   ap_memory|                                                     conv_weights_13|         array|
|conv_weights_14_address0  |  out|    7|   ap_memory|                                                     conv_weights_14|         array|
|conv_weights_14_ce0       |  out|    1|   ap_memory|                                                     conv_weights_14|         array|
|conv_weights_14_q0        |   in|   32|   ap_memory|                                                     conv_weights_14|         array|
|conv_weights_15_address0  |  out|    7|   ap_memory|                                                     conv_weights_15|         array|
|conv_weights_15_ce0       |  out|    1|   ap_memory|                                                     conv_weights_15|         array|
|conv_weights_15_q0        |   in|   32|   ap_memory|                                                     conv_weights_15|         array|
|conv_biases_0_load        |   in|   32|     ap_none|                                                  conv_biases_0_load|        scalar|
|conv_biases_1_load        |   in|   32|     ap_none|                                                  conv_biases_1_load|        scalar|
|conv_biases_2_load        |   in|   32|     ap_none|                                                  conv_biases_2_load|        scalar|
|conv_biases_3_load        |   in|   32|     ap_none|                                                  conv_biases_3_load|        scalar|
|conv_biases_4_load        |   in|   32|     ap_none|                                                  conv_biases_4_load|        scalar|
|conv_biases_5_load        |   in|   32|     ap_none|                                                  conv_biases_5_load|        scalar|
|conv_biases_6_load        |   in|   32|     ap_none|                                                  conv_biases_6_load|        scalar|
|conv_biases_7_load        |   in|   32|     ap_none|                                                  conv_biases_7_load|        scalar|
|conv_biases_8_load        |   in|   32|     ap_none|                                                  conv_biases_8_load|        scalar|
|conv_biases_9_load        |   in|   32|     ap_none|                                                  conv_biases_9_load|        scalar|
|conv_biases_10_load       |   in|   32|     ap_none|                                                 conv_biases_10_load|        scalar|
|conv_biases_11_load       |   in|   32|     ap_none|                                                 conv_biases_11_load|        scalar|
|conv_biases_12_load       |   in|   32|     ap_none|                                                 conv_biases_12_load|        scalar|
|conv_biases_13_load       |   in|   32|     ap_none|                                                 conv_biases_13_load|        scalar|
|conv_biases_14_load       |   in|   32|     ap_none|                                                 conv_biases_14_load|        scalar|
|conv_biases_15_load       |   in|   32|     ap_none|                                                 conv_biases_15_load|        scalar|
+--------------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 6 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %conv_output, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_15, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_14, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_13, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_12, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_11, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_10, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_9, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_8, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_7, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_6, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_5, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_4, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_3, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_2, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_1, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_weights_0, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_biases_15_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_15_load"   --->   Operation 30 'read' 'conv_biases_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv_biases_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_14_load"   --->   Operation 31 'read' 'conv_biases_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_biases_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_13_load"   --->   Operation 32 'read' 'conv_biases_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv_biases_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_12_load"   --->   Operation 33 'read' 'conv_biases_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_biases_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_11_load"   --->   Operation 34 'read' 'conv_biases_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_biases_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_10_load"   --->   Operation 35 'read' 'conv_biases_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv_biases_9_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_9_load"   --->   Operation 36 'read' 'conv_biases_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv_biases_8_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_8_load"   --->   Operation 37 'read' 'conv_biases_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv_biases_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_7_load"   --->   Operation 38 'read' 'conv_biases_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv_biases_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_6_load"   --->   Operation 39 'read' 'conv_biases_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv_biases_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_5_load"   --->   Operation 40 'read' 'conv_biases_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv_biases_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_4_load"   --->   Operation 41 'read' 'conv_biases_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv_biases_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_3_load"   --->   Operation 42 'read' 'conv_biases_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv_biases_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_2_load"   --->   Operation 43 'read' 'conv_biases_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv_biases_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_1_load"   --->   Operation 44 'read' 'conv_biases_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv_biases_0_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv_biases_0_load"   --->   Operation 45 'read' 'conv_biases_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i26 0, i26 %indvar_flatten12"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.7>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i26 %indvar_flatten12" [HLS_CNN.cpp:22]   --->   Operation 53 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.45ns)   --->   "%icmp_ln22 = icmp_eq  i26 %indvar_flatten12_load, i26 35840000" [HLS_CNN.cpp:22]   --->   Operation 55 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.37ns)   --->   "%add_ln22 = add i26 %indvar_flatten12_load, i26 1" [HLS_CNN.cpp:22]   --->   Operation 56 'add' 'add_ln22' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc24.i, void %_Z6conv1dRN3hls6streamI6ap_intILi16EELi0EEES4_PA128_KiPS5_.exit.exitStub" [HLS_CNN.cpp:22]   --->   Operation 57 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [HLS_CNN.cpp:25]   --->   Operation 58 'load' 'j_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [HLS_CNN.cpp:22]   --->   Operation 59 'load' 'k_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i13 %indvar_flatten" [HLS_CNN.cpp:23]   --->   Operation 60 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i_load = load i16 %i" [HLS_CNN.cpp:22]   --->   Operation 61 'load' 'i_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.09ns)   --->   "%icmp_ln23 = icmp_eq  i13 %indvar_flatten_load_1, i13 2048" [HLS_CNN.cpp:23]   --->   Operation 62 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln22)> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.21ns)   --->   "%select_ln22 = select i1 %icmp_ln23, i5 0, i5 %k_load" [HLS_CNN.cpp:22]   --->   Operation 63 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln22)   --->   "%xor_ln22 = xor i1 %icmp_ln23, i1 1" [HLS_CNN.cpp:22]   --->   Operation 64 'xor' 'xor_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.55ns)   --->   "%icmp_ln25 = icmp_eq  i8 %j_load, i8 128" [HLS_CNN.cpp:25]   --->   Operation 65 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln22 = and i1 %icmp_ln25, i1 %xor_ln22" [HLS_CNN.cpp:22]   --->   Operation 66 'and' 'and_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.07ns)   --->   "%add_ln22_1 = add i16 %i_load, i16 2" [HLS_CNN.cpp:22]   --->   Operation 67 'add' 'add_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.80ns)   --->   "%select_ln22_1 = select i1 %icmp_ln23, i16 %add_ln22_1, i16 %i_load" [HLS_CNN.cpp:22]   --->   Operation 68 'select' 'select_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 %select_ln22, i5 1" [HLS_CNN.cpp:23]   --->   Operation 69 'add' 'add_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.97ns)   --->   "%or_ln23 = or i1 %and_ln22, i1 %icmp_ln23" [HLS_CNN.cpp:23]   --->   Operation 70 'or' 'or_ln23' <Predicate = (!icmp_ln22)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (1.24ns)   --->   "%select_ln23 = select i1 %or_ln23, i8 0, i8 %j_load" [HLS_CNN.cpp:23]   --->   Operation 71 'select' 'select_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.21ns)   --->   "%select_ln23_2 = select i1 %and_ln22, i5 %add_ln23, i5 %select_ln22" [HLS_CNN.cpp:23]   --->   Operation 72 'select' 'select_ln23_2' <Predicate = (!icmp_ln22)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %select_ln23" [HLS_CNN.cpp:23]   --->   Operation 73 'zext' 'j_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln27)   --->   "%shl_ln26 = shl i8 %select_ln23, i8 1" [HLS_CNN.cpp:26]   --->   Operation 74 'shl' 'shl_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln27)   --->   "%zext_ln27 = zext i8 %shl_ln26" [HLS_CNN.cpp:27]   --->   Operation 75 'zext' 'zext_ln27' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln27 = add i16 %zext_ln27, i16 %select_ln22_1" [HLS_CNN.cpp:27]   --->   Operation 76 'add' 'add_ln27' <Predicate = (!icmp_ln22)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.42ns)   --->   "%icmp_ln27 = icmp_ult  i16 %add_ln27, i16 35000" [HLS_CNN.cpp:27]   --->   Operation 77 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln22)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %if.else.i, void %if.then.i" [HLS_CNN.cpp:27]   --->   Operation 78 'br' 'br_ln27' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr i32 %conv_weights_0, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 79 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%conv_weights_0_load = load i7 %conv_weights_0_addr" [HLS_CNN.cpp:28]   --->   Operation 80 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr i32 %conv_weights_1, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 81 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%conv_weights_1_load = load i7 %conv_weights_1_addr" [HLS_CNN.cpp:28]   --->   Operation 82 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr i32 %conv_weights_2, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 83 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%conv_weights_2_load = load i7 %conv_weights_2_addr" [HLS_CNN.cpp:28]   --->   Operation 84 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%conv_weights_3_addr = getelementptr i32 %conv_weights_3, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 85 'getelementptr' 'conv_weights_3_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%conv_weights_3_load = load i7 %conv_weights_3_addr" [HLS_CNN.cpp:28]   --->   Operation 86 'load' 'conv_weights_3_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%conv_weights_4_addr = getelementptr i32 %conv_weights_4, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 87 'getelementptr' 'conv_weights_4_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%conv_weights_4_load = load i7 %conv_weights_4_addr" [HLS_CNN.cpp:28]   --->   Operation 88 'load' 'conv_weights_4_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%conv_weights_5_addr = getelementptr i32 %conv_weights_5, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 89 'getelementptr' 'conv_weights_5_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%conv_weights_5_load = load i7 %conv_weights_5_addr" [HLS_CNN.cpp:28]   --->   Operation 90 'load' 'conv_weights_5_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%conv_weights_6_addr = getelementptr i32 %conv_weights_6, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 91 'getelementptr' 'conv_weights_6_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%conv_weights_6_load = load i7 %conv_weights_6_addr" [HLS_CNN.cpp:28]   --->   Operation 92 'load' 'conv_weights_6_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%conv_weights_7_addr = getelementptr i32 %conv_weights_7, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 93 'getelementptr' 'conv_weights_7_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%conv_weights_7_load = load i7 %conv_weights_7_addr" [HLS_CNN.cpp:28]   --->   Operation 94 'load' 'conv_weights_7_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%conv_weights_8_addr = getelementptr i32 %conv_weights_8, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 95 'getelementptr' 'conv_weights_8_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%conv_weights_8_load = load i7 %conv_weights_8_addr" [HLS_CNN.cpp:28]   --->   Operation 96 'load' 'conv_weights_8_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%conv_weights_9_addr = getelementptr i32 %conv_weights_9, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 97 'getelementptr' 'conv_weights_9_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%conv_weights_9_load = load i7 %conv_weights_9_addr" [HLS_CNN.cpp:28]   --->   Operation 98 'load' 'conv_weights_9_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%conv_weights_10_addr = getelementptr i32 %conv_weights_10, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 99 'getelementptr' 'conv_weights_10_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%conv_weights_10_load = load i7 %conv_weights_10_addr" [HLS_CNN.cpp:28]   --->   Operation 100 'load' 'conv_weights_10_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%conv_weights_11_addr = getelementptr i32 %conv_weights_11, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 101 'getelementptr' 'conv_weights_11_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%conv_weights_11_load = load i7 %conv_weights_11_addr" [HLS_CNN.cpp:28]   --->   Operation 102 'load' 'conv_weights_11_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%conv_weights_12_addr = getelementptr i32 %conv_weights_12, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 103 'getelementptr' 'conv_weights_12_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%conv_weights_12_load = load i7 %conv_weights_12_addr" [HLS_CNN.cpp:28]   --->   Operation 104 'load' 'conv_weights_12_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%conv_weights_13_addr = getelementptr i32 %conv_weights_13, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 105 'getelementptr' 'conv_weights_13_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%conv_weights_13_load = load i7 %conv_weights_13_addr" [HLS_CNN.cpp:28]   --->   Operation 106 'load' 'conv_weights_13_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%conv_weights_14_addr = getelementptr i32 %conv_weights_14, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 107 'getelementptr' 'conv_weights_14_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%conv_weights_14_load = load i7 %conv_weights_14_addr" [HLS_CNN.cpp:28]   --->   Operation 108 'load' 'conv_weights_14_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%conv_weights_15_addr = getelementptr i32 %conv_weights_15, i64 0, i64 %j_cast" [HLS_CNN.cpp:28]   --->   Operation 109 'getelementptr' 'conv_weights_15_addr' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%conv_weights_15_load = load i7 %conv_weights_15_addr" [HLS_CNN.cpp:28]   --->   Operation 110 'load' 'conv_weights_15_load' <Predicate = (!icmp_ln22 & icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 111 [1/1] (1.91ns)   --->   "%add_ln25 = add i8 %select_ln23, i8 1" [HLS_CNN.cpp:25]   --->   Operation 111 'add' 'add_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.55ns)   --->   "%ifzero = icmp_eq  i8 %add_ln25, i8 128" [HLS_CNN.cpp:25]   --->   Operation 112 'icmp' 'ifzero' <Predicate = (!icmp_ln22)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %ifzero, void %ifFalse, void %ifTrue" [HLS_CNN.cpp:25]   --->   Operation 113 'br' 'br_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (2.06ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %conv_biases_0_load_read, i32 %conv_biases_1_load_read, i32 %conv_biases_2_load_read, i32 %conv_biases_3_load_read, i32 %conv_biases_4_load_read, i32 %conv_biases_5_load_read, i32 %conv_biases_6_load_read, i32 %conv_biases_7_load_read, i32 %conv_biases_8_load_read, i32 %conv_biases_9_load_read, i32 %conv_biases_10_load_read, i32 %conv_biases_11_load_read, i32 %conv_biases_12_load_read, i32 %conv_biases_13_load_read, i32 %conv_biases_14_load_read, i32 %conv_biases_15_load_read, i5 %select_ln23_2" [HLS_CNN.cpp:33]   --->   Operation 114 'mux' 'tmp' <Predicate = (!icmp_ln22 & ifzero)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln33_1 = trunc i32 %tmp" [HLS_CNN.cpp:33]   --->   Operation 115 'trunc' 'trunc_ln33_1' <Predicate = (!icmp_ln22 & ifzero)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [HLS_CNN.cpp:23]   --->   Operation 116 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.67ns)   --->   "%add_ln23_1 = add i13 %indvar_flatten_load, i13 1" [HLS_CNN.cpp:23]   --->   Operation 117 'add' 'add_ln23_1' <Predicate = (!icmp_ln22)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.69ns)   --->   "%select_ln23_3 = select i1 %icmp_ln23, i13 1, i13 %add_ln23_1" [HLS_CNN.cpp:23]   --->   Operation 118 'select' 'select_ln23_3' <Predicate = (!icmp_ln22)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln22 = store i26 %add_ln22, i26 %indvar_flatten12" [HLS_CNN.cpp:22]   --->   Operation 119 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %select_ln22_1, i16 %i" [HLS_CNN.cpp:22]   --->   Operation 120 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln23 = store i13 %select_ln23_3, i13 %indvar_flatten" [HLS_CNN.cpp:23]   --->   Operation 121 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln23 = store i5 %select_ln23_2, i5 %k" [HLS_CNN.cpp:23]   --->   Operation 122 'store' 'store_ln23' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln25 = store i8 %add_ln25, i8 %j" [HLS_CNN.cpp:25]   --->   Operation 123 'store' 'store_ln25' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 18.0>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [HLS_CNN.cpp:23]   --->   Operation 125 'load' 'sum_load' <Predicate = (!or_ln23)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3_str"   --->   Operation 126 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 35840000, i64 35840000, i64 35840000"   --->   Operation 127 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 128 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_23_2_VITIS_LOOP_25_3_str"   --->   Operation 129 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.69ns)   --->   "%select_ln23_1 = select i1 %or_ln23, i32 0, i32 %sum_load" [HLS_CNN.cpp:23]   --->   Operation 130 'select' 'select_ln23_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 131 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [HLS_CNN.cpp:24]   --->   Operation 132 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (3.47ns)   --->   "%p_017 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %input_r" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'p_017' <Predicate = (!icmp_ln27)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 134 [1/1] (1.70ns)   --->   "%store_ln23 = store i32 %select_ln23_1, i32 %sum" [HLS_CNN.cpp:23]   --->   Operation 134 'store' 'store_ln23' <Predicate = (!icmp_ln27)> <Delay = 1.70>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 135 'br' 'br_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 136 [1/2] (3.25ns)   --->   "%conv_weights_0_load = load i7 %conv_weights_0_addr" [HLS_CNN.cpp:28]   --->   Operation 136 'load' 'conv_weights_0_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 137 [1/2] (3.25ns)   --->   "%conv_weights_1_load = load i7 %conv_weights_1_addr" [HLS_CNN.cpp:28]   --->   Operation 137 'load' 'conv_weights_1_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%conv_weights_2_load = load i7 %conv_weights_2_addr" [HLS_CNN.cpp:28]   --->   Operation 138 'load' 'conv_weights_2_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%conv_weights_3_load = load i7 %conv_weights_3_addr" [HLS_CNN.cpp:28]   --->   Operation 139 'load' 'conv_weights_3_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 140 [1/2] (3.25ns)   --->   "%conv_weights_4_load = load i7 %conv_weights_4_addr" [HLS_CNN.cpp:28]   --->   Operation 140 'load' 'conv_weights_4_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 141 [1/2] (3.25ns)   --->   "%conv_weights_5_load = load i7 %conv_weights_5_addr" [HLS_CNN.cpp:28]   --->   Operation 141 'load' 'conv_weights_5_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 142 [1/2] (3.25ns)   --->   "%conv_weights_6_load = load i7 %conv_weights_6_addr" [HLS_CNN.cpp:28]   --->   Operation 142 'load' 'conv_weights_6_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 143 [1/2] (3.25ns)   --->   "%conv_weights_7_load = load i7 %conv_weights_7_addr" [HLS_CNN.cpp:28]   --->   Operation 143 'load' 'conv_weights_7_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 144 [1/2] (3.25ns)   --->   "%conv_weights_8_load = load i7 %conv_weights_8_addr" [HLS_CNN.cpp:28]   --->   Operation 144 'load' 'conv_weights_8_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 145 [1/2] (3.25ns)   --->   "%conv_weights_9_load = load i7 %conv_weights_9_addr" [HLS_CNN.cpp:28]   --->   Operation 145 'load' 'conv_weights_9_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 146 [1/2] (3.25ns)   --->   "%conv_weights_10_load = load i7 %conv_weights_10_addr" [HLS_CNN.cpp:28]   --->   Operation 146 'load' 'conv_weights_10_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 147 [1/2] (3.25ns)   --->   "%conv_weights_11_load = load i7 %conv_weights_11_addr" [HLS_CNN.cpp:28]   --->   Operation 147 'load' 'conv_weights_11_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 148 [1/2] (3.25ns)   --->   "%conv_weights_12_load = load i7 %conv_weights_12_addr" [HLS_CNN.cpp:28]   --->   Operation 148 'load' 'conv_weights_12_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 149 [1/2] (3.25ns)   --->   "%conv_weights_13_load = load i7 %conv_weights_13_addr" [HLS_CNN.cpp:28]   --->   Operation 149 'load' 'conv_weights_13_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 150 [1/2] (3.25ns)   --->   "%conv_weights_14_load = load i7 %conv_weights_14_addr" [HLS_CNN.cpp:28]   --->   Operation 150 'load' 'conv_weights_14_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 151 [1/2] (3.25ns)   --->   "%conv_weights_15_load = load i7 %conv_weights_15_addr" [HLS_CNN.cpp:28]   --->   Operation 151 'load' 'conv_weights_15_load' <Predicate = (icmp_ln27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 152 [1/1] (2.06ns)   --->   "%i_op_assign = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %conv_weights_0_load, i32 %conv_weights_1_load, i32 %conv_weights_2_load, i32 %conv_weights_3_load, i32 %conv_weights_4_load, i32 %conv_weights_5_load, i32 %conv_weights_6_load, i32 %conv_weights_7_load, i32 %conv_weights_8_load, i32 %conv_weights_9_load, i32 %conv_weights_10_load, i32 %conv_weights_11_load, i32 %conv_weights_12_load, i32 %conv_weights_13_load, i32 %conv_weights_14_load, i32 %conv_weights_15_load, i5 %select_ln23_2" [HLS_CNN.cpp:28]   --->   Operation 152 'mux' 'i_op_assign' <Predicate = (icmp_ln27)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (3.47ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %input_r" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 153 'read' 'tmp_V' <Predicate = (icmp_ln27)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %tmp_V" [HLS_CNN.cpp:28]   --->   Operation 154 'sext' 'sext_ln28' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (8.51ns)   --->   "%mul_ln28 = mul i32 %i_op_assign, i32 %sext_ln28" [HLS_CNN.cpp:28]   --->   Operation 155 'mul' 'mul_ln28' <Predicate = (icmp_ln27)> <Delay = 8.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (2.55ns)   --->   "%sum_2 = add i32 %mul_ln28, i32 %select_ln23_1" [HLS_CNN.cpp:28]   --->   Operation 156 'add' 'sum_2' <Predicate = (icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (1.70ns)   --->   "%store_ln29 = store i32 %sum_2, i32 %sum" [HLS_CNN.cpp:29]   --->   Operation 157 'store' 'store_ln29' <Predicate = (icmp_ln27)> <Delay = 1.70>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.i" [HLS_CNN.cpp:29]   --->   Operation 158 'br' 'br_ln29' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.71>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum" [HLS_CNN.cpp:33]   --->   Operation 159 'load' 'sum_load_1' <Predicate = (ifzero)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i32 %sum_load_1" [HLS_CNN.cpp:33]   --->   Operation 160 'trunc' 'trunc_ln33' <Predicate = (ifzero)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (2.07ns)   --->   "%add_ln260 = add i16 %trunc_ln33_1, i16 %trunc_ln33"   --->   Operation 161 'add' 'add_ln260' <Predicate = (ifzero)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %conv_output, i16 %add_ln260" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 162 'write' 'write_ln174' <Predicate = (ifzero)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 163 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_weights_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_biases_0_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_2_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_3_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_4_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_5_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_6_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_7_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_8_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_9_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_10_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_11_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_12_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_13_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_14_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_biases_15_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                      (alloca           ) [ 01111]
j                        (alloca           ) [ 01100]
k                        (alloca           ) [ 01100]
indvar_flatten           (alloca           ) [ 01100]
i                        (alloca           ) [ 01100]
indvar_flatten12         (alloca           ) [ 01100]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
specinterface_ln0        (specinterface    ) [ 00000]
conv_biases_15_load_read (read             ) [ 01100]
conv_biases_14_load_read (read             ) [ 01100]
conv_biases_13_load_read (read             ) [ 01100]
conv_biases_12_load_read (read             ) [ 01100]
conv_biases_11_load_read (read             ) [ 01100]
conv_biases_10_load_read (read             ) [ 01100]
conv_biases_9_load_read  (read             ) [ 01100]
conv_biases_8_load_read  (read             ) [ 01100]
conv_biases_7_load_read  (read             ) [ 01100]
conv_biases_6_load_read  (read             ) [ 01100]
conv_biases_5_load_read  (read             ) [ 01100]
conv_biases_4_load_read  (read             ) [ 01100]
conv_biases_3_load_read  (read             ) [ 01100]
conv_biases_2_load_read  (read             ) [ 01100]
conv_biases_1_load_read  (read             ) [ 01100]
conv_biases_0_load_read  (read             ) [ 01100]
store_ln0                (store            ) [ 00000]
store_ln0                (store            ) [ 00000]
store_ln0                (store            ) [ 00000]
store_ln0                (store            ) [ 00000]
store_ln0                (store            ) [ 00000]
store_ln0                (store            ) [ 00000]
br_ln0                   (br               ) [ 00000]
indvar_flatten12_load    (load             ) [ 00000]
specpipeline_ln0         (specpipeline     ) [ 00000]
icmp_ln22                (icmp             ) [ 01110]
add_ln22                 (add              ) [ 00000]
br_ln22                  (br               ) [ 00000]
j_load                   (load             ) [ 00000]
k_load                   (load             ) [ 00000]
indvar_flatten_load_1    (load             ) [ 00000]
i_load                   (load             ) [ 00000]
icmp_ln23                (icmp             ) [ 00000]
select_ln22              (select           ) [ 00000]
xor_ln22                 (xor              ) [ 00000]
icmp_ln25                (icmp             ) [ 00000]
and_ln22                 (and              ) [ 00000]
add_ln22_1               (add              ) [ 00000]
select_ln22_1            (select           ) [ 00000]
add_ln23                 (add              ) [ 00000]
or_ln23                  (or               ) [ 01010]
select_ln23              (select           ) [ 00000]
select_ln23_2            (select           ) [ 01010]
j_cast                   (zext             ) [ 00000]
shl_ln26                 (shl              ) [ 00000]
zext_ln27                (zext             ) [ 00000]
add_ln27                 (add              ) [ 00000]
icmp_ln27                (icmp             ) [ 01110]
br_ln27                  (br               ) [ 00000]
conv_weights_0_addr      (getelementptr    ) [ 01010]
conv_weights_1_addr      (getelementptr    ) [ 01010]
conv_weights_2_addr      (getelementptr    ) [ 01010]
conv_weights_3_addr      (getelementptr    ) [ 01010]
conv_weights_4_addr      (getelementptr    ) [ 01010]
conv_weights_5_addr      (getelementptr    ) [ 01010]
conv_weights_6_addr      (getelementptr    ) [ 01010]
conv_weights_7_addr      (getelementptr    ) [ 01010]
conv_weights_8_addr      (getelementptr    ) [ 01010]
conv_weights_9_addr      (getelementptr    ) [ 01010]
conv_weights_10_addr     (getelementptr    ) [ 01010]
conv_weights_11_addr     (getelementptr    ) [ 01010]
conv_weights_12_addr     (getelementptr    ) [ 01010]
conv_weights_13_addr     (getelementptr    ) [ 01010]
conv_weights_14_addr     (getelementptr    ) [ 01010]
conv_weights_15_addr     (getelementptr    ) [ 01010]
add_ln25                 (add              ) [ 00000]
ifzero                   (icmp             ) [ 01111]
br_ln25                  (br               ) [ 00000]
tmp                      (mux              ) [ 00000]
trunc_ln33_1             (trunc            ) [ 01011]
indvar_flatten_load      (load             ) [ 00000]
add_ln23_1               (add              ) [ 00000]
select_ln23_3            (select           ) [ 00000]
store_ln22               (store            ) [ 00000]
store_ln22               (store            ) [ 00000]
store_ln23               (store            ) [ 00000]
store_ln23               (store            ) [ 00000]
store_ln25               (store            ) [ 00000]
br_ln0                   (br               ) [ 00000]
sum_load                 (load             ) [ 00000]
specloopname_ln0         (specloopname     ) [ 00000]
empty                    (speclooptripcount) [ 00000]
specpipeline_ln0         (specpipeline     ) [ 00000]
specloopname_ln0         (specloopname     ) [ 00000]
select_ln23_1            (select           ) [ 00000]
specpipeline_ln0         (specpipeline     ) [ 00000]
specloopname_ln24        (specloopname     ) [ 00000]
p_017                    (read             ) [ 00000]
store_ln23               (store            ) [ 00000]
br_ln0                   (br               ) [ 00000]
conv_weights_0_load      (load             ) [ 00000]
conv_weights_1_load      (load             ) [ 00000]
conv_weights_2_load      (load             ) [ 00000]
conv_weights_3_load      (load             ) [ 00000]
conv_weights_4_load      (load             ) [ 00000]
conv_weights_5_load      (load             ) [ 00000]
conv_weights_6_load      (load             ) [ 00000]
conv_weights_7_load      (load             ) [ 00000]
conv_weights_8_load      (load             ) [ 00000]
conv_weights_9_load      (load             ) [ 00000]
conv_weights_10_load     (load             ) [ 00000]
conv_weights_11_load     (load             ) [ 00000]
conv_weights_12_load     (load             ) [ 00000]
conv_weights_13_load     (load             ) [ 00000]
conv_weights_14_load     (load             ) [ 00000]
conv_weights_15_load     (load             ) [ 00000]
i_op_assign              (mux              ) [ 00000]
tmp_V                    (read             ) [ 00000]
sext_ln28                (sext             ) [ 00000]
mul_ln28                 (mul              ) [ 00000]
sum_2                    (add              ) [ 00000]
store_ln29               (store            ) [ 00000]
br_ln29                  (br               ) [ 00000]
sum_load_1               (load             ) [ 00000]
trunc_ln33               (trunc            ) [ 00000]
add_ln260                (add              ) [ 00000]
write_ln174              (write            ) [ 00000]
br_ln0                   (br               ) [ 00000]
ret_ln0                  (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_weights_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_weights_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_weights_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_weights_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_weights_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_weights_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_weights_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_weights_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_weights_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv_weights_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv_weights_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv_weights_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv_weights_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv_weights_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv_weights_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_r">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv_biases_0_load">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_0_load"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="conv_biases_1_load">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_1_load"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="conv_biases_2_load">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_2_load"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_biases_3_load">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_3_load"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="conv_biases_4_load">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_4_load"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="conv_biases_5_load">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_5_load"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_biases_6_load">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_6_load"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_biases_7_load">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_7_load"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_biases_8_load">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_8_load"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_biases_9_load">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_9_load"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_biases_10_load">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_10_load"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_biases_11_load">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_11_load"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="conv_biases_12_load">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_12_load"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="conv_biases_13_load">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_13_load"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="conv_biases_14_load">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_14_load"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="conv_biases_15_load">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_biases_15_load"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="conv_output">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_output"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i5"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_23_2_VITIS_LOOP_25_3_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="sum_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="k_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten12_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten12/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="conv_biases_15_load_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_15_load_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="conv_biases_14_load_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_14_load_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="conv_biases_13_load_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_13_load_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv_biases_12_load_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_12_load_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="conv_biases_11_load_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_11_load_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="conv_biases_10_load_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_10_load_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="conv_biases_9_load_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_9_load_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="conv_biases_8_load_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_8_load_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_biases_7_load_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_7_load_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="conv_biases_6_load_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_6_load_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv_biases_5_load_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_5_load_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="conv_biases_4_load_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_4_load_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_biases_3_load_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_3_load_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="conv_biases_2_load_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_2_load_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv_biases_1_load_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_1_load_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="conv_biases_0_load_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_biases_0_load_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="16" slack="0"/>
<pin id="261" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_017/3 tmp_V/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="write_ln174_write_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="0" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="0" index="2" bw="16" slack="0"/>
<pin id="268" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="conv_weights_0_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_0_addr/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_0_load/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="conv_weights_1_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_1_addr/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_1_load/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="conv_weights_2_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_2_addr/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_2_load/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="conv_weights_3_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="8" slack="0"/>
<pin id="314" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_3_addr/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_3_load/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="conv_weights_4_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="8" slack="0"/>
<pin id="327" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_4_addr/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_4_load/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="conv_weights_5_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="0"/>
<pin id="340" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_5_addr/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="7" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_5_load/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="conv_weights_6_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_6_addr/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_access_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="360" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_6_load/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="conv_weights_7_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="8" slack="0"/>
<pin id="366" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_7_addr/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="grp_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_7_load/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="conv_weights_8_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_8_addr/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_8_load/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="conv_weights_9_addr_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_9_addr/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_9_load/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="conv_weights_10_addr_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="8" slack="0"/>
<pin id="405" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_10_addr/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="7" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_10_load/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="conv_weights_11_addr_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="8" slack="0"/>
<pin id="418" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_11_addr/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_access_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_11_load/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="conv_weights_12_addr_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="8" slack="0"/>
<pin id="431" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_12_addr/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_access_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="438" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_12_load/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="conv_weights_13_addr_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="8" slack="0"/>
<pin id="444" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_13_addr/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_access_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_13_load/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="conv_weights_14_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="8" slack="0"/>
<pin id="457" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_14_addr/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_14_load/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="conv_weights_15_addr_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="8" slack="0"/>
<pin id="470" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_15_addr/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_access_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_15_load/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln0_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="26" slack="0"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln0_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="0"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln0_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="13" slack="0"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln0_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="5" slack="0"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln0_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="store_ln0_store_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="indvar_flatten12_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="26" slack="1"/>
<pin id="511" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten12_load/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="icmp_ln22_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="26" slack="0"/>
<pin id="514" dir="0" index="1" bw="26" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln22_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="26" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="j_load_load_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="k_load_load_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="1"/>
<pin id="529" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="indvar_flatten_load_1_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="13" slack="1"/>
<pin id="532" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="i_load_load_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="1"/>
<pin id="535" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="icmp_ln23_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="13" slack="0"/>
<pin id="538" dir="0" index="1" bw="13" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="select_ln22_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="5" slack="0"/>
<pin id="545" dir="0" index="2" bw="5" slack="0"/>
<pin id="546" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="xor_ln22_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln25_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="and_ln22_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln22_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="0" index="1" bw="3" slack="0"/>
<pin id="571" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln22_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="0"/>
<pin id="577" dir="0" index="2" bw="16" slack="0"/>
<pin id="578" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln23_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_ln23_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln23/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="select_ln23_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="8" slack="0"/>
<pin id="597" dir="0" index="2" bw="8" slack="0"/>
<pin id="598" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="select_ln23_2_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="0"/>
<pin id="605" dir="0" index="2" bw="5" slack="0"/>
<pin id="606" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_2/2 "/>
</bind>
</comp>

<comp id="610" class="1004" name="j_cast_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="shl_ln26_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln27_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln27_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="16" slack="0"/>
<pin id="643" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln27_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="0" index="1" bw="16" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln25_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="ifzero_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="1"/>
<pin id="667" dir="0" index="2" bw="32" slack="1"/>
<pin id="668" dir="0" index="3" bw="32" slack="1"/>
<pin id="669" dir="0" index="4" bw="32" slack="1"/>
<pin id="670" dir="0" index="5" bw="32" slack="1"/>
<pin id="671" dir="0" index="6" bw="32" slack="1"/>
<pin id="672" dir="0" index="7" bw="32" slack="1"/>
<pin id="673" dir="0" index="8" bw="32" slack="1"/>
<pin id="674" dir="0" index="9" bw="32" slack="1"/>
<pin id="675" dir="0" index="10" bw="32" slack="1"/>
<pin id="676" dir="0" index="11" bw="32" slack="1"/>
<pin id="677" dir="0" index="12" bw="32" slack="1"/>
<pin id="678" dir="0" index="13" bw="32" slack="1"/>
<pin id="679" dir="0" index="14" bw="32" slack="1"/>
<pin id="680" dir="0" index="15" bw="32" slack="1"/>
<pin id="681" dir="0" index="16" bw="32" slack="1"/>
<pin id="682" dir="0" index="17" bw="5" slack="0"/>
<pin id="683" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln33_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33_1/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="indvar_flatten_load_load_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="13" slack="1"/>
<pin id="692" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="add_ln23_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="13" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="select_ln23_3_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="13" slack="0"/>
<pin id="702" dir="0" index="2" bw="13" slack="0"/>
<pin id="703" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_3/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="store_ln22_store_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="26" slack="0"/>
<pin id="709" dir="0" index="1" bw="26" slack="1"/>
<pin id="710" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="store_ln22_store_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="0"/>
<pin id="714" dir="0" index="1" bw="16" slack="1"/>
<pin id="715" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="store_ln23_store_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="13" slack="0"/>
<pin id="719" dir="0" index="1" bw="13" slack="1"/>
<pin id="720" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="722" class="1004" name="store_ln23_store_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="0"/>
<pin id="724" dir="0" index="1" bw="5" slack="1"/>
<pin id="725" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="store_ln25_store_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="8" slack="0"/>
<pin id="729" dir="0" index="1" bw="8" slack="1"/>
<pin id="730" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/2 "/>
</bind>
</comp>

<comp id="732" class="1004" name="sum_load_load_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="2"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="select_ln23_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="1"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="0" index="2" bw="32" slack="0"/>
<pin id="739" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23_1/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln23_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="2"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="i_op_assign_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="0"/>
<pin id="749" dir="0" index="1" bw="32" slack="0"/>
<pin id="750" dir="0" index="2" bw="32" slack="0"/>
<pin id="751" dir="0" index="3" bw="32" slack="0"/>
<pin id="752" dir="0" index="4" bw="32" slack="0"/>
<pin id="753" dir="0" index="5" bw="32" slack="0"/>
<pin id="754" dir="0" index="6" bw="32" slack="0"/>
<pin id="755" dir="0" index="7" bw="32" slack="0"/>
<pin id="756" dir="0" index="8" bw="32" slack="0"/>
<pin id="757" dir="0" index="9" bw="32" slack="0"/>
<pin id="758" dir="0" index="10" bw="32" slack="0"/>
<pin id="759" dir="0" index="11" bw="32" slack="0"/>
<pin id="760" dir="0" index="12" bw="32" slack="0"/>
<pin id="761" dir="0" index="13" bw="32" slack="0"/>
<pin id="762" dir="0" index="14" bw="32" slack="0"/>
<pin id="763" dir="0" index="15" bw="32" slack="0"/>
<pin id="764" dir="0" index="16" bw="32" slack="0"/>
<pin id="765" dir="0" index="17" bw="5" slack="1"/>
<pin id="766" dir="1" index="18" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="i_op_assign/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln28_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="mul_ln28_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="16" slack="0"/>
<pin id="791" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln28/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="sum_2_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_2/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln29_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="2"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="sum_load_1_load_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="3"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="trunc_ln33_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln260_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="2"/>
<pin id="814" dir="0" index="1" bw="16" slack="0"/>
<pin id="815" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln260/4 "/>
</bind>
</comp>

<comp id="818" class="1005" name="sum_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="827" class="1005" name="j_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="0"/>
<pin id="829" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="834" class="1005" name="k_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="0"/>
<pin id="836" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="841" class="1005" name="indvar_flatten_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="13" slack="0"/>
<pin id="843" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="849" class="1005" name="i_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="0"/>
<pin id="851" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="856" class="1005" name="indvar_flatten12_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="26" slack="0"/>
<pin id="858" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten12 "/>
</bind>
</comp>

<comp id="863" class="1005" name="conv_biases_15_load_read_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_15_load_read "/>
</bind>
</comp>

<comp id="868" class="1005" name="conv_biases_14_load_read_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_14_load_read "/>
</bind>
</comp>

<comp id="873" class="1005" name="conv_biases_13_load_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_13_load_read "/>
</bind>
</comp>

<comp id="878" class="1005" name="conv_biases_12_load_read_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="1"/>
<pin id="880" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_12_load_read "/>
</bind>
</comp>

<comp id="883" class="1005" name="conv_biases_11_load_read_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_11_load_read "/>
</bind>
</comp>

<comp id="888" class="1005" name="conv_biases_10_load_read_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="1"/>
<pin id="890" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_10_load_read "/>
</bind>
</comp>

<comp id="893" class="1005" name="conv_biases_9_load_read_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="1"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_9_load_read "/>
</bind>
</comp>

<comp id="898" class="1005" name="conv_biases_8_load_read_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="1"/>
<pin id="900" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_8_load_read "/>
</bind>
</comp>

<comp id="903" class="1005" name="conv_biases_7_load_read_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="1"/>
<pin id="905" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_7_load_read "/>
</bind>
</comp>

<comp id="908" class="1005" name="conv_biases_6_load_read_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="1"/>
<pin id="910" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_6_load_read "/>
</bind>
</comp>

<comp id="913" class="1005" name="conv_biases_5_load_read_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_5_load_read "/>
</bind>
</comp>

<comp id="918" class="1005" name="conv_biases_4_load_read_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_4_load_read "/>
</bind>
</comp>

<comp id="923" class="1005" name="conv_biases_3_load_read_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_3_load_read "/>
</bind>
</comp>

<comp id="928" class="1005" name="conv_biases_2_load_read_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_2_load_read "/>
</bind>
</comp>

<comp id="933" class="1005" name="conv_biases_1_load_read_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_1_load_read "/>
</bind>
</comp>

<comp id="938" class="1005" name="conv_biases_0_load_read_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="32" slack="1"/>
<pin id="940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_biases_0_load_read "/>
</bind>
</comp>

<comp id="943" class="1005" name="icmp_ln22_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="1" slack="1"/>
<pin id="945" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="947" class="1005" name="or_ln23_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="1"/>
<pin id="949" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln23 "/>
</bind>
</comp>

<comp id="952" class="1005" name="select_ln23_2_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="5" slack="1"/>
<pin id="954" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln23_2 "/>
</bind>
</comp>

<comp id="957" class="1005" name="icmp_ln27_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="961" class="1005" name="conv_weights_0_addr_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="7" slack="1"/>
<pin id="963" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_0_addr "/>
</bind>
</comp>

<comp id="966" class="1005" name="conv_weights_1_addr_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="7" slack="1"/>
<pin id="968" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_1_addr "/>
</bind>
</comp>

<comp id="971" class="1005" name="conv_weights_2_addr_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="7" slack="1"/>
<pin id="973" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_2_addr "/>
</bind>
</comp>

<comp id="976" class="1005" name="conv_weights_3_addr_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="7" slack="1"/>
<pin id="978" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_3_addr "/>
</bind>
</comp>

<comp id="981" class="1005" name="conv_weights_4_addr_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="7" slack="1"/>
<pin id="983" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_4_addr "/>
</bind>
</comp>

<comp id="986" class="1005" name="conv_weights_5_addr_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="7" slack="1"/>
<pin id="988" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_5_addr "/>
</bind>
</comp>

<comp id="991" class="1005" name="conv_weights_6_addr_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="7" slack="1"/>
<pin id="993" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_6_addr "/>
</bind>
</comp>

<comp id="996" class="1005" name="conv_weights_7_addr_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="7" slack="1"/>
<pin id="998" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_7_addr "/>
</bind>
</comp>

<comp id="1001" class="1005" name="conv_weights_8_addr_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="7" slack="1"/>
<pin id="1003" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_8_addr "/>
</bind>
</comp>

<comp id="1006" class="1005" name="conv_weights_9_addr_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="7" slack="1"/>
<pin id="1008" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_9_addr "/>
</bind>
</comp>

<comp id="1011" class="1005" name="conv_weights_10_addr_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="1"/>
<pin id="1013" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_10_addr "/>
</bind>
</comp>

<comp id="1016" class="1005" name="conv_weights_11_addr_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="7" slack="1"/>
<pin id="1018" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_11_addr "/>
</bind>
</comp>

<comp id="1021" class="1005" name="conv_weights_12_addr_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="7" slack="1"/>
<pin id="1023" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_12_addr "/>
</bind>
</comp>

<comp id="1026" class="1005" name="conv_weights_13_addr_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="7" slack="1"/>
<pin id="1028" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_13_addr "/>
</bind>
</comp>

<comp id="1031" class="1005" name="conv_weights_14_addr_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="7" slack="1"/>
<pin id="1033" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_14_addr "/>
</bind>
</comp>

<comp id="1036" class="1005" name="conv_weights_15_addr_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="7" slack="1"/>
<pin id="1038" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_15_addr "/>
</bind>
</comp>

<comp id="1041" class="1005" name="ifzero_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="2"/>
<pin id="1043" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="1045" class="1005" name="trunc_ln33_1_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="2"/>
<pin id="1047" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln33_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="68" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="68" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="68" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="68" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="82" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="82" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="62" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="82" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="60" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="82" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="58" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="82" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="82" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="82" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="52" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="82" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="50" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="82" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="82" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="82" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="82" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="42" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="82" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="40" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="82" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="82" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="36" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="82" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="134" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="136" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="66" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="116" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="2" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="116" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="4" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="116" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="116" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="8" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="116" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="10" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="116" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="354"><net_src comp="12" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="116" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="349" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="14" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="116" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="16" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="116" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="375" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="18" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="116" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="20" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="116" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="413"><net_src comp="401" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="22" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="116" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="24" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="116" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="427" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="445"><net_src comp="26" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="116" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="440" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="458"><net_src comp="28" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="116" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="30" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="116" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="483"><net_src comp="84" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="86" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="88" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="90" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="92" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="74" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="516"><net_src comp="509" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="98" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="509" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="100" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="540"><net_src comp="530" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="102" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="90" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="527" pin="1"/><net_sink comp="542" pin=2"/></net>

<net id="554"><net_src comp="536" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="104" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="560"><net_src comp="524" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="106" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="550" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="533" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="108" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="536" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="533" pin="1"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="542" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="110" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="562" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="536" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="599"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="92" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="524" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="607"><net_src comp="562" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="582" pin="2"/><net_sink comp="602" pin=1"/></net>

<net id="609"><net_src comp="542" pin="3"/><net_sink comp="602" pin=2"/></net>

<net id="613"><net_src comp="594" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="619"><net_src comp="610" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="620"><net_src comp="610" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="621"><net_src comp="610" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="622"><net_src comp="610" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="623"><net_src comp="610" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="624"><net_src comp="610" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="625"><net_src comp="610" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="626"><net_src comp="610" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="627"><net_src comp="610" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="628"><net_src comp="610" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="629"><net_src comp="610" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="634"><net_src comp="594" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="112" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="636" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="574" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="114" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="594" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="112" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="106" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="684"><net_src comp="118" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="685"><net_src comp="602" pin="3"/><net_sink comp="664" pin=17"/></net>

<net id="689"><net_src comp="664" pin="18"/><net_sink comp="686" pin=0"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="120" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="536" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="120" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="693" pin="2"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="518" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="574" pin="3"/><net_sink comp="712" pin=0"/></net>

<net id="721"><net_src comp="699" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="602" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="731"><net_src comp="652" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="740"><net_src comp="74" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="741"><net_src comp="732" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="735" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="767"><net_src comp="118" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="768"><net_src comp="278" pin="3"/><net_sink comp="747" pin=1"/></net>

<net id="769"><net_src comp="291" pin="3"/><net_sink comp="747" pin=2"/></net>

<net id="770"><net_src comp="304" pin="3"/><net_sink comp="747" pin=3"/></net>

<net id="771"><net_src comp="317" pin="3"/><net_sink comp="747" pin=4"/></net>

<net id="772"><net_src comp="330" pin="3"/><net_sink comp="747" pin=5"/></net>

<net id="773"><net_src comp="343" pin="3"/><net_sink comp="747" pin=6"/></net>

<net id="774"><net_src comp="356" pin="3"/><net_sink comp="747" pin=7"/></net>

<net id="775"><net_src comp="369" pin="3"/><net_sink comp="747" pin=8"/></net>

<net id="776"><net_src comp="382" pin="3"/><net_sink comp="747" pin=9"/></net>

<net id="777"><net_src comp="395" pin="3"/><net_sink comp="747" pin=10"/></net>

<net id="778"><net_src comp="408" pin="3"/><net_sink comp="747" pin=11"/></net>

<net id="779"><net_src comp="421" pin="3"/><net_sink comp="747" pin=12"/></net>

<net id="780"><net_src comp="434" pin="3"/><net_sink comp="747" pin=13"/></net>

<net id="781"><net_src comp="447" pin="3"/><net_sink comp="747" pin=14"/></net>

<net id="782"><net_src comp="460" pin="3"/><net_sink comp="747" pin=15"/></net>

<net id="783"><net_src comp="473" pin="3"/><net_sink comp="747" pin=16"/></net>

<net id="787"><net_src comp="258" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="747" pin="18"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="784" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="788" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="735" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="808" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="817"><net_src comp="812" pin="2"/><net_sink comp="264" pin=2"/></net>

<net id="821"><net_src comp="138" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="824"><net_src comp="818" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="825"><net_src comp="818" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="826"><net_src comp="818" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="830"><net_src comp="142" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="837"><net_src comp="146" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="840"><net_src comp="834" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="844"><net_src comp="150" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="848"><net_src comp="841" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="852"><net_src comp="154" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="855"><net_src comp="849" pin="1"/><net_sink comp="712" pin=1"/></net>

<net id="859"><net_src comp="158" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="862"><net_src comp="856" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="866"><net_src comp="162" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="664" pin=16"/></net>

<net id="871"><net_src comp="168" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="664" pin=15"/></net>

<net id="876"><net_src comp="174" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="664" pin=14"/></net>

<net id="881"><net_src comp="180" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="664" pin=13"/></net>

<net id="886"><net_src comp="186" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="664" pin=12"/></net>

<net id="891"><net_src comp="192" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="664" pin=11"/></net>

<net id="896"><net_src comp="198" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="664" pin=10"/></net>

<net id="901"><net_src comp="204" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="664" pin=9"/></net>

<net id="906"><net_src comp="210" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="664" pin=8"/></net>

<net id="911"><net_src comp="216" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="664" pin=7"/></net>

<net id="916"><net_src comp="222" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="664" pin=6"/></net>

<net id="921"><net_src comp="228" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="664" pin=5"/></net>

<net id="926"><net_src comp="234" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="664" pin=4"/></net>

<net id="931"><net_src comp="240" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="664" pin=3"/></net>

<net id="936"><net_src comp="246" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="664" pin=2"/></net>

<net id="941"><net_src comp="252" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="946"><net_src comp="512" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="950"><net_src comp="588" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="955"><net_src comp="602" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="747" pin=17"/></net>

<net id="960"><net_src comp="646" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="271" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="969"><net_src comp="284" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="974"><net_src comp="297" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="979"><net_src comp="310" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="984"><net_src comp="323" pin="3"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="989"><net_src comp="336" pin="3"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="994"><net_src comp="349" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="999"><net_src comp="362" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="1004"><net_src comp="375" pin="3"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="1009"><net_src comp="388" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1014"><net_src comp="401" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1019"><net_src comp="414" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1024"><net_src comp="427" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1029"><net_src comp="440" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="1034"><net_src comp="453" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1039"><net_src comp="466" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1044"><net_src comp="658" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="686" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="812" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_weights_0 | {}
	Port: conv_weights_1 | {}
	Port: conv_weights_2 | {}
	Port: conv_weights_3 | {}
	Port: conv_weights_4 | {}
	Port: conv_weights_5 | {}
	Port: conv_weights_6 | {}
	Port: conv_weights_7 | {}
	Port: conv_weights_8 | {}
	Port: conv_weights_9 | {}
	Port: conv_weights_10 | {}
	Port: conv_weights_11 | {}
	Port: conv_weights_12 | {}
	Port: conv_weights_13 | {}
	Port: conv_weights_14 | {}
	Port: conv_weights_15 | {}
	Port: input_r | {}
	Port: conv_output | {4 }
 - Input state : 
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_0 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_1 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_2 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_3 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_4 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_5 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_6 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_7 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_8 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_9 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_10 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_11 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_12 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_13 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_14 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_weights_15 | {2 3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : input_r | {3 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_0_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_1_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_2_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_3_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_4_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_5_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_6_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_7_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_8_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_9_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_10_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_11_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_12_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_13_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_14_load | {1 }
	Port: inference_Pipeline_VITIS_LOOP_22_1_VITIS_LOOP_23_2_VITIS_LOOP_25_3 : conv_biases_15_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln22 : 1
		add_ln22 : 1
		br_ln22 : 2
		icmp_ln23 : 1
		select_ln22 : 2
		xor_ln22 : 2
		icmp_ln25 : 1
		and_ln22 : 2
		add_ln22_1 : 1
		select_ln22_1 : 2
		add_ln23 : 3
		or_ln23 : 2
		select_ln23 : 2
		select_ln23_2 : 2
		j_cast : 3
		shl_ln26 : 3
		zext_ln27 : 3
		add_ln27 : 4
		icmp_ln27 : 5
		br_ln27 : 6
		conv_weights_0_addr : 4
		conv_weights_0_load : 5
		conv_weights_1_addr : 4
		conv_weights_1_load : 5
		conv_weights_2_addr : 4
		conv_weights_2_load : 5
		conv_weights_3_addr : 4
		conv_weights_3_load : 5
		conv_weights_4_addr : 4
		conv_weights_4_load : 5
		conv_weights_5_addr : 4
		conv_weights_5_load : 5
		conv_weights_6_addr : 4
		conv_weights_6_load : 5
		conv_weights_7_addr : 4
		conv_weights_7_load : 5
		conv_weights_8_addr : 4
		conv_weights_8_load : 5
		conv_weights_9_addr : 4
		conv_weights_9_load : 5
		conv_weights_10_addr : 4
		conv_weights_10_load : 5
		conv_weights_11_addr : 4
		conv_weights_11_load : 5
		conv_weights_12_addr : 4
		conv_weights_12_load : 5
		conv_weights_13_addr : 4
		conv_weights_13_load : 5
		conv_weights_14_addr : 4
		conv_weights_14_load : 5
		conv_weights_15_addr : 4
		conv_weights_15_load : 5
		add_ln25 : 3
		ifzero : 4
		br_ln25 : 5
		tmp : 3
		trunc_ln33_1 : 4
		add_ln23_1 : 1
		select_ln23_3 : 2
		store_ln22 : 2
		store_ln22 : 3
		store_ln23 : 3
		store_ln23 : 3
		store_ln25 : 4
	State 3
		select_ln23_1 : 1
		store_ln23 : 2
		i_op_assign : 1
		mul_ln28 : 1
		sum_2 : 2
		store_ln29 : 3
	State 4
		trunc_ln33 : 1
		add_ln260 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |            add_ln22_fu_518           |    0    |    0    |    33   |
|          |           add_ln22_1_fu_568          |    0    |    0    |    23   |
|          |            add_ln23_fu_582           |    0    |    0    |    13   |
|    add   |            add_ln27_fu_640           |    0    |    0    |    23   |
|          |            add_ln25_fu_652           |    0    |    0    |    15   |
|          |           add_ln23_1_fu_693          |    0    |    0    |    14   |
|          |             sum_2_fu_794             |    0    |    0    |    39   |
|          |           add_ln260_fu_812           |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|    mux   |              tmp_fu_664              |    0    |    0    |    65   |
|          |          i_op_assign_fu_747          |    0    |    0    |    65   |
|----------|--------------------------------------|---------|---------|---------|
|          |          select_ln22_fu_542          |    0    |    0    |    5    |
|          |         select_ln22_1_fu_574         |    0    |    0    |    16   |
|  select  |          select_ln23_fu_594          |    0    |    0    |    8    |
|          |         select_ln23_2_fu_602         |    0    |    0    |    5    |
|          |         select_ln23_3_fu_699         |    0    |    0    |    13   |
|          |         select_ln23_1_fu_735         |    0    |    0    |    32   |
|----------|--------------------------------------|---------|---------|---------|
|          |           icmp_ln22_fu_512           |    0    |    0    |    16   |
|          |           icmp_ln23_fu_536           |    0    |    0    |    12   |
|   icmp   |           icmp_ln25_fu_556           |    0    |    0    |    11   |
|          |           icmp_ln27_fu_646           |    0    |    0    |    13   |
|          |             ifzero_fu_658            |    0    |    0    |    11   |
|----------|--------------------------------------|---------|---------|---------|
|    mul   |            mul_ln28_fu_788           |    2    |    0    |    20   |
|----------|--------------------------------------|---------|---------|---------|
|    xor   |            xor_ln22_fu_550           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    and   |            and_ln22_fu_562           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    or    |            or_ln23_fu_588            |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|          | conv_biases_15_load_read_read_fu_162 |    0    |    0    |    0    |
|          | conv_biases_14_load_read_read_fu_168 |    0    |    0    |    0    |
|          | conv_biases_13_load_read_read_fu_174 |    0    |    0    |    0    |
|          | conv_biases_12_load_read_read_fu_180 |    0    |    0    |    0    |
|          | conv_biases_11_load_read_read_fu_186 |    0    |    0    |    0    |
|          | conv_biases_10_load_read_read_fu_192 |    0    |    0    |    0    |
|          |  conv_biases_9_load_read_read_fu_198 |    0    |    0    |    0    |
|          |  conv_biases_8_load_read_read_fu_204 |    0    |    0    |    0    |
|   read   |  conv_biases_7_load_read_read_fu_210 |    0    |    0    |    0    |
|          |  conv_biases_6_load_read_read_fu_216 |    0    |    0    |    0    |
|          |  conv_biases_5_load_read_read_fu_222 |    0    |    0    |    0    |
|          |  conv_biases_4_load_read_read_fu_228 |    0    |    0    |    0    |
|          |  conv_biases_3_load_read_read_fu_234 |    0    |    0    |    0    |
|          |  conv_biases_2_load_read_read_fu_240 |    0    |    0    |    0    |
|          |  conv_biases_1_load_read_read_fu_246 |    0    |    0    |    0    |
|          |  conv_biases_0_load_read_read_fu_252 |    0    |    0    |    0    |
|          |            grp_read_fu_258           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   write  |       write_ln174_write_fu_264       |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   zext   |             j_cast_fu_610            |    0    |    0    |    0    |
|          |           zext_ln27_fu_636           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|    shl   |            shl_ln26_fu_630           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |          trunc_ln33_1_fu_686         |    0    |    0    |    0    |
|          |           trunc_ln33_fu_808          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   sext   |           sext_ln28_fu_784           |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    2    |    0    |   481   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
| conv_biases_0_load_read_reg_938|   32   |
|conv_biases_10_load_read_reg_888|   32   |
|conv_biases_11_load_read_reg_883|   32   |
|conv_biases_12_load_read_reg_878|   32   |
|conv_biases_13_load_read_reg_873|   32   |
|conv_biases_14_load_read_reg_868|   32   |
|conv_biases_15_load_read_reg_863|   32   |
| conv_biases_1_load_read_reg_933|   32   |
| conv_biases_2_load_read_reg_928|   32   |
| conv_biases_3_load_read_reg_923|   32   |
| conv_biases_4_load_read_reg_918|   32   |
| conv_biases_5_load_read_reg_913|   32   |
| conv_biases_6_load_read_reg_908|   32   |
| conv_biases_7_load_read_reg_903|   32   |
| conv_biases_8_load_read_reg_898|   32   |
| conv_biases_9_load_read_reg_893|   32   |
|   conv_weights_0_addr_reg_961  |    7   |
|  conv_weights_10_addr_reg_1011 |    7   |
|  conv_weights_11_addr_reg_1016 |    7   |
|  conv_weights_12_addr_reg_1021 |    7   |
|  conv_weights_13_addr_reg_1026 |    7   |
|  conv_weights_14_addr_reg_1031 |    7   |
|  conv_weights_15_addr_reg_1036 |    7   |
|   conv_weights_1_addr_reg_966  |    7   |
|   conv_weights_2_addr_reg_971  |    7   |
|   conv_weights_3_addr_reg_976  |    7   |
|   conv_weights_4_addr_reg_981  |    7   |
|   conv_weights_5_addr_reg_986  |    7   |
|   conv_weights_6_addr_reg_991  |    7   |
|   conv_weights_7_addr_reg_996  |    7   |
|  conv_weights_8_addr_reg_1001  |    7   |
|  conv_weights_9_addr_reg_1006  |    7   |
|            i_reg_849           |   16   |
|        icmp_ln22_reg_943       |    1   |
|        icmp_ln27_reg_957       |    1   |
|         ifzero_reg_1041        |    1   |
|    indvar_flatten12_reg_856    |   26   |
|     indvar_flatten_reg_841     |   13   |
|            j_reg_827           |    8   |
|            k_reg_834           |    5   |
|         or_ln23_reg_947        |    1   |
|      select_ln23_2_reg_952     |    5   |
|           sum_reg_818          |   32   |
|      trunc_ln33_1_reg_1045     |   16   |
+--------------------------------+--------+
|              Total             |   749  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_278 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_291 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_304 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_317 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_330 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_343 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_356 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_369 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_382 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_395 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_408 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_421 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_434 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_447 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_460 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_473 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   224  ||  25.408 ||   144   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   481  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   144  |
|  Register |    -   |    -   |   749  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   25   |   749  |   625  |
+-----------+--------+--------+--------+--------+
