`timescale 1ns / 1ps
module Adder2(input logic a, b, c,
              output logic x );
              
              assign x = a | b | c;
endmodule
