sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/add.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/add.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/CLA.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/CLA.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Counter_4bit.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/Counter_4bit.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/CT74LS161.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/CT74LS161.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/ACLA4.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/ACLA4.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/ADC32.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/ADC32.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/ALU.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/ALU.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Display.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/Display.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/HCT138.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/HCT138.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Decoder_38.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/Decoder_38.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/MC14495_ZJU.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/MC14495_ZJU.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/ms1.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/ms1.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/MUX8T1_8.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/MUX8T1_8.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/MUX4T1_4.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/MUX4T1_4.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/SN74LS194.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/SN74LS194.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/MUX8T1_32.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/MUX8T1_32.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Seg7_Dev.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/Seg7_Dev.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Shift_32.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/Shift_32.sch
sch2hdl,-sympath,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code,-intstyle,ise,-family,kintex7,-verilog,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Top_WallClock.vf,-w,D:/FPGA_work/SWord-DLD/Exp50-WallClock/Code/Top_WallClock.sch
