{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 19:02:00 2017 " "Info: Processing started: Fri Dec 08 19:02:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 6-4 -c 6-4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 6-4 -c 6-4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FIN " "Info: Assuming node \"FIN\" is an undefined clock" {  } { { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 16 184 48 "FIN" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FIN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLKK " "Info: Assuming node \"CLKK\" is an undefined clock" {  } { { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 96 16 184 112 "CLKK" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FIN register COUNTER32B:inst7\|CQI\[0\] register COUNTER32B:inst7\|CQI\[31\] 425.53 MHz 2.35 ns Internal " "Info: Clock \"FIN\" has Internal fmax of 425.53 MHz between source register \"COUNTER32B:inst7\|CQI\[0\]\" and destination register \"COUNTER32B:inst7\|CQI\[31\]\" (period= 2.35 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.166 ns + Longest register register " "Info: + Longest register to register delay is 2.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER32B:inst7\|CQI\[0\] 1 REG LCFF_X25_Y26_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y26_N21; Fanout = 4; REG Node = 'COUNTER32B:inst7\|CQI\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER32B:inst7|CQI[0] } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.309 ns) 0.618 ns COUNTER32B:inst7\|Add0~2 2 COMB LCCOMB_X26_Y26_N0 2 " "Info: 2: + IC(0.309 ns) + CELL(0.309 ns) = 0.618 ns; Loc. = LCCOMB_X26_Y26_N0; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { COUNTER32B:inst7|CQI[0] COUNTER32B:inst7|Add0~2 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.653 ns COUNTER32B:inst7\|Add0~6 3 COMB LCCOMB_X26_Y26_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.653 ns; Loc. = LCCOMB_X26_Y26_N2; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~2 COUNTER32B:inst7|Add0~6 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.688 ns COUNTER32B:inst7\|Add0~10 4 COMB LCCOMB_X26_Y26_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.688 ns; Loc. = LCCOMB_X26_Y26_N4; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~6 COUNTER32B:inst7|Add0~10 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.723 ns COUNTER32B:inst7\|Add0~14 5 COMB LCCOMB_X26_Y26_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.723 ns; Loc. = LCCOMB_X26_Y26_N6; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~10 COUNTER32B:inst7|Add0~14 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.758 ns COUNTER32B:inst7\|Add0~18 6 COMB LCCOMB_X26_Y26_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.758 ns; Loc. = LCCOMB_X26_Y26_N8; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~14 COUNTER32B:inst7|Add0~18 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.793 ns COUNTER32B:inst7\|Add0~22 7 COMB LCCOMB_X26_Y26_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.793 ns; Loc. = LCCOMB_X26_Y26_N10; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~18 COUNTER32B:inst7|Add0~22 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.828 ns COUNTER32B:inst7\|Add0~26 8 COMB LCCOMB_X26_Y26_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.828 ns; Loc. = LCCOMB_X26_Y26_N12; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~22 COUNTER32B:inst7|Add0~26 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 0.952 ns COUNTER32B:inst7\|Add0~30 9 COMB LCCOMB_X26_Y26_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.124 ns) = 0.952 ns; Loc. = LCCOMB_X26_Y26_N14; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~30'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { COUNTER32B:inst7|Add0~26 COUNTER32B:inst7|Add0~30 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.987 ns COUNTER32B:inst7\|Add0~34 10 COMB LCCOMB_X26_Y26_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 0.987 ns; Loc. = LCCOMB_X26_Y26_N16; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~34'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~30 COUNTER32B:inst7|Add0~34 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.022 ns COUNTER32B:inst7\|Add0~38 11 COMB LCCOMB_X26_Y26_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.022 ns; Loc. = LCCOMB_X26_Y26_N18; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~38'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~34 COUNTER32B:inst7|Add0~38 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.057 ns COUNTER32B:inst7\|Add0~42 12 COMB LCCOMB_X26_Y26_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.057 ns; Loc. = LCCOMB_X26_Y26_N20; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~42'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~38 COUNTER32B:inst7|Add0~42 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.092 ns COUNTER32B:inst7\|Add0~46 13 COMB LCCOMB_X26_Y26_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.092 ns; Loc. = LCCOMB_X26_Y26_N22; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~46'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~42 COUNTER32B:inst7|Add0~46 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.127 ns COUNTER32B:inst7\|Add0~50 14 COMB LCCOMB_X26_Y26_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.127 ns; Loc. = LCCOMB_X26_Y26_N24; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~50'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~46 COUNTER32B:inst7|Add0~50 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.162 ns COUNTER32B:inst7\|Add0~54 15 COMB LCCOMB_X26_Y26_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.162 ns; Loc. = LCCOMB_X26_Y26_N26; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~54'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~50 COUNTER32B:inst7|Add0~54 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.197 ns COUNTER32B:inst7\|Add0~58 16 COMB LCCOMB_X26_Y26_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.197 ns; Loc. = LCCOMB_X26_Y26_N28; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~58'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~54 COUNTER32B:inst7|Add0~58 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 1.365 ns COUNTER32B:inst7\|Add0~62 17 COMB LCCOMB_X26_Y26_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.168 ns) = 1.365 ns; Loc. = LCCOMB_X26_Y26_N30; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~62'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { COUNTER32B:inst7|Add0~58 COUNTER32B:inst7|Add0~62 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.400 ns COUNTER32B:inst7\|Add0~66 18 COMB LCCOMB_X26_Y25_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 1.400 ns; Loc. = LCCOMB_X26_Y25_N0; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~66'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~62 COUNTER32B:inst7|Add0~66 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.435 ns COUNTER32B:inst7\|Add0~70 19 COMB LCCOMB_X26_Y25_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.435 ns; Loc. = LCCOMB_X26_Y25_N2; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~70'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~66 COUNTER32B:inst7|Add0~70 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.470 ns COUNTER32B:inst7\|Add0~74 20 COMB LCCOMB_X26_Y25_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 1.470 ns; Loc. = LCCOMB_X26_Y25_N4; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~74'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~70 COUNTER32B:inst7|Add0~74 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.505 ns COUNTER32B:inst7\|Add0~78 21 COMB LCCOMB_X26_Y25_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 1.505 ns; Loc. = LCCOMB_X26_Y25_N6; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~78'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~74 COUNTER32B:inst7|Add0~78 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.540 ns COUNTER32B:inst7\|Add0~82 22 COMB LCCOMB_X26_Y25_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 1.540 ns; Loc. = LCCOMB_X26_Y25_N8; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~82'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~78 COUNTER32B:inst7|Add0~82 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.575 ns COUNTER32B:inst7\|Add0~86 23 COMB LCCOMB_X26_Y25_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 1.575 ns; Loc. = LCCOMB_X26_Y25_N10; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~86'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~82 COUNTER32B:inst7|Add0~86 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.610 ns COUNTER32B:inst7\|Add0~90 24 COMB LCCOMB_X26_Y25_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 1.610 ns; Loc. = LCCOMB_X26_Y25_N12; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~90'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~86 COUNTER32B:inst7|Add0~90 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 1.734 ns COUNTER32B:inst7\|Add0~94 25 COMB LCCOMB_X26_Y25_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.124 ns) = 1.734 ns; Loc. = LCCOMB_X26_Y25_N14; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~94'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { COUNTER32B:inst7|Add0~90 COUNTER32B:inst7|Add0~94 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.769 ns COUNTER32B:inst7\|Add0~98 26 COMB LCCOMB_X26_Y25_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 1.769 ns; Loc. = LCCOMB_X26_Y25_N16; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~98'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~94 COUNTER32B:inst7|Add0~98 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.804 ns COUNTER32B:inst7\|Add0~102 27 COMB LCCOMB_X26_Y25_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 1.804 ns; Loc. = LCCOMB_X26_Y25_N18; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~102'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~98 COUNTER32B:inst7|Add0~102 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.839 ns COUNTER32B:inst7\|Add0~106 28 COMB LCCOMB_X26_Y25_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 1.839 ns; Loc. = LCCOMB_X26_Y25_N20; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~106'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~102 COUNTER32B:inst7|Add0~106 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.874 ns COUNTER32B:inst7\|Add0~110 29 COMB LCCOMB_X26_Y25_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 1.874 ns; Loc. = LCCOMB_X26_Y25_N22; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~110'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~106 COUNTER32B:inst7|Add0~110 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.909 ns COUNTER32B:inst7\|Add0~114 30 COMB LCCOMB_X26_Y25_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 1.909 ns; Loc. = LCCOMB_X26_Y25_N24; Fanout = 2; COMB Node = 'COUNTER32B:inst7\|Add0~114'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~110 COUNTER32B:inst7|Add0~114 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 1.944 ns COUNTER32B:inst7\|Add0~118 31 COMB LCCOMB_X26_Y25_N26 1 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 1.944 ns; Loc. = LCCOMB_X26_Y25_N26; Fanout = 1; COMB Node = 'COUNTER32B:inst7\|Add0~118'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { COUNTER32B:inst7|Add0~114 COUNTER32B:inst7|Add0~118 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.069 ns COUNTER32B:inst7\|Add0~121 32 COMB LCCOMB_X26_Y25_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.125 ns) = 2.069 ns; Loc. = LCCOMB_X26_Y25_N28; Fanout = 1; COMB Node = 'COUNTER32B:inst7\|Add0~121'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { COUNTER32B:inst7|Add0~118 COUNTER32B:inst7|Add0~121 } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 2.166 ns COUNTER32B:inst7\|CQI\[31\] 33 REG LCFF_X26_Y25_N29 2 " "Info: 33: + IC(0.000 ns) + CELL(0.097 ns) = 2.166 ns; Loc. = LCFF_X26_Y25_N29; Fanout = 2; REG Node = 'COUNTER32B:inst7\|CQI\[31\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { COUNTER32B:inst7|Add0~121 COUNTER32B:inst7|CQI[31] } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 85.73 % ) " "Info: Total cell delay = 1.857 ns ( 85.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 14.27 % ) " "Info: Total interconnect delay = 0.309 ns ( 14.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { COUNTER32B:inst7|CQI[0] COUNTER32B:inst7|Add0~2 COUNTER32B:inst7|Add0~6 COUNTER32B:inst7|Add0~10 COUNTER32B:inst7|Add0~14 COUNTER32B:inst7|Add0~18 COUNTER32B:inst7|Add0~22 COUNTER32B:inst7|Add0~26 COUNTER32B:inst7|Add0~30 COUNTER32B:inst7|Add0~34 COUNTER32B:inst7|Add0~38 COUNTER32B:inst7|Add0~42 COUNTER32B:inst7|Add0~46 COUNTER32B:inst7|Add0~50 COUNTER32B:inst7|Add0~54 COUNTER32B:inst7|Add0~58 COUNTER32B:inst7|Add0~62 COUNTER32B:inst7|Add0~66 COUNTER32B:inst7|Add0~70 COUNTER32B:inst7|Add0~74 COUNTER32B:inst7|Add0~78 COUNTER32B:inst7|Add0~82 COUNTER32B:inst7|Add0~86 COUNTER32B:inst7|Add0~90 COUNTER32B:inst7|Add0~94 COUNTER32B:inst7|Add0~98 COUNTER32B:inst7|Add0~102 COUNTER32B:inst7|Add0~106 COUNTER32B:inst7|Add0~110 COUNTER32B:inst7|Add0~114 COUNTER32B:inst7|Add0~118 COUNTER32B:inst7|Add0~121 COUNTER32B:inst7|CQI[31] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.166 ns" { COUNTER32B:inst7|CQI[0] {} COUNTER32B:inst7|Add0~2 {} COUNTER32B:inst7|Add0~6 {} COUNTER32B:inst7|Add0~10 {} COUNTER32B:inst7|Add0~14 {} COUNTER32B:inst7|Add0~18 {} COUNTER32B:inst7|Add0~22 {} COUNTER32B:inst7|Add0~26 {} COUNTER32B:inst7|Add0~30 {} COUNTER32B:inst7|Add0~34 {} COUNTER32B:inst7|Add0~38 {} COUNTER32B:inst7|Add0~42 {} COUNTER32B:inst7|Add0~46 {} COUNTER32B:inst7|Add0~50 {} COUNTER32B:inst7|Add0~54 {} COUNTER32B:inst7|Add0~58 {} COUNTER32B:inst7|Add0~62 {} COUNTER32B:inst7|Add0~66 {} COUNTER32B:inst7|Add0~70 {} COUNTER32B:inst7|Add0~74 {} COUNTER32B:inst7|Add0~78 {} COUNTER32B:inst7|Add0~82 {} COUNTER32B:inst7|Add0~86 {} COUNTER32B:inst7|Add0~90 {} COUNTER32B:inst7|Add0~94 {} COUNTER32B:inst7|Add0~98 {} COUNTER32B:inst7|Add0~102 {} COUNTER32B:inst7|Add0~106 {} COUNTER32B:inst7|Add0~110 {} COUNTER32B:inst7|Add0~114 {} COUNTER32B:inst7|Add0~118 {} COUNTER32B:inst7|Add0~121 {} COUNTER32B:inst7|CQI[31] {} } { 0.000ns 0.309ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FIN destination 2.497 ns + Shortest register " "Info: + Shortest clock path from clock \"FIN\" to destination register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns FIN 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'FIN'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIN } "NODE_NAME" } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 16 184 48 "FIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns FIN~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'FIN~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { FIN FIN~clkctrl } "NODE_NAME" } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 16 184 48 "FIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns COUNTER32B:inst7\|CQI\[31\] 3 REG LCFF_X26_Y25_N29 2 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X26_Y25_N29; Fanout = 2; REG Node = 'COUNTER32B:inst7\|CQI\[31\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { FIN~clkctrl COUNTER32B:inst7|CQI[31] } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { FIN FIN~clkctrl COUNTER32B:inst7|CQI[31] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { FIN {} FIN~combout {} FIN~clkctrl {} COUNTER32B:inst7|CQI[31] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FIN source 2.497 ns - Longest register " "Info: - Longest clock path from clock \"FIN\" to source register is 2.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns FIN 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'FIN'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIN } "NODE_NAME" } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 16 184 48 "FIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns FIN~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'FIN~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { FIN FIN~clkctrl } "NODE_NAME" } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 16 184 48 "FIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 2.497 ns COUNTER32B:inst7\|CQI\[0\] 3 REG LCFF_X25_Y26_N21 4 " "Info: 3: + IC(0.682 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X25_Y26_N21; Fanout = 4; REG Node = 'COUNTER32B:inst7\|CQI\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { FIN~clkctrl COUNTER32B:inst7|CQI[0] } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.95 % ) " "Info: Total cell delay = 1.472 ns ( 58.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.025 ns ( 41.05 % ) " "Info: Total interconnect delay = 1.025 ns ( 41.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { FIN FIN~clkctrl COUNTER32B:inst7|CQI[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { FIN {} FIN~combout {} FIN~clkctrl {} COUNTER32B:inst7|CQI[0] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { FIN FIN~clkctrl COUNTER32B:inst7|CQI[31] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { FIN {} FIN~combout {} FIN~clkctrl {} COUNTER32B:inst7|CQI[31] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { FIN FIN~clkctrl COUNTER32B:inst7|CQI[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { FIN {} FIN~combout {} FIN~clkctrl {} COUNTER32B:inst7|CQI[0] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { COUNTER32B:inst7|CQI[0] COUNTER32B:inst7|Add0~2 COUNTER32B:inst7|Add0~6 COUNTER32B:inst7|Add0~10 COUNTER32B:inst7|Add0~14 COUNTER32B:inst7|Add0~18 COUNTER32B:inst7|Add0~22 COUNTER32B:inst7|Add0~26 COUNTER32B:inst7|Add0~30 COUNTER32B:inst7|Add0~34 COUNTER32B:inst7|Add0~38 COUNTER32B:inst7|Add0~42 COUNTER32B:inst7|Add0~46 COUNTER32B:inst7|Add0~50 COUNTER32B:inst7|Add0~54 COUNTER32B:inst7|Add0~58 COUNTER32B:inst7|Add0~62 COUNTER32B:inst7|Add0~66 COUNTER32B:inst7|Add0~70 COUNTER32B:inst7|Add0~74 COUNTER32B:inst7|Add0~78 COUNTER32B:inst7|Add0~82 COUNTER32B:inst7|Add0~86 COUNTER32B:inst7|Add0~90 COUNTER32B:inst7|Add0~94 COUNTER32B:inst7|Add0~98 COUNTER32B:inst7|Add0~102 COUNTER32B:inst7|Add0~106 COUNTER32B:inst7|Add0~110 COUNTER32B:inst7|Add0~114 COUNTER32B:inst7|Add0~118 COUNTER32B:inst7|Add0~121 COUNTER32B:inst7|CQI[31] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.166 ns" { COUNTER32B:inst7|CQI[0] {} COUNTER32B:inst7|Add0~2 {} COUNTER32B:inst7|Add0~6 {} COUNTER32B:inst7|Add0~10 {} COUNTER32B:inst7|Add0~14 {} COUNTER32B:inst7|Add0~18 {} COUNTER32B:inst7|Add0~22 {} COUNTER32B:inst7|Add0~26 {} COUNTER32B:inst7|Add0~30 {} COUNTER32B:inst7|Add0~34 {} COUNTER32B:inst7|Add0~38 {} COUNTER32B:inst7|Add0~42 {} COUNTER32B:inst7|Add0~46 {} COUNTER32B:inst7|Add0~50 {} COUNTER32B:inst7|Add0~54 {} COUNTER32B:inst7|Add0~58 {} COUNTER32B:inst7|Add0~62 {} COUNTER32B:inst7|Add0~66 {} COUNTER32B:inst7|Add0~70 {} COUNTER32B:inst7|Add0~74 {} COUNTER32B:inst7|Add0~78 {} COUNTER32B:inst7|Add0~82 {} COUNTER32B:inst7|Add0~86 {} COUNTER32B:inst7|Add0~90 {} COUNTER32B:inst7|Add0~94 {} COUNTER32B:inst7|Add0~98 {} COUNTER32B:inst7|Add0~102 {} COUNTER32B:inst7|Add0~106 {} COUNTER32B:inst7|Add0~110 {} COUNTER32B:inst7|Add0~114 {} COUNTER32B:inst7|Add0~118 {} COUNTER32B:inst7|Add0~121 {} COUNTER32B:inst7|CQI[31] {} } { 0.000ns 0.309ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { FIN FIN~clkctrl COUNTER32B:inst7|CQI[31] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { FIN {} FIN~combout {} FIN~clkctrl {} COUNTER32B:inst7|CQI[31] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { FIN FIN~clkctrl COUNTER32B:inst7|CQI[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.497 ns" { FIN {} FIN~combout {} FIN~clkctrl {} COUNTER32B:inst7|CQI[0] {} } { 0.000ns 0.000ns 0.343ns 0.682ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLKK register register FTCTRL:inst\|Div2CLK FTCTRL:inst\|Div2CLK 500.0 MHz Internal " "Info: Clock \"CLKK\" Internal fmax is restricted to 500.0 MHz between source register \"FTCTRL:inst\|Div2CLK\" and destination register \"FTCTRL:inst\|Div2CLK\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns FTCTRL:inst\|Div2CLK 1 REG LCFF_X25_Y26_N17 36 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y26_N17; Fanout = 36; REG Node = 'FTCTRL:inst\|Div2CLK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTCTRL:inst|Div2CLK } "NODE_NAME" } } { "FTCTRL.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/FTCTRL.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns FTCTRL:inst\|Div2CLK~0 2 COMB LCCOMB_X25_Y26_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 1; COMB Node = 'FTCTRL:inst\|Div2CLK~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { FTCTRL:inst|Div2CLK FTCTRL:inst|Div2CLK~0 } "NODE_NAME" } } { "FTCTRL.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/FTCTRL.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns FTCTRL:inst\|Div2CLK 3 REG LCFF_X25_Y26_N17 36 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X25_Y26_N17; Fanout = 36; REG Node = 'FTCTRL:inst\|Div2CLK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { FTCTRL:inst|Div2CLK~0 FTCTRL:inst|Div2CLK } "NODE_NAME" } } { "FTCTRL.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/FTCTRL.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { FTCTRL:inst|Div2CLK FTCTRL:inst|Div2CLK~0 FTCTRL:inst|Div2CLK } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { FTCTRL:inst|Div2CLK {} FTCTRL:inst|Div2CLK~0 {} FTCTRL:inst|Div2CLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKK destination 2.250 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKK\" to destination register is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns CLKK 1 CLK PIN_A10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_A10; Fanout = 2; CLK Node = 'CLKK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKK } "NODE_NAME" } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 96 16 184 112 "CLKK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.618 ns) 2.250 ns FTCTRL:inst\|Div2CLK 2 REG LCFF_X25_Y26_N17 36 " "Info: 2: + IC(0.860 ns) + CELL(0.618 ns) = 2.250 ns; Loc. = LCFF_X25_Y26_N17; Fanout = 36; REG Node = 'FTCTRL:inst\|Div2CLK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { CLKK FTCTRL:inst|Div2CLK } "NODE_NAME" } } { "FTCTRL.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/FTCTRL.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.390 ns ( 61.78 % ) " "Info: Total cell delay = 1.390 ns ( 61.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.860 ns ( 38.22 % ) " "Info: Total interconnect delay = 0.860 ns ( 38.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLKK FTCTRL:inst|Div2CLK } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { CLKK {} CLKK~combout {} FTCTRL:inst|Div2CLK {} } { 0.000ns 0.000ns 0.860ns } { 0.000ns 0.772ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKK source 2.250 ns - Longest register " "Info: - Longest clock path from clock \"CLKK\" to source register is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns CLKK 1 CLK PIN_A10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_A10; Fanout = 2; CLK Node = 'CLKK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKK } "NODE_NAME" } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 96 16 184 112 "CLKK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.618 ns) 2.250 ns FTCTRL:inst\|Div2CLK 2 REG LCFF_X25_Y26_N17 36 " "Info: 2: + IC(0.860 ns) + CELL(0.618 ns) = 2.250 ns; Loc. = LCFF_X25_Y26_N17; Fanout = 36; REG Node = 'FTCTRL:inst\|Div2CLK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { CLKK FTCTRL:inst|Div2CLK } "NODE_NAME" } } { "FTCTRL.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/FTCTRL.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.390 ns ( 61.78 % ) " "Info: Total cell delay = 1.390 ns ( 61.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.860 ns ( 38.22 % ) " "Info: Total interconnect delay = 0.860 ns ( 38.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLKK FTCTRL:inst|Div2CLK } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { CLKK {} CLKK~combout {} FTCTRL:inst|Div2CLK {} } { 0.000ns 0.000ns 0.860ns } { 0.000ns 0.772ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLKK FTCTRL:inst|Div2CLK } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { CLKK {} CLKK~combout {} FTCTRL:inst|Div2CLK {} } { 0.000ns 0.000ns 0.860ns } { 0.000ns 0.772ns 0.618ns } "" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { CLKK {} CLKK~combout {} FTCTRL:inst|Div2CLK {} } { 0.000ns 0.000ns 0.860ns } { 0.000ns 0.772ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "FTCTRL.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/FTCTRL.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "FTCTRL.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/FTCTRL.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { FTCTRL:inst|Div2CLK FTCTRL:inst|Div2CLK~0 FTCTRL:inst|Div2CLK } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { FTCTRL:inst|Div2CLK {} FTCTRL:inst|Div2CLK~0 {} FTCTRL:inst|Div2CLK {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { CLKK FTCTRL:inst|Div2CLK } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { CLKK {} CLKK~combout {} FTCTRL:inst|Div2CLK {} } { 0.000ns 0.000ns 0.860ns } { 0.000ns 0.772ns 0.618ns } "" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { CLKK {} CLKK~combout {} FTCTRL:inst|Div2CLK {} } { 0.000ns 0.000ns 0.860ns } { 0.000ns 0.772ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FTCTRL:inst|Div2CLK } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { FTCTRL:inst|Div2CLK {} } {  } {  } "" } } { "FTCTRL.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/FTCTRL.v" 6 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "FIN DOUT\[7\] COUNTER32B:inst7\|CQI\[7\] 7.457 ns register " "Info: tco from clock \"FIN\" to destination pin \"DOUT\[7\]\" through register \"COUNTER32B:inst7\|CQI\[7\]\" is 7.457 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FIN source 2.498 ns + Longest register " "Info: + Longest clock path from clock \"FIN\" to source register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns FIN 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'FIN'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIN } "NODE_NAME" } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 16 184 48 "FIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns FIN~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'FIN~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { FIN FIN~clkctrl } "NODE_NAME" } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 16 184 48 "FIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns COUNTER32B:inst7\|CQI\[7\] 3 REG LCFF_X26_Y26_N13 3 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N13; Fanout = 3; REG Node = 'COUNTER32B:inst7\|CQI\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { FIN~clkctrl COUNTER32B:inst7|CQI[7] } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { FIN FIN~clkctrl COUNTER32B:inst7|CQI[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { FIN {} FIN~combout {} FIN~clkctrl {} COUNTER32B:inst7|CQI[7] {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.865 ns + Longest register pin " "Info: + Longest register to pin delay is 4.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER32B:inst7\|CQI\[7\] 1 REG LCFF_X26_Y26_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y26_N13; Fanout = 3; REG Node = 'COUNTER32B:inst7\|CQI\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER32B:inst7|CQI[7] } "NODE_NAME" } } { "COUNTER32B.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/COUNTER32B.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.867 ns) + CELL(1.998 ns) 4.865 ns DOUT\[7\] 2 PIN PIN_AA12 0 " "Info: 2: + IC(2.867 ns) + CELL(1.998 ns) = 4.865 ns; Loc. = PIN_AA12; Fanout = 0; PIN Node = 'DOUT\[7\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { COUNTER32B:inst7|CQI[7] DOUT[7] } "NODE_NAME" } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 32 640 816 48 "DOUT\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 41.07 % ) " "Info: Total cell delay = 1.998 ns ( 41.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.867 ns ( 58.93 % ) " "Info: Total interconnect delay = 2.867 ns ( 58.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { COUNTER32B:inst7|CQI[7] DOUT[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.865 ns" { COUNTER32B:inst7|CQI[7] {} DOUT[7] {} } { 0.000ns 2.867ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { FIN FIN~clkctrl COUNTER32B:inst7|CQI[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { FIN {} FIN~combout {} FIN~clkctrl {} COUNTER32B:inst7|CQI[7] {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.865 ns" { COUNTER32B:inst7|CQI[7] DOUT[7] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.865 ns" { COUNTER32B:inst7|CQI[7] {} DOUT[7] {} } { 0.000ns 2.867ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLKK RST_CNT 8.765 ns Longest " "Info: Longest tpd from source pin \"CLKK\" to destination pin \"RST_CNT\" is 8.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns CLKK 1 CLK PIN_A10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_A10; Fanout = 2; CLK Node = 'CLKK'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKK } "NODE_NAME" } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 96 16 184 112 "CLKK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.785 ns) + CELL(0.366 ns) 4.923 ns FTCTRL:inst\|RST_CNT 2 COMB LCCOMB_X25_Y26_N18 2 " "Info: 2: + IC(3.785 ns) + CELL(0.366 ns) = 4.923 ns; Loc. = LCCOMB_X25_Y26_N18; Fanout = 2; COMB Node = 'FTCTRL:inst\|RST_CNT'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.151 ns" { CLKK FTCTRL:inst|RST_CNT } "NODE_NAME" } } { "FTCTRL.v" "" { Text "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/FTCTRL.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.688 ns) + CELL(2.154 ns) 8.765 ns RST_CNT 3 PIN PIN_E1 0 " "Info: 3: + IC(1.688 ns) + CELL(2.154 ns) = 8.765 ns; Loc. = PIN_E1; Fanout = 0; PIN Node = 'RST_CNT'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { FTCTRL:inst|RST_CNT RST_CNT } "NODE_NAME" } } { "6-4.bdf" "" { Schematic "C:/altera/91sp1/quartus/EDA实验仿真/2017-12-8-4/6-4/6-4.bdf" { { 136 640 816 152 "RST_CNT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.292 ns ( 37.56 % ) " "Info: Total cell delay = 3.292 ns ( 37.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.473 ns ( 62.44 % ) " "Info: Total interconnect delay = 5.473 ns ( 62.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.765 ns" { CLKK FTCTRL:inst|RST_CNT RST_CNT } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "8.765 ns" { CLKK {} CLKK~combout {} FTCTRL:inst|RST_CNT {} RST_CNT {} } { 0.000ns 0.000ns 3.785ns 1.688ns } { 0.000ns 0.772ns 0.366ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 19:02:00 2017 " "Info: Processing ended: Fri Dec 08 19:02:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
