library ieee;
use ieee.std_logic_1164.all;

entity StacionarniRegistar is
  port (
    input: in std_logic_vector(9 downto 0);
    enable: in std_logic;
    reset: in std_logic;
    clk: in std_logic;
    output: out std_logic_vector(9 downto 0)
  );
end entity StacionarniRegistar;

architecture Behavioral of StacionarniRegistar is
  signal reg : std_logic_vector(9 downto 0) := (others => '0');
begin
  process (clk, reset)
  begin
    if reset = '1' then
      reg <= (others => '0');  -- Resetovanje registra na vrijednost '0'
    elsif rising_edge(clk) then
      if enable = '1' then
        reg <= input;  -- Dodjela vrijednosti ulaznog vektora input registru
      end if;
    end if;
  end process;

  output <= reg;  -- Izlaz registra
end architecture Behavioral;
