{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700419302980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700419302984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:41:42 2023 " "Processing started: Sun Nov 19 12:41:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700419302984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419302984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2 -c ps2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ps2 -c ps2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419302984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700419303823 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700419303824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_led-structural " "Found design unit 1: ps2_led-structural" {  } { { "ps2_led.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419317798 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_led " "Found entity 1: ps2_led" {  } { { "ps2_led.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419317798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419317798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419317802 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419317802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419317802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419317805 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419317805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419317805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419317808 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419317808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419317808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "oneshot.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419317810 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419317810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419317810 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_led " "Elaborating entity \"ps2_led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700419317922 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_code ps2_led.vhd(38) " "Verilog HDL or VHDL warning at ps2_led.vhd(38): object \"scan_code\" assigned a value but never read" {  } { { "ps2_led.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700419317938 "|ps2_led"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_readyo ps2_led.vhd(39) " "Verilog HDL or VHDL warning at ps2_led.vhd(39): object \"scan_readyo\" assigned a value but never read" {  } { { "ps2_led.vhd" "" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700419317938 "|ps2_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:ps2_1 " "Elaborating entity \"ps2\" for hierarchy \"ps2:ps2_1\"" {  } { { "ps2_led.vhd" "ps2_1" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419317983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:ps2_1\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:ps2_1\|keyboard:u1\"" {  } { { "ps2.vhd" "u1" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419318001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:ps2_1\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:ps2_1\|oneshot:pulser\"" {  } { { "ps2.vhd" "pulser" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419318024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:\\h0:0:h0_dcd " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:\\h0:0:h0_dcd\"" {  } { { "ps2_led.vhd" "\\h0:0:h0_dcd" { Text "C:/Users/Ebubechukwu/Documents/nu_academics/senior year/ce355/ce355-fpga-design/ps2/ps2_led.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419318039 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700419319093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700419320207 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419320207 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700419321621 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700419321621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700419321621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700419321621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700419321645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:42:01 2023 " "Processing ended: Sun Nov 19 12:42:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700419321645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700419321645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700419321645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419321645 ""}
