================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sun Jun 23 07:15:49 -03 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         digitrec
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  5 ns
    * C-Synthesis target clock:    5 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1210
FF:               1843
DSP:              0
BRAM:             0
URAM:             0
SRL:              4


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was NOT met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 5.000       |
| Post-Synthesis | 5.788       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                               | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                               | 1210 | 1843 |     |      |      |     |        |      |         |          |        |
|   (inst)                                           | 14   | 148  |     |      |      |     |        |      |         |          |        |
|   grp_DigitRec_Pipeline_3_fu_172                   | 9    | 11   |     |      |      |     |        |      |         |          |        |
|     (grp_DigitRec_Pipeline_3_fu_172)               |      | 9    |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U       | 9    | 2    |     |      |      |     |        |      |         |          |        |
|   grp_DigitRec_Pipeline_SET_KNN_SET_fu_156         | 10   | 43   |     |      |      |     |        |      |         |          |        |
|     (grp_DigitRec_Pipeline_SET_KNN_SET_fu_156)     | 1    | 41   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U       | 9    | 2    |     |      |      |     |        |      |         |          |        |
|   grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177       | 1003 | 1415 |     |      |      |     |        |      |         |          |        |
|     (grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177)   | 942  | 1413 |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U       | 61   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201     | 58   | 82   |     |      |      |     |        |      |         |          |        |
|     (grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201) | 44   | 80   |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U       | 14   | 2    |     |      |      |     |        |      |         |          |        |
|   grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209     | 84   | 112  |     |      |      |     |        |      |         |          |        |
|     (grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209) | 69   | 110  |     |      |      |     |        |      |         |          |        |
|     flow_control_loop_pipe_sequential_init_U       | 15   | 2    |     |      |      |     |        |      |         |          |        |
|   votes_U                                          | 32   | 32   |     |      |      |     |        |      |         |          |        |
+----------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 2.27%  | OK     |
| FD                                                        | 50%       | 1.73%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.21%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 35     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.03   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was NOT met
+-------+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  |  SLACK | STARTPOINT PIN                                                         | ENDPOINT PIN                                                          | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |        |                                                                        |                                                                       |              |            |                |          DELAY |        DELAY |
+-------+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | -0.788 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[0]/R |            6 |          9 |          5.180 |          1.808 |        3.372 |
| Path2 | -0.788 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[1]/R |            6 |          9 |          5.180 |          1.808 |        3.372 |
| Path3 | -0.788 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[2]/R |            6 |          9 |          5.180 |          1.808 |        3.372 |
| Path4 | -0.788 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[3]/R |            6 |          9 |          5.180 |          1.808 |        3.372 |
| Path5 | -0.788 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]/R |            6 |          9 |          5.180 |          1.808 |        3.372 |
| Path6 | -0.788 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]/R |            6 |          9 |          5.180 |          1.808 |        3.372 |
| Path7 | -0.788 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[6]/R |            6 |          9 |          5.180 |          1.808 |        3.372 |
| Path8 | -0.788 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[7]/R |            6 |          9 |          5.180 |          1.808 |        3.372 |
| Path9 | -0.788 | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[8]/R |            6 |          9 |          5.180 |          1.808 |        3.372 |
+-------+--------+------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                               | Primitive Type       |
    +---------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]      | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry     | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1       | LUT.others.LUT2      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[0]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                               | Primitive Type       |
    +---------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]      | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry     | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1       | LUT.others.LUT2      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[1]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                               | Primitive Type       |
    +---------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]      | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry     | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1       | LUT.others.LUT2      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[2]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                               | Primitive Type       |
    +---------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]      | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry     | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1       | LUT.others.LUT2      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[3]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                               | Primitive Type       |
    +---------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]      | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry     | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1       | LUT.others.LUT2      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------+----------------------+
    | Path6 Cells                                                               | Primitive Type       |
    +---------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]      | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry     | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1       | LUT.others.LUT2      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------+----------------------+
    | Path7 Cells                                                               | Primitive Type       |
    +---------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]      | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry     | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1       | LUT.others.LUT2      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[6]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------+----------------------+
    | Path8 Cells                                                               | Primitive Type       |
    +---------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]      | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry     | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1       | LUT.others.LUT2      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[7]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------+----------------------+

    +---------------------------------------------------------------------------+----------------------+
    | Path9 Cells                                                               | Primitive Type       |
    +---------------------------------------------------------------------------+----------------------+
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]      | FLOP_LATCH.flop.FDRE |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3 | LUT.others.LUT6      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry     | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2  | CARRY.others.CARRY4  |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1       | LUT.others.LUT2      |
    | grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[8]       | FLOP_LATCH.flop.FDRE |
    +---------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/DigitRec_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/DigitRec_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/DigitRec_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/DigitRec_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/DigitRec_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/DigitRec_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------+


