$date
	Sun Oct 23 06:47:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#344608
b101 !
1"
#344610
b101 &
b101 %
1$
#344611
0"
#344614
b10000 &
b10000 %
#344618
b1000 &
b1000 %
#344622
b100 &
b100 %
#344626
b10 &
b10 %
#344630
b1 &
1#
b1 %
#344634
b0 &
b0 %
0#
0$
#1329802
b1001 &
b1001 %
1$
b1001 !
1"
#1329803
0"
#1329806
b11100 &
b11100 %
#1329810
b1110 &
b1110 %
#1329814
b111 &
b111 %
#1329818
b10110 &
b10110 %
#1329822
b1011 &
b1011 %
#1329826
b100010 &
b100010 %
#1329830
b10001 &
b10001 %
#1329834
b110100 &
b110100 %
#1329838
b11010 &
b11010 %
#1329842
b1101 &
b1101 %
#1329846
b101000 &
b101000 %
#1329850
b10100 &
b10100 %
#1329854
b1010 &
b1010 %
#1329858
b101 &
b101 %
#1329862
b10000 &
b10000 %
#1329866
b1000 &
b1000 %
#1329870
b100 &
b100 %
#1329874
b10 &
b10 %
#1329878
b1 &
1#
b1 %
#1329882
b0 &
b0 %
0#
0$
#2297670
b10101 &
b10101 %
1$
b10101 !
1"
#2297671
0"
#2297674
b1000000 &
b1000000 %
#2297678
b100000 &
b100000 %
#2297682
b10000 &
b10000 %
#2297686
b1000 &
b1000 %
#2297690
b100 &
b100 %
#2297694
b10 &
b10 %
#2297698
b1 &
b1 %
1#
#2297702
b0 &
0#
b0 %
0$
#4500012
