library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity D_FF is
    Port ( D : in STD_LOGIC;
           CLK : in STD_LOGIC;
           Q : out STD_LOGIC);
end D_FF;

architecture Behavioral of D_FF is
    signal Q_next : STD_LOGIC;
begin
    process (CLK)
    begin
        if rising_edge(CLK) then
            Q_next <= D;
        end if;
    end process;

    Q <= Q_next;
end Behavioral;
