// Seed: 2502188903
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
  tri0 id_6;
  tri1 id_7;
  assign id_5 = 1'd0;
  wire  id_8;
  uwire id_9;
  assign id_7 = id_5;
  assign id_7 = id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    id_6,
    input wire id_3,
    output uwire id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6
  );
endmodule
