Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 97d7cdc8490f4fae9894d1b454867128 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_top_behav xil_defaultlib.sim_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'axim32_rresp' [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:110]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'axis_arburst' [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:156]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'axis_rresp' [C:/Users/smn90/Desktop/axi_slave_soc/src/soc_top.v:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=57.25...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll0_clk_wiz
Compiling module xil_defaultlib.pll0
Compiling module xil_defaultlib.axi_bus_m32_bridge
Compiling module xil_defaultlib.axi_slave
Compiling module xil_defaultlib.soc_top
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_behav
