;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 24/06/2021 18:25:55
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x0B890000  	2953
0x0008	0x12A50000  	4773
0x000C	0x12A50000  	4773
0x0010	0x12A50000  	4773
0x0014	0x12A50000  	4773
0x0018	0x12A50000  	4773
0x001C	0x12A50000  	4773
0x0020	0x12A50000  	4773
0x0024	0x12A50000  	4773
0x0028	0x12A50000  	4773
0x002C	0x12A50000  	4773
0x0030	0x12A50000  	4773
0x0034	0x12A50000  	4773
0x0038	0x12A50000  	4773
0x003C	0x12A50000  	4773
0x0040	0x12A50000  	4773
0x0044	0x12A50000  	4773
0x0048	0x12A50000  	4773
0x004C	0x12A50000  	4773
0x0050	0x12A50000  	4773
0x0054	0x12A50000  	4773
0x0058	0x12A50000  	4773
0x005C	0x12A50000  	4773
0x0060	0x12A50000  	4773
0x0064	0x12A50000  	4773
0x0068	0x12A50000  	4773
0x006C	0x12A50000  	4773
0x0070	0x12A50000  	4773
0x0074	0x12A50000  	4773
0x0078	0x12A50000  	4773
0x007C	0x12A50000  	4773
0x0080	0x12A50000  	4773
0x0084	0x12A50000  	4773
0x0088	0x12A50000  	4773
0x008C	0x12A50000  	4773
0x0090	0x12A50000  	4773
0x0094	0x12A50000  	4773
0x0098	0x12A50000  	4773
0x009C	0x12A50000  	4773
0x00A0	0x12A50000  	4773
0x00A4	0x12A50000  	4773
0x00A8	0x12A50000  	4773
0x00AC	0x12A50000  	4773
0x00B0	0x12690000  	4713
0x00B4	0x12A50000  	4773
0x00B8	0x12A50000  	4773
0x00BC	0x12A50000  	4773
0x00C0	0x12A50000  	4773
0x00C4	0x12A50000  	4773
0x00C8	0x12A50000  	4773
0x00CC	0x12A50000  	4773
0x00D0	0x12A50000  	4773
0x00D4	0x12A50000  	4773
0x00D8	0x0CD10000  	3281
0x00DC	0x0EF50000  	3829
0x00E0	0x12A50000  	4773
0x00E4	0x12A50000  	4773
0x00E8	0x12A50000  	4773
0x00EC	0x12A50000  	4773
0x00F0	0x12A50000  	4773
0x00F4	0x12A50000  	4773
0x00F8	0x12A50000  	4773
0x00FC	0x12A50000  	4773
0x0100	0x12A50000  	4773
0x0104	0x12A50000  	4773
0x0108	0x12A50000  	4773
0x010C	0x12A50000  	4773
0x0110	0x12A50000  	4773
0x0114	0x12A50000  	4773
0x0118	0x12A50000  	4773
0x011C	0x12A50000  	4773
0x0120	0x12A50000  	4773
0x0124	0x12A50000  	4773
0x0128	0x12A50000  	4773
0x012C	0x12A50000  	4773
; end of ____SysVT
_main:
;nestLora.c, 16 :: 		void main() {
0x0B88	0xF000FAF6  BL	4472
0x0B8C	0xF000FC4E  BL	5164
0x0B90	0xF000FAE8  BL	4452
0x0B94	0xF000FC0A  BL	5036
;nestLora.c, 18 :: 		UART2_Init_Advanced(115200, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PA23);
0x0B98	0x483F    LDR	R0, [PC, #252]
0x0B9A	0xB401    PUSH	(R0)
0x0B9C	0xF2400300  MOVW	R3, #0
0x0BA0	0xF2400200  MOVW	R2, #0
0x0BA4	0xF2400100  MOVW	R1, #0
0x0BA8	0xF44F30E1  MOV	R0, #115200
0x0BAC	0xF7FFFF2A  BL	_UART2_Init_Advanced+0
0x0BB0	0xB001    ADD	SP, SP, #4
;nestLora.c, 19 :: 		USART2_CR1bits.RXNEIE = 1;       // enable uart rx interrupt
0x0BB2	0x2101    MOVS	R1, #1
0x0BB4	0xB249    SXTB	R1, R1
0x0BB6	0x4839    LDR	R0, [PC, #228]
0x0BB8	0x6001    STR	R1, [R0, #0]
;nestLora.c, 20 :: 		NVIC_IntEnable(IVT_INT_USART2);  // enable interrupt vector
0x0BBA	0xF2400036  MOVW	R0, #54
0x0BBE	0xF7FFFF3F  BL	_NVIC_IntEnable+0
;nestLora.c, 28 :: 		UART3_Init_Advanced(115200, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PB10_11);
0x0BC2	0x4837    LDR	R0, [PC, #220]
0x0BC4	0xB401    PUSH	(R0)
0x0BC6	0xF2400300  MOVW	R3, #0
0x0BCA	0xF2400200  MOVW	R2, #0
0x0BCE	0xF2400100  MOVW	R1, #0
0x0BD2	0xF44F30E1  MOV	R0, #115200
0x0BD6	0xF7FFFFC3  BL	_UART3_Init_Advanced+0
0x0BDA	0xB001    ADD	SP, SP, #4
;nestLora.c, 29 :: 		USART3_CR1bits.RXNEIE = 1;       // enable uart rx interrupt
0x0BDC	0x2101    MOVS	R1, #1
0x0BDE	0xB249    SXTB	R1, R1
0x0BE0	0x4830    LDR	R0, [PC, #192]
0x0BE2	0x6001    STR	R1, [R0, #0]
;nestLora.c, 30 :: 		NVIC_IntEnable(IVT_INT_USART3);  // enable interrupt vector
0x0BE4	0xF2400037  MOVW	R0, #55
0x0BE8	0xF7FFFF2A  BL	_NVIC_IntEnable+0
;nestLora.c, 33 :: 		GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 | _GPIO_PINMASK_1);
0x0BEC	0xF2400103  MOVW	R1, #3
0x0BF0	0x482D    LDR	R0, [PC, #180]
0x0BF2	0xF7FFFFA7  BL	_GPIO_Digital_Output+0
;nestLora.c, 37 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_12);
0x0BF6	0xF2410100  MOVW	R1, #4096
0x0BFA	0x482C    LDR	R0, [PC, #176]
0x0BFC	0xF7FFFFA2  BL	_GPIO_Digital_Output+0
;nestLora.c, 43 :: 		GPIO_Config(&GPIOA_BASE, _GPIO_PINMASK_4, _GPIO_CFG_MODE_INPUT | _GPIO_CFG_PULL_NO);
0x0C00	0xF04F0242  MOV	R2, #66
0x0C04	0xF2400110  MOVW	R1, #16
0x0C08	0x4827    LDR	R0, [PC, #156]
0x0C0A	0xF7FFFAD7  BL	_GPIO_Config+0
;nestLora.c, 45 :: 		LED = 0;
0x0C0E	0x2100    MOVS	R1, #0
0x0C10	0xB249    SXTB	R1, R1
0x0C12	0x4827    LDR	R0, [PC, #156]
0x0C14	0x6001    STR	R1, [R0, #0]
;nestLora.c, 49 :: 		M0 = 0;
0x0C16	0x4827    LDR	R0, [PC, #156]
0x0C18	0x6001    STR	R1, [R0, #0]
;nestLora.c, 50 :: 		M1 = 0;
0x0C1A	0x4827    LDR	R0, [PC, #156]
0x0C1C	0x6001    STR	R1, [R0, #0]
;nestLora.c, 53 :: 		bitReceivedCheckStatusOfBoat = 0;
0x0C1E	0x4827    LDR	R0, [PC, #156]
0x0C20	0x6001    STR	R1, [R0, #0]
;nestLora.c, 54 :: 		bitReceivedStatusOfBoat = 0;
0x0C22	0x4827    LDR	R0, [PC, #156]
0x0C24	0x6001    STR	R1, [R0, #0]
;nestLora.c, 55 :: 		bitExpectAnswer = 0;
0x0C26	0x4827    LDR	R0, [PC, #156]
0x0C28	0x6001    STR	R1, [R0, #0]
;nestLora.c, 57 :: 		InitTimer2();
0x0C2A	0xF7FFFF45  BL	_InitTimer2+0
;nestLora.c, 73 :: 		setup_IWDG();
0x0C2E	0xF7FFFF6F  BL	_setup_IWDG+0
;nestLora.c, 75 :: 		LED = 1;
0x0C32	0x2101    MOVS	R1, #1
0x0C34	0xB249    SXTB	R1, R1
0x0C36	0x481E    LDR	R0, [PC, #120]
0x0C38	0x6001    STR	R1, [R0, #0]
;nestLora.c, 76 :: 		Delay_ms(100);
0x0C3A	0xF644777F  MOVW	R7, #20351
0x0C3E	0xF2C00712  MOVT	R7, #18
L_main0:
0x0C42	0x1E7F    SUBS	R7, R7, #1
0x0C44	0xD1FD    BNE	L_main0
0x0C46	0xBF00    NOP
0x0C48	0xBF00    NOP
0x0C4A	0xBF00    NOP
0x0C4C	0xBF00    NOP
0x0C4E	0xBF00    NOP
;nestLora.c, 78 :: 		while(1){
L_main2:
;nestLora.c, 79 :: 		IWDG_KR = 0xAAAA;    //Reload IWDG
0x0C50	0xF64A21AA  MOVW	R1, #43690
0x0C54	0x481C    LDR	R0, [PC, #112]
0x0C56	0x6001    STR	R1, [R0, #0]
;nestLora.c, 80 :: 		LED = 0;
0x0C58	0x2100    MOVS	R1, #0
0x0C5A	0xB249    SXTB	R1, R1
0x0C5C	0x4814    LDR	R0, [PC, #80]
0x0C5E	0x6001    STR	R1, [R0, #0]
;nestLora.c, 87 :: 		if(bitReceivedCheckStatusOfBoat){
0x0C60	0x4916    LDR	R1, [PC, #88]
0x0C62	0x6808    LDR	R0, [R1, #0]
0x0C64	0xB128    CBZ	R0, L_main4
;nestLora.c, 88 :: 		bitReceivedCheckStatusOfBoat = 0;
0x0C66	0x2100    MOVS	R1, #0
0x0C68	0xB249    SXTB	R1, R1
0x0C6A	0x4814    LDR	R0, [PC, #80]
0x0C6C	0x6001    STR	R1, [R0, #0]
;nestLora.c, 89 :: 		uartRequestStatusFromBoat();
0x0C6E	0xF7FFFDE3  BL	_uartRequestStatusFromBoat+0
;nestLora.c, 90 :: 		}
L_main4:
;nestLora.c, 94 :: 		if(bitReceivedStatusOfBoat){
0x0C72	0x4913    LDR	R1, [PC, #76]
0x0C74	0x6808    LDR	R0, [R1, #0]
0x0C76	0xB160    CBZ	R0, L_main5
;nestLora.c, 95 :: 		bitReceivedStatusOfBoat = 0;
0x0C78	0x2100    MOVS	R1, #0
0x0C7A	0xB249    SXTB	R1, R1
0x0C7C	0x4810    LDR	R0, [PC, #64]
0x0C7E	0x6001    STR	R1, [R0, #0]
;nestLora.c, 96 :: 		sendRequestStatusToAndroid();
0x0C80	0xF7FFFE0E  BL	_sendRequestStatusToAndroid+0
;nestLora.c, 97 :: 		bitExpectAnswer = 0;
0x0C84	0x2100    MOVS	R1, #0
0x0C86	0xB249    SXTB	R1, R1
0x0C88	0x480E    LDR	R0, [PC, #56]
0x0C8A	0x6001    STR	R1, [R0, #0]
;nestLora.c, 98 :: 		boatConnected = 0x00;
0x0C8C	0x2100    MOVS	R1, #0
0x0C8E	0x480F    LDR	R0, [PC, #60]
0x0C90	0x7001    STRB	R1, [R0, #0]
;nestLora.c, 101 :: 		}
L_main5:
;nestLora.c, 108 :: 		}
0x0C92	0xE7DD    B	L_main2
;nestLora.c, 110 :: 		}
L_end_main:
L__main_end_loop:
0x0C94	0xE7FE    B	L__main_end_loop
0x0C96	0xBF00    NOP
0x0C98	0x13180000  	__GPIO_MODULE_USART2_PA23+0
0x0C9C	0x81944208  	USART2_CR1bits+0
0x0CA0	0x12AC0000  	__GPIO_MODULE_USART3_PB10_11+0
0x0CA4	0x01944209  	USART3_CR1bits+0
0x0CA8	0x08004001  	GPIOA_BASE+0
0x0CAC	0x0C004001  	GPIOB_BASE+0
0x0CB0	0x81B04221  	GPIOB_ODR+0
0x0CB4	0x01804221  	GPIOA_ODR+0
0x0CB8	0x01844221  	GPIOA_ODR+0
0x0CBC	0x02402200  	_bitReceivedCheckStatusOfBoat+0
0x0CC0	0x02442200  	_bitReceivedStatusOfBoat+0
0x0CC4	0x02482200  	_bitExpectAnswer+0
0x0CC8	0x30004000  	IWDG_KR+0
0x0CCC	0x00002000  	_boatConnected+0
; end of _main
_NVIC_IntEnable:
;__Lib_System_101_102_103.c, 198 :: 		
; ivt start address is: 0 (R0)
0x0A40	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_101_102_103.c, 210 :: 		
0x0A42	0x2804    CMP	R0, #4
0x0A44	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 215 :: 		
0x0A46	0x4919    LDR	R1, [PC, #100]
0x0A48	0x6809    LDR	R1, [R1, #0]
0x0A4A	0xF4413280  ORR	R2, R1, #65536
0x0A4E	0x4917    LDR	R1, [PC, #92]
0x0A50	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 216 :: 		
0x0A52	0xE028    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_101_102_103.c, 217 :: 		
; ivt start address is: 0 (R0)
0x0A54	0x2805    CMP	R0, #5
0x0A56	0xD106    BNE	L_NVIC_IntEnable14
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 222 :: 		
0x0A58	0x4914    LDR	R1, [PC, #80]
0x0A5A	0x6809    LDR	R1, [R1, #0]
0x0A5C	0xF4413200  ORR	R2, R1, #131072
0x0A60	0x4912    LDR	R1, [PC, #72]
0x0A62	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 223 :: 		
0x0A64	0xE01F    B	L_NVIC_IntEnable15
L_NVIC_IntEnable14:
;__Lib_System_101_102_103.c, 224 :: 		
; ivt start address is: 0 (R0)
0x0A66	0x2806    CMP	R0, #6
0x0A68	0xD106    BNE	L_NVIC_IntEnable16
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 229 :: 		
0x0A6A	0x4910    LDR	R1, [PC, #64]
0x0A6C	0x6809    LDR	R1, [R1, #0]
0x0A6E	0xF4412280  ORR	R2, R1, #262144
0x0A72	0x490E    LDR	R1, [PC, #56]
0x0A74	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 230 :: 		
0x0A76	0xE016    B	L_NVIC_IntEnable17
L_NVIC_IntEnable16:
;__Lib_System_101_102_103.c, 231 :: 		
; ivt start address is: 0 (R0)
0x0A78	0x280F    CMP	R0, #15
0x0A7A	0xD106    BNE	L_NVIC_IntEnable18
; ivt end address is: 0 (R0)
;__Lib_System_101_102_103.c, 236 :: 		
0x0A7C	0x490C    LDR	R1, [PC, #48]
0x0A7E	0x6809    LDR	R1, [R1, #0]
0x0A80	0xF0410202  ORR	R2, R1, #2
0x0A84	0x490A    LDR	R1, [PC, #40]
0x0A86	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 237 :: 		
0x0A88	0xE00D    B	L_NVIC_IntEnable19
L_NVIC_IntEnable18:
;__Lib_System_101_102_103.c, 238 :: 		
; ivt start address is: 0 (R0)
0x0A8A	0x2810    CMP	R0, #16
0x0A8C	0xD30B    BCC	L_NVIC_IntEnable20
;__Lib_System_101_102_103.c, 243 :: 		
0x0A8E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0A92	0x0961    LSRS	R1, R4, #5
0x0A94	0x008A    LSLS	R2, R1, #2
0x0A96	0x4907    LDR	R1, [PC, #28]
0x0A98	0x188B    ADDS	R3, R1, R2
;__Lib_System_101_102_103.c, 244 :: 		
0x0A9A	0xF004021F  AND	R2, R4, #31
0x0A9E	0xF04F0101  MOV	R1, #1
0x0AA2	0x4091    LSLS	R1, R2
0x0AA4	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 245 :: 		
L_NVIC_IntEnable20:
L_NVIC_IntEnable19:
L_NVIC_IntEnable17:
L_NVIC_IntEnable15:
L_NVIC_IntEnable13:
;__Lib_System_101_102_103.c, 246 :: 		
L_end_NVIC_IntEnable:
0x0AA6	0xB001    ADD	SP, SP, #4
0x0AA8	0x4770    BX	LR
0x0AAA	0xBF00    NOP
0x0AAC	0xED24E000  	SCB_SHCRS+0
0x0AB0	0xE010E000  	STK_CTRL+0
0x0AB4	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0A2C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x0A2E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x0A32	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x0A36	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x0A3A	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0A3C	0xB001    ADD	SP, SP, #4
0x0A3E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x09C8	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x09CA	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x09CE	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x09D2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x09D6	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x09D8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x09DC	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x09DE	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x09E0	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x09E2	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x09E6	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x09EA	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x09EC	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x09F0	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x09F2	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x09F4	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x09F8	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x09FC	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x09FE	0xB001    ADD	SP, SP, #4
0x0A00	0x4770    BX	LR
; end of ___FillZeros
_UART2_Init_Advanced:
;__Lib_UART_123.c, 293 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0A04	0xB081    SUB	SP, SP, #4
0x0A06	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0A0A	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123.c, 295 :: 		
0x0A0C	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0A0E	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0A10	0xB408    PUSH	(R3)
0x0A12	0xB293    UXTH	R3, R2
0x0A14	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0A16	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0A18	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0A1A	0xF7FFFE21  BL	__Lib_UART_123_UARTx_Init_Advanced+0
0x0A1E	0xB002    ADD	SP, SP, #8
;__Lib_UART_123.c, 296 :: 		
L_end_UART2_Init_Advanced:
0x0A20	0xF8DDE000  LDR	LR, [SP, #0]
0x0A24	0xB001    ADD	SP, SP, #4
0x0A26	0x4770    BX	LR
0x0A28	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
__Lib_UART_123_UARTx_Init_Advanced:
;__Lib_UART_123.c, 226 :: 		
; UART_Base start address is: 0 (R0)
0x0660	0xB08A    SUB	SP, SP, #40
0x0662	0xF8CDE000  STR	LR, [SP, #0]
0x0666	0x9108    STR	R1, [SP, #32]
0x0668	0xF8AD3024  STRH	R3, [SP, #36]
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
0x066C	0xF8BD4028  LDRH	R4, [SP, #40]
0x0670	0xF8AD4028  STRH	R4, [SP, #40]
; module start address is: 24 (R6)
0x0674	0x9E0B    LDR	R6, [SP, #44]
;__Lib_UART_123.c, 230 :: 		
0x0676	0xAC03    ADD	R4, SP, #12
0x0678	0x9001    STR	R0, [SP, #4]
0x067A	0x4620    MOV	R0, R4
0x067C	0xF7FFFF82  BL	_RCC_GetClocksFrequency+0
0x0680	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 232 :: 		
0x0682	0x4C50    LDR	R4, [PC, #320]
0x0684	0x42A0    CMP	R0, R4
0x0686	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced15
;__Lib_UART_123.c, 233 :: 		
0x0688	0x2501    MOVS	R5, #1
0x068A	0xB26D    SXTB	R5, R5
0x068C	0x4C4E    LDR	R4, [PC, #312]
0x068E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 234 :: 		
0x0690	0x4D4E    LDR	R5, [PC, #312]
0x0692	0x4C4F    LDR	R4, [PC, #316]
0x0694	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 235 :: 		
0x0696	0x4D4F    LDR	R5, [PC, #316]
0x0698	0x4C4F    LDR	R4, [PC, #316]
0x069A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 236 :: 		
0x069C	0x4D4F    LDR	R5, [PC, #316]
0x069E	0x4C50    LDR	R4, [PC, #320]
0x06A0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 237 :: 		
0x06A2	0x4D50    LDR	R5, [PC, #320]
0x06A4	0x4C50    LDR	R4, [PC, #320]
0x06A6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 238 :: 		
0x06A8	0x9C06    LDR	R4, [SP, #24]
0x06AA	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 239 :: 		
0x06AC	0xE02A    B	L___Lib_UART_123_UARTx_Init_Advanced16
L___Lib_UART_123_UARTx_Init_Advanced15:
;__Lib_UART_123.c, 240 :: 		
0x06AE	0x4C4F    LDR	R4, [PC, #316]
0x06B0	0x42A0    CMP	R0, R4
0x06B2	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced17
;__Lib_UART_123.c, 241 :: 		
0x06B4	0x2501    MOVS	R5, #1
0x06B6	0xB26D    SXTB	R5, R5
0x06B8	0x4C4D    LDR	R4, [PC, #308]
0x06BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 242 :: 		
0x06BC	0x4D4D    LDR	R5, [PC, #308]
0x06BE	0x4C44    LDR	R4, [PC, #272]
0x06C0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 243 :: 		
0x06C2	0x4D4D    LDR	R5, [PC, #308]
0x06C4	0x4C44    LDR	R4, [PC, #272]
0x06C6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 244 :: 		
0x06C8	0x4D4C    LDR	R5, [PC, #304]
0x06CA	0x4C45    LDR	R4, [PC, #276]
0x06CC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 245 :: 		
0x06CE	0x4D4C    LDR	R5, [PC, #304]
0x06D0	0x4C45    LDR	R4, [PC, #276]
0x06D2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 246 :: 		
0x06D4	0x9C05    LDR	R4, [SP, #20]
0x06D6	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 247 :: 		
0x06D8	0xE014    B	L___Lib_UART_123_UARTx_Init_Advanced18
L___Lib_UART_123_UARTx_Init_Advanced17:
;__Lib_UART_123.c, 248 :: 		
0x06DA	0x4C4A    LDR	R4, [PC, #296]
0x06DC	0x42A0    CMP	R0, R4
0x06DE	0xD111    BNE	L___Lib_UART_123_UARTx_Init_Advanced19
;__Lib_UART_123.c, 249 :: 		
0x06E0	0x2501    MOVS	R5, #1
0x06E2	0xB26D    SXTB	R5, R5
0x06E4	0x4C48    LDR	R4, [PC, #288]
0x06E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 250 :: 		
0x06E8	0x4D48    LDR	R5, [PC, #288]
0x06EA	0x4C39    LDR	R4, [PC, #228]
0x06EC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 251 :: 		
0x06EE	0x4D48    LDR	R5, [PC, #288]
0x06F0	0x4C39    LDR	R4, [PC, #228]
0x06F2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 252 :: 		
0x06F4	0x4D47    LDR	R5, [PC, #284]
0x06F6	0x4C3A    LDR	R4, [PC, #232]
0x06F8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 253 :: 		
0x06FA	0x4D47    LDR	R5, [PC, #284]
0x06FC	0x4C3A    LDR	R4, [PC, #232]
0x06FE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 254 :: 		
0x0700	0x9C05    LDR	R4, [SP, #20]
0x0702	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 255 :: 		
L___Lib_UART_123_UARTx_Init_Advanced19:
L___Lib_UART_123_UARTx_Init_Advanced18:
L___Lib_UART_123_UARTx_Init_Advanced16:
;__Lib_UART_123.c, 257 :: 		
0x0704	0x9001    STR	R0, [SP, #4]
; module end address is: 24 (R6)
0x0706	0x4630    MOV	R0, R6
0x0708	0xF7FFFEB4  BL	_GPIO_Alternate_Function_Enable+0
0x070C	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 259 :: 		
0x070E	0xF2000510  ADDW	R5, R0, #16
0x0712	0x2400    MOVS	R4, #0
0x0714	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 260 :: 		
0x0716	0xF2000610  ADDW	R6, R0, #16
0x071A	0x6835    LDR	R5, [R6, #0]
0x071C	0xF8BD4028  LDRH	R4, [SP, #40]
0x0720	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0724	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 261 :: 		
0x0726	0xF200050C  ADDW	R5, R0, #12
0x072A	0x2400    MOVS	R4, #0
0x072C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 263 :: 		
0x072E	0xF8BD4024  LDRH	R4, [SP, #36]
0x0732	0xB12C    CBZ	R4, L___Lib_UART_123_UARTx_Init_Advanced20
;__Lib_UART_123.c, 264 :: 		
0x0734	0xF8BD4024  LDRH	R4, [SP, #36]
0x0738	0xF4446480  ORR	R4, R4, #1024
0x073C	0xF8AD4024  STRH	R4, [SP, #36]
;__Lib_UART_123.c, 265 :: 		
L___Lib_UART_123_UARTx_Init_Advanced20:
;__Lib_UART_123.c, 267 :: 		
0x0740	0xF200060C  ADDW	R6, R0, #12
0x0744	0x6835    LDR	R5, [R6, #0]
0x0746	0xF8BD4024  LDRH	R4, [SP, #36]
0x074A	0xEA450404  ORR	R4, R5, R4, LSL #0
0x074E	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 269 :: 		
0x0750	0xF200060C  ADDW	R6, R0, #12
0x0754	0x2501    MOVS	R5, #1
0x0756	0x6834    LDR	R4, [R6, #0]
0x0758	0xF365344D  BFI	R4, R5, #13, #1
0x075C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 270 :: 		
0x075E	0xF200060C  ADDW	R6, R0, #12
0x0762	0x2501    MOVS	R5, #1
0x0764	0x6834    LDR	R4, [R6, #0]
0x0766	0xF36504C3  BFI	R4, R5, #3, #1
0x076A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 271 :: 		
0x076C	0xF200060C  ADDW	R6, R0, #12
0x0770	0x2501    MOVS	R5, #1
0x0772	0x6834    LDR	R4, [R6, #0]
0x0774	0xF3650482  BFI	R4, R5, #2, #1
0x0778	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 272 :: 		
0x077A	0xF2000514  ADDW	R5, R0, #20
0x077E	0x2400    MOVS	R4, #0
0x0780	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 277 :: 		
0x0782	0x9D02    LDR	R5, [SP, #8]
0x0784	0x2419    MOVS	R4, #25
0x0786	0x4365    MULS	R5, R4, R5
0x0788	0x9C08    LDR	R4, [SP, #32]
0x078A	0x00A4    LSLS	R4, R4, #2
0x078C	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123.c, 278 :: 		
0x0790	0x2464    MOVS	R4, #100
0x0792	0xFBB7F4F4  UDIV	R4, R7, R4
0x0796	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123.c, 280 :: 		
0x0798	0x0935    LSRS	R5, R6, #4
0x079A	0x2464    MOVS	R4, #100
0x079C	0x436C    MULS	R4, R5, R4
0x079E	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123.c, 281 :: 		
0x07A0	0x0124    LSLS	R4, R4, #4
0x07A2	0xF2040532  ADDW	R5, R4, #50
0x07A6	0x2464    MOVS	R4, #100
0x07A8	0xFBB5F4F4  UDIV	R4, R5, R4
0x07AC	0xF004040F  AND	R4, R4, #15
0x07B0	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123.c, 283 :: 		
0x07B4	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x07B8	0xB2A4    UXTH	R4, R4
0x07BA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 284 :: 		
L_end_UARTx_Init_Advanced:
0x07BC	0xF8DDE000  LDR	LR, [SP, #0]
0x07C0	0xB00A    ADD	SP, SP, #40
0x07C2	0x4770    BX	LR
0x07C4	0x38004001  	USART1_SR+0
0x07C8	0x03384242  	RCC_APB2ENR+0
0x07CC	0xFFFFFFFF  	_UART1_Write+0
0x07D0	0x001C2000  	_UART_Wr_Ptr+0
0x07D4	0xFFFFFFFF  	_UART1_Read+0
0x07D8	0x00202000  	_UART_Rd_Ptr+0
0x07DC	0xFFFFFFFF  	_UART1_Data_Ready+0
0x07E0	0x00242000  	_UART_Rdy_Ptr+0
0x07E4	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x07E8	0x00282000  	_UART_Tx_Idle_Ptr+0
0x07EC	0x44004000  	USART2_SR+0
0x07F0	0x03C44242  	RCC_APB1ENR+0
0x07F4	0x062D0000  	_UART2_Write+0
0x07F8	0x09B10000  	_UART2_Read+0
0x07FC	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0800	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0804	0x48004000  	USART3_SR+0
0x0808	0x03C84242  	RCC_APB1ENR+0
0x080C	0x081D0000  	_UART3_Write+0
0x0810	0x09990000  	_UART3_Read+0
0x0814	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0818	0xFFFFFFFF  	_UART3_Tx_Idle+0
; end of __Lib_UART_123_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 435 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0584	0xB082    SUB	SP, SP, #8
0x0586	0xF8CDE000  STR	LR, [SP, #0]
0x058A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 438 :: 		
0x058C	0x4619    MOV	R1, R3
0x058E	0x9101    STR	R1, [SP, #4]
0x0590	0xF7FFFF0E  BL	_Get_Fosc_kHz+0
0x0594	0xF24031E8  MOVW	R1, #1000
0x0598	0xFB00F201  MUL	R2, R0, R1
0x059C	0x9901    LDR	R1, [SP, #4]
0x059E	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 441 :: 		
0x05A0	0x491F    LDR	R1, [PC, #124]
0x05A2	0x7809    LDRB	R1, [R1, #0]
0x05A4	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x05A8	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 442 :: 		
0x05AA	0x491E    LDR	R1, [PC, #120]
0x05AC	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x05AE	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x05B0	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 444 :: 		
0x05B2	0x1D1A    ADDS	R2, R3, #4
0x05B4	0x6819    LDR	R1, [R3, #0]
0x05B6	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05B8	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 446 :: 		
0x05BA	0x4919    LDR	R1, [PC, #100]
0x05BC	0x8809    LDRH	R1, [R1, #0]
0x05BE	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x05C2	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 447 :: 		
0x05C4	0x4917    LDR	R1, [PC, #92]
0x05C6	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x05C8	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x05CA	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 449 :: 		
0x05CC	0xF2030208  ADDW	R2, R3, #8
0x05D0	0x1D19    ADDS	R1, R3, #4
0x05D2	0x6809    LDR	R1, [R1, #0]
0x05D4	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05D6	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 451 :: 		
0x05D8	0x4911    LDR	R1, [PC, #68]
0x05DA	0x8809    LDRH	R1, [R1, #0]
0x05DC	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x05E0	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 452 :: 		
0x05E2	0x4910    LDR	R1, [PC, #64]
0x05E4	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x05E6	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x05E8	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 454 :: 		
0x05EA	0xF203020C  ADDW	R2, R3, #12
0x05EE	0x1D19    ADDS	R1, R3, #4
0x05F0	0x6809    LDR	R1, [R1, #0]
0x05F2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05F4	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 456 :: 		
0x05F6	0x490A    LDR	R1, [PC, #40]
0x05F8	0x8809    LDRH	R1, [R1, #0]
0x05FA	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x05FE	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 457 :: 		
0x0600	0x4909    LDR	R1, [PC, #36]
0x0602	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0604	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0606	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 459 :: 		
0x0608	0xF2030210  ADDW	R2, R3, #16
0x060C	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0610	0x6809    LDR	R1, [R1, #0]
0x0612	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0616	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 460 :: 		
L_end_RCC_GetClocksFrequency:
0x0618	0xF8DDE000  LDR	LR, [SP, #0]
0x061C	0xB002    ADD	SP, SP, #8
0x061E	0x4770    BX	LR
0x0620	0x10044002  	RCC_CFGRbits+0
0x0624	0x13960000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0628	0x13A60000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x03B0	0x4801    LDR	R0, [PC, #4]
0x03B2	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x03B4	0x4770    BX	LR
0x03B6	0xBF00    NOP
0x03B8	0x00182000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0474	0xB081    SUB	SP, SP, #4
0x0476	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x047A	0x2201    MOVS	R2, #1
0x047C	0xB252    SXTB	R2, R2
0x047E	0x493E    LDR	R1, [PC, #248]
0x0480	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0482	0xF2000168  ADDW	R1, R0, #104
0x0486	0x680B    LDR	R3, [R1, #0]
0x0488	0xF06F6100  MVN	R1, #134217728
0x048C	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0490	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0492	0xF0036100  AND	R1, R3, #134217728
0x0496	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0498	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x049A	0xF0024100  AND	R1, R2, #-2147483648
0x049E	0xF1B14F00  CMP	R1, #-2147483648
0x04A2	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x04A4	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x04A6	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x04A8	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x04AA	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x04AC	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x04AE	0xF4042170  AND	R1, R4, #983040
0x04B2	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x04B4	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x04B6	0xF64F71FF  MOVW	R1, #65535
0x04BA	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x04BE	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x04C0	0xF4041140  AND	R1, R4, #3145728
0x04C4	0xF5B11F40  CMP	R1, #3145728
0x04C8	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x04CA	0xF06F6170  MVN	R1, #251658240
0x04CE	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x04D2	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x04D4	0x492A    LDR	R1, [PC, #168]
0x04D6	0x680A    LDR	R2, [R1, #0]
0x04D8	0xF06F6170  MVN	R1, #251658240
0x04DC	0x400A    ANDS	R2, R1
0x04DE	0x4928    LDR	R1, [PC, #160]
0x04E0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x04E2	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x04E4	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x04E6	0xF4041180  AND	R1, R4, #1048576
0x04EA	0xF5B11F80  CMP	R1, #1048576
0x04EE	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x04F0	0xF04F0103  MOV	R1, #3
0x04F4	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x04F6	0x43C9    MVN	R1, R1
0x04F8	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x04FC	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0500	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0502	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0504	0x0D61    LSRS	R1, R4, #21
0x0506	0x0109    LSLS	R1, R1, #4
0x0508	0xFA05F101  LSL	R1, R5, R1
0x050C	0x43C9    MVN	R1, R1
0x050E	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0510	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0514	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0516	0x0D61    LSRS	R1, R4, #21
0x0518	0x0109    LSLS	R1, R1, #4
0x051A	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x051E	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0520	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0522	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0526	0xF1B14F00  CMP	R1, #-2147483648
0x052A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x052C	0x4913    LDR	R1, [PC, #76]
0x052E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0530	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0532	0x4913    LDR	R1, [PC, #76]
0x0534	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0536	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x053A	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x053C	0xEA4F018A  LSL	R1, R10, #2
0x0540	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0544	0x6809    LDR	R1, [R1, #0]
0x0546	0xF1B13FFF  CMP	R1, #-1
0x054A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x054C	0xF1090134  ADD	R1, R9, #52
0x0550	0xEA4F038A  LSL	R3, R10, #2
0x0554	0x18C9    ADDS	R1, R1, R3
0x0556	0x6809    LDR	R1, [R1, #0]
0x0558	0x460A    MOV	R2, R1
0x055A	0xEB090103  ADD	R1, R9, R3, LSL #0
0x055E	0x6809    LDR	R1, [R1, #0]
0x0560	0x4608    MOV	R0, R1
0x0562	0x4611    MOV	R1, R2
0x0564	0xF7FFFF2A  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0568	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x056C	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x056E	0xF8DDE000  LDR	LR, [SP, #0]
0x0572	0xB001    ADD	SP, SP, #4
0x0574	0x4770    BX	LR
0x0576	0xBF00    NOP
0x0578	0x03004242  	RCC_APB2ENRbits+0
0x057C	0x001C4001  	AFIO_MAPR2+0
0x0580	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x03BC	0xB083    SUB	SP, SP, #12
0x03BE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x03C2	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x03C6	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x03C8	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x03CA	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x03CE	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x03D0	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x03D2	0x4A19    LDR	R2, [PC, #100]
0x03D4	0x9202    STR	R2, [SP, #8]
0x03D6	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x03D8	0x4A18    LDR	R2, [PC, #96]
0x03DA	0x9202    STR	R2, [SP, #8]
0x03DC	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x03DE	0x4A18    LDR	R2, [PC, #96]
0x03E0	0x9202    STR	R2, [SP, #8]
0x03E2	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x03E4	0x4A17    LDR	R2, [PC, #92]
0x03E6	0x9202    STR	R2, [SP, #8]
0x03E8	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x03EA	0x4A17    LDR	R2, [PC, #92]
0x03EC	0x9202    STR	R2, [SP, #8]
0x03EE	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x03F0	0x4A16    LDR	R2, [PC, #88]
0x03F2	0x9202    STR	R2, [SP, #8]
0x03F4	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x03F6	0x4A16    LDR	R2, [PC, #88]
0x03F8	0x9202    STR	R2, [SP, #8]
0x03FA	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x03FC	0x2800    CMP	R0, #0
0x03FE	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x0400	0x2801    CMP	R0, #1
0x0402	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0404	0x2802    CMP	R0, #2
0x0406	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0408	0x2803    CMP	R0, #3
0x040A	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x040C	0x2804    CMP	R0, #4
0x040E	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0410	0x2805    CMP	R0, #5
0x0412	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0414	0x2806    CMP	R0, #6
0x0416	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0418	0x2201    MOVS	R2, #1
0x041A	0xB212    SXTH	R2, R2
0x041C	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x041E	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0422	0x9802    LDR	R0, [SP, #8]
0x0424	0x460A    MOV	R2, R1
0x0426	0xF8BD1004  LDRH	R1, [SP, #4]
0x042A	0xF7FFFEC7  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x042E	0xF8DDE000  LDR	LR, [SP, #0]
0x0432	0xB003    ADD	SP, SP, #12
0x0434	0x4770    BX	LR
0x0436	0xBF00    NOP
0x0438	0x08004001  	#1073809408
0x043C	0x0C004001  	#1073810432
0x0440	0x10004001  	#1073811456
0x0444	0x14004001  	#1073812480
0x0448	0x18004001  	#1073813504
0x044C	0x1C004001  	#1073814528
0x0450	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
0x01BE	0xF8CDE000  STR	LR, [SP, #0]
0x01C2	0xB28C    UXTH	R4, R1
0x01C4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01C6	0x4B77    LDR	R3, [PC, #476]
0x01C8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01CC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01CE	0x4618    MOV	R0, R3
0x01D0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01D4	0xF1B40FFF  CMP	R4, #255
0x01D8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01DA	0x4B73    LDR	R3, [PC, #460]
0x01DC	0x429D    CMP	R5, R3
0x01DE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x01E0	0xF04F3333  MOV	R3, #858993459
0x01E4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x01E6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x01E8	0x2D42    CMP	R5, #66
0x01EA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x01EC	0xF04F3344  MOV	R3, #1145324612
0x01F0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x01F2	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x01F4	0xF64F73FF  MOVW	R3, #65535
0x01F8	0x429C    CMP	R4, R3
0x01FA	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x01FC	0x4B6A    LDR	R3, [PC, #424]
0x01FE	0x429D    CMP	R5, R3
0x0200	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0202	0xF04F3333  MOV	R3, #858993459
0x0206	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0208	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x020A	0xF04F3333  MOV	R3, #858993459
0x020E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0210	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0212	0x2D42    CMP	R5, #66
0x0214	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0216	0xF04F3344  MOV	R3, #1145324612
0x021A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x021C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x021E	0xF04F3344  MOV	R3, #1145324612
0x0222	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0224	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0226	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0228	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x022A	0xF0050301  AND	R3, R5, #1
0x022E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0230	0x2100    MOVS	R1, #0
0x0232	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0234	0xF0050302  AND	R3, R5, #2
0x0238	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x023A	0xF40573C0  AND	R3, R5, #384
0x023E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0240	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0242	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0244	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0246	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0248	0xF0050304  AND	R3, R5, #4
0x024C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x024E	0xF0050320  AND	R3, R5, #32
0x0252	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0254	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0256	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0258	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x025A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x025C	0xF0050308  AND	R3, R5, #8
0x0260	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0262	0xF0050320  AND	R3, R5, #32
0x0266	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0268	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x026A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x026C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x026E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0270	0x4B4E    LDR	R3, [PC, #312]
0x0272	0xEA050303  AND	R3, R5, R3, LSL #0
0x0276	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0278	0x2003    MOVS	R0, #3
0x027A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x027C	0xF4057300  AND	R3, R5, #512
0x0280	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0282	0x2002    MOVS	R0, #2
0x0284	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0286	0xF4056380  AND	R3, R5, #1024
0x028A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x028C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x028E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0290	0xF005030C  AND	R3, R5, #12
0x0294	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0296	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0298	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x029A	0xF00403FF  AND	R3, R4, #255
0x029E	0xB29B    UXTH	R3, R3
0x02A0	0x2B00    CMP	R3, #0
0x02A2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02A4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02A6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02A8	0xFA1FF884  UXTH	R8, R4
0x02AC	0x4632    MOV	R2, R6
0x02AE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02B0	0x2808    CMP	R0, #8
0x02B2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02B4	0xF04F0301  MOV	R3, #1
0x02B8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02BC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02C0	0x42A3    CMP	R3, R4
0x02C2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02C4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02C6	0xF04F030F  MOV	R3, #15
0x02CA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02CC	0x43DB    MVN	R3, R3
0x02CE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02D2	0xFA01F305  LSL	R3, R1, R5
0x02D6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02DA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02DC	0xF4067381  AND	R3, R6, #258
0x02E0	0xF5B37F81  CMP	R3, #258
0x02E4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x02E6	0xF2020414  ADDW	R4, R2, #20
0x02EA	0xF04F0301  MOV	R3, #1
0x02EE	0x4083    LSLS	R3, R0
0x02F0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x02F2	0xF0060382  AND	R3, R6, #130
0x02F6	0x2B82    CMP	R3, #130
0x02F8	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x02FA	0xF2020410  ADDW	R4, R2, #16
0x02FE	0xF04F0301  MOV	R3, #1
0x0302	0x4083    LSLS	R3, R0
0x0304	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0306	0x462F    MOV	R7, R5
0x0308	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x030A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x030C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x030E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0310	0xFA1FF088  UXTH	R0, R8
0x0314	0x460F    MOV	R7, R1
0x0316	0x4631    MOV	R1, R6
0x0318	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x031A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x031C	0x460F    MOV	R7, R1
0x031E	0x4629    MOV	R1, R5
0x0320	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0322	0xF1B00FFF  CMP	R0, #255
0x0326	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0328	0x1D33    ADDS	R3, R6, #4
0x032A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x032E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0330	0x2A08    CMP	R2, #8
0x0332	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0334	0xF2020408  ADDW	R4, R2, #8
0x0338	0xF04F0301  MOV	R3, #1
0x033C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0340	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0344	0x42A3    CMP	R3, R4
0x0346	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0348	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x034A	0xF04F030F  MOV	R3, #15
0x034E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0350	0x43DB    MVN	R3, R3
0x0352	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0356	0xFA07F305  LSL	R3, R7, R5
0x035A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x035E	0xF4017381  AND	R3, R1, #258
0x0362	0xF5B37F81  CMP	R3, #258
0x0366	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0368	0xF2060514  ADDW	R5, R6, #20
0x036C	0xF2020408  ADDW	R4, R2, #8
0x0370	0xF04F0301  MOV	R3, #1
0x0374	0x40A3    LSLS	R3, R4
0x0376	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0378	0xF0010382  AND	R3, R1, #130
0x037C	0x2B82    CMP	R3, #130
0x037E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0380	0xF2060510  ADDW	R5, R6, #16
0x0384	0xF2020408  ADDW	R4, R2, #8
0x0388	0xF04F0301  MOV	R3, #1
0x038C	0x40A3    LSLS	R3, R4
0x038E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0390	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0392	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0394	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0396	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0398	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x039C	0xF8DDE000  LDR	LR, [SP, #0]
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
0x03A4	0xFC00FFFF  	#-1024
0x03A8	0x00140008  	#524308
0x03AC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_UART3_Init_Advanced:
;__Lib_UART_123.c, 299 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0B60	0xB081    SUB	SP, SP, #4
0x0B62	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0B66	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123.c, 301 :: 		
0x0B68	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0B6A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0B6C	0xB408    PUSH	(R3)
0x0B6E	0xB293    UXTH	R3, R2
0x0B70	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0B72	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0B74	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0B76	0xF7FFFD73  BL	__Lib_UART_123_UARTx_Init_Advanced+0
0x0B7A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123.c, 302 :: 		
L_end_UART3_Init_Advanced:
0x0B7C	0xF8DDE000  LDR	LR, [SP, #0]
0x0B80	0xB001    ADD	SP, SP, #4
0x0B82	0x4770    BX	LR
0x0B84	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0B44	0xB081    SUB	SP, SP, #4
0x0B46	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x0B4A	0x4A04    LDR	R2, [PC, #16]
0x0B4C	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0B4E	0xF7FFFB35  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x0B52	0xF8DDE000  LDR	LR, [SP, #0]
0x0B56	0xB001    ADD	SP, SP, #4
0x0B58	0x4770    BX	LR
0x0B5A	0xBF00    NOP
0x0B5C	0x00140008  	#524308
; end of _GPIO_Digital_Output
_InitTimer2:
;timers.h, 3 :: 		void InitTimer2(){
0x0AB8	0xB081    SUB	SP, SP, #4
0x0ABA	0xF8CDE000  STR	LR, [SP, #0]
;timers.h, 4 :: 		RCC_APB1ENR.TIM2EN = 1;
0x0ABE	0x2101    MOVS	R1, #1
0x0AC0	0xB249    SXTB	R1, R1
0x0AC2	0x480E    LDR	R0, [PC, #56]
0x0AC4	0x6001    STR	R1, [R0, #0]
;timers.h, 5 :: 		TIM2_CR1.CEN = 0;
0x0AC6	0x2100    MOVS	R1, #0
0x0AC8	0xB249    SXTB	R1, R1
0x0ACA	0x480D    LDR	R0, [PC, #52]
0x0ACC	0x6001    STR	R1, [R0, #0]
;timers.h, 6 :: 		TIM2_PSC = 2879;
0x0ACE	0xF640313F  MOVW	R1, #2879
0x0AD2	0x480C    LDR	R0, [PC, #48]
0x0AD4	0x6001    STR	R1, [R0, #0]
;timers.h, 7 :: 		TIM2_ARR = 62499;
0x0AD6	0xF24F4123  MOVW	R1, #62499
0x0ADA	0x480B    LDR	R0, [PC, #44]
0x0ADC	0x6001    STR	R1, [R0, #0]
;timers.h, 8 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x0ADE	0xF240002C  MOVW	R0, #44
0x0AE2	0xF7FFFFAD  BL	_NVIC_IntEnable+0
;timers.h, 9 :: 		TIM2_DIER.UIE = 1;
0x0AE6	0x2101    MOVS	R1, #1
0x0AE8	0xB249    SXTB	R1, R1
0x0AEA	0x4808    LDR	R0, [PC, #32]
0x0AEC	0x6001    STR	R1, [R0, #0]
;timers.h, 10 :: 		TIM2_CR1.CEN = 1;
0x0AEE	0x4804    LDR	R0, [PC, #16]
0x0AF0	0x6001    STR	R1, [R0, #0]
;timers.h, 11 :: 		}
L_end_InitTimer2:
0x0AF2	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF6	0xB001    ADD	SP, SP, #4
0x0AF8	0x4770    BX	LR
0x0AFA	0xBF00    NOP
0x0AFC	0x03804242  	RCC_APB1ENR+0
0x0B00	0x00004200  	TIM2_CR1+0
0x0B04	0x00284000  	TIM2_PSC+0
0x0B08	0x002C4000  	TIM2_ARR+0
0x0B0C	0x01804200  	TIM2_DIER+0
; end of _InitTimer2
_setup_IWDG:
;nestLora.c, 5 :: 		void setup_IWDG()
;nestLora.c, 7 :: 		IWDG_KR = 0x5555;    //Disable write protection of IWDG registers
0x0B10	0xF2455155  MOVW	R1, #21845
0x0B14	0x4808    LDR	R0, [PC, #32]
0x0B16	0x6001    STR	R1, [R0, #0]
;nestLora.c, 8 :: 		IWDG_PR = 0x06;      //Set PR value
0x0B18	0x2106    MOVS	R1, #6
0x0B1A	0x4808    LDR	R0, [PC, #32]
0x0B1C	0x6001    STR	R1, [R0, #0]
;nestLora.c, 9 :: 		IWDG_RLR = 0x2FF;     //Set RLR value
0x0B1E	0xF24021FF  MOVW	R1, #767
0x0B22	0x4807    LDR	R0, [PC, #28]
0x0B24	0x6001    STR	R1, [R0, #0]
;nestLora.c, 10 :: 		IWDG_KR = 0xAAAA;    //Reload IWDG
0x0B26	0xF64A21AA  MOVW	R1, #43690
0x0B2A	0x4803    LDR	R0, [PC, #12]
0x0B2C	0x6001    STR	R1, [R0, #0]
;nestLora.c, 11 :: 		IWDG_KR = 0xCCCC;    //Start IWDG
0x0B2E	0xF64C41CC  MOVW	R1, #52428
0x0B32	0x4801    LDR	R0, [PC, #4]
0x0B34	0x6001    STR	R1, [R0, #0]
;nestLora.c, 12 :: 		}
L_end_setup_IWDG:
0x0B36	0x4770    BX	LR
0x0B38	0x30004000  	IWDG_KR+0
0x0B3C	0x30044000  	IWDG_PR+0
0x0B40	0x30084000  	IWDG_RLR+0
; end of _setup_IWDG
_uartRequestStatusFromBoat:
;uartSendToBoat.c, 3 :: 		void uartRequestStatusFromBoat(){
0x0838	0xB081    SUB	SP, SP, #4
0x083A	0xF8CDE000  STR	LR, [SP, #0]
;uartSendToBoat.c, 4 :: 		UART2_Write((char)addressBoat[0]);
0x083E	0x4813    LDR	R0, [PC, #76]
0x0840	0x7800    LDRB	R0, [R0, #0]
0x0842	0xF7FFFEF3  BL	_UART2_Write+0
;uartSendToBoat.c, 5 :: 		UART2_Write((char)addressBoat[1]);
0x0846	0x4812    LDR	R0, [PC, #72]
0x0848	0x7800    LDRB	R0, [R0, #0]
0x084A	0xF7FFFEEF  BL	_UART2_Write+0
;uartSendToBoat.c, 6 :: 		UART2_Write((char)FREQUENCY);
0x084E	0x2000    MOVS	R0, #0
0x0850	0xF7FFFEEC  BL	_UART2_Write+0
;uartSendToBoat.c, 8 :: 		UART2_Write(0x21);
0x0854	0x2021    MOVS	R0, #33
0x0856	0xF7FFFEE9  BL	_UART2_Write+0
;uartSendToBoat.c, 9 :: 		UART2_Write(0xC0);
0x085A	0x20C0    MOVS	R0, #192
0x085C	0xF7FFFEE6  BL	_UART2_Write+0
;uartSendToBoat.c, 10 :: 		UART2_Write((char)boatStatusWheel);
0x0860	0x480C    LDR	R0, [PC, #48]
0x0862	0x7800    LDRB	R0, [R0, #0]
0x0864	0xF7FFFEE2  BL	_UART2_Write+0
;uartSendToBoat.c, 11 :: 		UART2_Write((char)boatStatusGear);
0x0868	0x480B    LDR	R0, [PC, #44]
0x086A	0x7800    LDRB	R0, [R0, #0]
0x086C	0xF7FFFEDE  BL	_UART2_Write+0
;uartSendToBoat.c, 12 :: 		UART2_Write((char)boatStatus);
0x0870	0x480A    LDR	R0, [PC, #40]
0x0872	0x7800    LDRB	R0, [R0, #0]
0x0874	0xF7FFFEDA  BL	_UART2_Write+0
;uartSendToBoat.c, 13 :: 		UART2_Write(0x00);
0x0878	0x2000    MOVS	R0, #0
0x087A	0xF7FFFED7  BL	_UART2_Write+0
;uartSendToBoat.c, 14 :: 		UART2_Write(0x3B);
0x087E	0x203B    MOVS	R0, #59
0x0880	0xF7FFFED4  BL	_UART2_Write+0
;uartSendToBoat.c, 15 :: 		}
L_end_uartRequestStatusFromBoat:
0x0884	0xF8DDE000  LDR	LR, [SP, #0]
0x0888	0xB001    ADD	SP, SP, #4
0x088A	0x4770    BX	LR
0x088C	0x00132000  	_addressBoat+0
0x0890	0x00142000  	_addressBoat+1
0x0894	0x00092000  	_boatStatusWheel+0
0x0898	0x000A2000  	_boatStatusGear+0
0x089C	0x000B2000  	_boatStatus+0
; end of _uartRequestStatusFromBoat
_UART2_Write:
;__Lib_UART_123.c, 45 :: 		
; _data start address is: 0 (R0)
0x062C	0xB081    SUB	SP, SP, #4
0x062E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123.c, 46 :: 		
0x0632	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0634	0x4803    LDR	R0, [PC, #12]
0x0636	0xF7FFFF0D  BL	__Lib_UART_123_UARTx_Write+0
;__Lib_UART_123.c, 47 :: 		
L_end_UART2_Write:
0x063A	0xF8DDE000  LDR	LR, [SP, #0]
0x063E	0xB001    ADD	SP, SP, #4
0x0640	0x4770    BX	LR
0x0642	0xBF00    NOP
0x0644	0x44004000  	USART2_SR+0
; end of _UART2_Write
__Lib_UART_123_UARTx_Write:
;__Lib_UART_123.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0454	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0456	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x045A	0x4601    MOV	R1, R0
0x045C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123.c, 36 :: 		
L___Lib_UART_123_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0460	0x680B    LDR	R3, [R1, #0]
0x0462	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0466	0xB902    CBNZ	R2, L___Lib_UART_123_UARTx_Write1
;__Lib_UART_123.c, 37 :: 		
0x0468	0xE7FA    B	L___Lib_UART_123_UARTx_Write0
L___Lib_UART_123_UARTx_Write1:
;__Lib_UART_123.c, 38 :: 		
0x046A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x046C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123.c, 39 :: 		
L_end_UARTx_Write:
0x046E	0xB001    ADD	SP, SP, #4
0x0470	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Write
_sendRequestStatusToAndroid:
;uartSendToAndroid.c, 3 :: 		void sendRequestStatusToAndroid(){
0x08A0	0xB081    SUB	SP, SP, #4
0x08A2	0xF8CDE000  STR	LR, [SP, #0]
;uartSendToAndroid.c, 4 :: 		UART3_Write(0x21);
0x08A6	0x2021    MOVS	R0, #33
0x08A8	0xF7FFFFB8  BL	_UART3_Write+0
;uartSendToAndroid.c, 5 :: 		UART3_Write(0x25);
0x08AC	0x2025    MOVS	R0, #37
0x08AE	0xF7FFFFB5  BL	_UART3_Write+0
;uartSendToAndroid.c, 6 :: 		UART3_Write(0x30);
0x08B2	0x2030    MOVS	R0, #48
0x08B4	0xF7FFFFB2  BL	_UART3_Write+0
;uartSendToAndroid.c, 7 :: 		UART3_Write(0x40);
0x08B8	0x2040    MOVS	R0, #64
0x08BA	0xF7FFFFAF  BL	_UART3_Write+0
;uartSendToAndroid.c, 8 :: 		UART3_Write(0xC0);
0x08BE	0x20C0    MOVS	R0, #192
0x08C0	0xF7FFFFAC  BL	_UART3_Write+0
;uartSendToAndroid.c, 9 :: 		UART3_Write((char)boatDir);
0x08C4	0x4817    LDR	R0, [PC, #92]
0x08C6	0x7800    LDRB	R0, [R0, #0]
0x08C8	0xF7FFFFA8  BL	_UART3_Write+0
;uartSendToAndroid.c, 10 :: 		UART3_Write((char)boatGear);
0x08CC	0x4816    LDR	R0, [PC, #88]
0x08CE	0x7800    LDRB	R0, [R0, #0]
0x08D0	0xF7FFFFA4  BL	_UART3_Write+0
;uartSendToAndroid.c, 11 :: 		UART3_Write((char)((boatConnected | boatBattery2 | boatBattery1 | boatNavigationLight | boatInteriorLight | boatControlTaken) & 0x3F));
0x08D4	0x4815    LDR	R0, [PC, #84]
0x08D6	0x7801    LDRB	R1, [R0, #0]
0x08D8	0x4815    LDR	R0, [PC, #84]
0x08DA	0x7800    LDRB	R0, [R0, #0]
0x08DC	0xEA400101  ORR	R1, R0, R1, LSL #0
0x08E0	0xB2C9    UXTB	R1, R1
0x08E2	0x4814    LDR	R0, [PC, #80]
0x08E4	0x7800    LDRB	R0, [R0, #0]
0x08E6	0x4301    ORRS	R1, R0
0x08E8	0xB2C9    UXTB	R1, R1
0x08EA	0x4813    LDR	R0, [PC, #76]
0x08EC	0x7800    LDRB	R0, [R0, #0]
0x08EE	0x4301    ORRS	R1, R0
0x08F0	0xB2C9    UXTB	R1, R1
0x08F2	0x4812    LDR	R0, [PC, #72]
0x08F4	0x7800    LDRB	R0, [R0, #0]
0x08F6	0x4301    ORRS	R1, R0
0x08F8	0xB2C9    UXTB	R1, R1
0x08FA	0x4811    LDR	R0, [PC, #68]
0x08FC	0x7800    LDRB	R0, [R0, #0]
0x08FE	0xEA410000  ORR	R0, R1, R0, LSL #0
0x0902	0xB2C0    UXTB	R0, R0
0x0904	0xF000003F  AND	R0, R0, #63
0x0908	0xB2C0    UXTB	R0, R0
0x090A	0xF7FFFF87  BL	_UART3_Write+0
;uartSendToAndroid.c, 12 :: 		UART3_Write((char)boatBatteriesLavel);
0x090E	0x480D    LDR	R0, [PC, #52]
0x0910	0x7800    LDRB	R0, [R0, #0]
0x0912	0xF7FFFF83  BL	_UART3_Write+0
;uartSendToAndroid.c, 13 :: 		UART3_Write(0x3B);
0x0916	0x203B    MOVS	R0, #59
0x0918	0xF7FFFF80  BL	_UART3_Write+0
;uartSendToAndroid.c, 14 :: 		}
L_end_sendRequestStatusToAndroid:
0x091C	0xF8DDE000  LDR	LR, [SP, #0]
0x0920	0xB001    ADD	SP, SP, #4
0x0922	0x4770    BX	LR
0x0924	0x00012000  	_boatDir+0
0x0928	0x00022000  	_boatGear+0
0x092C	0x00032000  	_boatBattery2+0
0x0930	0x00002000  	_boatConnected+0
0x0934	0x00042000  	_boatBattery1+0
0x0938	0x00052000  	_boatNavigationLight+0
0x093C	0x00062000  	_boatInteriorLight+0
0x0940	0x00072000  	_boatControlTaken+0
0x0944	0x00082000  	_boatBatteriesLavel+0
; end of _sendRequestStatusToAndroid
_UART3_Write:
;__Lib_UART_123.c, 49 :: 		
; _data start address is: 0 (R0)
0x081C	0xB081    SUB	SP, SP, #4
0x081E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123.c, 50 :: 		
0x0822	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0824	0x4803    LDR	R0, [PC, #12]
0x0826	0xF7FFFE15  BL	__Lib_UART_123_UARTx_Write+0
;__Lib_UART_123.c, 51 :: 		
L_end_UART3_Write:
0x082A	0xF8DDE000  LDR	LR, [SP, #0]
0x082E	0xB001    ADD	SP, SP, #4
0x0830	0x4770    BX	LR
0x0832	0xBF00    NOP
0x0834	0x48004000  	USART3_SR+0
; end of _UART3_Write
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 381 :: 		
0x1178	0xB082    SUB	SP, SP, #8
0x117A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 384 :: 		
; ulRCC_CR start address is: 8 (R2)
0x117E	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 385 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1180	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 386 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1182	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 393 :: 		
0x1184	0xF64B3080  MOVW	R0, #48000
0x1188	0x4281    CMP	R1, R0
0x118A	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 394 :: 		
0x118C	0x4832    LDR	R0, [PC, #200]
0x118E	0x6800    LDR	R0, [R0, #0]
0x1190	0xF0400102  ORR	R1, R0, #2
0x1194	0x4830    LDR	R0, [PC, #192]
0x1196	0x6001    STR	R1, [R0, #0]
0x1198	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 395 :: 		
; Fosc_kHz start address is: 4 (R1)
0x119A	0xF64550C0  MOVW	R0, #24000
0x119E	0x4281    CMP	R1, R0
0x11A0	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 396 :: 		
0x11A2	0x482D    LDR	R0, [PC, #180]
0x11A4	0x6800    LDR	R0, [R0, #0]
0x11A6	0xF0400101  ORR	R1, R0, #1
0x11AA	0x482B    LDR	R0, [PC, #172]
0x11AC	0x6001    STR	R1, [R0, #0]
0x11AE	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 398 :: 		
0x11B0	0x4829    LDR	R0, [PC, #164]
0x11B2	0x6801    LDR	R1, [R0, #0]
0x11B4	0xF06F0007  MVN	R0, #7
0x11B8	0x4001    ANDS	R1, R0
0x11BA	0x4827    LDR	R0, [PC, #156]
0x11BC	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 400 :: 		
0x11BE	0xF7FFFBC3  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 402 :: 		
0x11C2	0x4826    LDR	R0, [PC, #152]
0x11C4	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 403 :: 		
0x11C6	0x4826    LDR	R0, [PC, #152]
0x11C8	0xEA020100  AND	R1, R2, R0, LSL #0
0x11CC	0x4825    LDR	R0, [PC, #148]
0x11CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 405 :: 		
0x11D0	0xF0020001  AND	R0, R2, #1
0x11D4	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x11D6	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 406 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x11D8	0x4822    LDR	R0, [PC, #136]
0x11DA	0x6800    LDR	R0, [R0, #0]
0x11DC	0xF0000002  AND	R0, R0, #2
0x11E0	0x2800    CMP	R0, #0
0x11E2	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 407 :: 		
0x11E4	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 408 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x11E6	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 405 :: 		
0x11E8	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 408 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 410 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x11EA	0xF4023080  AND	R0, R2, #65536
0x11EE	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC250
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 411 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x11F0	0x481C    LDR	R0, [PC, #112]
0x11F2	0x6800    LDR	R0, [R0, #0]
0x11F4	0xF4003000  AND	R0, R0, #131072
0x11F8	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 412 :: 		
0x11FA	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 413 :: 		
0x11FC	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x11FE	0x460A    MOV	R2, R1
0x1200	0x9901    LDR	R1, [SP, #4]
0x1202	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC250:
;__Lib_System_101_102_103.c, 410 :: 		
0x1204	0x9101    STR	R1, [SP, #4]
0x1206	0x4611    MOV	R1, R2
0x1208	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 413 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 415 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x120A	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x120E	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC251
;__Lib_System_101_102_103.c, 416 :: 		
0x1210	0x4814    LDR	R0, [PC, #80]
0x1212	0x6800    LDR	R0, [R0, #0]
0x1214	0xF0407180  ORR	R1, R0, #16777216
0x1218	0x4812    LDR	R0, [PC, #72]
0x121A	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x121C	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 417 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 4 (R1)
0x121E	0x4811    LDR	R0, [PC, #68]
0x1220	0x6800    LDR	R0, [R0, #0]
0x1222	0xF0007000  AND	R0, R0, #33554432
0x1226	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 418 :: 		
0x1228	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 419 :: 		
0x122A	0x460A    MOV	R2, R1
0x122C	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC251:
;__Lib_System_101_102_103.c, 415 :: 		
;__Lib_System_101_102_103.c, 419 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 422 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
; ulRCC_CFGR start address is: 8 (R2)
0x122E	0x480B    LDR	R0, [PC, #44]
0x1230	0x6800    LDR	R0, [R0, #0]
0x1232	0xF000010C  AND	R1, R0, #12
0x1236	0x0090    LSLS	R0, R2, #2
0x1238	0xF000000C  AND	R0, R0, #12
0x123C	0x4281    CMP	R1, R0
0x123E	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 423 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1240	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC247
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 425 :: 		
L_end_InitialSetUpRCCRCC2:
0x1242	0xF8DDE000  LDR	LR, [SP, #0]
0x1246	0xB002    ADD	SP, SP, #8
0x1248	0x4770    BX	LR
0x124A	0xBF00    NOP
0x124C	0x00800109  	#17367168
0x1250	0x8402001D  	#1934338
0x1254	0x19400001  	#72000
0x1258	0x20004002  	FLASH_ACR+0
0x125C	0x10044002  	RCC_CFGR+0
0x1260	0xFFFF000F  	#1048575
0x1264	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 360 :: 		
0x0948	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 363 :: 		
0x094A	0x480F    LDR	R0, [PC, #60]
0x094C	0x6800    LDR	R0, [R0, #0]
0x094E	0xF0400101  ORR	R1, R0, #1
0x0952	0x480D    LDR	R0, [PC, #52]
0x0954	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
0x0956	0x490D    LDR	R1, [PC, #52]
0x0958	0x480D    LDR	R0, [PC, #52]
0x095A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 369 :: 		
0x095C	0x480A    LDR	R0, [PC, #40]
0x095E	0x6801    LDR	R1, [R0, #0]
0x0960	0x480C    LDR	R0, [PC, #48]
0x0962	0x4001    ANDS	R1, R0
0x0964	0x4808    LDR	R0, [PC, #32]
0x0966	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 372 :: 		
0x0968	0x4807    LDR	R0, [PC, #28]
0x096A	0x6801    LDR	R1, [R0, #0]
0x096C	0xF46F2080  MVN	R0, #262144
0x0970	0x4001    ANDS	R1, R0
0x0972	0x4805    LDR	R0, [PC, #20]
0x0974	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
0x0976	0x4806    LDR	R0, [PC, #24]
0x0978	0x6801    LDR	R1, [R0, #0]
0x097A	0xF46F00FE  MVN	R0, #8323072
0x097E	0x4001    ANDS	R1, R0
0x0980	0x4803    LDR	R0, [PC, #12]
0x0982	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 379 :: 		
L_end_SystemClockSetDefault:
0x0984	0xB001    ADD	SP, SP, #4
0x0986	0x4770    BX	LR
0x0988	0x10004002  	RCC_CR+0
0x098C	0x0000F8FF  	#-117506048
0x0990	0x10044002  	RCC_CFGR+0
0x0994	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 427 :: 		
0x1164	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 428 :: 		
0x1166	0x4902    LDR	R1, [PC, #8]
0x1168	0x4802    LDR	R0, [PC, #8]
0x116A	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 429 :: 		
L_end_InitialSetUpFosc:
0x116C	0xB001    ADD	SP, SP, #4
0x116E	0x4770    BX	LR
0x1170	0x19400001  	#72000
0x1174	0x00182000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 311 :: 		
0x12A4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 312 :: 		
L___GenExcept30:
0x12A6	0xE7FE    B	L___GenExcept30
;__Lib_System_101_102_103.c, 313 :: 		
L_end___GenExcept:
0x12A8	0xB001    ADD	SP, SP, #4
0x12AA	0x4770    BX	LR
; end of ___GenExcept
0x13AC	0xB500    PUSH	(R14)
0x13AE	0xF8DFB014  LDR	R11, [PC, #20]
0x13B2	0xF8DFA014  LDR	R10, [PC, #20]
0x13B6	0xF8DFC014  LDR	R12, [PC, #20]
0x13BA	0xF7FFFB37  BL	2604
0x13BE	0xBD00    POP	(R15)
0x13C0	0x4770    BX	LR
0x13C2	0xBF00    NOP
0x13C4	0x00002000  	#536870912
0x13C8	0x00122000  	#536870930
0x13CC	0x13840000  	#4996
0x142C	0xB500    PUSH	(R14)
0x142E	0xF8DFB010  LDR	R11, [PC, #16]
0x1432	0xF8DFA010  LDR	R10, [PC, #16]
0x1436	0xF7FFFAC7  BL	2504
0x143A	0xBD00    POP	(R15)
0x143C	0x4770    BX	LR
0x143E	0xBF00    NOP
0x1440	0x00002000  	#536870912
0x1444	0x00482000  	#536870984
_Timer2_interrupt:
;timer2.c, 4 :: 		void Timer2_interrupt() iv IVT_INT_TIM2 {
0x1268	0xB081    SUB	SP, SP, #4
0x126A	0xF8CDE000  STR	LR, [SP, #0]
;timer2.c, 5 :: 		TIM2_SR.UIF = 0;
0x126E	0x2100    MOVS	R1, #0
0x1270	0xB249    SXTB	R1, R1
0x1272	0x4809    LDR	R0, [PC, #36]
0x1274	0x6001    STR	R1, [R0, #0]
;timer2.c, 10 :: 		if(bitExpectAnswer){
0x1276	0x4909    LDR	R1, [PC, #36]
0x1278	0x6808    LDR	R0, [R1, #0]
0x127A	0xB140    CBZ	R0, L_Timer2_interrupt0
;timer2.c, 11 :: 		sendRequestStatusToAndroid();
0x127C	0xF7FFFB10  BL	_sendRequestStatusToAndroid+0
;timer2.c, 12 :: 		bitExpectAnswer = 0;
0x1280	0x2100    MOVS	R1, #0
0x1282	0xB249    SXTB	R1, R1
0x1284	0x4805    LDR	R0, [PC, #20]
0x1286	0x6001    STR	R1, [R0, #0]
;timer2.c, 13 :: 		boatConnected = 0x00;
0x1288	0x2100    MOVS	R1, #0
0x128A	0x4805    LDR	R0, [PC, #20]
0x128C	0x7001    STRB	R1, [R0, #0]
;timer2.c, 15 :: 		}
L_Timer2_interrupt0:
;timer2.c, 17 :: 		}
L_end_Timer2_interrupt:
0x128E	0xF8DDE000  LDR	LR, [SP, #0]
0x1292	0xB001    ADD	SP, SP, #4
0x1294	0x4770    BX	LR
0x1296	0xBF00    NOP
0x1298	0x02004200  	TIM2_SR+0
0x129C	0x02482200  	_bitExpectAnswer+0
0x12A0	0x00002000  	_boatConnected+0
; end of _Timer2_interrupt
_interruptUart3:
;interruptUart3.c, 5 :: 		void interruptUart3() iv IVT_INT_USART3 ics ICS_AUTO {
0x0EF4	0xB081    SUB	SP, SP, #4
0x0EF6	0xF8CDE000  STR	LR, [SP, #0]
;interruptUart3.c, 6 :: 		receive3 = UART3_Read();
0x0EFA	0xF7FFFD4D  BL	_UART3_Read+0
0x0EFE	0x4982    LDR	R1, [PC, #520]
0x0F00	0x7008    STRB	R0, [R1, #0]
;interruptUart3.c, 8 :: 		if((receive3 == 0x21)&&(!startReceivingData3)){
0x0F02	0xB2C0    UXTB	R0, R0
0x0F04	0x2821    CMP	R0, #33
0x0F06	0xD123    BNE	L__interruptUart336
0x0F08	0x4980    LDR	R1, [PC, #512]
0x0F0A	0x6808    LDR	R0, [R1, #0]
0x0F0C	0xBB00    CBNZ	R0, L__interruptUart335
L__interruptUart334:
;interruptUart3.c, 9 :: 		uart_count3=0;
0x0F0E	0x2100    MOVS	R1, #0
0x0F10	0x487F    LDR	R0, [PC, #508]
0x0F12	0x8001    STRH	R1, [R0, #0]
;interruptUart3.c, 10 :: 		startReceivingData3 = 1;
0x0F14	0x2101    MOVS	R1, #1
0x0F16	0xB249    SXTB	R1, R1
0x0F18	0x487C    LDR	R0, [PC, #496]
0x0F1A	0x6001    STR	R1, [R0, #0]
;interruptUart3.c, 11 :: 		uartLength3 = 0;
0x0F1C	0x2100    MOVS	R1, #0
0x0F1E	0x487D    LDR	R0, [PC, #500]
0x0F20	0x8001    STRH	R1, [R0, #0]
;interruptUart3.c, 12 :: 		for(i=0; i<13; i++){
0x0F22	0x2100    MOVS	R1, #0
0x0F24	0xB209    SXTH	R1, R1
0x0F26	0x487C    LDR	R0, [PC, #496]
0x0F28	0x8001    STRH	R1, [R0, #0]
L_interruptUart33:
0x0F2A	0x487B    LDR	R0, [PC, #492]
0x0F2C	0xF9B00000  LDRSH	R0, [R0, #0]
0x0F30	0x280D    CMP	R0, #13
0x0F32	0xDA0C    BGE	L_interruptUart34
;interruptUart3.c, 13 :: 		uart_receive3[i] = 0;
0x0F34	0x4A78    LDR	R2, [PC, #480]
0x0F36	0xF9B21000  LDRSH	R1, [R2, #0]
0x0F3A	0x4878    LDR	R0, [PC, #480]
0x0F3C	0x1841    ADDS	R1, R0, R1
0x0F3E	0x2000    MOVS	R0, #0
0x0F40	0x7008    STRB	R0, [R1, #0]
;interruptUart3.c, 12 :: 		for(i=0; i<13; i++){
0x0F42	0x4610    MOV	R0, R2
0x0F44	0xF9B00000  LDRSH	R0, [R0, #0]
0x0F48	0x1C40    ADDS	R0, R0, #1
0x0F4A	0x8010    STRH	R0, [R2, #0]
;interruptUart3.c, 14 :: 		}
0x0F4C	0xE7ED    B	L_interruptUart33
L_interruptUart34:
;interruptUart3.c, 15 :: 		}
0x0F4E	0xE06D    B	L_interruptUart36
;interruptUart3.c, 8 :: 		if((receive3 == 0x21)&&(!startReceivingData3)){
L__interruptUart336:
L__interruptUart335:
;interruptUart3.c, 19 :: 		else if((receive3 == 0x3B)&&(startReceivingData3)&&(uart_count3 + 1 == uartLength3)){
0x0F50	0x486D    LDR	R0, [PC, #436]
0x0F52	0x7800    LDRB	R0, [R0, #0]
0x0F54	0x283B    CMP	R0, #59
0x0F56	0xF0408069  BNE	L__interruptUart344
0x0F5A	0x496C    LDR	R1, [PC, #432]
0x0F5C	0x6808    LDR	R0, [R1, #0]
0x0F5E	0x2800    CMP	R0, #0
0x0F60	0xF0008064  BEQ	L__interruptUart343
0x0F64	0x486A    LDR	R0, [PC, #424]
0x0F66	0x8800    LDRH	R0, [R0, #0]
0x0F68	0x1C41    ADDS	R1, R0, #1
0x0F6A	0xB289    UXTH	R1, R1
0x0F6C	0x4869    LDR	R0, [PC, #420]
0x0F6E	0x8800    LDRH	R0, [R0, #0]
0x0F70	0x4281    CMP	R1, R0
0x0F72	0xF040805B  BNE	L__interruptUart342
L__interruptUart333:
;interruptUart3.c, 20 :: 		uart_receive3[uart_count3] = receive3;
0x0F76	0x4A66    LDR	R2, [PC, #408]
0x0F78	0x8811    LDRH	R1, [R2, #0]
0x0F7A	0x4868    LDR	R0, [PC, #416]
0x0F7C	0x1841    ADDS	R1, R0, R1
0x0F7E	0x4862    LDR	R0, [PC, #392]
0x0F80	0x7800    LDRB	R0, [R0, #0]
0x0F82	0x7008    STRB	R0, [R1, #0]
;interruptUart3.c, 21 :: 		uart_count3 = 0;
0x0F84	0x2000    MOVS	R0, #0
0x0F86	0x8010    STRH	R0, [R2, #0]
;interruptUart3.c, 22 :: 		startReceivingData3 = 0;
0x0F88	0x2100    MOVS	R1, #0
0x0F8A	0xB249    SXTB	R1, R1
0x0F8C	0x485F    LDR	R0, [PC, #380]
0x0F8E	0x6001    STR	R1, [R0, #0]
;interruptUart3.c, 23 :: 		uartLength3 = 0;
0x0F90	0x2100    MOVS	R1, #0
0x0F92	0x4860    LDR	R0, [PC, #384]
0x0F94	0x8001    STRH	R1, [R0, #0]
;interruptUart3.c, 29 :: 		if((uart_receive3[0]==0x21)&&(uart_receive3[1]==ADDRESS_STATION)&&(uart_receive3[2]==ADDRESS_PHONE)
0x0F96	0x4861    LDR	R0, [PC, #388]
0x0F98	0x7800    LDRB	R0, [R0, #0]
0x0F9A	0x2821    CMP	R0, #33
0x0F9C	0xD130    BNE	L__interruptUart341
0x0F9E	0x4860    LDR	R0, [PC, #384]
0x0FA0	0x7800    LDRB	R0, [R0, #0]
0x0FA2	0x2830    CMP	R0, #48
0x0FA4	0xD12C    BNE	L__interruptUart340
0x0FA6	0x485F    LDR	R0, [PC, #380]
0x0FA8	0x7800    LDRB	R0, [R0, #0]
0x0FAA	0x2825    CMP	R0, #37
0x0FAC	0xD128    BNE	L__interruptUart339
;interruptUart3.c, 30 :: 		&& (uart_receive3[5]==0xC0)&&(uart_receive3[9] = 0x3B)){
0x0FAE	0x485E    LDR	R0, [PC, #376]
0x0FB0	0x7800    LDRB	R0, [R0, #0]
0x0FB2	0x28C0    CMP	R0, #192
0x0FB4	0xD124    BNE	L__interruptUart338
0x0FB6	0x213B    MOVS	R1, #59
0x0FB8	0x485C    LDR	R0, [PC, #368]
0x0FBA	0x7001    STRB	R1, [R0, #0]
L__interruptUart332:
;interruptUart3.c, 34 :: 		bitReceivedCheckStatusOfBoat = 1;
0x0FBC	0x2101    MOVS	R1, #1
0x0FBE	0xB249    SXTB	R1, R1
0x0FC0	0x485B    LDR	R0, [PC, #364]
0x0FC2	0x6001    STR	R1, [R0, #0]
;interruptUart3.c, 35 :: 		addressBoat[0] = uart_receive3[3];
0x0FC4	0x485B    LDR	R0, [PC, #364]
0x0FC6	0x7801    LDRB	R1, [R0, #0]
0x0FC8	0x485B    LDR	R0, [PC, #364]
0x0FCA	0x7001    STRB	R1, [R0, #0]
;interruptUart3.c, 36 :: 		addressBoat[1] = uart_receive3[4];
0x0FCC	0x485B    LDR	R0, [PC, #364]
0x0FCE	0x7801    LDRB	R1, [R0, #0]
0x0FD0	0x485B    LDR	R0, [PC, #364]
0x0FD2	0x7001    STRB	R1, [R0, #0]
;interruptUart3.c, 37 :: 		boatStatus = uart_receive3[8];
0x0FD4	0x485B    LDR	R0, [PC, #364]
0x0FD6	0x7801    LDRB	R1, [R0, #0]
0x0FD8	0x485B    LDR	R0, [PC, #364]
0x0FDA	0x7001    STRB	R1, [R0, #0]
;interruptUart3.c, 38 :: 		boatStatusGear = uart_receive3[7];
0x0FDC	0x485B    LDR	R0, [PC, #364]
0x0FDE	0x7801    LDRB	R1, [R0, #0]
0x0FE0	0x485B    LDR	R0, [PC, #364]
0x0FE2	0x7001    STRB	R1, [R0, #0]
;interruptUart3.c, 39 :: 		boatStatusWheel = uart_receive3[6];
0x0FE4	0x485B    LDR	R0, [PC, #364]
0x0FE6	0x7801    LDRB	R1, [R0, #0]
0x0FE8	0x485B    LDR	R0, [PC, #364]
0x0FEA	0x7001    STRB	R1, [R0, #0]
;interruptUart3.c, 41 :: 		if(!bitExpectAnswer){
0x0FEC	0x495B    LDR	R1, [PC, #364]
0x0FEE	0x6808    LDR	R0, [R1, #0]
0x0FF0	0xB930    CBNZ	R0, L_interruptUart313
;interruptUart3.c, 42 :: 		TIM2_CNT = 0x00;
0x0FF2	0x2100    MOVS	R1, #0
0x0FF4	0x485A    LDR	R0, [PC, #360]
0x0FF6	0x6001    STR	R1, [R0, #0]
;interruptUart3.c, 43 :: 		bitExpectAnswer = 1;
0x0FF8	0x2101    MOVS	R1, #1
0x0FFA	0xB249    SXTB	R1, R1
0x0FFC	0x4857    LDR	R0, [PC, #348]
0x0FFE	0x6001    STR	R1, [R0, #0]
;interruptUart3.c, 44 :: 		}
L_interruptUart313:
;interruptUart3.c, 29 :: 		if((uart_receive3[0]==0x21)&&(uart_receive3[1]==ADDRESS_STATION)&&(uart_receive3[2]==ADDRESS_PHONE)
L__interruptUart341:
L__interruptUart340:
L__interruptUart339:
;interruptUart3.c, 30 :: 		&& (uart_receive3[5]==0xC0)&&(uart_receive3[9] = 0x3B)){
L__interruptUart338:
;interruptUart3.c, 54 :: 		for(i=0; i<13; i++){
0x1000	0x2100    MOVS	R1, #0
0x1002	0xB209    SXTH	R1, R1
0x1004	0x4844    LDR	R0, [PC, #272]
0x1006	0x8001    STRH	R1, [R0, #0]
L_interruptUart314:
0x1008	0x4843    LDR	R0, [PC, #268]
0x100A	0xF9B00000  LDRSH	R0, [R0, #0]
0x100E	0x280D    CMP	R0, #13
0x1010	0xDA0C    BGE	L_interruptUart315
;interruptUart3.c, 55 :: 		uart_receive3[i] = 0;
0x1012	0x4A41    LDR	R2, [PC, #260]
0x1014	0xF9B21000  LDRSH	R1, [R2, #0]
0x1018	0x4840    LDR	R0, [PC, #256]
0x101A	0x1841    ADDS	R1, R0, R1
0x101C	0x2000    MOVS	R0, #0
0x101E	0x7008    STRB	R0, [R1, #0]
;interruptUart3.c, 54 :: 		for(i=0; i<13; i++){
0x1020	0x4610    MOV	R0, R2
0x1022	0xF9B00000  LDRSH	R0, [R0, #0]
0x1026	0x1C40    ADDS	R0, R0, #1
0x1028	0x8010    STRH	R0, [R2, #0]
;interruptUart3.c, 56 :: 		}
0x102A	0xE7ED    B	L_interruptUart314
L_interruptUart315:
;interruptUart3.c, 19 :: 		else if((receive3 == 0x3B)&&(startReceivingData3)&&(uart_count3 + 1 == uartLength3)){
L__interruptUart344:
L__interruptUart343:
L__interruptUart342:
;interruptUart3.c, 61 :: 		}
L_interruptUart36:
;interruptUart3.c, 64 :: 		if(startReceivingData3 == 1){
0x102C	0x4937    LDR	R1, [PC, #220]
0x102E	0x6808    LDR	R0, [R1, #0]
0x1030	0x2800    CMP	R0, #0
0x1032	0xF0008064  BEQ	L_interruptUart317
;interruptUart3.c, 65 :: 		uart_receive3[uart_count3] = receive3;
0x1036	0x4A36    LDR	R2, [PC, #216]
0x1038	0x8811    LDRH	R1, [R2, #0]
0x103A	0x4838    LDR	R0, [PC, #224]
0x103C	0x1841    ADDS	R1, R0, R1
0x103E	0x4832    LDR	R0, [PC, #200]
0x1040	0x7800    LDRB	R0, [R0, #0]
0x1042	0x7008    STRB	R0, [R1, #0]
;interruptUart3.c, 66 :: 		uart_count3++;
0x1044	0x4610    MOV	R0, R2
0x1046	0x8800    LDRH	R0, [R0, #0]
0x1048	0x1C40    ADDS	R0, R0, #1
0x104A	0xB280    UXTH	R0, R0
0x104C	0x8010    STRH	R0, [R2, #0]
;interruptUart3.c, 68 :: 		if(uart_count3 == 2){
0x104E	0x2802    CMP	R0, #2
0x1050	0xD124    BNE	L_interruptUart318
;interruptUart3.c, 69 :: 		if(uart_receive3[1] != ADDRESS_STATION){
0x1052	0x4833    LDR	R0, [PC, #204]
0x1054	0x7800    LDRB	R0, [R0, #0]
0x1056	0x2830    CMP	R0, #48
0x1058	0xD01F    BEQ	L_interruptUart319
;interruptUart3.c, 70 :: 		uart_count3 = 0;
0x105A	0x2100    MOVS	R1, #0
0x105C	0x482C    LDR	R0, [PC, #176]
0x105E	0x8001    STRH	R1, [R0, #0]
;interruptUart3.c, 71 :: 		uartLength3 = 0;
0x1060	0x2100    MOVS	R1, #0
0x1062	0x482C    LDR	R0, [PC, #176]
0x1064	0x8001    STRH	R1, [R0, #0]
;interruptUart3.c, 72 :: 		startReceivingData3 = 0;
0x1066	0x2100    MOVS	R1, #0
0x1068	0xB249    SXTB	R1, R1
0x106A	0x4828    LDR	R0, [PC, #160]
0x106C	0x6001    STR	R1, [R0, #0]
;interruptUart3.c, 73 :: 		for(i=0; i<12; i++){
0x106E	0x2100    MOVS	R1, #0
0x1070	0xB209    SXTH	R1, R1
0x1072	0x4829    LDR	R0, [PC, #164]
0x1074	0x8001    STRH	R1, [R0, #0]
L_interruptUart320:
0x1076	0x4828    LDR	R0, [PC, #160]
0x1078	0xF9B00000  LDRSH	R0, [R0, #0]
0x107C	0x280C    CMP	R0, #12
0x107E	0xDA0C    BGE	L_interruptUart321
;interruptUart3.c, 74 :: 		uart_receive3[i] = 0;
0x1080	0x4A25    LDR	R2, [PC, #148]
0x1082	0xF9B21000  LDRSH	R1, [R2, #0]
0x1086	0x4825    LDR	R0, [PC, #148]
0x1088	0x1841    ADDS	R1, R0, R1
0x108A	0x2000    MOVS	R0, #0
0x108C	0x7008    STRB	R0, [R1, #0]
;interruptUart3.c, 73 :: 		for(i=0; i<12; i++){
0x108E	0x4610    MOV	R0, R2
0x1090	0xF9B00000  LDRSH	R0, [R0, #0]
0x1094	0x1C40    ADDS	R0, R0, #1
0x1096	0x8010    STRH	R0, [R2, #0]
;interruptUart3.c, 75 :: 		}
0x1098	0xE7ED    B	L_interruptUart320
L_interruptUart321:
;interruptUart3.c, 76 :: 		}
L_interruptUart319:
;interruptUart3.c, 77 :: 		}
0x109A	0xE00C    B	L_interruptUart323
L_interruptUart318:
;interruptUart3.c, 78 :: 		else if(uart_count3 == 6)
0x109C	0x481C    LDR	R0, [PC, #112]
0x109E	0x8800    LDRH	R0, [R0, #0]
0x10A0	0x2806    CMP	R0, #6
0x10A2	0xD108    BNE	L_interruptUart324
;interruptUart3.c, 80 :: 		switch (uart_receive3[5])
0x10A4	0xE003    B	L_interruptUart325
;interruptUart3.c, 82 :: 		case 0xC0:
L_interruptUart327:
;interruptUart3.c, 83 :: 		uartLength3 = 10;
0x10A6	0x210A    MOVS	R1, #10
0x10A8	0x481A    LDR	R0, [PC, #104]
0x10AA	0x8001    STRH	R1, [R0, #0]
;interruptUart3.c, 84 :: 		break;
0x10AC	0xE003    B	L_interruptUart326
;interruptUart3.c, 85 :: 		}
L_interruptUart325:
0x10AE	0x481E    LDR	R0, [PC, #120]
0x10B0	0x7800    LDRB	R0, [R0, #0]
0x10B2	0x28C0    CMP	R0, #192
0x10B4	0xD0F7    BEQ	L_interruptUart327
L_interruptUart326:
;interruptUart3.c, 86 :: 		}
L_interruptUart324:
L_interruptUart323:
;interruptUart3.c, 88 :: 		if(uart_count3 > 12){
0x10B6	0x4816    LDR	R0, [PC, #88]
0x10B8	0x8800    LDRH	R0, [R0, #0]
0x10BA	0x280C    CMP	R0, #12
0x10BC	0xD91F    BLS	L_interruptUart328
;interruptUart3.c, 89 :: 		uart_count3 = 0;
0x10BE	0x2100    MOVS	R1, #0
0x10C0	0x4813    LDR	R0, [PC, #76]
0x10C2	0x8001    STRH	R1, [R0, #0]
;interruptUart3.c, 90 :: 		uartLength3 = 0;
0x10C4	0x2100    MOVS	R1, #0
0x10C6	0x4813    LDR	R0, [PC, #76]
0x10C8	0x8001    STRH	R1, [R0, #0]
;interruptUart3.c, 91 :: 		startReceivingData3 = 0;
0x10CA	0x2100    MOVS	R1, #0
0x10CC	0xB249    SXTB	R1, R1
0x10CE	0x480F    LDR	R0, [PC, #60]
0x10D0	0x6001    STR	R1, [R0, #0]
;interruptUart3.c, 92 :: 		for(i=0; i<13; i++){
0x10D2	0x2100    MOVS	R1, #0
0x10D4	0xB209    SXTH	R1, R1
0x10D6	0x4810    LDR	R0, [PC, #64]
0x10D8	0x8001    STRH	R1, [R0, #0]
L_interruptUart329:
0x10DA	0x480F    LDR	R0, [PC, #60]
0x10DC	0xF9B00000  LDRSH	R0, [R0, #0]
0x10E0	0x280D    CMP	R0, #13
0x10E2	0xDA0C    BGE	L_interruptUart330
;interruptUart3.c, 93 :: 		uart_receive3[i] = 0;
0x10E4	0x4A0C    LDR	R2, [PC, #48]
0x10E6	0xF9B21000  LDRSH	R1, [R2, #0]
0x10EA	0x480C    LDR	R0, [PC, #48]
0x10EC	0x1841    ADDS	R1, R0, R1
0x10EE	0x2000    MOVS	R0, #0
0x10F0	0x7008    STRB	R0, [R1, #0]
;interruptUart3.c, 92 :: 		for(i=0; i<13; i++){
0x10F2	0x4610    MOV	R0, R2
0x10F4	0xF9B00000  LDRSH	R0, [R0, #0]
0x10F8	0x1C40    ADDS	R0, R0, #1
0x10FA	0x8010    STRH	R0, [R2, #0]
;interruptUart3.c, 94 :: 		}
0x10FC	0xE7ED    B	L_interruptUart329
L_interruptUart330:
;interruptUart3.c, 95 :: 		}
L_interruptUart328:
;interruptUart3.c, 96 :: 		}
L_interruptUart317:
;interruptUart3.c, 98 :: 		}
L_end_interruptUart3:
0x10FE	0xF8DDE000  LDR	LR, [SP, #0]
0x1102	0xB001    ADD	SP, SP, #4
0x1104	0x4770    BX	LR
0x1106	0xBF00    NOP
0x1108	0x00152000  	_receive3+0
0x110C	0x024C2200  	_startReceivingData3+0
0x1110	0x000C2000  	_uart_count3+0
0x1114	0x00162000  	_uartLength3+0
0x1118	0x000E2000  	_i+0
0x111C	0x002C2000  	_uart_receive3+0
0x1120	0x002D2000  	_uart_receive3+1
0x1124	0x002E2000  	_uart_receive3+2
0x1128	0x00312000  	_uart_receive3+5
0x112C	0x00352000  	_uart_receive3+9
0x1130	0x02402200  	_bitReceivedCheckStatusOfBoat+0
0x1134	0x002F2000  	_uart_receive3+3
0x1138	0x00132000  	_addressBoat+0
0x113C	0x00302000  	_uart_receive3+4
0x1140	0x00142000  	_addressBoat+1
0x1144	0x00342000  	_uart_receive3+8
0x1148	0x000B2000  	_boatStatus+0
0x114C	0x00332000  	_uart_receive3+7
0x1150	0x000A2000  	_boatStatusGear+0
0x1154	0x00322000  	_uart_receive3+6
0x1158	0x00092000  	_boatStatusWheel+0
0x115C	0x02482200  	_bitExpectAnswer+0
0x1160	0x00244000  	TIM2_CNT+0
; end of _interruptUart3
_UART3_Read:
;__Lib_UART_123.c, 96 :: 		
0x0998	0xB081    SUB	SP, SP, #4
0x099A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 97 :: 		
0x099E	0x4803    LDR	R0, [PC, #12]
0x09A0	0xF7FFFE52  BL	__Lib_UART_123_UARTx_Read+0
;__Lib_UART_123.c, 98 :: 		
L_end_UART3_Read:
0x09A4	0xF8DDE000  LDR	LR, [SP, #0]
0x09A8	0xB001    ADD	SP, SP, #4
0x09AA	0x4770    BX	LR
0x09AC	0x48004000  	USART3_SR+0
; end of _UART3_Read
__Lib_UART_123_UARTx_Read:
;__Lib_UART_123.c, 80 :: 		
; UART_Base start address is: 0 (R0)
0x0648	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123.c, 82 :: 		
L___Lib_UART_123_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x064A	0x6802    LDR	R2, [R0, #0]
0x064C	0xF3C21140  UBFX	R1, R2, #5, #1
0x0650	0xB901    CBNZ	R1, L___Lib_UART_123_UARTx_Read5
0x0652	0xE7FA    B	L___Lib_UART_123_UARTx_Read4
L___Lib_UART_123_UARTx_Read5:
;__Lib_UART_123.c, 85 :: 		
0x0654	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x0656	0x6809    LDR	R1, [R1, #0]
0x0658	0xB288    UXTH	R0, R1
;__Lib_UART_123.c, 86 :: 		
L_end_UARTx_Read:
0x065A	0xB001    ADD	SP, SP, #4
0x065C	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Read
_interruptUart2:
;interruptUart2.c, 4 :: 		void interruptUart2() iv IVT_INT_USART2 ics ICS_AUTO {
0x0CD0	0xB081    SUB	SP, SP, #4
0x0CD2	0xF8CDE000  STR	LR, [SP, #0]
;interruptUart2.c, 5 :: 		receive2 = UART2_Read();
0x0CD6	0xF7FFFE6B  BL	_UART2_Read+0
0x0CDA	0x4970    LDR	R1, [PC, #448]
0x0CDC	0x7008    STRB	R0, [R1, #0]
;interruptUart2.c, 7 :: 		if((receive2 == 0x21)&&(!startReceivingData2)){
0x0CDE	0xB2C0    UXTB	R0, R0
0x0CE0	0x2821    CMP	R0, #33
0x0CE2	0xD123    BNE	L__interruptUart229
0x0CE4	0x496E    LDR	R1, [PC, #440]
0x0CE6	0x6808    LDR	R0, [R1, #0]
0x0CE8	0xBB00    CBNZ	R0, L__interruptUart228
L__interruptUart227:
;interruptUart2.c, 8 :: 		uart_count2=0;
0x0CEA	0x2100    MOVS	R1, #0
0x0CEC	0x486D    LDR	R0, [PC, #436]
0x0CEE	0x8001    STRH	R1, [R0, #0]
;interruptUart2.c, 9 :: 		startReceivingData2 = 1;
0x0CF0	0x2101    MOVS	R1, #1
0x0CF2	0xB249    SXTB	R1, R1
0x0CF4	0x486A    LDR	R0, [PC, #424]
0x0CF6	0x6001    STR	R1, [R0, #0]
;interruptUart2.c, 10 :: 		uartLength2 = 0;
0x0CF8	0x2100    MOVS	R1, #0
0x0CFA	0x486B    LDR	R0, [PC, #428]
0x0CFC	0x8001    STRH	R1, [R0, #0]
;interruptUart2.c, 11 :: 		for(i=0; i<12; i++){
0x0CFE	0x2100    MOVS	R1, #0
0x0D00	0xB209    SXTH	R1, R1
0x0D02	0x486A    LDR	R0, [PC, #424]
0x0D04	0x8001    STRH	R1, [R0, #0]
L_interruptUart23:
0x0D06	0x4869    LDR	R0, [PC, #420]
0x0D08	0xF9B00000  LDRSH	R0, [R0, #0]
0x0D0C	0x280C    CMP	R0, #12
0x0D0E	0xDA0C    BGE	L_interruptUart24
;interruptUart2.c, 12 :: 		uart_receive2[i] = 0;
0x0D10	0x4A66    LDR	R2, [PC, #408]
0x0D12	0xF9B21000  LDRSH	R1, [R2, #0]
0x0D16	0x4866    LDR	R0, [PC, #408]
0x0D18	0x1841    ADDS	R1, R0, R1
0x0D1A	0x2000    MOVS	R0, #0
0x0D1C	0x7008    STRB	R0, [R1, #0]
;interruptUart2.c, 11 :: 		for(i=0; i<12; i++){
0x0D1E	0x4610    MOV	R0, R2
0x0D20	0xF9B00000  LDRSH	R0, [R0, #0]
0x0D24	0x1C40    ADDS	R0, R0, #1
0x0D26	0x8010    STRH	R0, [R2, #0]
;interruptUart2.c, 13 :: 		}
0x0D28	0xE7ED    B	L_interruptUart23
L_interruptUart24:
;interruptUart2.c, 14 :: 		}
0x0D2A	0xE074    B	L_interruptUart26
;interruptUart2.c, 7 :: 		if((receive2 == 0x21)&&(!startReceivingData2)){
L__interruptUart229:
L__interruptUart228:
;interruptUart2.c, 18 :: 		else if((receive2 == 0x3B)&&(startReceivingData2)&&(uart_count2 + 1 == uartLength2)){
0x0D2C	0x485B    LDR	R0, [PC, #364]
0x0D2E	0x7800    LDRB	R0, [R0, #0]
0x0D30	0x283B    CMP	R0, #59
0x0D32	0xF0408070  BNE	L__interruptUart235
0x0D36	0x495A    LDR	R1, [PC, #360]
0x0D38	0x6808    LDR	R0, [R1, #0]
0x0D3A	0x2800    CMP	R0, #0
0x0D3C	0xF000806B  BEQ	L__interruptUart234
0x0D40	0x4858    LDR	R0, [PC, #352]
0x0D42	0x8800    LDRH	R0, [R0, #0]
0x0D44	0x1C41    ADDS	R1, R0, #1
0x0D46	0xB289    UXTH	R1, R1
0x0D48	0x4857    LDR	R0, [PC, #348]
0x0D4A	0x8800    LDRH	R0, [R0, #0]
0x0D4C	0x4281    CMP	R1, R0
0x0D4E	0xF0408062  BNE	L__interruptUart233
L__interruptUart226:
;interruptUart2.c, 19 :: 		uart_receive2[uart_count2] = receive2;
0x0D52	0x4A54    LDR	R2, [PC, #336]
0x0D54	0x8811    LDRH	R1, [R2, #0]
0x0D56	0x4856    LDR	R0, [PC, #344]
0x0D58	0x1841    ADDS	R1, R0, R1
0x0D5A	0x4850    LDR	R0, [PC, #320]
0x0D5C	0x7800    LDRB	R0, [R0, #0]
0x0D5E	0x7008    STRB	R0, [R1, #0]
;interruptUart2.c, 20 :: 		uart_count2 = 0;
0x0D60	0x2000    MOVS	R0, #0
0x0D62	0x8010    STRH	R0, [R2, #0]
;interruptUart2.c, 21 :: 		startReceivingData2 = 0;
0x0D64	0x2100    MOVS	R1, #0
0x0D66	0xB249    SXTB	R1, R1
0x0D68	0x484D    LDR	R0, [PC, #308]
0x0D6A	0x6001    STR	R1, [R0, #0]
;interruptUart2.c, 22 :: 		uartLength2 = 0;
0x0D6C	0x2100    MOVS	R1, #0
0x0D6E	0x484E    LDR	R0, [PC, #312]
0x0D70	0x8001    STRH	R1, [R0, #0]
;interruptUart2.c, 28 :: 		if((uart_receive2[0]==0x21)&&(uart_receive2[1]==0xC0)&&(uart_receive2[6] = 0x3B)){
0x0D72	0x484F    LDR	R0, [PC, #316]
0x0D74	0x7800    LDRB	R0, [R0, #0]
0x0D76	0x2821    CMP	R0, #33
0x0D78	0xD137    BNE	L__interruptUart232
0x0D7A	0x484E    LDR	R0, [PC, #312]
0x0D7C	0x7800    LDRB	R0, [R0, #0]
0x0D7E	0x28C0    CMP	R0, #192
0x0D80	0xD133    BNE	L__interruptUart231
0x0D82	0x213B    MOVS	R1, #59
0x0D84	0x484C    LDR	R0, [PC, #304]
0x0D86	0x7001    STRB	R1, [R0, #0]
L__interruptUart225:
;interruptUart2.c, 30 :: 		boatDir = uart_receive2[2];
0x0D88	0x484C    LDR	R0, [PC, #304]
0x0D8A	0x7801    LDRB	R1, [R0, #0]
0x0D8C	0x484C    LDR	R0, [PC, #304]
0x0D8E	0x7001    STRB	R1, [R0, #0]
;interruptUart2.c, 31 :: 		boatGear = uart_receive2[3];
0x0D90	0x484C    LDR	R0, [PC, #304]
0x0D92	0x7801    LDRB	R1, [R0, #0]
0x0D94	0x484C    LDR	R0, [PC, #304]
0x0D96	0x7001    STRB	R1, [R0, #0]
;interruptUart2.c, 33 :: 		boatControlTaken =  uart_receive2[4] & 0x01;
0x0D98	0x4A4C    LDR	R2, [PC, #304]
0x0D9A	0x7810    LDRB	R0, [R2, #0]
0x0D9C	0xF0000101  AND	R1, R0, #1
0x0DA0	0x484B    LDR	R0, [PC, #300]
0x0DA2	0x7001    STRB	R1, [R0, #0]
;interruptUart2.c, 34 :: 		boatInteriorLight = uart_receive2[4] & 0x02;
0x0DA4	0x4610    MOV	R0, R2
0x0DA6	0x7800    LDRB	R0, [R0, #0]
0x0DA8	0xF0000102  AND	R1, R0, #2
0x0DAC	0x4849    LDR	R0, [PC, #292]
0x0DAE	0x7001    STRB	R1, [R0, #0]
;interruptUart2.c, 35 :: 		boatNavigationLight = uart_receive2[4] & 0x04;
0x0DB0	0x4610    MOV	R0, R2
0x0DB2	0x7800    LDRB	R0, [R0, #0]
0x0DB4	0xF0000104  AND	R1, R0, #4
0x0DB8	0x4847    LDR	R0, [PC, #284]
0x0DBA	0x7001    STRB	R1, [R0, #0]
;interruptUart2.c, 37 :: 		boatBattery1 =  uart_receive2[4] & 0x08;
0x0DBC	0x4610    MOV	R0, R2
0x0DBE	0x7800    LDRB	R0, [R0, #0]
0x0DC0	0xF0000108  AND	R1, R0, #8
0x0DC4	0x4845    LDR	R0, [PC, #276]
0x0DC6	0x7001    STRB	R1, [R0, #0]
;interruptUart2.c, 38 :: 		boatBattery2 =  uart_receive2[4] & 0x10;
0x0DC8	0x4610    MOV	R0, R2
0x0DCA	0x7800    LDRB	R0, [R0, #0]
0x0DCC	0xF0000110  AND	R1, R0, #16
0x0DD0	0x4843    LDR	R0, [PC, #268]
0x0DD2	0x7001    STRB	R1, [R0, #0]
;interruptUart2.c, 40 :: 		boatBatteriesLavel = uart_receive2[5];
0x0DD4	0x4843    LDR	R0, [PC, #268]
0x0DD6	0x7801    LDRB	R1, [R0, #0]
0x0DD8	0x4843    LDR	R0, [PC, #268]
0x0DDA	0x7001    STRB	R1, [R0, #0]
;interruptUart2.c, 42 :: 		boatConnected = 0x20;
0x0DDC	0x2120    MOVS	R1, #32
0x0DDE	0x4843    LDR	R0, [PC, #268]
0x0DE0	0x7001    STRB	R1, [R0, #0]
;interruptUart2.c, 45 :: 		bitReceivedStatusOfBoat = 1;
0x0DE2	0x2101    MOVS	R1, #1
0x0DE4	0xB249    SXTB	R1, R1
0x0DE6	0x4842    LDR	R0, [PC, #264]
0x0DE8	0x6001    STR	R1, [R0, #0]
;interruptUart2.c, 28 :: 		if((uart_receive2[0]==0x21)&&(uart_receive2[1]==0xC0)&&(uart_receive2[6] = 0x3B)){
L__interruptUart232:
L__interruptUart231:
;interruptUart2.c, 52 :: 		for(i=0; i<12; i++){
0x0DEA	0x2100    MOVS	R1, #0
0x0DEC	0xB209    SXTH	R1, R1
0x0DEE	0x482F    LDR	R0, [PC, #188]
0x0DF0	0x8001    STRH	R1, [R0, #0]
L_interruptUart213:
0x0DF2	0x482E    LDR	R0, [PC, #184]
0x0DF4	0xF9B00000  LDRSH	R0, [R0, #0]
0x0DF8	0x280C    CMP	R0, #12
0x0DFA	0xDA0C    BGE	L_interruptUart214
;interruptUart2.c, 53 :: 		uart_receive2[i] = 0;
0x0DFC	0x4A2B    LDR	R2, [PC, #172]
0x0DFE	0xF9B21000  LDRSH	R1, [R2, #0]
0x0E02	0x482B    LDR	R0, [PC, #172]
0x0E04	0x1841    ADDS	R1, R0, R1
0x0E06	0x2000    MOVS	R0, #0
0x0E08	0x7008    STRB	R0, [R1, #0]
;interruptUart2.c, 52 :: 		for(i=0; i<12; i++){
0x0E0A	0x4610    MOV	R0, R2
0x0E0C	0xF9B00000  LDRSH	R0, [R0, #0]
0x0E10	0x1C40    ADDS	R0, R0, #1
0x0E12	0x8010    STRH	R0, [R2, #0]
;interruptUart2.c, 54 :: 		}
0x0E14	0xE7ED    B	L_interruptUart213
L_interruptUart214:
;interruptUart2.c, 18 :: 		else if((receive2 == 0x3B)&&(startReceivingData2)&&(uart_count2 + 1 == uartLength2)){
L__interruptUart235:
L__interruptUart234:
L__interruptUart233:
;interruptUart2.c, 59 :: 		}
L_interruptUart26:
;interruptUart2.c, 62 :: 		if(startReceivingData2 == 1){
0x0E16	0x4922    LDR	R1, [PC, #136]
0x0E18	0x6808    LDR	R0, [R1, #0]
0x0E1A	0x2800    CMP	R0, #0
0x0E1C	0xD03A    BEQ	L_interruptUart216
;interruptUart2.c, 63 :: 		uart_receive2[uart_count2] = receive2;
0x0E1E	0x4A21    LDR	R2, [PC, #132]
0x0E20	0x8811    LDRH	R1, [R2, #0]
0x0E22	0x4823    LDR	R0, [PC, #140]
0x0E24	0x1841    ADDS	R1, R0, R1
0x0E26	0x481D    LDR	R0, [PC, #116]
0x0E28	0x7800    LDRB	R0, [R0, #0]
0x0E2A	0x7008    STRB	R0, [R1, #0]
;interruptUart2.c, 64 :: 		uart_count2++;
0x0E2C	0x4610    MOV	R0, R2
0x0E2E	0x8800    LDRH	R0, [R0, #0]
0x0E30	0x1C40    ADDS	R0, R0, #1
0x0E32	0xB280    UXTH	R0, R0
0x0E34	0x8010    STRH	R0, [R2, #0]
;interruptUart2.c, 66 :: 		if(uart_count2 == 2)
0x0E36	0x2802    CMP	R0, #2
0x0E38	0xD108    BNE	L_interruptUart217
;interruptUart2.c, 68 :: 		switch (uart_receive2[1])
0x0E3A	0xE003    B	L_interruptUart218
;interruptUart2.c, 70 :: 		case 0xC0:
L_interruptUart220:
;interruptUart2.c, 71 :: 		uartLength2 = 7;
0x0E3C	0x2107    MOVS	R1, #7
0x0E3E	0x481A    LDR	R0, [PC, #104]
0x0E40	0x8001    STRH	R1, [R0, #0]
;interruptUart2.c, 72 :: 		break;
0x0E42	0xE003    B	L_interruptUart219
;interruptUart2.c, 73 :: 		}
L_interruptUart218:
0x0E44	0x481B    LDR	R0, [PC, #108]
0x0E46	0x7800    LDRB	R0, [R0, #0]
0x0E48	0x28C0    CMP	R0, #192
0x0E4A	0xD0F7    BEQ	L_interruptUart220
L_interruptUart219:
;interruptUart2.c, 74 :: 		}
L_interruptUart217:
;interruptUart2.c, 76 :: 		if(uart_count2 > 11){
0x0E4C	0x4815    LDR	R0, [PC, #84]
0x0E4E	0x8800    LDRH	R0, [R0, #0]
0x0E50	0x280B    CMP	R0, #11
0x0E52	0xD91F    BLS	L_interruptUart221
;interruptUart2.c, 77 :: 		uart_count2 = 0;
0x0E54	0x2100    MOVS	R1, #0
0x0E56	0x4813    LDR	R0, [PC, #76]
0x0E58	0x8001    STRH	R1, [R0, #0]
;interruptUart2.c, 78 :: 		uartLength2 = 0;
0x0E5A	0x2100    MOVS	R1, #0
0x0E5C	0x4812    LDR	R0, [PC, #72]
0x0E5E	0x8001    STRH	R1, [R0, #0]
;interruptUart2.c, 79 :: 		startReceivingData2 = 0;
0x0E60	0x2100    MOVS	R1, #0
0x0E62	0xB249    SXTB	R1, R1
0x0E64	0x480E    LDR	R0, [PC, #56]
0x0E66	0x6001    STR	R1, [R0, #0]
;interruptUart2.c, 80 :: 		for(i=0; i<12; i++){
0x0E68	0x2100    MOVS	R1, #0
0x0E6A	0xB209    SXTH	R1, R1
0x0E6C	0x480F    LDR	R0, [PC, #60]
0x0E6E	0x8001    STRH	R1, [R0, #0]
L_interruptUart222:
0x0E70	0x480E    LDR	R0, [PC, #56]
0x0E72	0xF9B00000  LDRSH	R0, [R0, #0]
0x0E76	0x280C    CMP	R0, #12
0x0E78	0xDA0C    BGE	L_interruptUart223
;interruptUart2.c, 81 :: 		uart_receive2[i] = 0;
0x0E7A	0x4A0C    LDR	R2, [PC, #48]
0x0E7C	0xF9B21000  LDRSH	R1, [R2, #0]
0x0E80	0x480B    LDR	R0, [PC, #44]
0x0E82	0x1841    ADDS	R1, R0, R1
0x0E84	0x2000    MOVS	R0, #0
0x0E86	0x7008    STRB	R0, [R1, #0]
;interruptUart2.c, 80 :: 		for(i=0; i<12; i++){
0x0E88	0x4610    MOV	R0, R2
0x0E8A	0xF9B00000  LDRSH	R0, [R0, #0]
0x0E8E	0x1C40    ADDS	R0, R0, #1
0x0E90	0x8010    STRH	R0, [R2, #0]
;interruptUart2.c, 82 :: 		}
0x0E92	0xE7ED    B	L_interruptUart222
L_interruptUart223:
;interruptUart2.c, 83 :: 		}
L_interruptUart221:
;interruptUart2.c, 84 :: 		}
L_interruptUart216:
;interruptUart2.c, 87 :: 		}
L_end_interruptUart2:
0x0E94	0xF8DDE000  LDR	LR, [SP, #0]
0x0E98	0xB001    ADD	SP, SP, #4
0x0E9A	0x4770    BX	LR
0x0E9C	0x00392000  	_receive2+0
0x0EA0	0x02502200  	_startReceivingData2+0
0x0EA4	0x00102000  	_uart_count2+0
0x0EA8	0x003A2000  	_uartLength2+0
0x0EAC	0x000E2000  	_i+0
0x0EB0	0x003C2000  	_uart_receive2+0
0x0EB4	0x003D2000  	_uart_receive2+1
0x0EB8	0x00422000  	_uart_receive2+6
0x0EBC	0x003E2000  	_uart_receive2+2
0x0EC0	0x00012000  	_boatDir+0
0x0EC4	0x003F2000  	_uart_receive2+3
0x0EC8	0x00022000  	_boatGear+0
0x0ECC	0x00402000  	_uart_receive2+4
0x0ED0	0x00072000  	_boatControlTaken+0
0x0ED4	0x00062000  	_boatInteriorLight+0
0x0ED8	0x00052000  	_boatNavigationLight+0
0x0EDC	0x00042000  	_boatBattery1+0
0x0EE0	0x00032000  	_boatBattery2+0
0x0EE4	0x00412000  	_uart_receive2+5
0x0EE8	0x00082000  	_boatBatteriesLavel+0
0x0EEC	0x00002000  	_boatConnected+0
0x0EF0	0x02442200  	_bitReceivedStatusOfBoat+0
; end of _interruptUart2
_UART2_Read:
;__Lib_UART_123.c, 92 :: 		
0x09B0	0xB081    SUB	SP, SP, #4
0x09B2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 93 :: 		
0x09B6	0x4803    LDR	R0, [PC, #12]
0x09B8	0xF7FFFE46  BL	__Lib_UART_123_UARTx_Read+0
;__Lib_UART_123.c, 94 :: 		
L_end_UART2_Read:
0x09BC	0xF8DDE000  LDR	LR, [SP, #0]
0x09C0	0xB001    ADD	SP, SP, #4
0x09C2	0x4770    BX	LR
0x09C4	0x44004000  	USART2_SR+0
; end of _UART2_Read
;__Lib_GPIO_32F10x_Defs.c,737 :: __GPIO_MODULE_USART3_PB10_11 [108]
0x12AC	0x0000001A ;__GPIO_MODULE_USART3_PB10_11+0
0x12B0	0x0000001B ;__GPIO_MODULE_USART3_PB10_11+4
0x12B4	0xFFFFFFFF ;__GPIO_MODULE_USART3_PB10_11+8
0x12B8	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+12
0x12BC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+16
0x12C0	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+20
0x12C4	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+24
0x12C8	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+28
0x12CC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+32
0x12D0	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+36
0x12D4	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+40
0x12D8	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+44
0x12DC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+48
0x12E0	0x00000818 ;__GPIO_MODULE_USART3_PB10_11+52
0x12E4	0x00000018 ;__GPIO_MODULE_USART3_PB10_11+56
0x12E8	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+60
0x12EC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+64
0x12F0	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+68
0x12F4	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+72
0x12F8	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+76
0x12FC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+80
0x1300	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+84
0x1304	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+88
0x1308	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+92
0x130C	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+96
0x1310	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+100
0x1314	0x00140010 ;__GPIO_MODULE_USART3_PB10_11+104
; end of __GPIO_MODULE_USART3_PB10_11
;__Lib_GPIO_32F10x_Defs.c,722 :: __GPIO_MODULE_USART2_PA23 [108]
0x1318	0x00000002 ;__GPIO_MODULE_USART2_PA23+0
0x131C	0x00000003 ;__GPIO_MODULE_USART2_PA23+4
0x1320	0xFFFFFFFF ;__GPIO_MODULE_USART2_PA23+8
0x1324	0x00000000 ;__GPIO_MODULE_USART2_PA23+12
0x1328	0x00000000 ;__GPIO_MODULE_USART2_PA23+16
0x132C	0x00000000 ;__GPIO_MODULE_USART2_PA23+20
0x1330	0x00000000 ;__GPIO_MODULE_USART2_PA23+24
0x1334	0x00000000 ;__GPIO_MODULE_USART2_PA23+28
0x1338	0x00000000 ;__GPIO_MODULE_USART2_PA23+32
0x133C	0x00000000 ;__GPIO_MODULE_USART2_PA23+36
0x1340	0x00000000 ;__GPIO_MODULE_USART2_PA23+40
0x1344	0x00000000 ;__GPIO_MODULE_USART2_PA23+44
0x1348	0x00000000 ;__GPIO_MODULE_USART2_PA23+48
0x134C	0x00000818 ;__GPIO_MODULE_USART2_PA23+52
0x1350	0x00000018 ;__GPIO_MODULE_USART2_PA23+56
0x1354	0x00000000 ;__GPIO_MODULE_USART2_PA23+60
0x1358	0x00000000 ;__GPIO_MODULE_USART2_PA23+64
0x135C	0x00000000 ;__GPIO_MODULE_USART2_PA23+68
0x1360	0x00000000 ;__GPIO_MODULE_USART2_PA23+72
0x1364	0x00000000 ;__GPIO_MODULE_USART2_PA23+76
0x1368	0x00000000 ;__GPIO_MODULE_USART2_PA23+80
0x136C	0x00000000 ;__GPIO_MODULE_USART2_PA23+84
0x1370	0x00000000 ;__GPIO_MODULE_USART2_PA23+88
0x1374	0x00000000 ;__GPIO_MODULE_USART2_PA23+92
0x1378	0x00000000 ;__GPIO_MODULE_USART2_PA23+96
0x137C	0x00000000 ;__GPIO_MODULE_USART2_PA23+100
0x1380	0x00000008 ;__GPIO_MODULE_USART2_PA23+104
; end of __GPIO_MODULE_USART2_PA23
;,0 :: _initBlock_2 [2]
; Containing: ?ICS_boatConnected [1]
;             ?ICS_boatDir [1]
0x1384	0x9600 ;_initBlock_2+0 : ?ICS_boatConnected at 0x1384 : ?ICS_boatDir at 0x1385
; end of _initBlock_2
;,0 :: _initBlock_3 [2]
; Containing: ?ICS_boatGear [1]
;             ?ICS_boatBattery2 [1]
0x1386	0x0000 ;_initBlock_3+0 : ?ICS_boatGear at 0x1386 : ?ICS_boatBattery2 at 0x1387
; end of _initBlock_3
;,0 :: _initBlock_4 [2]
; Containing: ?ICS_boatBattery1 [1]
;             ?ICS_boatNavigationLight [1]
0x1388	0x0000 ;_initBlock_4+0 : ?ICS_boatBattery1 at 0x1388 : ?ICS_boatNavigationLight at 0x1389
; end of _initBlock_4
;,0 :: _initBlock_5 [2]
; Containing: ?ICS_boatInteriorLight [1]
;             ?ICS_boatControlTaken [1]
0x138A	0x0000 ;_initBlock_5+0 : ?ICS_boatInteriorLight at 0x138A : ?ICS_boatControlTaken at 0x138B
; end of _initBlock_5
;,0 :: _initBlock_6 [2]
; Containing: ?ICS_boatBatteriesLavel [1]
;             ?ICS_boatStatusWheel [1]
0x138C	0x9600 ;_initBlock_6+0 : ?ICS_boatBatteriesLavel at 0x138C : ?ICS_boatStatusWheel at 0x138D
; end of _initBlock_6
;,0 :: _initBlock_7 [2]
; Containing: ?ICS_boatStatusGear [1]
;             ?ICS_boatStatus [1]
0x138E	0x0000 ;_initBlock_7+0 : ?ICS_boatStatusGear at 0x138E : ?ICS_boatStatus at 0x138F
; end of _initBlock_7
;nestLora.c,0 :: ?ICS_uart_count3 [2]
0x1390	0x0000 ;?ICS_uart_count3+0
; end of ?ICS_uart_count3
;nestLora.c,0 :: ?ICS_i [2]
0x1392	0x0000 ;?ICS_i+0
; end of ?ICS_i
;nestLora.c,0 :: ?ICS_uart_count2 [2]
0x1394	0x0000 ;?ICS_uart_count2+0
; end of ?ICS_uart_count2
;__Lib_System_101_102_103.c,431 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x1396	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x139A	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x139E	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x13A2	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
;__Lib_System_101_102_103.c,432 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x13A6	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC     [500]    _GPIO_Config
0x03B0      [12]    _Get_Fosc_kHz
0x03BC     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0454      [30]    __Lib_UART_123_UARTx_Write
0x0474     [272]    _GPIO_Alternate_Function_Enable
0x0584     [168]    _RCC_GetClocksFrequency
0x062C      [28]    _UART2_Write
0x0648      [22]    __Lib_UART_123_UARTx_Read
0x0660     [444]    __Lib_UART_123_UARTx_Init_Advanced
0x081C      [28]    _UART3_Write
0x0838     [104]    _uartRequestStatusFromBoat
0x08A0     [168]    _sendRequestStatusToAndroid
0x0948      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0998      [24]    _UART3_Read
0x09B0      [24]    _UART2_Read
0x09C8      [58]    ___FillZeros
0x0A04      [40]    _UART2_Init_Advanced
0x0A2C      [20]    ___CC2DW
0x0A40     [120]    _NVIC_IntEnable
0x0AB8      [88]    _InitTimer2
0x0B10      [52]    _setup_IWDG
0x0B44      [28]    _GPIO_Digital_Output
0x0B60      [40]    _UART3_Init_Advanced
0x0B88     [328]    _main
0x0CD0     [548]    _interruptUart2
0x0EF4     [624]    _interruptUart3
0x1164      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x1178     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x1268      [60]    _Timer2_interrupt
0x12A4       [8]    ___GenExcept
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _boatConnected
0x20000001       [1]    _boatDir
0x20000002       [1]    _boatGear
0x20000003       [1]    _boatBattery2
0x20000004       [1]    _boatBattery1
0x20000005       [1]    _boatNavigationLight
0x20000006       [1]    _boatInteriorLight
0x20000007       [1]    _boatControlTaken
0x20000008       [1]    _boatBatteriesLavel
0x20000009       [1]    _boatStatusWheel
0x2000000A       [1]    _boatStatusGear
0x2000000B       [1]    _boatStatus
0x2000000C       [2]    _uart_count3
0x2000000E       [2]    _i
0x20000010       [2]    _uart_count2
0x20000012       [0]    _bitReceivedStatusOfBoat
0x20000012       [0]    _bitExpectAnswer
0x20000012       [0]    _bitReceivedCheckStatusOfBoat
0x20000012       [0]    _startReceivingData2
0x20000012       [0]    _startReceivingData3
0x20000013       [2]    _addressBoat
0x20000015       [1]    _receive3
0x20000016       [2]    _uartLength3
0x20000018       [4]    ___System_CLOCK_IN_KHZ
0x2000001C       [4]    _UART_Wr_Ptr
0x20000020       [4]    _UART_Rd_Ptr
0x20000024       [4]    _UART_Rdy_Ptr
0x20000028       [4]    _UART_Tx_Idle_Ptr
0x2000002C      [13]    _uart_receive3
0x20000039       [1]    _receive2
0x2000003A       [2]    _uartLength2
0x2000003C      [12]    _uart_receive2
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x12AC     [108]    __GPIO_MODULE_USART3_PB10_11
0x1318     [108]    __GPIO_MODULE_USART2_PA23
0x1384       [1]    ?ICS_boatConnected
0x1385       [1]    ?ICS_boatDir
0x1386       [1]    ?ICS_boatGear
0x1387       [1]    ?ICS_boatBattery2
0x1388       [1]    ?ICS_boatBattery1
0x1389       [1]    ?ICS_boatNavigationLight
0x138A       [1]    ?ICS_boatInteriorLight
0x138B       [1]    ?ICS_boatControlTaken
0x138C       [1]    ?ICS_boatBatteriesLavel
0x138D       [1]    ?ICS_boatStatusWheel
0x138E       [1]    ?ICS_boatStatusGear
0x138F       [1]    ?ICS_boatStatus
0x1390       [2]    ?ICS_uart_count3
0x1392       [2]    ?ICS_i
0x1394       [2]    ?ICS_uart_count2
0x1396      [16]    __Lib_System_101_102_103_APBAHBPrescTable
0x13A6       [4]    __Lib_System_101_102_103_ADCPrescTable
