dcstech:0.0492148448564
virtex:0.0247172514032
drl:0.0207796011616
cad:0.0152945661257
reconfigurable:0.0144501436313
bitstream:0.0143750648443
mutex:0.0139747767111
bitstreams:0.0135958150624
fpga:0.0134053951299
sdf:0.0123306853333
dcsim:0.0109366321903
xc6200:0.0108755906174
timing:0.01080753065
vhdl:0.0107246132525
xilinx:0.00986454826666
reconfiguration:0.00962040901777
apr:0.00948732635134
jbits:0.00874930575225
rif:0.00874930575225
routing:0.0086102268603
floorplan:0.0073984112
configuration:0.00715024685118
hanging:0.0069208303929
static:0.00677827552615
conversion:0.00666161159544
p_imag:0.00656197931418
p_real:0.00656197931418
files:0.00650475745368
file:0.0064760609454
tools:0.00643533209147
dynamic task:0.0289280017241
mutex set:0.0179814425198
dynamic tasks:0.0167826796851
terminal components:0.0155839168505
the virtex:0.0143851540158
dynamically reconfigurable:0.0138538240184
dynamic design:0.0131259443991
reconfigurable logic:0.0120321156992
drl design:0.0119876283465
domain conversion:0.0107888655119
floorplan of:0.0107888655119
bitstream generation:0.0107888655119
cad tools:0.0106048872581
the dynamic:0.0105127281978
cad framework:0.00959010267722
timing model:0.00955021154358
the xilinx:0.00955021154358
the designer:0.00879829270202
each dynamic:0.00859519038922
the static:0.00846647351961
design flow:0.00813600048491
bounding box:0.00810003832446
logic array:0.00765680089946
partial configuration:0.00765680089946
configuration bitstreams:0.00765680089946
model timing:0.00722696366417
dependent functions:0.00722696366417
of dcstech:0.00719257700791
rif file:0.00719257700791
the xc6200:0.00719257700791
dynamically reconfigurable logic:0.0126032225965
the dynamic task:0.0113429003368
each dynamic task:0.0100825780772
a dynamic task:0.0092431243072
the logic array:0.00882225581753
timing model timing:0.00882225581753
model timing model:0.00882225581753
synthesis and apr:0.00630161129824
floorplan of a:0.00630161129824
conventional cad tools:0.00630161129824
the dynamic design:0.00630161129824
of dynamically reconfigurable:0.005776952692
the designer to:0.00523034806806
level of abstraction:0.00507822465356
logic and routing:0.00504128903859
the dynamic tasks:0.00504128903859
placed and routed:0.00504128903859
dynamic task is:0.00504128903859
task bounding box:0.00504128903859
the mutex set:0.00504128903859
dynamic task bounding:0.00504128903859
static task design:0.00504128903859
domain conversion process:0.00504128903859
design floorplan of:0.00504128903859
partial bitstream generation:0.00504128903859
lock the ends:0.00504128903859
the domain conversion:0.00504128903859
the terminal components:0.00504128903859
dcs cad framework:0.00504128903859
of a dynamic:0.00483765995955
