{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714072996049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 14:23:15 2024 " "Processing started: Thu Apr 25 14:23:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714072996050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714072996050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714072996050 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714072998861 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714072999538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714072999538 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714072999559 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1714072999559 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714073000984 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714073002128 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714073002642 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714073002669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.105 " "Worst-case setup slack is 0.105" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073003377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073003377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 iCLK  " "    0.105               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073003377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714073003377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.429 " "Worst-case hold slack is 0.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073003519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073003519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 iCLK  " "    0.429               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073003519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714073003519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714073003528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714073003536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.695 " "Worst-case minimum pulse width slack is 9.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073003566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073003566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.695               0.000 iCLK  " "    9.695               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073003566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714073003566 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.105 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073004528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.105  " "Path #1: Setup slack is 0.105 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q " "From Node    : ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q " "To Node      : EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.102      3.102  R        clock network delay " "     3.102      3.102  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.232     uTco  ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q " "     3.334      0.232     uTco  ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.334      0.000 FF  CELL  IID_EX\|Reg2Addr_dffg\|\\dffg_instances:0:dffg_instance\|s_Q\|q " "     3.334      0.000 FF  CELL  IID_EX\|Reg2Addr_dffg\|\\dffg_instances:0:dffg_instance\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.887      0.553 FF    IC  forwarding\|o_RSmux~2\|dataa " "     3.887      0.553 FF    IC  forwarding\|o_RSmux~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.293      0.406 FR  CELL  forwarding\|o_RSmux~2\|combout " "     4.293      0.406 FR  CELL  forwarding\|o_RSmux~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.699      0.406 RR    IC  forwarding\|o_RSmux~3\|datab " "     4.699      0.406 RR    IC  forwarding\|o_RSmux~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.087      0.388 RR  CELL  forwarding\|o_RSmux~3\|combout " "     5.087      0.388 RR  CELL  forwarding\|o_RSmux~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.314      0.227 RR    IC  forwarding\|o_RSmux~6\|datad " "     5.314      0.227 RR    IC  forwarding\|o_RSmux~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.469      0.155 RR  CELL  forwarding\|o_RSmux~6\|combout " "     5.469      0.155 RR  CELL  forwarding\|o_RSmux~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.411      0.942 RR    IC  Mux99~1\|datab " "     6.411      0.942 RR    IC  Mux99~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.845      0.434 RF  CELL  Mux99~1\|combout " "     6.845      0.434 RF  CELL  Mux99~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.105      0.260 FF    IC  Mux131~0\|datad " "     7.105      0.260 FF    IC  Mux131~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.230      0.125 FF  CELL  Mux131~0\|combout " "     7.230      0.125 FF  CELL  Mux131~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.860      0.630 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|datab " "     7.860      0.630 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.283      0.423 FR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|combout " "     8.283      0.423 FR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.508      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|datac " "     8.508      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.795      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|combout " "     8.795      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.021      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|datad " "     9.021      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.176      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|combout " "     9.176      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.584      0.408 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|datad " "     9.584      0.408 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.739      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|combout " "     9.739      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.965      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|datad " "     9.965      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.120      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|combout " "    10.120      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.348      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datac " "    10.348      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.635      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout " "    10.635      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.864      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datad " "    10.864      0.229 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.019      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout " "    11.019      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.245      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datac " "    11.245      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.532      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout " "    11.532      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.756      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datac " "    11.756      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.043      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout " "    12.043      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.270      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datad " "    12.270      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.425      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout " "    12.425      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.652      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datad " "    12.652      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.807      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout " "    12.807      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.032      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datac " "    13.032      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.319      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout " "    13.319      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.543      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datac " "    13.543      0.224 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.830      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout " "    13.830      0.287 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.058      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad " "    14.058      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.213      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout " "    14.213      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.441      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad " "    14.441      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.596      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout " "    14.596      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.823      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad " "    14.823      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.978      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout " "    14.978      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.205      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad " "    15.205      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.360      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout " "    15.360      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.587      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datad " "    15.587      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.742      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout " "    15.742      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.968      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datad " "    15.968      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.123      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout " "    16.123      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.549      0.426 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad " "    16.549      0.426 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.704      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout " "    16.704      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.929      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datad " "    16.929      0.225 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.084      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout " "    17.084      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.311      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad " "    17.311      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.466      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout " "    17.466      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.678      0.212 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datad " "    17.678      0.212 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.833      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout " "    17.833      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.061      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datad " "    18.061      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.216      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout " "    18.216      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.444      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad " "    18.444      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.599      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout " "    18.599      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.827      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad " "    18.827      0.228 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.982      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout " "    18.982      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.209      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad " "    19.209      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.364      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout " "    19.364      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.591      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|datad " "    19.591      0.227 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.746      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|combout " "    19.746      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.972      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|datad " "    19.972      0.226 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.127      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|combout " "    20.127      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.075      0.948 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|datad " "    21.075      0.948 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.230      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|combout " "    21.230      0.155 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.440      0.210 RR    IC  ALUObject\|Mux0~3\|datad " "    21.440      0.210 RR    IC  ALUObject\|Mux0~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.595      0.155 RR  CELL  ALUObject\|Mux0~3\|combout " "    21.595      0.155 RR  CELL  ALUObject\|Mux0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.800      0.205 RR    IC  ALUObject\|Mux0~4\|datad " "    21.800      0.205 RR    IC  ALUObject\|Mux0~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.955      0.155 RR  CELL  ALUObject\|Mux0~4\|combout " "    21.955      0.155 RR  CELL  ALUObject\|Mux0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.158      0.203 RR    IC  ALUObject\|Mux0~5\|datad " "    22.158      0.203 RR    IC  ALUObject\|Mux0~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.297      0.139 RF  CELL  ALUObject\|Mux0~5\|combout " "    22.297      0.139 RF  CELL  ALUObject\|Mux0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.524      0.227 FF    IC  ALUObject\|Mux0~6\|datad " "    22.524      0.227 FF    IC  ALUObject\|Mux0~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.649      0.125 FF  CELL  ALUObject\|Mux0~6\|combout " "    22.649      0.125 FF  CELL  ALUObject\|Mux0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.907      0.258 FF    IC  IEX_MEM\|ALUOut_dffg\|\\dffg_instances:31:dffg_instance\|s_Q\|asdata " "    22.907      0.258 FF    IC  IEX_MEM\|ALUOut_dffg\|\\dffg_instances:31:dffg_instance\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.308      0.401 FF  CELL  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q " "    23.308      0.401 FF  CELL  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.383      3.383  R        clock network delay " "    23.383      3.383  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.415      0.032           clock pessimism removed " "    23.415      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.395     -0.020           clock uncertainty " "    23.395     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.413      0.018     uTsu  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q " "    23.413      0.018     uTsu  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.308 " "Data Arrival Time  :    23.308" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.413 " "Data Required Time :    23.413" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.105  " "Slack              :     0.105 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004529 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073004529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.429 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.429" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073004716 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.429  " "Path #1: Hold slack is 0.429 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:27:dffg_instance\|s_Q " "From Node    : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:27:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q " "To Node      : ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.976      2.976  R        clock network delay " "     2.976      2.976  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.208      0.232     uTco  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:27:dffg_instance\|s_Q " "     3.208      0.232     uTco  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:27:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.208      0.000 RR  CELL  IIF_ID\|pc_input\|\\dffg_instances:27:dffg_instance\|s_Q\|q " "     3.208      0.000 RR  CELL  IIF_ID\|pc_input\|\\dffg_instances:27:dffg_instance\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.454      0.246 RR    IC  IID_EX\|s_PCInc\[27\]~4\|datad " "     3.454      0.246 RR    IC  IID_EX\|s_PCInc\[27\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.603      0.149 RR  CELL  IID_EX\|s_PCInc\[27\]~4\|combout " "     3.603      0.149 RR  CELL  IID_EX\|s_PCInc\[27\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.603      0.000 RR    IC  IID_EX\|PCInc_dffg\|\\dffg_instances:27:dffg_instance\|s_Q\|d " "     3.603      0.000 RR    IC  IID_EX\|PCInc_dffg\|\\dffg_instances:27:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.672      0.069 RR  CELL  ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q " "     3.672      0.069 RR  CELL  ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.089      3.089  R        clock network delay " "     3.089      3.089  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.057     -0.032           clock pessimism removed " "     3.057     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.057      0.000           clock uncertainty " "     3.057      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.243      0.186      uTh  ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q " "     3.243      0.186      uTh  ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.672 " "Data Arrival Time  :     3.672" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.243 " "Data Required Time :     3.243" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.429  " "Slack              :     0.429 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073004716 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073004716 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714073004717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714073004791 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714073007536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.630 " "Worst-case setup slack is 1.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073009587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073009587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.630               0.000 iCLK  " "    1.630               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073009587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714073009587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.397 " "Worst-case hold slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073009722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073009722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 iCLK  " "    0.397               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073009722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714073009722 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714073009726 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714073009730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.730 " "Worst-case minimum pulse width slack is 9.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073009759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073009759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.730               0.000 iCLK  " "    9.730               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073009759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714073009759 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.630 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.630" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073010732 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.630  " "Path #1: Setup slack is 1.630 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q " "From Node    : ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q " "To Node      : EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.815      2.815  R        clock network delay " "     2.815      2.815  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.028      0.213     uTco  ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q " "     3.028      0.213     uTco  ID_EX:IID_EX\|n_dffg:Reg2Addr_dffg\|dffg:\\dffg_instances:0:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.028      0.000 FF  CELL  IID_EX\|Reg2Addr_dffg\|\\dffg_instances:0:dffg_instance\|s_Q\|q " "     3.028      0.000 FF  CELL  IID_EX\|Reg2Addr_dffg\|\\dffg_instances:0:dffg_instance\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.521      0.493 FF    IC  forwarding\|o_RSmux~2\|dataa " "     3.521      0.493 FF    IC  forwarding\|o_RSmux~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.881      0.360 FR  CELL  forwarding\|o_RSmux~2\|combout " "     3.881      0.360 FR  CELL  forwarding\|o_RSmux~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.267      0.386 RR    IC  forwarding\|o_RSmux~3\|datab " "     4.267      0.386 RR    IC  forwarding\|o_RSmux~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.618      0.351 RR  CELL  forwarding\|o_RSmux~3\|combout " "     4.618      0.351 RR  CELL  forwarding\|o_RSmux~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.827      0.209 RR    IC  forwarding\|o_RSmux~6\|datad " "     4.827      0.209 RR    IC  forwarding\|o_RSmux~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.971      0.144 RR  CELL  forwarding\|o_RSmux~6\|combout " "     4.971      0.144 RR  CELL  forwarding\|o_RSmux~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.869      0.898 RR    IC  Mux99~1\|datab " "     5.869      0.898 RR    IC  Mux99~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.264      0.395 RF  CELL  Mux99~1\|combout " "     6.264      0.395 RF  CELL  Mux99~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.500      0.236 FF    IC  Mux131~0\|datad " "     6.500      0.236 FF    IC  Mux131~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.610      0.110 FF  CELL  Mux131~0\|combout " "     6.610      0.110 FF  CELL  Mux131~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.172      0.562 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|datab " "     7.172      0.562 FF    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.549      0.377 FR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|combout " "     7.549      0.377 FR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:1:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.756      0.207 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|datac " "     7.756      0.207 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.021      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|combout " "     8.021      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:2:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.230      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|datad " "     8.230      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.374      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|combout " "     8.374      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:3:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.760      0.386 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|datad " "     8.760      0.386 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.904      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|combout " "     8.904      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:4:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.112      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|datad " "     9.112      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.256      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|combout " "     9.256      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:5:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.466      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datac " "     9.466      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.731      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout " "     9.731      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:6:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.942      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datad " "     9.942      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.086      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout " "    10.086      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:7:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.294      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datac " "    10.294      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.559      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout " "    10.559      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:8:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.765      0.206 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datac " "    10.765      0.206 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.030      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout " "    11.030      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:9:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.239      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datad " "    11.239      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.383      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout " "    11.383      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:10:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.592      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datad " "    11.592      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.736      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout " "    11.736      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:11:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.942      0.206 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datac " "    11.942      0.206 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.207      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout " "    12.207      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:12:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.413      0.206 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datac " "    12.413      0.206 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.678      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout " "    12.678      0.265 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:13:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.888      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad " "    12.888      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.032      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout " "    13.032      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:14:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.242      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad " "    13.242      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.386      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout " "    13.386      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:15:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.596      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad " "    13.596      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.740      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout " "    13.740      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:16:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.949      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad " "    13.949      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.093      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout " "    14.093      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:17:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.302      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datad " "    14.302      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.446      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout " "    14.446      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:18:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.655      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datad " "    14.655      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.799      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout " "    14.799      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:19:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.202      0.403 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad " "    15.202      0.403 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.346      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout " "    15.346      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:20:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.554      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datad " "    15.554      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.698      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout " "    15.698      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:21:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.908      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad " "    15.908      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.052      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout " "    16.052      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:22:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.247      0.195 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datad " "    16.247      0.195 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.391      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout " "    16.391      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:23:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.602      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datad " "    16.602      0.211 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.746      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout " "    16.746      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:24:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.956      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad " "    16.956      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.100      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout " "    17.100      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:25:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.310      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad " "    17.310      0.210 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.454      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout " "    17.454      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:26:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.663      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad " "    17.663      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.807      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout " "    17.807      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:27:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.016      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|datad " "    18.016      0.209 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.160      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|combout " "    18.160      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:28:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.368      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|datad " "    18.368      0.208 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.512      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|combout " "    18.512      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:29:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.415      0.903 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|datad " "    19.415      0.903 RR    IC  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.559      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|combout " "    19.559      0.144 RR  CELL  ALUObject\|i_add_sub_n\|i_adder_n\|\\s0_adder_1:30:i1_adder_1\|o_C~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.752      0.193 RR    IC  ALUObject\|Mux0~3\|datad " "    19.752      0.193 RR    IC  ALUObject\|Mux0~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.896      0.144 RR  CELL  ALUObject\|Mux0~3\|combout " "    19.896      0.144 RR  CELL  ALUObject\|Mux0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.085      0.189 RR    IC  ALUObject\|Mux0~4\|datad " "    20.085      0.189 RR    IC  ALUObject\|Mux0~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.229      0.144 RR  CELL  ALUObject\|Mux0~4\|combout " "    20.229      0.144 RR  CELL  ALUObject\|Mux0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.416      0.187 RR    IC  ALUObject\|Mux0~5\|datad " "    20.416      0.187 RR    IC  ALUObject\|Mux0~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.560      0.144 RR  CELL  ALUObject\|Mux0~5\|combout " "    20.560      0.144 RR  CELL  ALUObject\|Mux0~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.748      0.188 RR    IC  ALUObject\|Mux0~6\|datad " "    20.748      0.188 RR    IC  ALUObject\|Mux0~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.892      0.144 RR  CELL  ALUObject\|Mux0~6\|combout " "    20.892      0.144 RR  CELL  ALUObject\|Mux0~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.100      0.208 RR    IC  IEX_MEM\|ALUOut_dffg\|\\dffg_instances:31:dffg_instance\|s_Q\|asdata " "    21.100      0.208 RR    IC  IEX_MEM\|ALUOut_dffg\|\\dffg_instances:31:dffg_instance\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.470      0.370 RR  CELL  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q " "    21.470      0.370 RR  CELL  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.073      3.073  R        clock network delay " "    23.073      3.073  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.101      0.028           clock pessimism removed " "    23.101      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.081     -0.020           clock uncertainty " "    23.081     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.100      0.019     uTsu  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q " "    23.100      0.019     uTsu  EX_MEM:IEX_MEM\|n_dffg:ALUOut_dffg\|dffg:\\dffg_instances:31:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.470 " "Data Arrival Time  :    21.470" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.100 " "Data Required Time :    23.100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.630  " "Slack              :     1.630 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010732 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073010732 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.397 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.397" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073010887 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.397  " "Path #1: Hold slack is 0.397 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:22:dffg_instance\|s_Q " "From Node    : EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:22:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:22:dffg_instance\|s_Q " "To Node      : MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:22:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.720      2.720  R        clock network delay " "     2.720      2.720  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.213     uTco  EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:22:dffg_instance\|s_Q " "     2.933      0.213     uTco  EX_MEM:IEX_MEM\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:22:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.933      0.000 RR  CELL  IEX_MEM\|PCInc_dffg\|\\dffg_instances:22:dffg_instance\|s_Q\|q " "     2.933      0.000 RR  CELL  IEX_MEM\|PCInc_dffg\|\\dffg_instances:22:dffg_instance\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.160      0.227 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:22:dffg_instance\|s_Q~feeder\|datad " "     3.160      0.227 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:22:dffg_instance\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.299      0.139 RR  CELL  IMEM_WB\|PCInc_dffg\|\\dffg_instances:22:dffg_instance\|s_Q~feeder\|combout " "     3.299      0.139 RR  CELL  IMEM_WB\|PCInc_dffg\|\\dffg_instances:22:dffg_instance\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.299      0.000 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:22:dffg_instance\|s_Q\|d " "     3.299      0.000 RR    IC  IMEM_WB\|PCInc_dffg\|\\dffg_instances:22:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.361      0.062 RR  CELL  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:22:dffg_instance\|s_Q " "     3.361      0.062 RR  CELL  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:22:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.821      2.821  R        clock network delay " "     2.821      2.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793     -0.028           clock pessimism removed " "     2.793     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.793      0.000           clock uncertainty " "     2.793      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.964      0.171      uTh  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:22:dffg_instance\|s_Q " "     2.964      0.171      uTh  MEM_WB:IMEM_WB\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:22:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.361 " "Data Arrival Time  :     3.361" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.964 " "Data Required Time :     2.964" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.397  " "Slack              :     0.397 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073010887 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073010887 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714073010887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.788 " "Worst-case setup slack is 5.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073011989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073011989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.788               0.000 iCLK  " "    5.788               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073011989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714073011989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073012126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073012126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 iCLK  " "    0.188               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073012126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714073012126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714073012131 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714073012136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.392 " "Worst-case minimum pulse width slack is 9.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073012165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073012165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.392               0.000 iCLK  " "    9.392               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714073012165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714073012165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.788 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.788" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073013118 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.788  " "Path #1: Setup slack is 5.788 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:17:n_dffg_instance\|s_Q\[2\] " "From Node    : reg_file:RegFile\|reg:\\n_dffg_instances:17:n_dffg_instance\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:2:dffg_instance\|s_Q " "To Node      : ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:2:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.075      2.075  F        clock network delay " "    12.075      2.075  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.180      0.105     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:17:n_dffg_instance\|s_Q\[2\] " "    12.180      0.105     uTco  reg_file:RegFile\|reg:\\n_dffg_instances:17:n_dffg_instance\|s_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.180      0.000 FF  CELL  RegFile\|\\n_dffg_instances:17:n_dffg_instance\|s_Q\[2\]\|q " "    12.180      0.000 FF  CELL  RegFile\|\\n_dffg_instances:17:n_dffg_instance\|s_Q\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.360      0.180 FF    IC  IID_EX\|s_Reg2Out\[2\]~645\|dataa " "    12.360      0.180 FF    IC  IID_EX\|s_Reg2Out\[2\]~645\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.553      0.193 FF  CELL  IID_EX\|s_Reg2Out\[2\]~645\|combout " "    12.553      0.193 FF  CELL  IID_EX\|s_Reg2Out\[2\]~645\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.954      0.401 FF    IC  IID_EX\|s_Reg2Out\[2\]~646\|datab " "    12.954      0.401 FF    IC  IID_EX\|s_Reg2Out\[2\]~646\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.161      0.207 FF  CELL  IID_EX\|s_Reg2Out\[2\]~646\|combout " "    13.161      0.207 FF  CELL  IID_EX\|s_Reg2Out\[2\]~646\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.565      0.404 FF    IC  IID_EX\|s_Reg2Out\[2\]~649\|datab " "    13.565      0.404 FF    IC  IID_EX\|s_Reg2Out\[2\]~649\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.772      0.207 FF  CELL  IID_EX\|s_Reg2Out\[2\]~649\|combout " "    13.772      0.207 FF  CELL  IID_EX\|s_Reg2Out\[2\]~649\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.881      0.109 FF    IC  IID_EX\|s_Reg2Out\[2\]~652\|datac " "    13.881      0.109 FF    IC  IID_EX\|s_Reg2Out\[2\]~652\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.014      0.133 FF  CELL  IID_EX\|s_Reg2Out\[2\]~652\|combout " "    14.014      0.133 FF  CELL  IID_EX\|s_Reg2Out\[2\]~652\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.502      0.488 FF    IC  IID_EX\|s_Reg2Out\[2\]~662\|datac " "    14.502      0.488 FF    IC  IID_EX\|s_Reg2Out\[2\]~662\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.635      0.133 FF  CELL  IID_EX\|s_Reg2Out\[2\]~662\|combout " "    14.635      0.133 FF  CELL  IID_EX\|s_Reg2Out\[2\]~662\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.893      1.258 FF    IC  IID_EX\|s_Reg2Out\[2\]~663\|datad " "    15.893      1.258 FF    IC  IID_EX\|s_Reg2Out\[2\]~663\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.956      0.063 FF  CELL  IID_EX\|s_Reg2Out\[2\]~663\|combout " "    15.956      0.063 FF  CELL  IID_EX\|s_Reg2Out\[2\]~663\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.956      0.000 FF    IC  IID_EX\|Reg2Out_dffg\|\\dffg_instances:2:dffg_instance\|s_Q\|d " "    15.956      0.000 FF    IC  IID_EX\|Reg2Out_dffg\|\\dffg_instances:2:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.006      0.050 FF  CELL  ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:2:dffg_instance\|s_Q " "    16.006      0.050 FF  CELL  ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:2:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.803      1.803  R        clock network delay " "    21.803      1.803  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.807      0.004           clock pessimism removed " "    21.807      0.004           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.787     -0.020           clock uncertainty " "    21.787     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.794      0.007     uTsu  ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:2:dffg_instance\|s_Q " "    21.794      0.007     uTsu  ID_EX:IID_EX\|n_dffg:Reg2Out_dffg\|dffg:\\dffg_instances:2:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.006 " "Data Arrival Time  :    16.006" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.794 " "Data Required Time :    21.794" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.788  " "Slack              :     5.788 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013118 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073013118 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073013303 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.188  " "Path #1: Hold slack is 0.188 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:27:dffg_instance\|s_Q " "From Node    : IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:27:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q " "To Node      : ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.597      1.597  R        clock network delay " "     1.597      1.597  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.702      0.105     uTco  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:27:dffg_instance\|s_Q " "     1.702      0.105     uTco  IF_ID:IIF_ID\|n_dffg:pc_input\|dffg:\\dffg_instances:27:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.702      0.000 RR  CELL  IIF_ID\|pc_input\|\\dffg_instances:27:dffg_instance\|s_Q\|q " "     1.702      0.000 RR  CELL  IIF_ID\|pc_input\|\\dffg_instances:27:dffg_instance\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.815      0.113 RR    IC  IID_EX\|s_PCInc\[27\]~4\|datad " "     1.815      0.113 RR    IC  IID_EX\|s_PCInc\[27\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.880      0.065 RR  CELL  IID_EX\|s_PCInc\[27\]~4\|combout " "     1.880      0.065 RR  CELL  IID_EX\|s_PCInc\[27\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.880      0.000 RR    IC  IID_EX\|PCInc_dffg\|\\dffg_instances:27:dffg_instance\|s_Q\|d " "     1.880      0.000 RR    IC  IID_EX\|PCInc_dffg\|\\dffg_instances:27:dffg_instance\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.911      0.031 RR  CELL  ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q " "     1.911      0.031 RR  CELL  ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.659      1.659  R        clock network delay " "     1.659      1.659  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.639     -0.020           clock pessimism removed " "     1.639     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.639      0.000           clock uncertainty " "     1.639      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.723      0.084      uTh  ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q " "     1.723      0.084      uTh  ID_EX:IID_EX\|n_dffg:PCInc_dffg\|dffg:\\dffg_instances:27:dffg_instance\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.911 " "Data Arrival Time  :     1.911" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.723 " "Data Required Time :     1.723" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.188  " "Slack              :     0.188 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714073013303 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714073013303 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714073014698 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714073015794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1804 " "Peak virtual memory: 1804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714073016037 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 14:23:36 2024 " "Processing ended: Thu Apr 25 14:23:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714073016037 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714073016037 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714073016037 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714073016037 ""}
