============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 15:37:32 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(50)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Erosion_Detector.v(109)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 27 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_hsync will be merged to another kept net u_image_process/frame_hsync
SYN-5055 WARNING: The kept net Gray_img[7] will be merged to another kept net u_image_process/out_img_imy[7]
SYN-5055 WARNING: The kept net Gray_img[6] will be merged to another kept net u_image_process/out_img_imy[6]
SYN-5055 WARNING: The kept net Gray_img[5] will be merged to another kept net u_image_process/out_img_imy[5]
SYN-5055 WARNING: The kept net Gray_img[4] will be merged to another kept net u_image_process/out_img_imy[4]
SYN-5055 WARNING: The kept net Gray_img[3] will be merged to another kept net u_image_process/out_img_imy[3]
SYN-5055 WARNING: The kept net Gray_img[2] will be merged to another kept net u_image_process/out_img_imy[2]
SYN-5055 WARNING: The kept net u_image_select/Sobel_Erosion_clk will be merged to another kept net u_image_process/post_frame_clken_Soebl_Erosion
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_4" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_22" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_4 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_22 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_22 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3351 instances
RUN-0007 : 1362 luts, 1252 seqs, 413 mslices, 171 lslices, 132 pads, 8 brams, 4 dsps
RUN-1001 : There are total 3975 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2740 nets have 2 pins
RUN-1001 : 758 nets have [3 - 5] pins
RUN-1001 : 372 nets have [6 - 10] pins
RUN-1001 : 60 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     68      
RUN-1001 :   No   |  No   |  Yes  |     754     
RUN-1001 :   No   |  Yes  |  No   |     51      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     323     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    31   |  23   |     47     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 100
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3349 instances, 1362 luts, 1252 seqs, 584 slices, 116 macros(584 instances: 413 mslices 171 lslices)
PHY-0007 : Cell area utilization is 12%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 15384, tnet num: 3973, tinst num: 3349, tnode num: 19488, tedge num: 24826.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 3973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.987381s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.02268e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 3349.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 12%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 786634, overlap = 27
PHY-3002 : Step(2): len = 585823, overlap = 31.5
PHY-3002 : Step(3): len = 436614, overlap = 27
PHY-3002 : Step(4): len = 330313, overlap = 33.625
PHY-3002 : Step(5): len = 276286, overlap = 32.25
PHY-3002 : Step(6): len = 243195, overlap = 28.5625
PHY-3002 : Step(7): len = 219240, overlap = 27.1875
PHY-3002 : Step(8): len = 198024, overlap = 37.1875
PHY-3002 : Step(9): len = 181758, overlap = 28.3438
PHY-3002 : Step(10): len = 164274, overlap = 39.7812
PHY-3002 : Step(11): len = 146479, overlap = 48.6875
PHY-3002 : Step(12): len = 138098, overlap = 55.7812
PHY-3002 : Step(13): len = 128837, overlap = 66.0312
PHY-3002 : Step(14): len = 118324, overlap = 75.125
PHY-3002 : Step(15): len = 116769, overlap = 82.9062
PHY-3002 : Step(16): len = 109723, overlap = 87.0312
PHY-3002 : Step(17): len = 103885, overlap = 95.3125
PHY-3002 : Step(18): len = 102519, overlap = 99.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.59009e-05
PHY-3002 : Step(19): len = 108320, overlap = 82.8438
PHY-3002 : Step(20): len = 112417, overlap = 71.1562
PHY-3002 : Step(21): len = 114048, overlap = 43.9375
PHY-3002 : Step(22): len = 110398, overlap = 42.9062
PHY-3002 : Step(23): len = 106768, overlap = 48.5938
PHY-3002 : Step(24): len = 105588, overlap = 49.1875
PHY-3002 : Step(25): len = 105845, overlap = 49.9688
PHY-3002 : Step(26): len = 106164, overlap = 49.375
PHY-3002 : Step(27): len = 106132, overlap = 49.5
PHY-3002 : Step(28): len = 104830, overlap = 40.625
PHY-3002 : Step(29): len = 104175, overlap = 40.7188
PHY-3002 : Step(30): len = 101541, overlap = 38.4062
PHY-3002 : Step(31): len = 98361.4, overlap = 41.625
PHY-3002 : Step(32): len = 96783.9, overlap = 41.5625
PHY-3002 : Step(33): len = 95670.6, overlap = 43.9062
PHY-3002 : Step(34): len = 95687.4, overlap = 37.4688
PHY-3002 : Step(35): len = 95168.7, overlap = 32.5625
PHY-3002 : Step(36): len = 94708.9, overlap = 31.875
PHY-3002 : Step(37): len = 92823.6, overlap = 32.625
PHY-3002 : Step(38): len = 92118, overlap = 34.3125
PHY-3002 : Step(39): len = 91111.3, overlap = 38.6875
PHY-3002 : Step(40): len = 90071.9, overlap = 46.4062
PHY-3002 : Step(41): len = 88801.3, overlap = 49.0938
PHY-3002 : Step(42): len = 88545.5, overlap = 49.4688
PHY-3002 : Step(43): len = 88504.7, overlap = 47.4062
PHY-3002 : Step(44): len = 88629, overlap = 49.8125
PHY-3002 : Step(45): len = 88473, overlap = 47.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.18018e-05
PHY-3002 : Step(46): len = 88325.6, overlap = 43.4375
PHY-3002 : Step(47): len = 88243.1, overlap = 43.4375
PHY-3002 : Step(48): len = 88168.1, overlap = 43.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000183604
PHY-3002 : Step(49): len = 88389.7, overlap = 43.5625
PHY-3002 : Step(50): len = 88458.2, overlap = 39.0625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021261s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (294.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 16%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.099208s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (94.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.75484e-06
PHY-3002 : Step(51): len = 90276.6, overlap = 89.7188
PHY-3002 : Step(52): len = 90334.6, overlap = 92.1562
PHY-3002 : Step(53): len = 88931.3, overlap = 98.9688
PHY-3002 : Step(54): len = 89030.5, overlap = 100.531
PHY-3002 : Step(55): len = 88029.7, overlap = 109.281
PHY-3002 : Step(56): len = 87962.9, overlap = 107.75
PHY-3002 : Step(57): len = 86689.2, overlap = 110.781
PHY-3002 : Step(58): len = 85671.8, overlap = 109.375
PHY-3002 : Step(59): len = 86025.4, overlap = 109.469
PHY-3002 : Step(60): len = 83699.2, overlap = 110.062
PHY-3002 : Step(61): len = 83534.9, overlap = 110.156
PHY-3002 : Step(62): len = 83264.1, overlap = 108.406
PHY-3002 : Step(63): len = 81949.2, overlap = 108.188
PHY-3002 : Step(64): len = 81996.7, overlap = 108.375
PHY-3002 : Step(65): len = 82121.9, overlap = 107.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.50969e-06
PHY-3002 : Step(66): len = 82118.2, overlap = 104.094
PHY-3002 : Step(67): len = 82118.2, overlap = 104.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.50194e-05
PHY-3002 : Step(68): len = 82493.8, overlap = 97.8438
PHY-3002 : Step(69): len = 82644.1, overlap = 97.3125
PHY-3002 : Step(70): len = 83542.5, overlap = 89.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.00388e-05
PHY-3002 : Step(71): len = 83567.9, overlap = 85.0938
PHY-3002 : Step(72): len = 83843.8, overlap = 80.5312
PHY-3002 : Step(73): len = 84001.2, overlap = 79.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.00775e-05
PHY-3002 : Step(74): len = 85459.9, overlap = 78.2188
PHY-3002 : Step(75): len = 85759.6, overlap = 79.2812
PHY-3002 : Step(76): len = 87048.8, overlap = 78.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000120155
PHY-3002 : Step(77): len = 87090.1, overlap = 75.7812
PHY-3002 : Step(78): len = 87193.9, overlap = 74.8438
PHY-3002 : Step(79): len = 88851.9, overlap = 76.3125
PHY-3002 : Step(80): len = 89976, overlap = 72.7188
PHY-3002 : Step(81): len = 88416.4, overlap = 74.2188
PHY-3002 : Step(82): len = 88230.2, overlap = 72.2188
PHY-3002 : Step(83): len = 88024.3, overlap = 72
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00024031
PHY-3002 : Step(84): len = 88135.8, overlap = 70.5625
PHY-3002 : Step(85): len = 88214.1, overlap = 69.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00048062
PHY-3002 : Step(86): len = 88970.8, overlap = 67.875
PHY-3002 : Step(87): len = 89730.5, overlap = 65.875
PHY-3002 : Step(88): len = 91115.3, overlap = 66.4062
PHY-3002 : Step(89): len = 91889.7, overlap = 65.2812
PHY-3002 : Step(90): len = 89877.6, overlap = 66.2188
PHY-3002 : Step(91): len = 89313.2, overlap = 63.2188
PHY-3002 : Step(92): len = 88668, overlap = 64.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00096124
PHY-3002 : Step(93): len = 89230.1, overlap = 62.125
PHY-3002 : Step(94): len = 90079.6, overlap = 62.6875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00192248
PHY-3002 : Step(95): len = 90251.8, overlap = 64
PHY-3002 : Step(96): len = 90299.4, overlap = 64.125
PHY-3002 : Step(97): len = 90348.5, overlap = 61.8125
PHY-3002 : Step(98): len = 90250.9, overlap = 58.3125
PHY-3002 : Step(99): len = 90130.2, overlap = 58.3125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00384496
PHY-3002 : Step(100): len = 90087.1, overlap = 57.9062
PHY-3002 : Step(101): len = 89911.4, overlap = 59.3438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00768992
PHY-3002 : Step(102): len = 89861.7, overlap = 59.375
PHY-3002 : Step(103): len = 89861.7, overlap = 59.375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0153798
PHY-3002 : Step(104): len = 89803.4, overlap = 59.375
PHY-3002 : Step(105): len = 89763.3, overlap = 59.7188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 16%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.073650s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83174e-05
PHY-3002 : Step(106): len = 92651.9, overlap = 191.469
PHY-3002 : Step(107): len = 93456.3, overlap = 188.781
PHY-3002 : Step(108): len = 92399, overlap = 165.969
PHY-3002 : Step(109): len = 92813.7, overlap = 166.625
PHY-3002 : Step(110): len = 91701.2, overlap = 166.25
PHY-3002 : Step(111): len = 91701.2, overlap = 166.25
PHY-3002 : Step(112): len = 90957.3, overlap = 169.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66349e-05
PHY-3002 : Step(113): len = 92559.2, overlap = 165.719
PHY-3002 : Step(114): len = 92792.1, overlap = 166.531
PHY-3002 : Step(115): len = 93431, overlap = 155.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.32697e-05
PHY-3002 : Step(116): len = 94858.6, overlap = 141.344
PHY-3002 : Step(117): len = 95564.2, overlap = 139.219
PHY-3002 : Step(118): len = 97330.4, overlap = 127.125
PHY-3002 : Step(119): len = 98144.5, overlap = 120.906
PHY-3002 : Step(120): len = 98679.6, overlap = 123.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000146539
PHY-3002 : Step(121): len = 98477.9, overlap = 113.188
PHY-3002 : Step(122): len = 98482.4, overlap = 112.938
PHY-3002 : Step(123): len = 98220.9, overlap = 103.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00028649
PHY-3002 : Step(124): len = 99149.2, overlap = 97.8438
PHY-3002 : Step(125): len = 99559.1, overlap = 96.2812
PHY-3002 : Step(126): len = 99687, overlap = 95.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000572981
PHY-3002 : Step(127): len = 100388, overlap = 92.1875
PHY-3002 : Step(128): len = 101286, overlap = 87.3125
PHY-3002 : Step(129): len = 102094, overlap = 83.2812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00114596
PHY-3002 : Step(130): len = 102133, overlap = 84.1562
PHY-3002 : Step(131): len = 102160, overlap = 83.7812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00192928
PHY-3002 : Step(132): len = 102639, overlap = 84.4375
PHY-3002 : Step(133): len = 103071, overlap = 80.875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 15384, tnet num: 3973, tinst num: 3349, tnode num: 19488, tedge num: 24826.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 245.72 peak overflow 3.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/3975.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 117216, over cnt = 467(1%), over = 1852, worst = 21
PHY-1001 : End global iterations;  0.248725s wall, 0.359375s user + 0.062500s system = 0.421875s CPU (169.6%)

PHY-1001 : Congestion index: top1 = 43.12, top5 = 31.44, top10 = 24.38, top15 = 19.86.
PHY-1001 : End incremental global routing;  0.328904s wall, 0.421875s user + 0.078125s system = 0.500000s CPU (152.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.092931s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.485431s wall, 0.578125s user + 0.078125s system = 0.656250s CPU (135.2%)

OPT-1001 : Current memory(MB): used = 224, reserve = 200, peak = 224.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2925/3975.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 117216, over cnt = 467(1%), over = 1852, worst = 21
PHY-1002 : len = 129160, over cnt = 288(0%), over = 771, worst = 21
PHY-1002 : len = 135280, over cnt = 101(0%), over = 239, worst = 12
PHY-1002 : len = 137432, over cnt = 33(0%), over = 41, worst = 4
PHY-1002 : len = 138080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.299677s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (104.3%)

PHY-1001 : Congestion index: top1 = 36.57, top5 = 29.93, top10 = 25.00, top15 = 21.19.
OPT-1001 : End congestion update;  0.373200s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (104.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3973 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.071075s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.9%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.444421s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (102.0%)

OPT-1001 : Current memory(MB): used = 227, reserve = 203, peak = 227.
OPT-1001 : End physical optimization;  1.930940s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (110.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1362 LUT to BLE ...
SYN-4008 : Packed 1362 LUT and 593 SEQ to BLE.
SYN-4003 : Packing 659 remaining SEQ's ...
SYN-4005 : Packed 354 SEQ with LUT/SLICE
SYN-4006 : 529 single LUT's are left
SYN-4006 : 305 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1667/3020 primitive instances ...
PHY-3001 : End packing;  0.150322s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1678 instances
RUN-1001 : 763 mslices, 762 lslices, 132 pads, 8 brams, 4 dsps
RUN-1001 : There are total 3435 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2191 nets have 2 pins
RUN-1001 : 756 nets have [3 - 5] pins
RUN-1001 : 389 nets have [6 - 10] pins
RUN-1001 : 54 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 1676 instances, 1525 slices, 116 macros(584 instances: 413 mslices 171 lslices)
PHY-3001 : Cell area utilization is 19%
PHY-3001 : After packing: Len = 104699, Over = 109.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 19%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 13376, tnet num: 3433, tinst num: 1676, tnode num: 16333, tedge num: 22516.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.064982s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.28739e-05
PHY-3002 : Step(134): len = 102718, overlap = 108.5
PHY-3002 : Step(135): len = 102114, overlap = 108.5
PHY-3002 : Step(136): len = 100170, overlap = 114.5
PHY-3002 : Step(137): len = 99099.9, overlap = 122.25
PHY-3002 : Step(138): len = 98307.8, overlap = 117.75
PHY-3002 : Step(139): len = 97833.2, overlap = 119.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.57477e-05
PHY-3002 : Step(140): len = 98805.1, overlap = 114
PHY-3002 : Step(141): len = 99651.3, overlap = 112
PHY-3002 : Step(142): len = 100725, overlap = 107.5
PHY-3002 : Step(143): len = 100282, overlap = 108.25
PHY-3002 : Step(144): len = 100282, overlap = 108.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.14954e-05
PHY-3002 : Step(145): len = 103579, overlap = 101.75
PHY-3002 : Step(146): len = 104099, overlap = 99.75
PHY-3002 : Step(147): len = 104300, overlap = 95.75
PHY-3002 : Step(148): len = 104300, overlap = 95.75
PHY-3002 : Step(149): len = 104041, overlap = 95.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.249079s wall, 0.171875s user + 0.421875s system = 0.593750s CPU (238.4%)

PHY-3001 : Trial Legalized: Len = 130775
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 19%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.064423s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000185556
PHY-3002 : Step(150): len = 122704, overlap = 13.25
PHY-3002 : Step(151): len = 117059, overlap = 28.75
PHY-3002 : Step(152): len = 115139, overlap = 31
PHY-3002 : Step(153): len = 114356, overlap = 33.5
PHY-3002 : Step(154): len = 113434, overlap = 37.5
PHY-3002 : Step(155): len = 112911, overlap = 39.5
PHY-3002 : Step(156): len = 112554, overlap = 38.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000371113
PHY-3002 : Step(157): len = 112965, overlap = 37.25
PHY-3002 : Step(158): len = 113136, overlap = 36.25
PHY-3002 : Step(159): len = 113136, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000742225
PHY-3002 : Step(160): len = 113455, overlap = 36.25
PHY-3002 : Step(161): len = 113580, overlap = 37
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007530s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 123004, Over = 0
PHY-3001 : Spreading special nets. 48 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015132s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (103.3%)

PHY-3001 : 67 instances has been re-located, deltaX = 22, deltaY = 47, maxDist = 3.
PHY-3001 : Final: Len = 124294, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 13376, tnet num: 3433, tinst num: 1676, tnode num: 16333, tedge num: 22516.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.019683s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (99.6%)

RUN-1004 : used memory is 228 MB, reserved memory is 205 MB, peak memory is 233 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 117/3435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 148464, over cnt = 365(1%), over = 597, worst = 6
PHY-1002 : len = 150160, over cnt = 224(0%), over = 316, worst = 5
PHY-1002 : len = 153184, over cnt = 73(0%), over = 94, worst = 5
PHY-1002 : len = 154408, over cnt = 5(0%), over = 7, worst = 3
PHY-1002 : len = 154464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.437348s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (125.0%)

PHY-1001 : Congestion index: top1 = 34.07, top5 = 27.69, top10 = 24.00, top15 = 21.03.
PHY-1001 : End incremental global routing;  0.532327s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (123.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.085756s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.685576s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (116.2%)

OPT-1001 : Current memory(MB): used = 234, reserve = 211, peak = 234.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2901/3435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 154464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017350s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.1%)

PHY-1001 : Congestion index: top1 = 34.07, top5 = 27.69, top10 = 24.00, top15 = 21.03.
OPT-1001 : End congestion update;  0.093228s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.063576s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.3%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.156922s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.6%)

OPT-1001 : Current memory(MB): used = 236, reserve = 213, peak = 236.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.067094s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (116.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2901/3435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 154464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.017203s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.8%)

PHY-1001 : Congestion index: top1 = 34.07, top5 = 27.69, top10 = 24.00, top15 = 21.03.
PHY-1001 : End incremental global routing;  0.097688s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.083771s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (93.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2901/3435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 154464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016674s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.7%)

PHY-1001 : Congestion index: top1 = 34.07, top5 = 27.69, top10 = 24.00, top15 = 21.03.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.061264s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.295654s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (104.8%)

RUN-1003 : finish command "place" in  12.650423s wall, 20.015625s user + 6.828125s system = 26.843750s CPU (212.2%)

RUN-1004 : used memory is 205 MB, reserved memory is 182 MB, peak memory is 236 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1678 instances
RUN-1001 : 763 mslices, 762 lslices, 132 pads, 8 brams, 4 dsps
RUN-1001 : There are total 3435 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2191 nets have 2 pins
RUN-1001 : 756 nets have [3 - 5] pins
RUN-1001 : 389 nets have [6 - 10] pins
RUN-1001 : 54 nets have [11 - 20] pins
RUN-1001 : 37 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 13376, tnet num: 3433, tinst num: 1676, tnode num: 16333, tedge num: 22516.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.034542s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.7%)

RUN-1004 : used memory is 229 MB, reserved memory is 209 MB, peak memory is 262 MB
PHY-1001 : 763 mslices, 762 lslices, 132 pads, 8 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 147016, over cnt = 358(1%), over = 607, worst = 6
PHY-1002 : len = 148944, over cnt = 230(0%), over = 345, worst = 6
PHY-1002 : len = 152736, over cnt = 20(0%), over = 29, worst = 4
PHY-1002 : len = 153144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.451155s wall, 0.546875s user + 0.062500s system = 0.609375s CPU (135.1%)

PHY-1001 : Congestion index: top1 = 33.56, top5 = 27.50, top10 = 23.80, top15 = 20.88.
PHY-1001 : End global routing;  0.541319s wall, 0.625000s user + 0.062500s system = 0.687500s CPU (127.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 251, reserve = 229, peak = 268.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_4 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_103 will be merged with clock u_image_select/mode[3]_syn_22
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_RGBYCbCr/pre_frame_vsync_d[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_RGBYCbCr/pre_frame_vsync_d[2] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 519, reserve = 501, peak = 519.
PHY-1001 : End build detailed router design. 4.108290s wall, 3.921875s user + 0.171875s system = 4.093750s CPU (99.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 43768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.488317s wall, 4.500000s user + 0.000000s system = 4.500000s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 552, reserve = 534, peak = 552.
PHY-1001 : End phase 1; 4.495344s wall, 4.500000s user + 0.000000s system = 4.500000s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Patch 1670 net; 1.601573s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (100.5%)

PHY-1022 : len = 345120, over cnt = 146(0%), over = 146, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 554, reserve = 537, peak = 554.
PHY-1001 : End initial routed; 5.524583s wall, 6.968750s user + 0.078125s system = 7.046875s CPU (127.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2895(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.234706s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 561, reserve = 543, peak = 561.
PHY-1001 : End phase 2; 6.759360s wall, 8.203125s user + 0.078125s system = 8.281250s CPU (122.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 345120, over cnt = 146(0%), over = 146, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.014667s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (106.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 344984, over cnt = 52(0%), over = 52, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.114151s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (109.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 344904, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.059921s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (130.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 344920, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.029950s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2895(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.176138s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 40 feed throughs used by 29 nets
PHY-1001 : End commit to database; 0.372580s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 579, reserve = 562, peak = 579.
PHY-1001 : End phase 3; 1.935030s wall, 1.968750s user + 0.000000s system = 1.968750s CPU (101.7%)

PHY-1003 : Routed, final wirelength = 344920
PHY-1001 : Current memory(MB): used = 580, reserve = 563, peak = 580.
PHY-1001 : End export database. 0.015493s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.9%)

PHY-1001 : End detail routing;  17.569685s wall, 18.859375s user + 0.250000s system = 19.109375s CPU (108.8%)

RUN-1003 : finish command "route" in  19.307842s wall, 20.687500s user + 0.312500s system = 21.000000s CPU (108.8%)

RUN-1004 : used memory is 527 MB, reserved memory is 511 MB, peak memory is 580 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     2598   out of  19600   13.26%
#reg                     1255   out of  19600    6.40%
#le                      2903
  #lut only              1648   out of   2903   56.77%
  #reg only               305   out of   2903   10.51%
  #lut&reg                950   out of   2903   32.72%
#dsp                        4   out of     29   13.79%
#bram                       6   out of     64    9.38%
  #bram9k                   0
  #fifo9k                   6
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                                                                              Fanout
#1        cam_pclk_dup_4                   GCLK               io                 cam_pclk_syn_5.di                                                                   447
#2        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0                                                                172
#3        vga_clk_dup_1                    GCLK               pll                u_pll/pll_inst.clkc2                                                                41
#4        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc4                                                                23
#5        u_camera_init/divider2[8]        GCLK               mslice             u_camera_init/reg3_syn_45.q0                                                        20
#6        u_camera_init/divider2[7]        GCLK               mslice             u_camera_init/reg3_syn_48.q0                                                        17
#7        u_image_select/mode[3]_syn_22    GCLK               lslice             u_image_select/mode[3]_syn_107.f1                                                   13
#8        u_image_process/wrreq            GCLK               mslice             u_image_process/u_Erosion_Detector/u_three_martix_3/u_fifo_1/empty_flag_syn_7.f0    9
#9        clk_24m_dup_1                    GCLK               io                 clk_24m_syn_2.di                                                                    7
#10       Sdram_Control_4Port/SDRAM_CLK    GCLK               pll                u_pll/pll_inst.clkc1                                                                0
#11       clk_cam                          GCLK               pll                u_pll/pll_inst.clkc3                                                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |2903   |2014    |584     |1255    |8       |4       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |629    |416     |108     |397     |2       |0       |
|    command1                          |command                                    |48     |48      |0       |41      |0       |0       |
|    control1                          |control_interface                          |96     |65      |24      |51      |0       |0       |
|    data_path1                        |sdr_data_path                              |9      |9       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |80      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |80      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |26      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |29     |22      |0       |29      |0       |0       |
|    sdram1                            |sdram                                      |3      |3       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |129    |57      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |57      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |19      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |19      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |112    |68      |44      |23      |0       |0       |
|  u_camera_init                       |camera_init                                |568    |553     |9       |94      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |170    |165     |0       |52      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |46      |17      |59      |0       |0       |
|  u_image_process                     |image_process                              |1426   |857     |406     |649     |6       |4       |
|    u_Erosion_Detector                |Erosion_Detector                           |160    |114     |45      |69      |2       |0       |
|      u_three_martix_3                |three_martix                               |151    |105     |45      |60      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray                     |Median_Gray                                |720    |428     |235     |284     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |492    |297     |190     |139     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |25      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |27      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |46     |26      |20      |14      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |71     |41      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |18      |0       |0       |
|      u_three_martix                  |three_martix                               |228    |131     |45      |145     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |117    |73      |34      |55      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |373    |209     |92      |185     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |147    |99      |47      |55      |0       |0       |
|      u_three_martix_2                |three_martix                               |226    |110     |45      |130     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |44     |44      |0       |21      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2122  
    #2         2       448   
    #3         3       158   
    #4         4       129   
    #5        5-10     393   
    #6       11-50      73   
    #7       51-100     7    
    #8        >500      1    
  Average     2.72           

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1676
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 3435, pip num: 29029
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 40
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1780 valid insts, and 88368 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  3.330457s wall, 32.765625s user + 0.250000s system = 33.015625s CPU (991.3%)

RUN-1004 : used memory is 541 MB, reserved memory is 528 MB, peak memory is 712 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221027_153732.log"
