#[doc = "Register `PSPWRDWNCLR0` reader"]
pub type R = crate::R<Pspwrdwnclr0Spec>;
#[doc = "Register `PSPWRDWNCLR0` writer"]
pub type W = crate::W<Pspwrdwnclr0Spec>;
#[doc = "Field `PS0_QUAD0_PWRDWN_CLR` reader - 0:0\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps0Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS0_QUAD0_PWRDWN_CLR` writer - 0:0\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps0Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS0_QUAD1_PWRDWN_CLR` reader - 1:1\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps0Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS0_QUAD1_PWRDWN_CLR` writer - 1:1\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps0Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS0_QUAD2_PWRDWN_CLR` reader - 2:2\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps0Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS0_QUAD2_PWRDWN_CLR` writer - 2:2\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps0Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS0_QUAD3_PWRDWN_CLR` reader - 3:3\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps0Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS0_QUAD3_PWRDWN_CLR` writer - 3:3\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps0Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS1_QUAD0_PWRDWN_CLR` reader - 4:4\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps1Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS1_QUAD0_PWRDWN_CLR` writer - 4:4\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps1Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS1_QUAD1_PWRDWN_CLR` reader - 5:5\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps1Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS1_QUAD1_PWRDWN_CLR` writer - 5:5\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps1Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS1_QUAD2_PWRDWN_CLR` reader - 6:6\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps1Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS1_QUAD2_PWRDWN_CLR` writer - 6:6\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps1Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS1_QUAD3_PWRDWN_CLR` reader - 7:7\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps1Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS1_QUAD3_PWRDWN_CLR` writer - 7:7\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps1Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS2_QUAD0_PWRDWN_CLR` reader - 8:8\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps2Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS2_QUAD0_PWRDWN_CLR` writer - 8:8\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps2Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS2_QUAD1_PWRDWN_CLR` reader - 9:9\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps2Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS2_QUAD1_PWRDWN_CLR` writer - 9:9\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps2Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS2_QUAD2_PWRDWN_CLR` reader - 10:10\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps2Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS2_QUAD2_PWRDWN_CLR` writer - 10:10\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps2Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS2_QUAD3_PWRDWN_CLR` reader - 11:11\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps2Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS2_QUAD3_PWRDWN_CLR` writer - 11:11\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps2Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS3_QUAD0_PWRDWN_CLR` reader - 12:12\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps3Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS3_QUAD0_PWRDWN_CLR` writer - 12:12\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps3Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS3_QUAD1_PWRDWN_CLR` reader - 13:13\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps3Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS3_QUAD1_PWRDWN_CLR` writer - 13:13\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps3Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS3_QUAD2_PWRDWN_CLR` reader - 14:14\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps3Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS3_QUAD2_PWRDWN_CLR` writer - 14:14\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps3Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS3_QUAD3_PWRDWN_CLR` reader - 15:15\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps3Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS3_QUAD3_PWRDWN_CLR` writer - 15:15\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps3Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS4_QUAD0_PWRDWN_CLR` reader - 16:16\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps4Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS4_QUAD0_PWRDWN_CLR` writer - 16:16\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps4Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS4_QUAD1_PWRDWN_CLR` reader - 17:17\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps4Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS4_QUAD1_PWRDWN_CLR` writer - 17:17\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps4Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS4_QUAD2_PWRDWN_CLR` reader - 18:18\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps4Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS4_QUAD2_PWRDWN_CLR` writer - 18:18\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps4Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS4_QUAD3_PWRDWN_CLR` reader - 19:19\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps4Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS4_QUAD3_PWRDWN_CLR` writer - 19:19\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps4Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS5_QUAD0_PWRDWN_CLR` reader - 20:20\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps5Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS5_QUAD0_PWRDWN_CLR` writer - 20:20\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps5Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS5_QUAD1_PWRDWN_CLR` reader - 21:21\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps5Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS5_QUAD1_PWRDWN_CLR` writer - 21:21\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps5Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS5_QUAD2_PWRDWN_CLR` reader - 22:22\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps5Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS5_QUAD2_PWRDWN_CLR` writer - 22:22\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps5Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS5_QUAD3_PWRDWN_CLR` reader - 23:23\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps5Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS5_QUAD3_PWRDWN_CLR` writer - 23:23\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps5Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS6_QUAD0_PWRDWN_CLR` reader - 24:24\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps6Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS6_QUAD0_PWRDWN_CLR` writer - 24:24\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps6Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS6_QUAD1_PWRDWN_CLR` reader - 25:25\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps6Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS6_QUAD1_PWRDWN_CLR` writer - 25:25\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps6Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS6_QUAD2_PWRDWN_CLR` reader - 26:26\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps6Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS6_QUAD2_PWRDWN_CLR` writer - 26:26\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps6Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS6_QUAD3_PWRDWN_CLR` reader - 27:27\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps6Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS6_QUAD3_PWRDWN_CLR` writer - 27:27\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps6Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS7_QUAD0_PWRDWN_CLR` reader - 28:28\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps7Quad0PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS7_QUAD0_PWRDWN_CLR` writer - 28:28\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps7Quad0PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS7_QUAD1_PWRDWN_CLR` reader - 29:29\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps7Quad1PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS7_QUAD1_PWRDWN_CLR` writer - 29:29\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps7Quad1PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS7_QUAD2_PWRDWN_CLR` reader - 30:30\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps7Quad2PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS7_QUAD2_PWRDWN_CLR` writer - 30:30\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps7Quad2PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `PS7_QUAD3_PWRDWN_CLR` reader - 31:31\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps7Quad3PwrdwnClrR = crate::BitReader;
#[doc = "Field `PS7_QUAD3_PWRDWN_CLR` writer - 31:31\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
pub type Ps7Quad3PwrdwnClrW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps0_quad0_pwrdwn_clr(&self) -> Ps0Quad0PwrdwnClrR {
        Ps0Quad0PwrdwnClrR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps0_quad1_pwrdwn_clr(&self) -> Ps0Quad1PwrdwnClrR {
        Ps0Quad1PwrdwnClrR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps0_quad2_pwrdwn_clr(&self) -> Ps0Quad2PwrdwnClrR {
        Ps0Quad2PwrdwnClrR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps0_quad3_pwrdwn_clr(&self) -> Ps0Quad3PwrdwnClrR {
        Ps0Quad3PwrdwnClrR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps1_quad0_pwrdwn_clr(&self) -> Ps1Quad0PwrdwnClrR {
        Ps1Quad0PwrdwnClrR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps1_quad1_pwrdwn_clr(&self) -> Ps1Quad1PwrdwnClrR {
        Ps1Quad1PwrdwnClrR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps1_quad2_pwrdwn_clr(&self) -> Ps1Quad2PwrdwnClrR {
        Ps1Quad2PwrdwnClrR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps1_quad3_pwrdwn_clr(&self) -> Ps1Quad3PwrdwnClrR {
        Ps1Quad3PwrdwnClrR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps2_quad0_pwrdwn_clr(&self) -> Ps2Quad0PwrdwnClrR {
        Ps2Quad0PwrdwnClrR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps2_quad1_pwrdwn_clr(&self) -> Ps2Quad1PwrdwnClrR {
        Ps2Quad1PwrdwnClrR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps2_quad2_pwrdwn_clr(&self) -> Ps2Quad2PwrdwnClrR {
        Ps2Quad2PwrdwnClrR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps2_quad3_pwrdwn_clr(&self) -> Ps2Quad3PwrdwnClrR {
        Ps2Quad3PwrdwnClrR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps3_quad0_pwrdwn_clr(&self) -> Ps3Quad0PwrdwnClrR {
        Ps3Quad0PwrdwnClrR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps3_quad1_pwrdwn_clr(&self) -> Ps3Quad1PwrdwnClrR {
        Ps3Quad1PwrdwnClrR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps3_quad2_pwrdwn_clr(&self) -> Ps3Quad2PwrdwnClrR {
        Ps3Quad2PwrdwnClrR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps3_quad3_pwrdwn_clr(&self) -> Ps3Quad3PwrdwnClrR {
        Ps3Quad3PwrdwnClrR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps4_quad0_pwrdwn_clr(&self) -> Ps4Quad0PwrdwnClrR {
        Ps4Quad0PwrdwnClrR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps4_quad1_pwrdwn_clr(&self) -> Ps4Quad1PwrdwnClrR {
        Ps4Quad1PwrdwnClrR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps4_quad2_pwrdwn_clr(&self) -> Ps4Quad2PwrdwnClrR {
        Ps4Quad2PwrdwnClrR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps4_quad3_pwrdwn_clr(&self) -> Ps4Quad3PwrdwnClrR {
        Ps4Quad3PwrdwnClrR::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps5_quad0_pwrdwn_clr(&self) -> Ps5Quad0PwrdwnClrR {
        Ps5Quad0PwrdwnClrR::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps5_quad1_pwrdwn_clr(&self) -> Ps5Quad1PwrdwnClrR {
        Ps5Quad1PwrdwnClrR::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps5_quad2_pwrdwn_clr(&self) -> Ps5Quad2PwrdwnClrR {
        Ps5Quad2PwrdwnClrR::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps5_quad3_pwrdwn_clr(&self) -> Ps5Quad3PwrdwnClrR {
        Ps5Quad3PwrdwnClrR::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps6_quad0_pwrdwn_clr(&self) -> Ps6Quad0PwrdwnClrR {
        Ps6Quad0PwrdwnClrR::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps6_quad1_pwrdwn_clr(&self) -> Ps6Quad1PwrdwnClrR {
        Ps6Quad1PwrdwnClrR::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps6_quad2_pwrdwn_clr(&self) -> Ps6Quad2PwrdwnClrR {
        Ps6Quad2PwrdwnClrR::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps6_quad3_pwrdwn_clr(&self) -> Ps6Quad3PwrdwnClrR {
        Ps6Quad3PwrdwnClrR::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps7_quad0_pwrdwn_clr(&self) -> Ps7Quad0PwrdwnClrR {
        Ps7Quad0PwrdwnClrR::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps7_quad1_pwrdwn_clr(&self) -> Ps7Quad1PwrdwnClrR {
        Ps7Quad1PwrdwnClrR::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps7_quad2_pwrdwn_clr(&self) -> Ps7Quad2PwrdwnClrR {
        Ps7Quad2PwrdwnClrR::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    pub fn ps7_quad3_pwrdwn_clr(&self) -> Ps7Quad3PwrdwnClrR {
        Ps7Quad3PwrdwnClrR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps0_quad0_pwrdwn_clr(&mut self) -> Ps0Quad0PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps0Quad0PwrdwnClrW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps0_quad1_pwrdwn_clr(&mut self) -> Ps0Quad1PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps0Quad1PwrdwnClrW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps0_quad2_pwrdwn_clr(&mut self) -> Ps0Quad2PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps0Quad2PwrdwnClrW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps0_quad3_pwrdwn_clr(&mut self) -> Ps0Quad3PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps0Quad3PwrdwnClrW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps1_quad0_pwrdwn_clr(&mut self) -> Ps1Quad0PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps1Quad0PwrdwnClrW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps1_quad1_pwrdwn_clr(&mut self) -> Ps1Quad1PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps1Quad1PwrdwnClrW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps1_quad2_pwrdwn_clr(&mut self) -> Ps1Quad2PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps1Quad2PwrdwnClrW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps1_quad3_pwrdwn_clr(&mut self) -> Ps1Quad3PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps1Quad3PwrdwnClrW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps2_quad0_pwrdwn_clr(&mut self) -> Ps2Quad0PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps2Quad0PwrdwnClrW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps2_quad1_pwrdwn_clr(&mut self) -> Ps2Quad1PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps2Quad1PwrdwnClrW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps2_quad2_pwrdwn_clr(&mut self) -> Ps2Quad2PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps2Quad2PwrdwnClrW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps2_quad3_pwrdwn_clr(&mut self) -> Ps2Quad3PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps2Quad3PwrdwnClrW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps3_quad0_pwrdwn_clr(&mut self) -> Ps3Quad0PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps3Quad0PwrdwnClrW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps3_quad1_pwrdwn_clr(&mut self) -> Ps3Quad1PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps3Quad1PwrdwnClrW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps3_quad2_pwrdwn_clr(&mut self) -> Ps3Quad2PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps3Quad2PwrdwnClrW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps3_quad3_pwrdwn_clr(&mut self) -> Ps3Quad3PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps3Quad3PwrdwnClrW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps4_quad0_pwrdwn_clr(&mut self) -> Ps4Quad0PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps4Quad0PwrdwnClrW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps4_quad1_pwrdwn_clr(&mut self) -> Ps4Quad1PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps4Quad1PwrdwnClrW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps4_quad2_pwrdwn_clr(&mut self) -> Ps4Quad2PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps4Quad2PwrdwnClrW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps4_quad3_pwrdwn_clr(&mut self) -> Ps4Quad3PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps4Quad3PwrdwnClrW::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps5_quad0_pwrdwn_clr(&mut self) -> Ps5Quad0PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps5Quad0PwrdwnClrW::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps5_quad1_pwrdwn_clr(&mut self) -> Ps5Quad1PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps5Quad1PwrdwnClrW::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps5_quad2_pwrdwn_clr(&mut self) -> Ps5Quad2PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps5Quad2PwrdwnClrW::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps5_quad3_pwrdwn_clr(&mut self) -> Ps5Quad3PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps5Quad3PwrdwnClrW::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps6_quad0_pwrdwn_clr(&mut self) -> Ps6Quad0PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps6Quad0PwrdwnClrW::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps6_quad1_pwrdwn_clr(&mut self) -> Ps6Quad1PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps6Quad1PwrdwnClrW::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps6_quad2_pwrdwn_clr(&mut self) -> Ps6Quad2PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps6Quad2PwrdwnClrW::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps6_quad3_pwrdwn_clr(&mut self) -> Ps6Quad3PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps6Quad3PwrdwnClrW::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps7_quad0_pwrdwn_clr(&mut self) -> Ps7Quad0PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps7Quad0PwrdwnClrW::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps7_quad1_pwrdwn_clr(&mut self) -> Ps7Quad1PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps7Quad1PwrdwnClrW::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps7_quad2_pwrdwn_clr(&mut self) -> Ps7Quad2PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps7Quad2PwrdwnClrW::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Readable in both user and privileged modes. 1 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered down. 0 = The clock to the peripheral starting at quadrant ΓÇÿmΓÇÖ of the peripheral frame ΓÇÿnΓÇÖ needs to be powered up. Writable only in privileged mode 1 = Clears the corresponding bit in PSPWRDWNSET0 and PSPWRDWNCLR0 registers 0 = Has no effect"]
    #[inline(always)]
    #[must_use]
    pub fn ps7_quad3_pwrdwn_clr(&mut self) -> Ps7Quad3PwrdwnClrW<Pspwrdwnclr0Spec> {
        Ps7Quad3PwrdwnClrW::new(self, 31)
    }
}
#[doc = "Clear-only register to deassert powerdown bits of the applicable peripherals in the 32 quadrants of PS0 to PS7\n\nYou can [`read`](crate::Reg::read) this register and get [`pspwrdwnclr0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`pspwrdwnclr0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct Pspwrdwnclr0Spec;
impl crate::RegisterSpec for Pspwrdwnclr0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`pspwrdwnclr0::R`](R) reader structure"]
impl crate::Readable for Pspwrdwnclr0Spec {}
#[doc = "`write(|w| ..)` method takes [`pspwrdwnclr0::W`](W) writer structure"]
impl crate::Writable for Pspwrdwnclr0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets PSPWRDWNCLR0 to value 0"]
impl crate::Resettable for Pspwrdwnclr0Spec {
    const RESET_VALUE: u32 = 0;
}
