* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     May 13 2018 07:24:06

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : un4_sacqtime_cry_23_THRU_CO
T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_15_22_sp4_v_t_39
T_15_18_sp4_v_t_39
T_15_21_lc_trk_g0_7
T_15_21_wire_logic_cluster/lc_6/in_3

T_13_26_wire_logic_cluster/lc_0/out
T_14_22_sp4_v_t_36
T_14_23_lc_trk_g3_4
T_14_23_input_2_3
T_14_23_wire_logic_cluster/lc_3/in_2

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_15_22_sp4_v_t_39
T_15_18_sp4_v_t_39
T_15_21_lc_trk_g0_7
T_15_21_wire_logic_cluster/lc_4/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_1/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_22_sp4_v_t_37
T_14_22_sp4_h_l_5
T_15_22_lc_trk_g3_5
T_15_22_wire_logic_cluster/lc_7/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_14_22_sp4_v_t_36
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_4/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_11_22_sp4_v_t_36
T_10_23_lc_trk_g2_4
T_10_23_wire_logic_cluster/lc_4/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_2/in_3

T_13_26_wire_logic_cluster/lc_0/out
T_10_26_sp12_h_l_0
T_9_14_sp12_v_t_23
T_9_15_lc_trk_g3_7
T_9_15_wire_logic_cluster/lc_7/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_18_23_sp4_h_l_10
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_0/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_18_23_sp4_h_l_10
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_2/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_18_23_sp4_h_l_10
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_4/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_18_23_sp4_h_l_10
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_6/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_5/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_7/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_3/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_15_22_sp4_v_t_39
T_15_25_lc_trk_g1_7
T_15_25_wire_logic_cluster/lc_7/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_15_22_sp4_v_t_39
T_15_24_lc_trk_g3_2
T_15_24_wire_logic_cluster/lc_0/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_15_22_sp4_v_t_39
T_15_24_lc_trk_g3_2
T_15_24_wire_logic_cluster/lc_2/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_15_22_sp4_v_t_39
T_15_24_lc_trk_g3_2
T_15_24_wire_logic_cluster/lc_6/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_15_22_sp4_v_t_39
T_15_25_lc_trk_g1_7
T_15_25_input_2_6
T_15_25_wire_logic_cluster/lc_6/in_2

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_15_22_sp4_v_t_39
T_15_24_lc_trk_g3_2
T_15_24_input_2_1
T_15_24_wire_logic_cluster/lc_1/in_2

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_15_22_sp4_v_t_39
T_15_24_lc_trk_g3_2
T_15_24_input_2_3
T_15_24_wire_logic_cluster/lc_3/in_2

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_15_22_sp4_v_t_39
T_15_23_lc_trk_g3_7
T_15_23_input_2_2
T_15_23_wire_logic_cluster/lc_2/in_2

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g3_2
T_15_23_wire_logic_cluster/lc_0/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g3_2
T_15_23_wire_logic_cluster/lc_4/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g3_2
T_15_23_wire_logic_cluster/lc_6/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_22_sp4_v_t_37
T_14_22_sp4_h_l_0
T_15_22_lc_trk_g3_0
T_15_22_wire_logic_cluster/lc_4/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_22_sp4_v_t_37
T_14_22_sp4_h_l_0
T_15_22_lc_trk_g3_0
T_15_22_wire_logic_cluster/lc_6/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_22_sp4_v_t_37
T_14_22_sp4_h_l_0
T_15_22_lc_trk_g3_0
T_15_22_wire_logic_cluster/lc_2/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g3_2
T_15_23_input_2_1
T_15_23_wire_logic_cluster/lc_1/in_2

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g3_2
T_15_23_input_2_3
T_15_23_wire_logic_cluster/lc_3/in_2

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g3_2
T_15_23_input_2_5
T_15_23_wire_logic_cluster/lc_5/in_2

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_15_23_lc_trk_g3_2
T_15_23_input_2_7
T_15_23_wire_logic_cluster/lc_7/in_2

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_11_22_sp4_v_t_36
T_11_23_lc_trk_g3_4
T_11_23_wire_logic_cluster/lc_2/in_3

T_13_26_wire_logic_cluster/lc_0/out
T_12_26_sp4_h_l_8
T_11_22_sp4_v_t_36
T_11_23_lc_trk_g3_4
T_11_23_wire_logic_cluster/lc_0/in_3

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_0/in_3

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_4/in_3

T_13_26_wire_logic_cluster/lc_0/out
T_13_23_sp4_v_t_40
T_14_23_sp4_h_l_10
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_6/in_3

T_13_26_wire_logic_cluster/lc_0/out
T_10_26_sp12_h_l_0
T_15_26_lc_trk_g1_4
T_15_26_wire_logic_cluster/lc_0/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_10_26_sp12_h_l_0
T_15_26_lc_trk_g1_4
T_15_26_wire_logic_cluster/lc_6/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_10_26_sp12_h_l_0
T_16_26_lc_trk_g0_7
T_16_26_wire_logic_cluster/lc_2/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_14_26_lc_trk_g1_0
T_14_26_wire_logic_cluster/lc_4/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_14_26_lc_trk_g1_0
T_14_26_wire_logic_cluster/lc_2/in_1

T_13_26_wire_logic_cluster/lc_0/out
T_14_26_lc_trk_g1_0
T_14_26_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_9_20_0_
T_13_26_wire_logic_cluster/carry_in_mux/cout
T_13_26_wire_logic_cluster/lc_0/in_3

End 

Net : sEEDelayACQ_i_0
T_13_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g0_0
T_13_23_input_2_0
T_13_23_wire_logic_cluster/lc_0/in_2

End 

Net : sEEDelayACQZ0Z_0
T_14_24_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g3_0
T_13_23_wire_logic_cluster/lc_0/in_3

End 

Net : N_28
T_15_21_wire_logic_cluster/lc_6/out
T_15_21_sp4_h_l_1
T_14_17_sp4_v_t_43
T_11_17_sp4_h_l_0
T_7_17_sp4_h_l_0
T_3_17_sp4_h_l_3
T_0_17_span4_horz_35
T_0_17_lc_trk_g0_3
T_0_17_wire_gbuf/in

End 

Net : N_28_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_18_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_19_wire_logic_cluster/lc_6/cen

End 

Net : sEEDelayACQZ0Z_1
T_14_24_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_1/in_3

End 

Net : sEEDelayACQ_i_1
T_13_23_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g2_1
T_13_23_input_2_1
T_13_23_wire_logic_cluster/lc_1/in_2

End 

Net : sEEDelayACQ_i_2
T_13_23_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g2_2
T_13_23_input_2_2
T_13_23_wire_logic_cluster/lc_2/in_2

End 

Net : sEEDelayACQZ0Z_2
T_14_24_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g3_2
T_13_23_wire_logic_cluster/lc_2/in_3

End 

Net : un7_spon_0
T_12_20_wire_logic_cluster/lc_0/out
T_13_18_sp4_v_t_44
T_13_22_sp4_v_t_44
T_13_23_lc_trk_g3_4
T_13_23_wire_logic_cluster/lc_0/in_1

T_12_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g3_0
T_13_19_wire_logic_cluster/lc_0/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_13_18_sp4_v_t_44
T_14_22_sp4_h_l_9
T_18_22_sp4_h_l_0
T_18_22_lc_trk_g1_5
T_18_22_input_2_0
T_18_22_wire_logic_cluster/lc_0/in_2

T_12_20_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_37
T_13_16_sp4_h_l_5
T_12_16_lc_trk_g0_5
T_12_16_wire_logic_cluster/lc_0/in_1

T_12_20_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g3_0
T_12_20_wire_logic_cluster/lc_0/in_1

T_12_20_wire_logic_cluster/lc_0/out
T_11_20_sp4_h_l_8
T_10_16_sp4_v_t_36
T_10_17_lc_trk_g2_4
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

T_12_20_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_37
T_13_16_sp4_h_l_5
T_9_16_sp4_h_l_5
T_9_16_lc_trk_g0_0
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

End 

Net : sEEDelayACQ_i_3
T_13_23_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g0_3
T_13_23_input_2_3
T_13_23_wire_logic_cluster/lc_3/in_2

End 

Net : sEEDelayACQZ0Z_3
T_14_24_wire_logic_cluster/lc_3/out
T_13_23_lc_trk_g3_3
T_13_23_wire_logic_cluster/lc_3/in_3

End 

Net : un7_spon_1
T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_14_20_sp4_v_t_47
T_13_23_lc_trk_g3_7
T_13_23_wire_logic_cluster/lc_1/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_1/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_15_20_sp4_h_l_6
T_18_20_sp4_v_t_46
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_1/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g1_1
T_12_19_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_7
T_12_16_lc_trk_g1_7
T_12_16_wire_logic_cluster/lc_1/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_13_17_sp4_v_t_43
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_1/in_1

T_12_20_wire_logic_cluster/lc_1/out
T_11_20_sp4_h_l_10
T_10_16_sp4_v_t_47
T_10_17_lc_trk_g2_7
T_10_17_input_2_1
T_10_17_wire_logic_cluster/lc_1/in_2

T_12_20_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_39
T_9_16_sp4_h_l_8
T_9_16_lc_trk_g0_5
T_9_16_input_2_1
T_9_16_wire_logic_cluster/lc_1/in_2

End 

Net : un5_sdacdyn_cry_23_c_RNIELGZ0Z28
T_18_25_wire_logic_cluster/lc_0/out
T_19_23_sp4_v_t_44
T_19_19_sp4_v_t_37
T_19_15_sp4_v_t_45
T_20_15_sp4_h_l_8
T_22_15_lc_trk_g3_5
T_22_15_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_0/out
T_17_25_sp4_h_l_8
T_20_21_sp4_v_t_45
T_20_17_sp4_v_t_41
T_20_13_sp4_v_t_37
T_20_16_lc_trk_g0_5
T_20_16_wire_logic_cluster/lc_2/in_3

T_18_25_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_37
T_18_17_sp4_v_t_37
T_18_13_sp4_v_t_37
T_19_13_sp4_h_l_5
T_18_13_lc_trk_g0_5
T_18_13_wire_logic_cluster/lc_6/in_3

T_18_25_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_37
T_18_17_sp4_v_t_37
T_18_13_sp4_v_t_37
T_19_13_sp4_h_l_5
T_19_13_lc_trk_g1_0
T_19_13_wire_logic_cluster/lc_6/in_3

T_18_25_wire_logic_cluster/lc_0/out
T_19_23_sp4_v_t_44
T_19_19_sp4_v_t_37
T_19_15_sp4_v_t_45
T_20_15_sp4_h_l_8
T_21_15_lc_trk_g3_0
T_21_15_wire_logic_cluster/lc_6/in_3

T_18_25_wire_logic_cluster/lc_0/out
T_19_23_sp4_v_t_44
T_19_19_sp4_v_t_37
T_19_15_sp4_v_t_45
T_19_16_lc_trk_g2_5
T_19_16_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_0/out
T_19_23_sp4_v_t_44
T_19_19_sp4_v_t_37
T_19_15_sp4_v_t_45
T_19_16_lc_trk_g2_5
T_19_16_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_0/out
T_19_23_sp4_v_t_44
T_19_19_sp4_v_t_37
T_19_15_sp4_v_t_45
T_19_16_lc_trk_g3_5
T_19_16_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_40
T_18_18_sp4_v_t_40
T_19_18_sp4_h_l_5
T_21_18_lc_trk_g2_0
T_21_18_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_0/out
T_19_23_sp4_v_t_44
T_19_19_sp4_v_t_37
T_19_15_sp4_v_t_45
T_19_16_lc_trk_g2_5
T_19_16_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_40
T_18_18_sp4_v_t_40
T_19_18_sp4_h_l_5
T_20_18_lc_trk_g2_5
T_20_18_wire_logic_cluster/lc_6/in_3

T_18_25_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_37
T_18_17_sp4_v_t_45
T_19_17_sp4_h_l_1
T_21_17_lc_trk_g3_4
T_21_17_wire_logic_cluster/lc_6/in_3

T_18_25_wire_logic_cluster/lc_0/out
T_18_22_sp4_v_t_40
T_18_18_sp4_v_t_40
T_19_18_sp4_h_l_5
T_19_18_lc_trk_g1_0
T_19_18_wire_logic_cluster/lc_0/in_3

T_18_25_wire_logic_cluster/lc_0/out
T_18_25_lc_trk_g0_0
T_18_25_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_14_19_0_
T_18_25_wire_logic_cluster/carry_in_mux/cout
T_18_25_wire_logic_cluster/lc_0/in_3

End 

Net : sEEACQ_i_0
T_18_22_wire_logic_cluster/lc_0/out
T_18_22_lc_trk_g1_0
T_18_22_wire_logic_cluster/lc_0/in_1

End 

Net : sEEACQZ0Z_0
T_15_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_5
T_18_19_sp4_v_t_47
T_18_22_lc_trk_g0_7
T_18_22_wire_logic_cluster/lc_0/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_0/in_1

End 

Net : sEEDelayACQ_i_4
T_13_23_wire_logic_cluster/lc_4/out
T_13_23_lc_trk_g0_4
T_13_23_input_2_4
T_13_23_wire_logic_cluster/lc_4/in_2

End 

Net : sEEDelayACQZ0Z_4
T_14_24_wire_logic_cluster/lc_4/out
T_13_23_lc_trk_g2_4
T_13_23_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_10_17_0_
T_14_23_wire_logic_cluster/carry_in_mux/cout
T_14_23_wire_logic_cluster/lc_0/in_3

End 

Net : un1_sacqtime_cry_23_THRU_CO
T_14_23_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_41
T_15_21_lc_trk_g2_1
T_15_21_wire_logic_cluster/lc_6/in_1

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g2_0
T_14_23_wire_logic_cluster/lc_3/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_1/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_5/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_41
T_15_21_lc_trk_g2_1
T_15_21_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g2_0
T_14_23_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_2/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g2_0
T_15_22_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_14_19_sp4_v_t_37
T_11_19_sp4_h_l_6
T_10_15_sp4_v_t_46
T_7_15_sp4_h_l_11
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_41
T_15_24_sp4_v_t_42
T_15_25_lc_trk_g2_2
T_15_25_wire_logic_cluster/lc_6/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_41
T_15_24_sp4_v_t_42
T_15_26_lc_trk_g2_7
T_15_26_wire_logic_cluster/lc_0/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_41
T_15_24_sp4_v_t_42
T_15_26_lc_trk_g2_7
T_15_26_wire_logic_cluster/lc_6/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_17_23_sp4_v_t_40
T_16_26_lc_trk_g3_0
T_16_26_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_41
T_15_24_sp4_v_t_42
T_15_25_lc_trk_g2_2
T_15_25_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_41
T_15_24_sp4_v_t_42
T_14_26_lc_trk_g0_7
T_14_26_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_41
T_15_24_sp4_v_t_42
T_14_26_lc_trk_g0_7
T_14_26_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_15_20_sp4_v_t_41
T_15_24_sp4_v_t_42
T_14_26_lc_trk_g0_7
T_14_26_wire_logic_cluster/lc_6/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_2/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_0/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_6/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_11_23_lc_trk_g1_3
T_11_23_wire_logic_cluster/lc_0/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_5/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_3/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_17_23_lc_trk_g0_7
T_17_23_wire_logic_cluster/lc_0/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_17_23_lc_trk_g0_7
T_17_23_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_17_23_lc_trk_g0_7
T_17_23_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_11_23_sp12_h_l_0
T_17_23_lc_trk_g0_7
T_17_23_wire_logic_cluster/lc_6/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_7/in_1

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_1/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_3/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_5/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g2_0
T_15_22_wire_logic_cluster/lc_4/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g2_0
T_15_22_wire_logic_cluster/lc_6/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_15_22_lc_trk_g2_0
T_15_22_wire_logic_cluster/lc_2/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g3_0
T_15_24_wire_logic_cluster/lc_1/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g3_0
T_15_24_wire_logic_cluster/lc_3/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_0/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_15_23_lc_trk_g2_5
T_15_23_wire_logic_cluster/lc_4/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_sp4_h_l_5
T_15_23_lc_trk_g3_5
T_15_23_wire_logic_cluster/lc_6/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g3_0
T_15_24_wire_logic_cluster/lc_0/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g3_0
T_15_24_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_0/out
T_15_24_lc_trk_g3_0
T_15_24_wire_logic_cluster/lc_6/in_3

End 

Net : sCounter_i_0
T_13_19_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g2_0
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

T_13_19_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g0_0
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

End 

Net : sEEDelayACQ_i_5
T_13_23_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g0_5
T_13_23_input_2_5
T_13_23_wire_logic_cluster/lc_5/in_2

End 

Net : sEEDelayACQZ0Z_5
T_14_24_wire_logic_cluster/lc_5/out
T_13_23_lc_trk_g3_5
T_13_23_wire_logic_cluster/lc_5/in_3

End 

Net : sEEACQ_i_1
T_18_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g0_1
T_18_22_input_2_1
T_18_22_wire_logic_cluster/lc_1/in_2

End 

Net : sEEACQZ0Z_1
T_15_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_2
T_19_19_sp4_v_t_39
T_18_22_lc_trk_g2_7
T_18_22_wire_logic_cluster/lc_1/in_0

T_15_19_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_1/in_1

End 

Net : sCounter_i_1
T_13_19_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g2_1
T_14_20_input_2_1
T_14_20_wire_logic_cluster/lc_1/in_2

T_13_19_wire_logic_cluster/lc_1/out
T_13_19_sp4_h_l_7
T_13_19_lc_trk_g0_2
T_13_19_wire_logic_cluster/lc_1/in_1

End 

Net : sEEDelayACQ_i_6
T_13_23_wire_logic_cluster/lc_6/out
T_13_23_lc_trk_g2_6
T_13_23_input_2_6
T_13_23_wire_logic_cluster/lc_6/in_2

End 

Net : sEEDelayACQZ0Z_6
T_14_24_wire_logic_cluster/lc_6/out
T_13_23_lc_trk_g3_6
T_13_23_wire_logic_cluster/lc_6/in_3

End 

Net : sEEACQ_i_2
T_18_22_wire_logic_cluster/lc_2/out
T_18_22_lc_trk_g0_2
T_18_22_input_2_2
T_18_22_wire_logic_cluster/lc_2/in_2

End 

Net : sEEACQZ0Z_2
T_15_19_wire_logic_cluster/lc_2/out
T_16_18_sp4_v_t_37
T_17_22_sp4_h_l_6
T_18_22_lc_trk_g3_6
T_18_22_wire_logic_cluster/lc_2/in_3

T_15_19_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g1_2
T_14_20_wire_logic_cluster/lc_2/in_1

End 

Net : sEEDelayACQ_i_7
T_13_23_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g1_7
T_13_23_wire_logic_cluster/lc_7/in_1

End 

Net : sEEDelayACQZ0Z_7
T_14_24_wire_logic_cluster/lc_7/out
T_13_23_lc_trk_g2_7
T_13_23_wire_logic_cluster/lc_7/in_0

End 

Net : un7_spon_2
T_12_20_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_2/out
T_13_19_sp4_v_t_37
T_13_23_lc_trk_g1_0
T_13_23_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_7_20_sp12_h_l_0
T_18_20_sp12_v_t_23
T_18_22_lc_trk_g3_4
T_18_22_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_3/in_0

T_12_20_wire_logic_cluster/lc_2/out
T_12_16_sp4_v_t_41
T_13_16_sp4_h_l_9
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_45
T_13_18_lc_trk_g2_5
T_13_18_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_45
T_10_17_sp4_h_l_2
T_10_17_lc_trk_g1_7
T_10_17_input_2_2
T_10_17_wire_logic_cluster/lc_2/in_2

T_12_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_45
T_10_17_sp4_h_l_2
T_9_13_sp4_v_t_42
T_9_16_lc_trk_g0_2
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

End 

Net : sCounter_i_2
T_13_19_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g2_2
T_14_20_input_2_2
T_14_20_wire_logic_cluster/lc_2/in_2

T_13_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g2_2
T_13_19_input_2_2
T_13_19_wire_logic_cluster/lc_2/in_2

End 

Net : sEEACQ_i_3
T_18_22_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g2_3
T_18_22_input_2_3
T_18_22_wire_logic_cluster/lc_3/in_2

End 

Net : sEEACQZ0Z_3
T_15_19_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_39
T_17_22_sp4_h_l_2
T_18_22_lc_trk_g2_2
T_18_22_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g1_3
T_14_20_wire_logic_cluster/lc_3/in_1

End 

Net : sCounter_i_3
T_13_19_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g2_3
T_14_20_input_2_3
T_14_20_wire_logic_cluster/lc_3/in_2

T_13_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g2_3
T_13_19_input_2_3
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : un7_spon_3
T_12_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_39
T_13_23_lc_trk_g0_2
T_13_23_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_3/out
T_12_20_sp4_h_l_11
T_16_20_sp4_h_l_7
T_19_20_sp4_v_t_37
T_18_22_lc_trk_g0_0
T_18_22_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g0_3
T_12_19_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_43
T_13_16_sp4_h_l_6
T_12_16_lc_trk_g0_6
T_12_16_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g1_3
T_11_21_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_3/out
T_12_20_sp4_h_l_11
T_11_16_sp4_v_t_41
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_3/out
T_12_16_sp4_v_t_43
T_13_16_sp4_h_l_6
T_9_16_sp4_h_l_9
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_3/in_1

End 

Net : sEEACQ_i_4
T_18_22_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g1_4
T_18_22_wire_logic_cluster/lc_4/in_1

End 

Net : sEEACQZ0Z_4
T_15_19_wire_logic_cluster/lc_4/out
T_15_18_sp4_v_t_40
T_16_22_sp4_h_l_11
T_18_22_lc_trk_g2_6
T_18_22_wire_logic_cluster/lc_4/in_0

T_15_19_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_4/in_1

End 

Net : un7_spon_6
T_12_20_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_44
T_13_23_sp4_h_l_3
T_13_23_lc_trk_g1_6
T_13_23_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_6/in_3

T_12_20_wire_logic_cluster/lc_6/out
T_12_18_sp4_v_t_41
T_13_22_sp4_h_l_4
T_17_22_sp4_h_l_0
T_18_22_lc_trk_g3_0
T_18_22_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_6/out
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_7/in_3

T_12_20_wire_logic_cluster/lc_6/out
T_12_18_sp4_v_t_41
T_12_14_sp4_v_t_42
T_12_16_lc_trk_g2_7
T_12_16_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_6/out
T_11_21_lc_trk_g0_6
T_11_21_input_2_2
T_11_21_wire_logic_cluster/lc_2/in_2

T_12_20_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g1_6
T_12_20_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_6/out
T_12_20_sp4_h_l_1
T_11_20_sp4_v_t_42
T_11_16_sp4_v_t_38
T_10_17_lc_trk_g2_6
T_10_17_input_2_6
T_10_17_wire_logic_cluster/lc_6/in_2

T_12_20_wire_logic_cluster/lc_6/out
T_11_20_sp4_h_l_4
T_10_16_sp4_v_t_44
T_10_12_sp4_v_t_40
T_9_16_lc_trk_g1_5
T_9_16_input_2_6
T_9_16_wire_logic_cluster/lc_6/in_2

End 

Net : sCounter_i_4
T_13_19_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g2_4
T_14_20_input_2_4
T_14_20_wire_logic_cluster/lc_4/in_2

T_13_19_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g2_4
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : un7_spon_4
T_12_20_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g3_4
T_13_19_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_4/out
T_13_19_sp4_v_t_41
T_13_23_lc_trk_g1_4
T_13_23_wire_logic_cluster/lc_4/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_37
T_13_22_sp4_h_l_6
T_17_22_sp4_h_l_9
T_18_22_lc_trk_g3_1
T_18_22_input_2_4
T_18_22_wire_logic_cluster/lc_4/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_37
T_12_14_sp4_v_t_38
T_12_16_lc_trk_g2_3
T_12_16_wire_logic_cluster/lc_4/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_11_20_sp4_h_l_0
T_14_20_sp4_v_t_40
T_15_24_sp4_h_l_5
T_18_24_sp4_v_t_47
T_18_25_lc_trk_g3_7
T_18_25_input_2_0
T_18_25_wire_logic_cluster/lc_0/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_4/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g2_4
T_11_20_wire_logic_cluster/lc_1/in_3

T_12_20_wire_logic_cluster/lc_4/out
T_13_16_sp4_v_t_44
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g2_4
T_11_20_wire_logic_cluster/lc_2/in_0

T_12_20_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_37
T_12_14_sp4_v_t_38
T_12_10_sp4_v_t_46
T_12_11_lc_trk_g3_6
T_12_11_wire_logic_cluster/lc_0/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_37
T_12_14_sp4_v_t_38
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_4/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_37
T_12_14_sp4_v_t_38
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_0/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g2_4
T_11_19_wire_logic_cluster/lc_1/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_37
T_12_14_sp4_v_t_38
T_12_15_lc_trk_g3_6
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_12_12_sp12_v_t_23
T_12_14_lc_trk_g3_4
T_12_14_wire_logic_cluster/lc_0/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_12_12_sp12_v_t_23
T_12_14_lc_trk_g3_4
T_12_14_input_2_3
T_12_14_wire_logic_cluster/lc_3/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_11_20_sp4_h_l_0
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_0/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_11_20_sp4_h_l_0
T_10_16_sp4_v_t_40
T_10_17_lc_trk_g2_0
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

T_12_20_wire_logic_cluster/lc_4/out
T_13_16_sp4_v_t_44
T_10_16_sp4_h_l_3
T_9_16_lc_trk_g1_3
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

End 

Net : sEEACQ_i_5
T_18_22_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g2_5
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

End 

Net : sEEACQZ0Z_5
T_15_19_wire_logic_cluster/lc_5/out
T_16_19_sp4_h_l_10
T_19_19_sp4_v_t_47
T_18_22_lc_trk_g3_7
T_18_22_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g1_5
T_14_20_wire_logic_cluster/lc_5/in_1

End 

Net : N_26_g
T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_26_wire_logic_cluster/lc_0/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_25_wire_logic_cluster/lc_1/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_24_wire_logic_cluster/lc_3/cen

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_24_wire_logic_cluster/lc_3/cen

End 

Net : N_26
T_14_23_wire_logic_cluster/lc_3/out
T_14_22_sp4_v_t_38
T_14_26_sp4_v_t_38
T_14_30_sp4_v_t_43
T_14_33_span4_horz_r_3
T_17_33_lc_trk_g0_7
T_17_33_wire_gbuf/in

End 

Net : sEEDelayACQ_i_8
T_13_24_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g0_0
T_13_24_input_2_0
T_13_24_wire_logic_cluster/lc_0/in_2

End 

Net : sEEDelayACQZ0Z_8
T_14_25_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g3_6
T_13_24_wire_logic_cluster/lc_0/in_3

End 

Net : un7_spon_5
T_12_20_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g3_5
T_13_19_wire_logic_cluster/lc_5/in_3

T_12_20_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_43
T_13_23_lc_trk_g0_6
T_13_23_wire_logic_cluster/lc_5/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_39
T_13_22_sp4_h_l_2
T_17_22_sp4_h_l_5
T_18_22_lc_trk_g3_5
T_18_22_wire_logic_cluster/lc_5/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g0_5
T_12_19_wire_logic_cluster/lc_4/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_12_13_sp12_v_t_22
T_12_16_lc_trk_g2_2
T_12_16_wire_logic_cluster/lc_5/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g1_5
T_12_20_wire_logic_cluster/lc_5/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_11_20_sp4_h_l_2
T_10_16_sp4_v_t_42
T_10_17_lc_trk_g3_2
T_10_17_input_2_5
T_10_17_wire_logic_cluster/lc_5/in_2

T_12_20_wire_logic_cluster/lc_5/out
T_11_20_sp4_h_l_2
T_10_16_sp4_v_t_42
T_7_16_sp4_h_l_1
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_5/in_1

End 

Net : sCounter_i_5
T_13_19_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g2_5
T_14_20_input_2_5
T_14_20_wire_logic_cluster/lc_5/in_2

T_13_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g2_5
T_13_19_input_2_5
T_13_19_wire_logic_cluster/lc_5/in_2

End 

Net : sEEACQ_i_6
T_18_22_wire_logic_cluster/lc_6/out
T_18_22_lc_trk_g0_6
T_18_22_input_2_6
T_18_22_wire_logic_cluster/lc_6/in_2

End 

Net : sEEACQZ0Z_6
T_15_19_wire_logic_cluster/lc_6/out
T_15_19_sp4_h_l_1
T_18_19_sp4_v_t_43
T_18_22_lc_trk_g0_3
T_18_22_wire_logic_cluster/lc_6/in_3

T_15_19_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g1_6
T_14_20_wire_logic_cluster/lc_6/in_1

End 

Net : N_1479
T_11_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_36
T_11_21_sp4_v_t_36
T_12_25_sp4_h_l_1
T_16_25_sp4_h_l_4
T_18_25_lc_trk_g2_1
T_18_25_wire_logic_cluster/lc_0/in_1

T_11_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_36
T_11_20_lc_trk_g1_4
T_11_20_wire_logic_cluster/lc_2/in_1

T_11_18_wire_logic_cluster/lc_2/out
T_11_18_sp4_h_l_9
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_4/in_1

T_11_18_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g1_2
T_11_19_wire_logic_cluster/lc_1/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_11_14_sp4_v_t_41
T_12_14_sp4_h_l_9
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_11_14_sp4_v_t_41
T_12_14_sp4_h_l_9
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_40
T_12_10_sp4_v_t_40
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_11_15_sp4_v_t_44
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_4/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_40
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_0/in_0

T_11_18_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_40
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/in_3

T_11_18_wire_logic_cluster/lc_2/out
T_11_17_sp4_v_t_36
T_10_20_lc_trk_g2_4
T_10_20_wire_logic_cluster/lc_0/in_0

End 

Net : un1_reset_rpi_inv_2_i_o3_18_cascade_
T_11_18_wire_logic_cluster/lc_1/ltout
T_11_18_wire_logic_cluster/lc_2/in_2

End 

Net : un1_reset_rpi_inv_2_i_o3_8
T_9_18_wire_logic_cluster/lc_5/out
T_9_18_sp12_h_l_1
T_11_18_lc_trk_g1_6
T_11_18_wire_logic_cluster/lc_1/in_0

End 

Net : un7_spon_20
T_12_22_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_45
T_9_18_sp4_h_l_2
T_9_18_lc_trk_g1_7
T_9_18_wire_logic_cluster/lc_5/in_3

T_12_22_wire_logic_cluster/lc_4/out
T_13_22_sp12_h_l_0
T_14_22_lc_trk_g1_4
T_14_22_wire_logic_cluster/lc_4/in_3

T_12_22_wire_logic_cluster/lc_4/out
T_13_21_sp4_v_t_41
T_13_25_lc_trk_g1_4
T_13_25_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_4/out
T_12_20_sp4_v_t_37
T_13_24_sp4_h_l_0
T_17_24_sp4_h_l_3
T_18_24_lc_trk_g2_3
T_18_24_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_4/out
T_13_21_sp4_v_t_41
T_13_25_lc_trk_g1_4
T_13_25_wire_logic_cluster/lc_5/in_0

T_12_22_wire_logic_cluster/lc_4/out
T_13_21_sp4_v_t_41
T_13_17_sp4_v_t_37
T_12_18_lc_trk_g2_5
T_12_18_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_4/out
T_12_22_lc_trk_g3_4
T_12_22_wire_logic_cluster/lc_4/in_1

T_12_22_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g3_4
T_13_21_wire_logic_cluster/lc_4/in_3

T_12_22_wire_logic_cluster/lc_4/out
T_11_22_sp4_h_l_0
T_10_18_sp4_v_t_37
T_10_19_lc_trk_g3_5
T_10_19_input_2_4
T_10_19_wire_logic_cluster/lc_4/in_2

T_12_22_wire_logic_cluster/lc_4/out
T_12_18_sp4_v_t_45
T_9_18_sp4_h_l_2
T_9_18_lc_trk_g1_7
T_9_18_input_2_4
T_9_18_wire_logic_cluster/lc_4/in_2

End 

Net : sEEDelayACQ_i_9
T_13_24_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g2_1
T_13_24_input_2_1
T_13_24_wire_logic_cluster/lc_1/in_2

End 

Net : sEEDelayACQZ0Z_9
T_14_25_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g3_7
T_13_24_wire_logic_cluster/lc_1/in_3

End 

Net : un7_spon_9
T_12_21_wire_logic_cluster/lc_1/out
T_13_17_sp4_v_t_38
T_14_21_sp4_h_l_9
T_13_21_sp4_v_t_44
T_13_24_lc_trk_g0_4
T_13_24_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_39
T_12_19_lc_trk_g2_2
T_12_19_input_2_4
T_12_19_wire_logic_cluster/lc_4/in_2

T_12_21_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_1/in_3

T_12_21_wire_logic_cluster/lc_1/out
T_11_21_sp4_h_l_10
T_15_21_sp4_h_l_10
T_18_21_sp4_v_t_38
T_18_23_lc_trk_g3_3
T_18_23_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_39
T_13_17_sp4_h_l_7
T_12_17_lc_trk_g1_7
T_12_17_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g3_1
T_11_21_wire_logic_cluster/lc_2/in_0

T_12_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g3_1
T_12_21_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_1/out
T_11_21_sp4_h_l_10
T_10_17_sp4_v_t_38
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_39
T_9_17_sp4_h_l_2
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_1/in_1

End 

Net : un7_spon_21
T_12_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_47
T_9_18_sp4_h_l_4
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_5/out
T_12_22_sp12_h_l_1
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_5/in_0

T_12_22_wire_logic_cluster/lc_5/out
T_13_21_sp4_v_t_43
T_13_25_lc_trk_g0_6
T_13_25_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_5/out
T_12_20_sp4_v_t_39
T_13_24_sp4_h_l_8
T_17_24_sp4_h_l_11
T_18_24_lc_trk_g3_3
T_18_24_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_5/out
T_12_18_sp4_v_t_47
T_13_18_sp4_h_l_10
T_12_18_lc_trk_g1_2
T_12_18_input_2_5
T_12_18_wire_logic_cluster/lc_5/in_2

T_12_22_wire_logic_cluster/lc_5/out
T_12_22_sp12_h_l_1
T_12_22_lc_trk_g0_2
T_12_22_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g3_5
T_13_21_wire_logic_cluster/lc_5/in_3

T_12_22_wire_logic_cluster/lc_5/out
T_11_22_sp4_h_l_2
T_10_18_sp4_v_t_42
T_10_19_lc_trk_g2_2
T_10_19_wire_logic_cluster/lc_5/in_1

End 

Net : sCounter_i_6
T_13_19_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g2_6
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g2_6
T_13_19_input_2_6
T_13_19_wire_logic_cluster/lc_6/in_2

End 

Net : sEEACQ_i_7
T_18_22_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g1_7
T_18_22_wire_logic_cluster/lc_7/in_1

End 

Net : sEEACQZ0Z_7
T_15_19_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_47
T_17_22_sp4_h_l_4
T_18_22_lc_trk_g2_4
T_18_22_wire_logic_cluster/lc_7/in_3

T_15_19_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g1_7
T_14_20_wire_logic_cluster/lc_7/in_1

End 

Net : sEEDelayACQZ0Z_10
T_14_25_wire_logic_cluster/lc_0/out
T_13_24_lc_trk_g3_0
T_13_24_wire_logic_cluster/lc_2/in_3

End 

Net : sEEDelayACQ_i_10
T_13_24_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g2_2
T_13_24_input_2_2
T_13_24_wire_logic_cluster/lc_2/in_2

End 

Net : un7_spon_7
T_12_20_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_7/in_0

T_12_20_wire_logic_cluster/lc_7/out
T_13_19_sp4_v_t_47
T_13_23_lc_trk_g1_2
T_13_23_input_2_7
T_13_23_wire_logic_cluster/lc_7/in_2

T_12_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_42
T_14_22_sp4_h_l_7
T_18_22_sp4_h_l_7
T_18_22_lc_trk_g1_2
T_18_22_input_2_7
T_18_22_wire_logic_cluster/lc_7/in_2

T_12_20_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g3_7
T_11_19_wire_logic_cluster/lc_7/in_1

T_12_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_42
T_13_14_sp4_v_t_38
T_12_16_lc_trk_g1_3
T_12_16_wire_logic_cluster/lc_7/in_1

T_12_20_wire_logic_cluster/lc_7/out
T_11_21_lc_trk_g0_7
T_11_21_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g3_7
T_12_20_wire_logic_cluster/lc_7/in_1

T_12_20_wire_logic_cluster/lc_7/out
T_11_20_sp4_h_l_6
T_10_16_sp4_v_t_43
T_10_17_lc_trk_g2_3
T_10_17_input_2_7
T_10_17_wire_logic_cluster/lc_7/in_2

T_12_20_wire_logic_cluster/lc_7/out
T_11_20_sp4_h_l_6
T_10_16_sp4_v_t_43
T_7_16_sp4_h_l_6
T_9_16_lc_trk_g2_3
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

End 

Net : sCounter_i_7
T_13_19_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g2_7
T_14_20_input_2_7
T_14_20_wire_logic_cluster/lc_7/in_2

T_13_19_wire_logic_cluster/lc_7/out
T_13_19_sp4_h_l_3
T_13_19_lc_trk_g1_6
T_13_19_input_2_7
T_13_19_wire_logic_cluster/lc_7/in_2

End 

Net : un7_spon_8
T_12_21_wire_logic_cluster/lc_0/out
T_13_19_sp4_v_t_44
T_13_23_sp4_v_t_37
T_13_24_lc_trk_g2_5
T_13_24_wire_logic_cluster/lc_0/in_1

T_12_21_wire_logic_cluster/lc_0/out
T_12_18_sp4_v_t_40
T_12_19_lc_trk_g2_0
T_12_19_wire_logic_cluster/lc_4/in_0

T_12_21_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g3_0
T_13_20_wire_logic_cluster/lc_0/in_3

T_12_21_wire_logic_cluster/lc_0/out
T_12_19_sp4_v_t_45
T_13_23_sp4_h_l_2
T_17_23_sp4_h_l_10
T_18_23_lc_trk_g2_2
T_18_23_input_2_0
T_18_23_wire_logic_cluster/lc_0/in_2

T_12_21_wire_logic_cluster/lc_0/out
T_12_19_sp4_v_t_45
T_12_15_sp4_v_t_46
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_0/in_1

T_12_21_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g3_0
T_11_21_wire_logic_cluster/lc_2/in_3

T_12_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g3_0
T_12_21_wire_logic_cluster/lc_0/in_1

T_12_21_wire_logic_cluster/lc_0/out
T_12_18_sp4_v_t_40
T_9_18_sp4_h_l_5
T_10_18_lc_trk_g3_5
T_10_18_input_2_0
T_10_18_wire_logic_cluster/lc_0/in_2

T_12_21_wire_logic_cluster/lc_0/out
T_12_21_sp4_h_l_5
T_11_17_sp4_v_t_47
T_8_17_sp4_h_l_10
T_9_17_lc_trk_g2_2
T_9_17_input_2_0
T_9_17_wire_logic_cluster/lc_0/in_2

End 

Net : sEEDelayACQ_i_11
T_13_24_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g0_3
T_13_24_input_2_3
T_13_24_wire_logic_cluster/lc_3/in_2

End 

Net : sEEDelayACQZ0Z_11
T_14_25_wire_logic_cluster/lc_1/out
T_13_24_lc_trk_g3_1
T_13_24_wire_logic_cluster/lc_3/in_3

End 

Net : un1_reset_rpi_inv_2_i_o3_16
T_11_19_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g0_7
T_11_18_wire_logic_cluster/lc_2/in_3

End 

Net : un1_reset_rpi_inv_2_i_o3_11
T_12_19_wire_logic_cluster/lc_4/out
T_11_19_lc_trk_g3_4
T_11_19_input_2_7
T_11_19_wire_logic_cluster/lc_7/in_2

End 

Net : sEEDelayACQ_i_12
T_13_24_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g2_4
T_13_24_input_2_4
T_13_24_wire_logic_cluster/lc_4/in_2

End 

Net : sEEDelayACQZ0Z_12
T_14_25_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g3_2
T_13_24_wire_logic_cluster/lc_4/in_3

End 

Net : N_6
T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_15_21_wire_logic_cluster/lc_4/out
T_14_21_sp4_h_l_0
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_15_21_wire_logic_cluster/lc_4/out
T_15_13_sp12_v_t_23
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_1/cen

T_15_21_wire_logic_cluster/lc_4/out
T_15_13_sp12_v_t_23
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_1/cen

End 

Net : sCounter_i_8
T_13_20_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g2_0
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

T_13_20_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g0_0
T_13_20_input_2_0
T_13_20_wire_logic_cluster/lc_0/in_2

End 

Net : un1_reset_rpi_inv_2_i_o3_12
T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_9_18_sp4_h_l_10
T_11_18_lc_trk_g2_7
T_11_18_wire_logic_cluster/lc_2/in_1

End 

Net : un7_spon_10
T_12_21_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_40
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_1/in_0

T_12_21_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g3_2
T_13_20_wire_logic_cluster/lc_2/in_3

T_12_21_wire_logic_cluster/lc_2/out
T_13_20_sp4_v_t_37
T_13_24_lc_trk_g1_0
T_13_24_wire_logic_cluster/lc_2/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_7_21_sp12_h_l_0
T_18_21_sp12_v_t_23
T_18_23_lc_trk_g3_4
T_18_23_wire_logic_cluster/lc_2/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_41
T_13_17_sp4_h_l_4
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_2/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_40
T_13_18_lc_trk_g3_0
T_13_18_wire_logic_cluster/lc_0/in_3

T_12_21_wire_logic_cluster/lc_2/out
T_12_21_lc_trk_g1_2
T_12_21_wire_logic_cluster/lc_2/in_1

T_12_21_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_45
T_10_18_sp4_h_l_2
T_10_18_lc_trk_g1_7
T_10_18_input_2_2
T_10_18_wire_logic_cluster/lc_2/in_2

T_12_21_wire_logic_cluster/lc_2/out
T_12_17_sp4_v_t_41
T_9_17_sp4_h_l_4
T_9_17_lc_trk_g1_1
T_9_17_input_2_2
T_9_17_wire_logic_cluster/lc_2/in_2

End 

Net : sEEDelayACQ_i_13
T_13_24_wire_logic_cluster/lc_5/out
T_13_24_lc_trk_g0_5
T_13_24_input_2_5
T_13_24_wire_logic_cluster/lc_5/in_2

End 

Net : sEEDelayACQZ0Z_13
T_14_25_wire_logic_cluster/lc_3/out
T_13_24_lc_trk_g3_3
T_13_24_wire_logic_cluster/lc_5/in_3

End 

Net : un7_spon_12
T_12_21_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_44
T_13_18_lc_trk_g2_4
T_13_18_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g3_4
T_13_20_wire_logic_cluster/lc_4/in_3

T_12_21_wire_logic_cluster/lc_4/out
T_13_20_sp4_v_t_41
T_13_24_lc_trk_g1_4
T_13_24_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_4/out
T_12_19_sp4_v_t_37
T_13_23_sp4_h_l_6
T_17_23_sp4_h_l_6
T_18_23_lc_trk_g3_6
T_18_23_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_4/out
T_11_21_sp4_h_l_0
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_5
T_12_17_lc_trk_g2_5
T_12_17_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_44
T_13_18_lc_trk_g2_4
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

T_12_21_wire_logic_cluster/lc_4/out
T_12_21_lc_trk_g3_4
T_12_21_wire_logic_cluster/lc_4/in_1

T_12_21_wire_logic_cluster/lc_4/out
T_11_21_sp4_h_l_0
T_10_17_sp4_v_t_40
T_10_18_lc_trk_g2_0
T_10_18_input_2_4
T_10_18_wire_logic_cluster/lc_4/in_2

T_12_21_wire_logic_cluster/lc_4/out
T_11_21_sp4_h_l_0
T_10_17_sp4_v_t_37
T_11_17_sp4_h_l_5
T_7_17_sp4_h_l_8
T_9_17_lc_trk_g3_5
T_9_17_input_2_4
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : un7_spon_13
T_12_21_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_46
T_13_18_lc_trk_g3_6
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

T_12_21_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g3_5
T_13_20_wire_logic_cluster/lc_5/in_3

T_12_21_wire_logic_cluster/lc_5/out
T_13_20_sp4_v_t_43
T_13_24_lc_trk_g0_6
T_13_24_wire_logic_cluster/lc_5/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_12_19_sp4_v_t_39
T_13_23_sp4_h_l_8
T_17_23_sp4_h_l_8
T_18_23_lc_trk_g3_0
T_18_23_input_2_5
T_18_23_wire_logic_cluster/lc_5/in_2

T_12_21_wire_logic_cluster/lc_5/out
T_12_14_sp12_v_t_22
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_5/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_46
T_13_18_lc_trk_g3_6
T_13_18_wire_logic_cluster/lc_0/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_12_21_lc_trk_g1_5
T_12_21_wire_logic_cluster/lc_5/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_11_21_sp4_h_l_2
T_10_17_sp4_v_t_42
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_5/in_1

T_12_21_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_46
T_10_17_sp4_h_l_5
T_9_17_lc_trk_g1_5
T_9_17_wire_logic_cluster/lc_5/in_1

End 

Net : sCounter_i_9
T_13_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_input_2_1
T_14_21_wire_logic_cluster/lc_1/in_2

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g2_1
T_13_20_input_2_1
T_13_20_wire_logic_cluster/lc_1/in_2

End 

Net : un7_spon_11
T_12_21_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_42
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_1/in_3

T_12_21_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_3/in_3

T_12_21_wire_logic_cluster/lc_3/out
T_13_20_sp4_v_t_39
T_13_24_lc_trk_g0_2
T_13_24_wire_logic_cluster/lc_3/in_1

T_12_21_wire_logic_cluster/lc_3/out
T_12_21_sp4_h_l_11
T_16_21_sp4_h_l_11
T_19_21_sp4_v_t_46
T_18_23_lc_trk_g0_0
T_18_23_wire_logic_cluster/lc_3/in_1

T_12_21_wire_logic_cluster/lc_3/out
T_12_17_sp4_v_t_43
T_13_17_sp4_h_l_11
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_3/in_1

T_12_21_wire_logic_cluster/lc_3/out
T_13_17_sp4_v_t_42
T_13_18_lc_trk_g2_2
T_13_18_wire_logic_cluster/lc_0/in_0

T_12_21_wire_logic_cluster/lc_3/out
T_12_21_lc_trk_g1_3
T_12_21_wire_logic_cluster/lc_3/in_1

T_12_21_wire_logic_cluster/lc_3/out
T_12_21_sp4_h_l_11
T_11_17_sp4_v_t_41
T_10_18_lc_trk_g3_1
T_10_18_wire_logic_cluster/lc_3/in_1

T_12_21_wire_logic_cluster/lc_3/out
T_12_21_sp4_h_l_11
T_11_17_sp4_v_t_41
T_8_17_sp4_h_l_4
T_9_17_lc_trk_g2_4
T_9_17_wire_logic_cluster/lc_3/in_1

End 

Net : sEEDelayACQZ0Z_14
T_14_25_wire_logic_cluster/lc_4/out
T_13_24_lc_trk_g3_4
T_13_24_wire_logic_cluster/lc_6/in_3

End 

Net : sEEDelayACQ_i_14
T_13_24_wire_logic_cluster/lc_6/out
T_13_24_lc_trk_g2_6
T_13_24_input_2_6
T_13_24_wire_logic_cluster/lc_6/in_2

End 

Net : N_67_i
T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_19_sp4_v_t_47
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_19_sp4_v_t_47
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_19_sp4_v_t_47
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_19_sp4_v_t_47
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_19_sp4_v_t_47
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_19_sp4_v_t_47
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_19_sp4_v_t_47
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_19_sp4_v_t_47
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_24_lc_trk_g2_2
T_15_24_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_24_lc_trk_g2_2
T_15_24_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_24_lc_trk_g2_2
T_15_24_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_24_lc_trk_g2_2
T_15_24_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_15_23_sp4_v_t_42
T_15_24_lc_trk_g2_2
T_15_24_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_2/cen

T_16_23_wire_logic_cluster/lc_1/out
T_16_23_sp4_h_l_7
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_2/cen

End 

Net : sEEACQ_i_10
T_18_23_wire_logic_cluster/lc_2/out
T_18_23_lc_trk_g0_2
T_18_23_input_2_2
T_18_23_wire_logic_cluster/lc_2/in_2

End 

Net : sEEACQZ0Z_10
T_17_21_wire_logic_cluster/lc_0/out
T_18_19_sp4_v_t_44
T_19_23_sp4_h_l_3
T_18_23_lc_trk_g0_3
T_18_23_wire_logic_cluster/lc_2/in_3

T_17_21_wire_logic_cluster/lc_0/out
T_14_21_sp12_h_l_0
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_2/in_1

End 

Net : sEEACQ_i_8
T_18_23_wire_logic_cluster/lc_0/out
T_18_23_lc_trk_g1_0
T_18_23_wire_logic_cluster/lc_0/in_1

End 

Net : sEEACQZ0Z_8
T_17_21_wire_logic_cluster/lc_6/out
T_18_20_sp4_v_t_45
T_18_23_lc_trk_g0_5
T_18_23_wire_logic_cluster/lc_0/in_3

T_17_21_wire_logic_cluster/lc_6/out
T_15_21_sp4_h_l_9
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_0/in_1

End 

Net : sEEDelayACQ_i_15
T_13_24_wire_logic_cluster/lc_7/out
T_13_24_lc_trk_g1_7
T_13_24_wire_logic_cluster/lc_7/in_1

End 

Net : sEEDelayACQZ0Z_15
T_14_25_wire_logic_cluster/lc_5/out
T_13_24_lc_trk_g3_5
T_13_24_wire_logic_cluster/lc_7/in_3

End 

Net : sCounter_i_10
T_13_20_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g2_2
T_14_21_input_2_2
T_14_21_wire_logic_cluster/lc_2/in_2

T_13_20_wire_logic_cluster/lc_2/out
T_13_20_lc_trk_g0_2
T_13_20_input_2_2
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : un7_spon_16
T_12_22_wire_logic_cluster/lc_0/out
T_12_20_sp4_v_t_45
T_12_16_sp4_v_t_45
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_7/in_0

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_sp4_h_l_5
T_14_22_lc_trk_g2_0
T_14_22_wire_logic_cluster/lc_0/in_0

T_12_22_wire_logic_cluster/lc_0/out
T_13_20_sp4_v_t_44
T_13_24_sp4_v_t_40
T_13_25_lc_trk_g3_0
T_13_25_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_sp4_h_l_5
T_16_22_sp4_h_l_5
T_19_22_sp4_v_t_40
T_18_24_lc_trk_g0_5
T_18_24_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_0/out
T_13_20_sp4_v_t_44
T_13_16_sp4_v_t_37
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_0/out
T_12_19_sp4_v_t_40
T_11_21_lc_trk_g0_5
T_11_21_wire_logic_cluster/lc_3/in_0

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_sp4_h_l_5
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_0/in_1

T_12_22_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g3_0
T_13_21_wire_logic_cluster/lc_0/in_3

T_12_22_wire_logic_cluster/lc_0/out
T_12_19_sp4_v_t_40
T_9_19_sp4_h_l_11
T_10_19_lc_trk_g3_3
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_sp4_h_l_5
T_11_18_sp4_v_t_47
T_8_18_sp4_h_l_10
T_9_18_lc_trk_g2_2
T_9_18_input_2_0
T_9_18_wire_logic_cluster/lc_0/in_2

End 

Net : un1_reset_rpi_inv_2_i_o3_13
T_11_18_wire_logic_cluster/lc_7/out
T_11_18_lc_trk_g1_7
T_11_18_wire_logic_cluster/lc_2/in_0

End 

Net : un1_reset_rpi_inv_2_i_o3_15
T_12_19_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g2_3
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

End 

Net : un7_spon_22
T_12_22_wire_logic_cluster/lc_6/out
T_12_16_sp12_v_t_23
T_12_19_lc_trk_g2_3
T_12_19_input_2_3
T_12_19_wire_logic_cluster/lc_3/in_2

T_12_22_wire_logic_cluster/lc_6/out
T_11_22_sp12_h_l_0
T_14_22_lc_trk_g1_0
T_14_22_wire_logic_cluster/lc_6/in_3

T_12_22_wire_logic_cluster/lc_6/out
T_13_21_sp4_v_t_45
T_13_25_lc_trk_g0_0
T_13_25_input_2_6
T_13_25_wire_logic_cluster/lc_6/in_2

T_12_22_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_41
T_13_24_sp4_h_l_4
T_17_24_sp4_h_l_7
T_18_24_lc_trk_g2_7
T_18_24_wire_logic_cluster/lc_6/in_1

T_12_22_wire_logic_cluster/lc_6/out
T_13_21_sp4_v_t_45
T_13_17_sp4_v_t_41
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_2/in_0

T_12_22_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_36
T_12_15_sp4_v_t_36
T_12_18_lc_trk_g0_4
T_12_18_input_2_6
T_12_18_wire_logic_cluster/lc_6/in_2

T_12_22_wire_logic_cluster/lc_6/out
T_12_22_lc_trk_g1_6
T_12_22_wire_logic_cluster/lc_6/in_1

T_12_22_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g2_6
T_13_21_wire_logic_cluster/lc_6/in_0

T_12_22_wire_logic_cluster/lc_6/out
T_12_22_sp4_h_l_1
T_11_18_sp4_v_t_36
T_10_19_lc_trk_g2_4
T_10_19_input_2_6
T_10_19_wire_logic_cluster/lc_6/in_2

T_12_22_wire_logic_cluster/lc_6/out
T_12_22_sp4_h_l_1
T_11_18_sp4_v_t_36
T_8_18_sp4_h_l_7
T_9_18_lc_trk_g3_7
T_9_18_input_2_6
T_9_18_wire_logic_cluster/lc_6/in_2

End 

Net : un7_spon_14
T_12_21_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_44
T_12_16_sp4_v_t_40
T_11_18_lc_trk_g0_5
T_11_18_input_2_7
T_11_18_wire_logic_cluster/lc_7/in_2

T_12_21_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_44
T_13_24_sp4_h_l_3
T_13_24_lc_trk_g1_6
T_13_24_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_6/in_3

T_12_21_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_41
T_13_23_sp4_h_l_10
T_17_23_sp4_h_l_1
T_18_23_lc_trk_g2_1
T_18_23_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_41
T_12_15_sp4_v_t_42
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g2_6
T_11_20_wire_logic_cluster/lc_1/in_1

T_12_21_wire_logic_cluster/lc_6/out
T_12_21_lc_trk_g1_6
T_12_21_wire_logic_cluster/lc_6/in_1

T_12_21_wire_logic_cluster/lc_6/out
T_11_21_sp4_h_l_4
T_10_17_sp4_v_t_44
T_10_18_lc_trk_g2_4
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

T_12_21_wire_logic_cluster/lc_6/out
T_11_21_sp4_h_l_4
T_10_17_sp4_v_t_44
T_7_17_sp4_h_l_3
T_9_17_lc_trk_g2_6
T_9_17_input_2_6
T_9_17_wire_logic_cluster/lc_6/in_2

End 

Net : un7_spon_15
T_12_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_38
T_9_18_sp4_h_l_9
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_7/in_1

T_12_21_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_7/in_3

T_12_21_wire_logic_cluster/lc_7/out
T_13_20_sp4_v_t_47
T_13_24_lc_trk_g1_2
T_13_24_input_2_7
T_13_24_wire_logic_cluster/lc_7/in_2

T_12_21_wire_logic_cluster/lc_7/out
T_13_19_sp4_v_t_42
T_14_23_sp4_h_l_1
T_18_23_sp4_h_l_4
T_18_23_lc_trk_g1_1
T_18_23_wire_logic_cluster/lc_7/in_1

T_12_21_wire_logic_cluster/lc_7/out
T_12_16_sp12_v_t_22
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_7/in_1

T_12_21_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g2_7
T_11_20_wire_logic_cluster/lc_1/in_0

T_12_21_wire_logic_cluster/lc_7/out
T_12_21_lc_trk_g3_7
T_12_21_wire_logic_cluster/lc_7/in_1

T_12_21_wire_logic_cluster/lc_7/out
T_12_18_sp4_v_t_38
T_9_18_sp4_h_l_3
T_10_18_lc_trk_g3_3
T_10_18_wire_logic_cluster/lc_7/in_1

T_12_21_wire_logic_cluster/lc_7/out
T_10_21_sp12_h_l_1
T_9_9_sp12_v_t_22
T_9_17_lc_trk_g3_1
T_9_17_wire_logic_cluster/lc_7/in_1

End 

Net : sEEACQ_i_9
T_18_23_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g0_1
T_18_23_input_2_1
T_18_23_wire_logic_cluster/lc_1/in_2

End 

Net : sCounter_i_11
T_13_20_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g2_3
T_14_21_input_2_3
T_14_21_wire_logic_cluster/lc_3/in_2

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g2_3
T_13_20_input_2_3
T_13_20_wire_logic_cluster/lc_3/in_2

End 

Net : sEEACQZ0Z_9
T_17_21_wire_logic_cluster/lc_7/out
T_18_20_sp4_v_t_47
T_18_23_lc_trk_g1_7
T_18_23_wire_logic_cluster/lc_1/in_3

T_17_21_wire_logic_cluster/lc_7/out
T_15_21_sp4_h_l_11
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_mem_27Z0Z_0
T_23_20_wire_logic_cluster/lc_0/out
T_23_18_sp4_v_t_45
T_20_22_sp4_h_l_8
T_19_22_sp4_v_t_45
T_18_25_lc_trk_g3_5
T_18_25_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_RNO_32Z0Z_3
T_18_25_wire_logic_cluster/lc_5/out
T_19_23_sp4_v_t_38
T_20_23_sp4_h_l_8
T_20_23_lc_trk_g0_5
T_20_23_input_2_7
T_20_23_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_data_2_39_ns_1_3
T_20_23_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g2_7
T_21_22_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_RNO_11Z0Z_3
T_21_22_wire_logic_cluster/lc_2/out
T_21_18_sp4_v_t_41
T_22_18_sp4_h_l_9
T_21_18_lc_trk_g1_1
T_21_18_wire_logic_cluster/lc_1/in_3

End 

Net : un7_spon_17
T_12_22_wire_logic_cluster/lc_1/out
T_13_18_sp4_v_t_38
T_10_18_sp4_h_l_9
T_11_18_lc_trk_g3_1
T_11_18_wire_logic_cluster/lc_7/in_3

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_7
T_14_22_lc_trk_g3_2
T_14_22_wire_logic_cluster/lc_1/in_0

T_12_22_wire_logic_cluster/lc_1/out
T_13_18_sp4_v_t_38
T_13_22_sp4_v_t_43
T_13_25_lc_trk_g1_3
T_13_25_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_7
T_16_22_sp4_h_l_7
T_19_22_sp4_v_t_37
T_18_24_lc_trk_g0_0
T_18_24_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_11_sp12_v_t_22
T_12_18_lc_trk_g2_2
T_12_18_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_7
T_11_18_sp4_v_t_37
T_11_20_lc_trk_g3_0
T_11_20_input_2_1
T_11_20_wire_logic_cluster/lc_1/in_2

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g1_1
T_12_22_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g2_1
T_13_21_wire_logic_cluster/lc_1/in_0

T_12_22_wire_logic_cluster/lc_1/out
T_11_22_sp4_h_l_10
T_10_18_sp4_v_t_47
T_10_19_lc_trk_g3_7
T_10_19_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_7
T_11_18_sp4_v_t_37
T_8_18_sp4_h_l_6
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_1/in_1

End 

Net : un7_spon_23
T_12_22_wire_logic_cluster/lc_7/out
T_12_19_sp4_v_t_38
T_9_19_sp4_h_l_3
T_11_19_lc_trk_g3_6
T_11_19_wire_logic_cluster/lc_7/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_14_22_lc_trk_g3_6
T_14_22_wire_logic_cluster/lc_7/in_0

T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_13_25_lc_trk_g1_2
T_13_25_input_2_7
T_13_25_wire_logic_cluster/lc_7/in_2

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_16_22_sp4_h_l_3
T_19_22_sp4_v_t_38
T_18_24_lc_trk_g1_3
T_18_24_wire_logic_cluster/lc_7/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_13_21_sp4_v_t_47
T_13_17_sp4_v_t_47
T_13_18_lc_trk_g3_7
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

T_12_22_wire_logic_cluster/lc_7/out
T_12_17_sp12_v_t_22
T_12_18_lc_trk_g2_6
T_12_18_wire_logic_cluster/lc_7/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_lc_trk_g1_7
T_12_22_wire_logic_cluster/lc_7/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_7/in_3

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_11_18_sp4_v_t_38
T_10_19_lc_trk_g2_6
T_10_19_wire_logic_cluster/lc_7/in_1

T_12_22_wire_logic_cluster/lc_7/out
T_12_22_sp4_h_l_3
T_11_18_sp4_v_t_38
T_8_18_sp4_h_l_9
T_9_18_lc_trk_g3_1
T_9_18_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_data_2_41_ns_1_3
T_21_18_wire_logic_cluster/lc_1/out
T_21_18_lc_trk_g3_1
T_21_18_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_2_3_cascade_
T_21_18_wire_logic_cluster/lc_5/ltout
T_21_18_wire_logic_cluster/lc_6/in_2

End 

Net : sCounter_i_12
T_13_20_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g2_4
T_14_21_input_2_4
T_14_21_wire_logic_cluster/lc_4/in_2

T_13_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g0_4
T_13_20_input_2_4
T_13_20_wire_logic_cluster/lc_4/in_2

End 

Net : sEEACQ_i_13
T_18_23_wire_logic_cluster/lc_5/out
T_18_23_lc_trk_g3_5
T_18_23_wire_logic_cluster/lc_5/in_1

End 

Net : sEEACQZ0Z_13
T_17_21_wire_logic_cluster/lc_3/out
T_18_18_sp4_v_t_47
T_18_22_sp4_v_t_36
T_18_23_lc_trk_g2_4
T_18_23_wire_logic_cluster/lc_5/in_3

T_17_21_wire_logic_cluster/lc_3/out
T_11_21_sp12_h_l_1
T_14_21_lc_trk_g1_1
T_14_21_wire_logic_cluster/lc_5/in_1

End 

Net : sSPI_MSB0LSB1_RNIO3VPZ0Z1
T_11_23_wire_logic_cluster/lc_5/out
T_10_23_lc_trk_g2_5
T_10_23_wire_logic_cluster/lc_4/in_3

End 

Net : un1_spi_data_miso_0_sqmuxa_1_i_0_N_3_0
T_10_23_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g2_4
T_11_22_wire_logic_cluster/lc_0/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g3_4
T_11_22_wire_logic_cluster/lc_1/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g2_4
T_11_22_wire_logic_cluster/lc_2/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g3_4
T_11_22_wire_logic_cluster/lc_3/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g2_4
T_11_22_wire_logic_cluster/lc_4/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g3_4
T_11_22_wire_logic_cluster/lc_5/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g2_4
T_11_22_wire_logic_cluster/lc_6/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g3_4
T_11_22_wire_logic_cluster/lc_7/in_0

End 

Net : sEEACQ_i_11
T_18_23_wire_logic_cluster/lc_3/out
T_18_23_lc_trk_g2_3
T_18_23_input_2_3
T_18_23_wire_logic_cluster/lc_3/in_2

End 

Net : sCounter_i_13
T_13_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g2_5
T_14_21_input_2_5
T_14_21_wire_logic_cluster/lc_5/in_2

T_13_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g2_5
T_13_20_input_2_5
T_13_20_wire_logic_cluster/lc_5/in_2

End 

Net : sEEACQZ0Z_11
T_17_21_wire_logic_cluster/lc_1/out
T_18_19_sp4_v_t_46
T_18_23_lc_trk_g1_3
T_18_23_wire_logic_cluster/lc_3/in_3

T_17_21_wire_logic_cluster/lc_1/out
T_13_21_sp12_h_l_1
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_data_2_39_ns_1_9
T_19_19_wire_logic_cluster/lc_7/out
T_19_16_sp4_v_t_38
T_19_17_lc_trk_g3_6
T_19_17_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_24Z0Z_6
T_17_20_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_36
T_18_22_sp4_v_t_44
T_18_25_lc_trk_g0_4
T_18_25_wire_logic_cluster/lc_4/in_0

End 

Net : sDAC_data_RNO_11Z0Z_9
T_19_17_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g3_2
T_20_16_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_data_RNO_31Z0Z_9
T_18_25_wire_logic_cluster/lc_4/out
T_19_23_sp4_v_t_36
T_19_19_sp4_v_t_36
T_20_19_sp4_h_l_6
T_19_19_lc_trk_g1_6
T_19_19_input_2_7
T_19_19_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_data_2_41_ns_1_9
T_20_16_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g2_6
T_20_16_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_2_9_cascade_
T_20_16_wire_logic_cluster/lc_1/ltout
T_20_16_wire_logic_cluster/lc_2/in_2

End 

Net : sEEACQ_i_14
T_18_23_wire_logic_cluster/lc_6/out
T_18_23_lc_trk_g2_6
T_18_23_input_2_6
T_18_23_wire_logic_cluster/lc_6/in_2

End 

Net : sEEACQZ0Z_14
T_17_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_5
T_18_21_sp4_v_t_40
T_18_23_lc_trk_g2_5
T_18_23_wire_logic_cluster/lc_6/in_3

T_17_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_5
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_26Z0Z_0
T_19_20_wire_logic_cluster/lc_0/out
T_19_18_sp4_v_t_45
T_19_22_sp4_v_t_41
T_18_25_lc_trk_g3_1
T_18_25_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_mem_27Z0Z_6
T_21_20_wire_logic_cluster/lc_6/out
T_22_19_sp4_v_t_45
T_19_23_sp4_h_l_8
T_18_23_sp4_v_t_45
T_18_25_lc_trk_g2_0
T_18_25_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_data_RNO_32Z0Z_9
T_18_25_wire_logic_cluster/lc_7/out
T_19_22_sp4_v_t_39
T_19_18_sp4_v_t_39
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_data_RNO_31Z0Z_3
T_19_25_wire_logic_cluster/lc_5/out
T_20_21_sp4_v_t_46
T_20_23_lc_trk_g3_3
T_20_23_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_mem_24Z0Z_0
T_17_20_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_40
T_17_21_sp4_v_t_45
T_18_25_sp4_h_l_2
T_19_25_lc_trk_g3_2
T_19_25_wire_logic_cluster/lc_5/in_0

End 

Net : sCounter_i_14
T_13_20_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g2_6
T_14_21_input_2_6
T_14_21_wire_logic_cluster/lc_6/in_2

T_13_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g2_6
T_13_20_input_2_6
T_13_20_wire_logic_cluster/lc_6/in_2

End 

Net : sEEACQ_i_12
T_18_23_wire_logic_cluster/lc_4/out
T_18_23_lc_trk_g0_4
T_18_23_input_2_4
T_18_23_wire_logic_cluster/lc_4/in_2

End 

Net : sEEACQZ0Z_12
T_17_21_wire_logic_cluster/lc_2/out
T_18_20_sp4_v_t_37
T_18_23_lc_trk_g1_5
T_18_23_wire_logic_cluster/lc_4/in_0

T_17_21_wire_logic_cluster/lc_2/out
T_12_21_sp12_h_l_0
T_14_21_lc_trk_g0_7
T_14_21_wire_logic_cluster/lc_4/in_1

End 

Net : sEEACQ_i_15
T_18_23_wire_logic_cluster/lc_7/out
T_18_23_lc_trk_g2_7
T_18_23_input_2_7
T_18_23_wire_logic_cluster/lc_7/in_2

End 

Net : sEEACQZ0Z_15
T_17_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_7
T_18_21_sp4_v_t_42
T_18_23_lc_trk_g3_7
T_18_23_wire_logic_cluster/lc_7/in_3

T_17_21_wire_logic_cluster/lc_5/out
T_15_21_sp4_h_l_7
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_mem_17Z0Z_2
T_17_15_wire_logic_cluster/lc_2/out
T_18_14_sp4_v_t_37
T_18_18_sp4_v_t_38
T_18_22_sp4_v_t_46
T_18_26_lc_trk_g1_3
T_18_26_wire_logic_cluster/lc_6/in_0

End 

Net : sDAC_data_RNO_29Z0Z_5
T_18_26_wire_logic_cluster/lc_6/out
T_19_23_sp4_v_t_37
T_19_19_sp4_v_t_38
T_19_15_sp4_v_t_43
T_19_11_sp4_v_t_43
T_18_13_lc_trk_g0_6
T_18_13_input_2_2
T_18_13_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_data_2_32_ns_1_5
T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_RNO_10Z0Z_5_cascade_
T_18_13_wire_logic_cluster/lc_0/ltout
T_18_13_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_2_41_ns_1_5
T_18_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_2_5_cascade_
T_18_13_wire_logic_cluster/lc_5/ltout
T_18_13_wire_logic_cluster/lc_6/in_2

End 

Net : un4_sacqtime_cry_23_c_RNITTSZ0Z3
T_15_22_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_38
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_1/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_42
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_15_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_42
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_15_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_42
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_15_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_42
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_15_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_42
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_15_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_42
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_15_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_42
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_15_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_42
T_16_21_lc_trk_g2_2
T_16_21_wire_logic_cluster/lc_3/cen

T_15_22_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_38
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_0/in_3

T_15_22_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_3/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_5/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_7/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_15_21_lc_trk_g1_7
T_15_21_wire_logic_cluster/lc_0/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_2/in_3

T_15_22_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_4/in_3

T_15_22_wire_logic_cluster/lc_7/out
T_16_22_lc_trk_g0_7
T_16_22_wire_logic_cluster/lc_6/in_3

T_15_22_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_38
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_2/in_3

End 

Net : un1_sacqtime_cry_16_sf
T_14_22_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g0_0
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

End 

Net : sCounter_i_15
T_13_20_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g2_7
T_14_21_input_2_7
T_14_21_wire_logic_cluster/lc_7/in_2

T_13_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_data_RNO_32Z0Z_5
T_19_24_wire_logic_cluster/lc_3/out
T_20_21_sp4_v_t_47
T_19_24_lc_trk_g3_7
T_19_24_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_RNO_11Z0Z_5
T_19_24_wire_logic_cluster/lc_2/out
T_19_20_sp4_v_t_41
T_19_16_sp4_v_t_42
T_19_12_sp4_v_t_38
T_18_13_lc_trk_g2_6
T_18_13_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_2_39_ns_1_5_cascade_
T_19_24_wire_logic_cluster/lc_1/ltout
T_19_24_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_27Z0Z_2
T_21_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_9
T_17_20_sp4_h_l_9
T_20_20_sp4_v_t_39
T_19_24_lc_trk_g1_2
T_19_24_wire_logic_cluster/lc_3/in_0

End 

Net : N_76_i
T_14_23_wire_logic_cluster/lc_4/out
T_14_21_sp4_v_t_37
T_14_17_sp4_v_t_38
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_1/cen

End 

Net : sDAC_data_2_41_ns_1_4
T_21_17_wire_logic_cluster/lc_1/out
T_21_17_lc_trk_g3_1
T_21_17_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_2_32_ns_1_4
T_21_17_wire_logic_cluster/lc_2/out
T_21_17_lc_trk_g3_2
T_21_17_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_RNO_29Z0Z_4
T_21_25_wire_logic_cluster/lc_4/out
T_21_17_sp12_v_t_23
T_22_17_sp12_h_l_0
T_21_17_lc_trk_g0_0
T_21_17_input_2_2
T_21_17_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_data_RNO_10Z0Z_4_cascade_
T_21_17_wire_logic_cluster/lc_0/ltout
T_21_17_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_2_4_cascade_
T_21_17_wire_logic_cluster/lc_5/ltout
T_21_17_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_mem_17Z0Z_1
T_17_15_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_47
T_17_17_sp4_v_t_43
T_18_21_sp4_h_l_6
T_21_21_sp4_v_t_46
T_21_25_lc_trk_g1_3
T_21_25_wire_logic_cluster/lc_4/in_0

End 

Net : un1_sacqtime_cry_17_sf
T_14_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g2_1
T_14_22_input_2_1
T_14_22_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_26Z0Z_6
T_19_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_44
T_19_23_sp4_v_t_40
T_18_25_lc_trk_g1_5
T_18_25_wire_logic_cluster/lc_7/in_3

End 

Net : un7_spon_19
T_12_22_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_43
T_9_18_sp4_h_l_0
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_1/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_sp4_h_l_11
T_14_22_lc_trk_g2_6
T_14_22_wire_logic_cluster/lc_3/in_3

T_12_22_wire_logic_cluster/lc_3/out
T_13_21_sp4_v_t_39
T_13_25_lc_trk_g0_2
T_13_25_wire_logic_cluster/lc_3/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_sp4_h_l_11
T_16_22_sp4_h_l_2
T_19_22_sp4_v_t_42
T_18_24_lc_trk_g1_7
T_18_24_wire_logic_cluster/lc_3/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_43
T_13_18_sp4_h_l_11
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_3/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g3_3
T_11_21_wire_logic_cluster/lc_5/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_lc_trk_g1_3
T_12_22_wire_logic_cluster/lc_3/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_3/in_3

T_12_22_wire_logic_cluster/lc_3/out
T_12_22_sp4_h_l_11
T_11_18_sp4_v_t_41
T_10_19_lc_trk_g3_1
T_10_19_wire_logic_cluster/lc_3/in_1

T_12_22_wire_logic_cluster/lc_3/out
T_12_18_sp4_v_t_43
T_9_18_sp4_h_l_0
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_25Z0Z_6
T_20_25_wire_logic_cluster/lc_2/out
T_18_25_sp4_h_l_1
T_18_25_lc_trk_g1_4
T_18_25_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_data_2_6_cascade_
T_22_15_wire_logic_cluster/lc_5/ltout
T_22_15_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_32Z0Z_6
T_19_25_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g0_4
T_19_24_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_data_2_41_ns_1_6_cascade_
T_22_15_wire_logic_cluster/lc_4/ltout
T_22_15_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_data_2_39_ns_1_6
T_19_24_wire_logic_cluster/lc_7/out
T_19_23_lc_trk_g0_7
T_19_23_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_RNO_11Z0Z_6
T_19_23_wire_logic_cluster/lc_0/out
T_20_19_sp4_v_t_36
T_21_19_sp4_h_l_1
T_20_15_sp4_v_t_43
T_21_15_sp4_h_l_11
T_22_15_lc_trk_g2_3
T_22_15_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_27Z0Z_3
T_21_20_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_46
T_21_21_sp4_v_t_42
T_18_25_sp4_h_l_0
T_19_25_lc_trk_g3_0
T_19_25_wire_logic_cluster/lc_4/in_1

End 

Net : un1_sacqtime_cry_18_sf
T_14_22_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g0_2
T_14_22_input_2_2
T_14_22_wire_logic_cluster/lc_2/in_2

End 

Net : un7_spon_18
T_12_22_wire_logic_cluster/lc_2/out
T_12_22_sp4_h_l_9
T_14_22_lc_trk_g3_4
T_14_22_wire_logic_cluster/lc_2/in_3

T_12_22_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_40
T_10_18_sp4_h_l_11
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_1/in_3

T_12_22_wire_logic_cluster/lc_2/out
T_13_21_sp4_v_t_37
T_13_25_lc_trk_g1_0
T_13_25_wire_logic_cluster/lc_2/in_1

T_12_22_wire_logic_cluster/lc_2/out
T_12_22_sp4_h_l_9
T_16_22_sp4_h_l_9
T_19_22_sp4_v_t_44
T_18_24_lc_trk_g2_1
T_18_24_wire_logic_cluster/lc_2/in_1

T_12_22_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_40
T_10_18_sp4_h_l_11
T_13_14_sp4_v_t_46
T_12_18_lc_trk_g2_3
T_12_18_wire_logic_cluster/lc_2/in_1

T_12_22_wire_logic_cluster/lc_2/out
T_11_21_lc_trk_g2_2
T_11_21_wire_logic_cluster/lc_5/in_3

T_12_22_wire_logic_cluster/lc_2/out
T_12_22_sp4_h_l_9
T_12_22_lc_trk_g1_4
T_12_22_wire_logic_cluster/lc_2/in_1

T_12_22_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g2_2
T_13_21_wire_logic_cluster/lc_2/in_0

T_12_22_wire_logic_cluster/lc_2/out
T_13_19_sp4_v_t_45
T_10_19_sp4_h_l_8
T_10_19_lc_trk_g1_5
T_10_19_input_2_2
T_10_19_wire_logic_cluster/lc_2/in_2

T_12_22_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_40
T_10_18_sp4_h_l_11
T_9_18_lc_trk_g1_3
T_9_18_input_2_2
T_9_18_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_8_13_0_
T_12_19_wire_logic_cluster/carry_in_mux/cout
T_12_19_wire_logic_cluster/lc_0/in_3

End 

Net : LED_ACQ_c_i
T_11_21_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_38
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_0/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_38
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_2/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_38
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_4/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_17_sp4_v_t_38
T_12_20_lc_trk_g0_6
T_12_20_wire_logic_cluster/lc_6/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g1_1
T_12_21_wire_logic_cluster/lc_2/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g1_1
T_12_21_wire_logic_cluster/lc_4/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g1_1
T_12_21_wire_logic_cluster/lc_6/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g1_1
T_12_21_wire_logic_cluster/lc_0/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g2_1
T_12_22_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g2_1
T_12_22_wire_logic_cluster/lc_3/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g2_1
T_12_22_wire_logic_cluster/lc_5/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_3/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_5/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g2_1
T_12_20_wire_logic_cluster/lc_7/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g2_1
T_12_22_wire_logic_cluster/lc_7/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g0_1
T_12_21_wire_logic_cluster/lc_3/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g0_1
T_12_21_wire_logic_cluster/lc_5/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g0_1
T_12_21_wire_logic_cluster/lc_7/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_21_lc_trk_g0_1
T_12_21_wire_logic_cluster/lc_1/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_0/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_2/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_4/in_0

T_11_21_wire_logic_cluster/lc_1/out
T_12_22_lc_trk_g3_1
T_12_22_wire_logic_cluster/lc_6/in_0

End 

Net : un4_speriod_cry_23_THRU_CO
T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_11_21_lc_trk_g2_0
T_11_21_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_3/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_37
T_12_11_sp4_v_t_37
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_12_13_sp4_v_t_46
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_3/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g1_0
T_11_20_wire_logic_cluster/lc_2/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_37
T_12_11_sp4_v_t_37
T_12_15_lc_trk_g1_0
T_12_15_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_12_13_sp4_v_t_46
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_12_13_sp4_v_t_46
T_12_9_sp4_v_t_39
T_12_11_lc_trk_g3_2
T_12_11_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_37
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_17_sp4_v_t_45
T_9_21_sp4_h_l_1
T_11_21_lc_trk_g3_4
T_11_21_wire_logic_cluster/lc_4/in_3

End 

Net : sEEPeriod_i_0
T_12_16_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g0_0
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

End 

Net : sEEPeriodZ0Z_0
T_11_15_wire_logic_cluster/lc_0/out
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_0/in_3

End 

Net : un1_sacqtime_cry_20_sf
T_14_22_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g2_4
T_14_22_input_2_4
T_14_22_wire_logic_cluster/lc_4/in_2

End 

Net : un1_sacqtime_cry_19_sf
T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g0_3
T_14_22_input_2_3
T_14_22_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_data_RNO_31Z0Z_6
T_18_25_wire_logic_cluster/lc_3/out
T_19_24_lc_trk_g2_3
T_19_24_input_2_7
T_19_24_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_24Z0Z_3
T_17_20_wire_logic_cluster/lc_2/out
T_18_19_sp4_v_t_37
T_18_23_sp4_v_t_38
T_18_25_lc_trk_g3_3
T_18_25_wire_logic_cluster/lc_3/in_1

End 

Net : sEEPeriod_i_1
T_12_16_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g2_1
T_12_16_input_2_1
T_12_16_wire_logic_cluster/lc_1/in_2

End 

Net : sEEPeriodZ0Z_1
T_11_15_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g3_1
T_12_16_wire_logic_cluster/lc_1/in_3

End 

Net : un1_sacqtime_cry_21_sf
T_14_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g0_5
T_14_22_input_2_5
T_14_22_wire_logic_cluster/lc_5/in_2

End 

Net : N_31_i
T_16_23_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_2/out
T_16_24_lc_trk_g0_2
T_16_24_wire_logic_cluster/lc_3/cen

T_16_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_0/cen

T_16_23_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g2_2
T_17_22_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_mem_26Z0Z_2
T_19_20_wire_logic_cluster/lc_2/out
T_19_18_sp12_v_t_23
T_19_24_lc_trk_g2_4
T_19_24_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_RNO_19Z0Z_9
T_19_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g1_0
T_19_21_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_2_24_ns_1_9
T_19_21_wire_logic_cluster/lc_2/out
T_20_17_sp4_v_t_40
T_20_13_sp4_v_t_36
T_19_14_lc_trk_g2_4
T_19_14_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_14Z0Z_6
T_22_20_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_36
T_19_21_sp4_h_l_1
T_19_21_lc_trk_g1_4
T_19_21_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_15Z0Z_6
T_23_17_wire_logic_cluster/lc_6/out
T_21_17_sp4_h_l_9
T_20_17_sp4_v_t_44
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_data_RNO_2Z0Z_9
T_19_14_wire_logic_cluster/lc_3/out
T_17_14_sp4_h_l_3
T_20_14_sp4_v_t_38
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_1/in_1

End 

Net : sEEPeriod_i_2
T_12_16_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g0_2
T_12_16_input_2_2
T_12_16_wire_logic_cluster/lc_2/in_2

End 

Net : sEEPeriodZ0Z_2
T_11_15_wire_logic_cluster/lc_2/out
T_12_16_lc_trk_g3_2
T_12_16_wire_logic_cluster/lc_2/in_3

End 

Net : un1_sacqtime_cry_22_sf
T_14_22_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g0_6
T_14_22_input_2_6
T_14_22_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_2_32_ns_1_3
T_21_18_wire_logic_cluster/lc_2/out
T_21_18_lc_trk_g1_2
T_21_18_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_RNO_10Z0Z_3_cascade_
T_21_18_wire_logic_cluster/lc_0/ltout
T_21_18_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_RNO_29Z0Z_3
T_22_23_wire_logic_cluster/lc_6/out
T_22_20_sp4_v_t_36
T_22_16_sp4_v_t_44
T_21_18_lc_trk_g0_2
T_21_18_input_2_2
T_21_18_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_17Z0Z_0
T_17_15_wire_logic_cluster/lc_0/out
T_17_11_sp12_v_t_23
T_18_23_sp12_h_l_0
T_22_23_lc_trk_g1_3
T_22_23_wire_logic_cluster/lc_6/in_0

End 

Net : sDAC_mem_26Z0Z_3
T_19_20_wire_logic_cluster/lc_3/out
T_19_19_sp12_v_t_22
T_19_25_lc_trk_g2_5
T_19_25_wire_logic_cluster/lc_4/in_3

End 

Net : sEEPeriod_i_3
T_12_16_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g0_3
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

End 

Net : sEEPeriodZ0Z_3
T_11_15_wire_logic_cluster/lc_3/out
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_3/in_3

End 

Net : un1_reset_rpi_inv_2_i_1_1_0_cascade_
T_13_18_wire_logic_cluster/lc_3/ltout
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : un1_reset_rpi_inv_2_i_1
T_13_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g1_4
T_13_18_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_16Z0Z_1
T_23_24_wire_logic_cluster/lc_0/out
T_23_21_sp4_v_t_40
T_20_25_sp4_h_l_10
T_21_25_lc_trk_g3_2
T_21_25_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_data_RNO_14Z0Z_7
T_22_14_wire_logic_cluster/lc_5/out
T_22_13_sp4_v_t_42
T_19_13_sp4_h_l_1
T_19_13_lc_trk_g0_4
T_19_13_input_2_2
T_19_13_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_data_2_7_cascade_
T_19_13_wire_logic_cluster/lc_5/ltout
T_19_13_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_1Z0Z_7
T_19_13_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g1_3
T_19_13_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_mem_32Z0Z_4
T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_18_14_sp4_h_l_5
T_22_14_sp4_h_l_5
T_22_14_lc_trk_g0_0
T_22_14_input_2_6
T_22_14_wire_logic_cluster/lc_6/in_2

T_17_16_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_37
T_18_14_sp4_h_l_5
T_22_14_sp4_h_l_5
T_22_14_lc_trk_g0_0
T_22_14_input_2_4
T_22_14_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_27Z0Z_7
T_22_14_wire_logic_cluster/lc_6/out
T_22_14_lc_trk_g2_6
T_22_14_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_2_14_ns_1_7_cascade_
T_19_13_wire_logic_cluster/lc_2/ltout
T_19_13_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_mem_25Z0Z_3
T_20_25_wire_logic_cluster/lc_5/out
T_19_25_sp4_h_l_2
T_18_25_lc_trk_g0_2
T_18_25_wire_logic_cluster/lc_3/in_3

End 

Net : sEEPeriod_i_4
T_12_16_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g2_4
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : sEEPeriodZ0Z_4
T_11_15_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_4/in_3

End 

Net : un1_sacqtime_cry_23_sf
T_14_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g2_7
T_14_22_input_2_7
T_14_22_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_data_RNO_18Z0Z_9_cascade_
T_19_21_wire_logic_cluster/lc_1/ltout
T_19_21_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_12Z0Z_6
T_24_22_wire_logic_cluster/lc_7/out
T_24_21_sp4_v_t_46
T_21_21_sp4_h_l_11
T_17_21_sp4_h_l_2
T_19_21_lc_trk_g3_7
T_19_21_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_RNO_14Z0Z_6
T_22_14_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g1_1
T_22_15_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_2_14_ns_1_6
T_22_15_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g2_1
T_22_15_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_32Z0Z_3
T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_19_16_sp4_h_l_6
T_22_12_sp4_v_t_37
T_22_14_lc_trk_g2_0
T_22_14_input_2_2
T_22_14_wire_logic_cluster/lc_2/in_2

T_17_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_3
T_19_16_sp4_h_l_6
T_22_12_sp4_v_t_37
T_22_14_lc_trk_g2_0
T_22_14_input_2_0
T_22_14_wire_logic_cluster/lc_0/in_2

End 

Net : sDAC_data_RNO_27Z0Z_6
T_22_14_wire_logic_cluster/lc_2/out
T_22_14_lc_trk_g2_2
T_22_14_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_RNO_1Z0Z_6
T_22_15_wire_logic_cluster/lc_0/out
T_22_15_lc_trk_g2_0
T_22_15_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_2_41_ns_1_8_cascade_
T_21_15_wire_logic_cluster/lc_4/ltout
T_21_15_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_data_2_32_ns_1_8
T_21_15_wire_logic_cluster/lc_1/out
T_21_15_sp4_h_l_7
T_21_15_lc_trk_g0_2
T_21_15_input_2_0
T_21_15_wire_logic_cluster/lc_0/in_2

End 

Net : sDAC_data_2_8_cascade_
T_21_15_wire_logic_cluster/lc_5/ltout
T_21_15_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_10Z0Z_8
T_21_15_wire_logic_cluster/lc_0/out
T_21_15_lc_trk_g1_0
T_21_15_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_data_RNO_29Z0Z_8
T_19_15_wire_logic_cluster/lc_4/out
T_20_15_sp12_h_l_0
T_21_15_lc_trk_g1_4
T_21_15_input_2_1
T_21_15_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_17Z0Z_5
T_17_15_wire_logic_cluster/lc_5/out
T_17_15_sp12_h_l_1
T_19_15_lc_trk_g0_6
T_19_15_wire_logic_cluster/lc_4/in_0

End 

Net : sDAC_mem_25Z0Z_0
T_20_25_wire_logic_cluster/lc_0/out
T_19_25_lc_trk_g2_0
T_19_25_wire_logic_cluster/lc_5/in_3

End 

Net : sAddressZ0Z_6
T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_5/out
T_14_16_sp4_h_l_2
T_17_12_sp4_v_t_45
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_5/in_0

End 

Net : N_279
T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_4/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_5/in_0

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_2/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_1/in_0

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_3/in_0

End 

Net : sDAC_mem_3_1_sqmuxa
T_19_12_wire_logic_cluster/lc_4/out
T_19_4_sp12_v_t_23
T_19_10_sp4_v_t_39
T_20_14_sp4_h_l_8
T_24_14_sp4_h_l_8
T_23_14_sp4_v_t_39
T_20_18_sp4_h_l_7
T_22_18_lc_trk_g2_2
T_22_18_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_4/out
T_19_4_sp12_v_t_23
T_19_10_sp4_v_t_39
T_20_14_sp4_h_l_8
T_24_14_sp4_h_l_8
T_23_14_sp4_v_t_39
T_22_16_lc_trk_g0_2
T_22_16_wire_logic_cluster/lc_5/cen

T_19_12_wire_logic_cluster/lc_4/out
T_19_4_sp12_v_t_23
T_19_10_sp4_v_t_39
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_5/cen

T_19_12_wire_logic_cluster/lc_4/out
T_19_4_sp12_v_t_23
T_19_10_sp4_v_t_39
T_16_14_sp4_h_l_7
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_3/cen

T_19_12_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_41
T_21_15_sp4_h_l_10
T_20_15_sp4_v_t_47
T_20_17_lc_trk_g2_2
T_20_17_wire_logic_cluster/lc_4/cen

T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp4_h_l_8
T_19_12_sp4_v_t_39
T_20_16_sp4_h_l_2
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_4/out
T_19_4_sp12_v_t_23
T_19_10_sp4_v_t_39
T_18_12_lc_trk_g0_2
T_18_12_wire_logic_cluster/lc_1/cen

T_19_12_wire_logic_cluster/lc_4/out
T_19_4_sp12_v_t_23
T_19_10_sp4_v_t_39
T_19_14_lc_trk_g0_2
T_19_14_wire_logic_cluster/lc_1/cen

End 

Net : sDAC_mem_30_1_sqmuxa_0_a2_1_0
T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_19_16_sp4_h_l_7
T_18_16_sp4_v_t_42
T_18_12_sp4_v_t_47
T_19_12_sp4_h_l_10
T_19_12_lc_trk_g1_7
T_19_12_input_2_6
T_19_12_wire_logic_cluster/lc_6/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_19_16_sp4_h_l_7
T_18_16_sp4_v_t_42
T_17_17_lc_trk_g3_2
T_17_17_input_2_5
T_17_17_wire_logic_cluster/lc_5/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_21_16_sp4_h_l_9
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_4/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_14_16_sp12_h_l_0
T_19_16_sp4_h_l_7
T_22_12_sp4_v_t_36
T_22_8_sp4_v_t_44
T_21_11_lc_trk_g3_4
T_21_11_input_2_5
T_21_11_wire_logic_cluster/lc_5/in_2

End 

Net : sAddressZ0Z_7
T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_input_2_3
T_15_16_wire_logic_cluster/lc_3/in_2

T_15_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_42
T_17_14_sp4_h_l_7
T_17_14_lc_trk_g1_2
T_17_14_input_2_5
T_17_14_wire_logic_cluster/lc_5/in_2

End 

Net : sEEPeriod_i_5
T_12_16_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g2_5
T_12_16_input_2_5
T_12_16_wire_logic_cluster/lc_5/in_2

End 

Net : sEEPeriodZ0Z_5
T_11_15_wire_logic_cluster/lc_5/out
T_12_16_lc_trk_g3_5
T_12_16_wire_logic_cluster/lc_5/in_3

End 

Net : g2_0_cascade_
T_12_15_wire_logic_cluster/lc_3/ltout
T_12_15_wire_logic_cluster/lc_4/in_2

End 

Net : g2_0_1_cascade_
T_12_14_wire_logic_cluster/lc_3/ltout
T_12_14_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_29Z0Z_6
T_19_25_wire_logic_cluster/lc_6/out
T_19_23_sp4_v_t_41
T_19_19_sp4_v_t_42
T_19_15_sp4_v_t_42
T_20_15_sp4_h_l_7
T_22_15_lc_trk_g2_2
T_22_15_input_2_2
T_22_15_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_data_2_32_ns_1_6_cascade_
T_22_15_wire_logic_cluster/lc_2/ltout
T_22_15_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_mem_17Z0Z_3
T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_17_21_sp4_v_t_38
T_18_25_sp4_h_l_9
T_19_25_lc_trk_g2_1
T_19_25_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_data_RNO_10Z0Z_6_cascade_
T_22_15_wire_logic_cluster/lc_3/ltout
T_22_15_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_16Z0Z_2
T_18_26_wire_logic_cluster/lc_7/out
T_18_26_lc_trk_g2_7
T_18_26_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_data_RNO_19Z0Z_7
T_22_21_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g1_0
T_22_21_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_RNO_19Z0Z_5
T_18_19_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g1_0
T_18_19_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_RNO_2Z0Z_6
T_21_16_wire_logic_cluster/lc_7/out
T_22_15_lc_trk_g3_7
T_22_15_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_2_24_ns_1_7
T_22_21_wire_logic_cluster/lc_2/out
T_22_18_sp4_v_t_44
T_22_14_sp4_v_t_44
T_19_14_sp4_h_l_3
T_18_14_lc_trk_g1_3
T_18_14_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_data_2_24_ns_1_5
T_18_19_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_41
T_18_11_sp4_v_t_42
T_18_12_lc_trk_g2_2
T_18_12_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_data_2_24_ns_1_6
T_18_19_wire_logic_cluster/lc_4/out
T_19_19_sp4_h_l_8
T_22_15_sp4_v_t_45
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_data_RNO_2Z0Z_5
T_18_12_wire_logic_cluster/lc_7/out
T_18_13_lc_trk_g1_7
T_18_13_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_mem_15Z0Z_3
T_23_17_wire_logic_cluster/lc_3/out
T_23_17_sp4_h_l_11
T_19_17_sp4_h_l_2
T_18_17_sp4_v_t_39
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_RNO_2Z0Z_7
T_18_14_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g3_7
T_19_13_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_RNO_19Z0Z_6
T_18_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g2_5
T_18_19_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_15Z0Z_4
T_23_17_wire_logic_cluster/lc_4/out
T_24_17_sp4_h_l_8
T_23_17_sp4_v_t_39
T_22_21_lc_trk_g1_2
T_22_21_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_15Z0Z_2
T_23_17_wire_logic_cluster/lc_2/out
T_23_17_sp4_h_l_9
T_19_17_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_RNO_24Z0Z_5
T_19_24_wire_logic_cluster/lc_5/out
T_19_24_lc_trk_g0_5
T_19_24_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_31Z0Z_2
T_18_20_wire_logic_cluster/lc_2/out
T_16_20_sp4_h_l_1
T_19_20_sp4_v_t_43
T_19_24_lc_trk_g0_6
T_19_24_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_mem_16Z0Z_0
T_18_26_wire_logic_cluster/lc_3/out
T_19_23_sp4_v_t_47
T_20_23_sp4_h_l_3
T_22_23_lc_trk_g3_6
T_22_23_wire_logic_cluster/lc_6/in_3

End 

Net : g2_0_4
T_11_20_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g1_2
T_10_21_wire_logic_cluster/lc_3/in_0

End 

Net : g2_0_0_cascade_
T_12_15_wire_logic_cluster/lc_0/ltout
T_12_15_wire_logic_cluster/lc_1/in_2

End 

Net : g2_0_2_cascade_
T_12_14_wire_logic_cluster/lc_0/ltout
T_12_14_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_28Z0Z_2
T_21_23_wire_logic_cluster/lc_1/out
T_21_20_sp4_v_t_42
T_18_24_sp4_h_l_0
T_19_24_lc_trk_g3_0
T_19_24_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_data_RNO_23Z0Z_5
T_19_24_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g1_4
T_19_24_wire_logic_cluster/lc_2/in_3

End 

Net : sEEPeriod_i_6
T_12_16_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g2_6
T_12_16_input_2_6
T_12_16_wire_logic_cluster/lc_6/in_2

End 

Net : sEEPeriodZ0Z_6
T_11_15_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g3_6
T_12_16_wire_logic_cluster/lc_6/in_3

End 

Net : g2_0_3
T_11_19_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g1_1
T_11_20_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_RNO_21Z0Z_8
T_20_22_wire_logic_cluster/lc_0/out
T_21_18_sp4_v_t_36
T_21_14_sp4_v_t_41
T_21_15_lc_trk_g3_1
T_21_15_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_mem_23Z0Z_5
T_16_13_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_43
T_17_16_sp4_v_t_39
T_18_20_sp4_h_l_2
T_21_20_sp4_v_t_39
T_20_22_lc_trk_g1_2
T_20_22_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_data_RNO_24Z0Z_7
T_20_22_wire_logic_cluster/lc_7/out
T_20_20_sp4_v_t_43
T_19_23_lc_trk_g3_3
T_19_23_wire_logic_cluster/lc_4/in_0

End 

Net : sDAC_data_RNO_11Z0Z_7
T_19_23_wire_logic_cluster/lc_4/out
T_20_23_sp12_h_l_0
T_19_11_sp12_v_t_23
T_19_13_lc_trk_g3_4
T_19_13_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_data_2_41_ns_1_7_cascade_
T_19_13_wire_logic_cluster/lc_4/ltout
T_19_13_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_mem_31Z0Z_4
T_18_20_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_6
T_20_22_lc_trk_g2_6
T_20_22_wire_logic_cluster/lc_7/in_1

End 

Net : sEEPeriod_i_7
T_12_16_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g0_7
T_12_16_input_2_7
T_12_16_wire_logic_cluster/lc_7/in_2

End 

Net : sEEPeriodZ0Z_7
T_11_15_wire_logic_cluster/lc_7/out
T_12_16_lc_trk_g3_7
T_12_16_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_data_RNO_21Z0Z_9
T_20_22_wire_logic_cluster/lc_2/out
T_20_19_sp4_v_t_44
T_20_15_sp4_v_t_40
T_20_16_lc_trk_g2_0
T_20_16_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_RNO_23Z0Z_7
T_19_25_wire_logic_cluster/lc_1/out
T_20_21_sp4_v_t_38
T_19_23_lc_trk_g0_3
T_19_23_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_28Z0Z_4
T_21_23_wire_logic_cluster/lc_2/out
T_21_23_sp4_h_l_9
T_20_23_sp4_v_t_38
T_19_25_lc_trk_g1_3
T_19_25_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_RNO_10Z0Z_9_cascade_
T_20_16_wire_logic_cluster/lc_5/ltout
T_20_16_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_mem_23Z0Z_6
T_16_13_wire_logic_cluster/lc_6/out
T_16_12_sp4_v_t_44
T_16_16_sp4_v_t_40
T_17_20_sp4_h_l_11
T_20_20_sp4_v_t_46
T_20_22_lc_trk_g2_3
T_20_22_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_data_RNO_24Z0Z_6
T_19_23_wire_logic_cluster/lc_7/out
T_19_23_lc_trk_g1_7
T_19_23_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_mem_30Z0Z_3
T_20_21_wire_logic_cluster/lc_3/out
T_21_21_sp4_h_l_6
T_20_21_sp4_v_t_43
T_19_23_lc_trk_g0_6
T_19_23_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_mem_14Z0Z_2
T_22_20_wire_logic_cluster/lc_2/out
T_20_20_sp4_h_l_1
T_19_16_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_data_2_24_ns_1_10
T_18_17_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g0_7
T_19_17_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_data_2_10_cascade_
T_20_18_wire_logic_cluster/lc_5/ltout
T_20_18_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_2Z0Z_10
T_19_17_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g2_4
T_20_18_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_RNO_19Z0Z_10
T_24_17_wire_logic_cluster/lc_6/out
T_23_17_sp4_h_l_4
T_19_17_sp4_h_l_4
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_mem_14Z0Z_7
T_22_20_wire_logic_cluster/lc_7/out
T_22_17_sp4_v_t_38
T_23_17_sp4_h_l_8
T_24_17_lc_trk_g3_0
T_24_17_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_data_RNO_11Z0Z_4
T_21_22_wire_logic_cluster/lc_6/out
T_21_16_sp12_v_t_23
T_21_17_lc_trk_g3_7
T_21_17_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_26Z0Z_1
T_19_20_wire_logic_cluster/lc_1/out
T_19_20_sp4_h_l_7
T_22_20_sp4_v_t_42
T_21_22_lc_trk_g0_7
T_21_22_wire_logic_cluster/lc_7/in_0

End 

Net : sDAC_data_2_39_ns_1_4_cascade_
T_21_22_wire_logic_cluster/lc_5/ltout
T_21_22_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_32Z0Z_4
T_21_22_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g1_7
T_21_22_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_mem_14Z0Z_3
T_22_20_wire_logic_cluster/lc_3/out
T_22_19_sp4_v_t_38
T_19_19_sp4_h_l_3
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_mem_31Z0Z_3
T_18_20_wire_logic_cluster/lc_3/out
T_19_17_sp4_v_t_47
T_19_21_sp4_v_t_47
T_19_23_lc_trk_g2_2
T_19_23_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_data_2_14_ns_1_10_cascade_
T_20_18_wire_logic_cluster/lc_2/ltout
T_20_18_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_data_RNO_1Z0Z_10
T_20_18_wire_logic_cluster/lc_3/out
T_20_18_lc_trk_g1_3
T_20_18_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_RNO_15Z0Z_10
T_22_18_wire_logic_cluster/lc_2/out
T_20_18_sp4_h_l_1
T_20_18_lc_trk_g0_4
T_20_18_input_2_2
T_20_18_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_data_RNO_27Z0Z_10
T_20_17_wire_logic_cluster/lc_5/out
T_20_17_lc_trk_g2_5
T_20_17_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_1Z0Z_7
T_16_15_wire_logic_cluster/lc_3/out
T_17_15_sp4_h_l_6
T_20_15_sp4_v_t_46
T_20_17_lc_trk_g2_3
T_20_17_input_2_5
T_20_17_wire_logic_cluster/lc_5/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_17_15_sp4_h_l_6
T_20_15_sp4_v_t_46
T_20_17_lc_trk_g2_3
T_20_17_input_2_3
T_20_17_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_mem_34Z0Z_7
T_19_9_wire_logic_cluster/lc_7/out
T_19_8_sp4_v_t_46
T_19_12_sp4_v_t_42
T_20_16_sp4_h_l_1
T_23_16_sp4_v_t_43
T_22_18_lc_trk_g1_6
T_22_18_input_2_1
T_22_18_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_RNO_14Z0Z_10
T_20_17_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_40
T_20_18_lc_trk_g3_5
T_20_18_wire_logic_cluster/lc_2/in_0

End 

Net : sDAC_data_2_6_bm_1_10_cascade_
T_22_18_wire_logic_cluster/lc_1/ltout
T_22_18_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_30Z0Z_2
T_20_21_wire_logic_cluster/lc_2/out
T_20_20_sp4_v_t_36
T_19_24_lc_trk_g1_1
T_19_24_wire_logic_cluster/lc_5/in_3

End 

Net : N_275
T_16_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_46
T_18_12_sp4_h_l_4
T_19_12_lc_trk_g3_4
T_19_12_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_sp12_h_l_1
T_23_16_lc_trk_g0_1
T_23_16_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_46
T_18_12_sp4_h_l_4
T_21_8_sp4_v_t_41
T_21_11_lc_trk_g1_1
T_21_11_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_16_sp12_h_l_1
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_46
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_46
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_5/out
T_16_14_sp4_v_t_39
T_13_18_sp4_h_l_2
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_13_15_sp4_h_l_1
T_12_11_sp4_v_t_36
T_11_12_lc_trk_g2_4
T_11_12_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_15_sp4_v_t_42
T_13_15_sp4_h_l_1
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_2/in_3

End 

Net : spi_mosi_ready64_prevZ0Z2
T_15_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_5/in_0

T_15_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_3/in_0

End 

Net : spi_mosi_ready64_prev3_e_0_RNICM2CZ0Z1
T_15_17_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g3_5
T_16_16_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_7/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g3_5
T_16_18_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_data_RNO_32Z0Z_7
T_19_23_wire_logic_cluster/lc_6/out
T_19_23_lc_trk_g2_6
T_19_23_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_27Z0Z_4
T_21_20_wire_logic_cluster/lc_4/out
T_22_19_sp4_v_t_41
T_19_23_sp4_h_l_9
T_19_23_lc_trk_g1_4
T_19_23_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_data_2_39_ns_1_7_cascade_
T_19_23_wire_logic_cluster/lc_3/ltout
T_19_23_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_13Z0Z_6
T_23_21_wire_logic_cluster/lc_4/out
T_16_21_sp12_h_l_0
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_data_RNO_30Z0Z_8
T_17_19_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_44
T_19_15_sp4_h_l_9
T_21_15_lc_trk_g2_4
T_21_15_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_19Z0Z_5
T_17_18_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_18Z0Z_5
T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_data_2_32_ns_1_10
T_20_18_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g2_1
T_20_18_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_RNO_29Z0Z_10
T_21_19_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g2_0
T_20_18_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_16Z0Z_7
T_18_26_wire_logic_cluster/lc_1/out
T_18_22_sp4_v_t_39
T_19_22_sp4_h_l_2
T_22_18_sp4_v_t_45
T_21_19_lc_trk_g3_5
T_21_19_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_data_RNO_10Z0Z_10
T_20_18_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g1_0
T_20_18_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_data_2_41_ns_1_10_cascade_
T_20_18_wire_logic_cluster/lc_4/ltout
T_20_18_wire_logic_cluster/lc_5/in_2

End 

Net : spi_mosi_ready64_prevZ0
T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_5/in_1

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_4/in_0

End 

Net : spi_mosi_ready64_prevZ0Z3
T_15_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_input_2_5
T_15_17_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_mem_16Z0Z_5
T_19_15_wire_logic_cluster/lc_5/out
T_19_15_lc_trk_g2_5
T_19_15_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_data_RNO_26Z0Z_7_cascade_
T_22_14_wire_logic_cluster/lc_4/ltout
T_22_14_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_mem_32Z0Z_7
T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_18_17_sp4_h_l_9
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_18_17_sp4_h_l_9
T_20_17_lc_trk_g2_4
T_20_17_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_6_1_sqmuxa
T_19_12_wire_logic_cluster/lc_5/out
T_19_12_sp12_h_l_1
T_23_12_sp4_h_l_4
T_22_12_sp4_v_t_41
T_22_16_sp4_v_t_42
T_22_17_lc_trk_g2_2
T_22_17_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_5/out
T_19_12_sp12_h_l_1
T_23_12_sp4_h_l_4
T_22_12_sp4_v_t_47
T_21_14_lc_trk_g2_2
T_21_14_wire_logic_cluster/lc_4/cen

T_19_12_wire_logic_cluster/lc_5/out
T_19_12_sp12_h_l_1
T_23_12_sp4_h_l_4
T_22_12_sp4_v_t_47
T_21_14_lc_trk_g2_2
T_21_14_wire_logic_cluster/lc_4/cen

T_19_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_43
T_17_11_sp4_h_l_6
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_43
T_17_11_sp4_h_l_6
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_5/out
T_20_11_sp4_v_t_43
T_17_11_sp4_h_l_6
T_17_11_lc_trk_g1_3
T_17_11_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_5/out
T_19_8_sp4_v_t_47
T_18_10_lc_trk_g2_2
T_18_10_wire_logic_cluster/lc_3/cen

T_19_12_wire_logic_cluster/lc_5/out
T_19_8_sp4_v_t_47
T_18_10_lc_trk_g2_2
T_18_10_wire_logic_cluster/lc_3/cen

End 

Net : sDAC_mem_17Z0Z_7
T_17_15_wire_logic_cluster/lc_7/out
T_16_15_sp4_h_l_6
T_19_15_sp4_v_t_46
T_20_19_sp4_h_l_5
T_21_19_lc_trk_g2_5
T_21_19_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_2_39_ns_1_8_cascade_
T_19_19_wire_logic_cluster/lc_1/ltout
T_19_19_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_27Z0Z_5
T_21_20_wire_logic_cluster/lc_5/out
T_21_19_sp4_v_t_42
T_18_19_sp4_h_l_1
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_data_RNO_11Z0Z_8
T_19_19_wire_logic_cluster/lc_2/out
T_19_15_sp4_v_t_41
T_16_15_sp4_h_l_4
T_20_15_sp4_h_l_0
T_21_15_lc_trk_g2_0
T_21_15_input_2_4
T_21_15_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_32Z0Z_8
T_19_19_wire_logic_cluster/lc_3/out
T_19_19_lc_trk_g1_3
T_19_19_wire_logic_cluster/lc_1/in_3

End 

Net : sTrigInternal_RNOZ0Z_0_cascade_
T_11_16_wire_logic_cluster/lc_4/ltout
T_11_16_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_mem_32Z0Z_6
T_17_16_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_40
T_18_15_lc_trk_g2_0
T_18_15_input_2_6
T_18_15_wire_logic_cluster/lc_6/in_2

T_17_16_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_40
T_18_15_lc_trk_g2_0
T_18_15_input_2_4
T_18_15_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_14Z0Z_9
T_18_15_wire_logic_cluster/lc_5/out
T_17_15_sp4_h_l_2
T_20_15_sp4_v_t_42
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_RNO_27Z0Z_9
T_18_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_RNO_1Z0Z_9_cascade_
T_20_16_wire_logic_cluster/lc_0/ltout
T_20_16_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_2_14_ns_1_9
T_20_16_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g0_3
T_20_16_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_RNO_15Z0Z_6
T_22_16_wire_logic_cluster/lc_2/out
T_22_15_lc_trk_g1_2
T_22_15_input_2_1
T_22_15_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_2_6_bm_1_6_cascade_
T_22_16_wire_logic_cluster/lc_1/ltout
T_22_16_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_2Z0Z_3
T_17_12_wire_logic_cluster/lc_3/out
T_11_12_sp12_h_l_1
T_22_12_sp12_v_t_22
T_22_16_lc_trk_g2_1
T_22_16_input_2_1
T_22_16_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_29Z0Z_2
T_19_22_wire_logic_cluster/lc_2/out
T_20_21_sp4_v_t_37
T_19_24_lc_trk_g2_5
T_19_24_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_data_RNO_24Z0Z_3
T_21_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_31Z0Z_0
T_18_20_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_45
T_19_22_sp4_h_l_8
T_21_22_lc_trk_g2_5
T_21_22_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_data_RNO_10Z0Z_7
T_19_13_wire_logic_cluster/lc_0/out
T_19_13_lc_trk_g3_0
T_19_13_wire_logic_cluster/lc_4/in_3

End 

Net : spi_mosi_ready
T_14_16_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_4/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_2_32_ns_1_7
T_20_14_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g2_3
T_19_13_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_18Z0Z_4
T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_data_RNO_30Z0Z_7
T_17_19_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_36
T_17_14_sp4_v_t_41
T_18_14_sp4_h_l_9
T_20_14_lc_trk_g3_4
T_20_14_input_2_3
T_20_14_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_mem_19Z0Z_4
T_17_18_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g1_4
T_17_19_wire_logic_cluster/lc_2/in_3

End 

Net : un1_reset_rpi_inv_2_i_1_cascade_
T_13_18_wire_logic_cluster/lc_4/ltout
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_mem_1Z0Z_2
T_16_15_wire_logic_cluster/lc_2/out
T_16_15_sp4_h_l_9
T_19_15_sp4_v_t_39
T_18_17_lc_trk_g0_2
T_18_17_wire_logic_cluster/lc_1/in_3

T_16_15_wire_logic_cluster/lc_2/out
T_16_15_sp4_h_l_9
T_19_15_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_data_RNO_14Z0Z_5
T_18_16_wire_logic_cluster/lc_7/out
T_18_11_sp12_v_t_22
T_18_13_lc_trk_g2_5
T_18_13_input_2_3
T_18_13_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_data_RNO_27Z0Z_5
T_18_17_wire_logic_cluster/lc_1/out
T_18_13_sp4_v_t_39
T_18_16_lc_trk_g1_7
T_18_16_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_data_2_14_ns_1_5_cascade_
T_18_13_wire_logic_cluster/lc_3/ltout
T_18_13_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_1Z0Z_5_cascade_
T_18_13_wire_logic_cluster/lc_4/ltout
T_18_13_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_data_2_24_ns_1_8
T_22_21_wire_logic_cluster/lc_4/out
T_22_13_sp12_v_t_23
T_22_16_lc_trk_g3_3
T_22_16_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_data_RNO_2Z0Z_8
T_22_16_wire_logic_cluster/lc_7/out
T_21_15_lc_trk_g3_7
T_21_15_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_RNO_19Z0Z_8
T_22_21_wire_logic_cluster/lc_6/out
T_22_21_lc_trk_g3_6
T_22_21_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_15Z0Z_5
T_23_17_wire_logic_cluster/lc_5/out
T_23_16_sp4_v_t_42
T_23_20_sp4_v_t_42
T_22_21_lc_trk_g3_2
T_22_21_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_data_RNO_18Z0Z_10
T_24_17_wire_logic_cluster/lc_5/out
T_23_17_sp4_h_l_2
T_19_17_sp4_h_l_5
T_18_17_lc_trk_g0_5
T_18_17_wire_logic_cluster/lc_7/in_0

End 

Net : sDAC_mem_12Z0Z_7
T_24_19_wire_logic_cluster/lc_0/out
T_24_16_sp4_v_t_40
T_24_17_lc_trk_g2_0
T_24_17_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_RNO_26Z0Z_6_cascade_
T_22_14_wire_logic_cluster/lc_0/ltout
T_22_14_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_13Z0Z_2
T_24_18_wire_logic_cluster/lc_2/out
T_19_18_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_data_RNO_18Z0Z_5_cascade_
T_18_19_wire_logic_cluster/lc_1/ltout
T_18_19_wire_logic_cluster/lc_2/in_2

End 

Net : N_278
T_23_16_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_40
T_20_19_sp4_h_l_10
T_22_19_lc_trk_g2_7
T_22_19_wire_logic_cluster/lc_1/in_0

T_23_16_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_37
T_20_14_sp4_h_l_6
T_16_14_sp4_h_l_2
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_3/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_37
T_20_14_sp4_h_l_6
T_16_14_sp4_h_l_2
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_7/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_23_16_lc_trk_g0_4
T_23_16_wire_logic_cluster/lc_2/in_0

T_23_16_wire_logic_cluster/lc_4/out
T_23_16_lc_trk_g0_4
T_23_16_wire_logic_cluster/lc_0/in_0

T_23_16_wire_logic_cluster/lc_4/out
T_24_12_sp4_v_t_44
T_24_13_lc_trk_g3_4
T_24_13_wire_logic_cluster/lc_0/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_23_16_lc_trk_g0_4
T_23_16_wire_logic_cluster/lc_6/in_0

T_23_16_wire_logic_cluster/lc_4/out
T_23_16_lc_trk_g0_4
T_23_16_wire_logic_cluster/lc_7/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_23_16_lc_trk_g0_4
T_23_16_wire_logic_cluster/lc_1/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_40
T_20_19_sp4_h_l_10
T_22_19_lc_trk_g2_7
T_22_19_wire_logic_cluster/lc_2/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_23_15_sp4_v_t_40
T_20_19_sp4_h_l_10
T_21_19_lc_trk_g2_2
T_21_19_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_12_1_sqmuxa
T_22_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_7
T_18_19_sp4_h_l_10
T_22_19_sp4_h_l_6
T_25_19_sp4_v_t_43
T_24_22_lc_trk_g3_3
T_24_22_wire_logic_cluster/lc_5/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_7
T_18_19_sp4_h_l_7
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_7
T_18_19_sp4_h_l_7
T_18_19_lc_trk_g0_2
T_18_19_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_1/out
T_23_17_sp4_v_t_46
T_23_19_lc_trk_g3_3
T_23_19_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_1/out
T_23_17_sp4_v_t_46
T_23_19_lc_trk_g3_3
T_23_19_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_17_sp4_v_t_47
T_22_21_lc_trk_g0_2
T_22_21_wire_logic_cluster/lc_1/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_17_sp4_v_t_47
T_22_21_lc_trk_g0_2
T_22_21_wire_logic_cluster/lc_1/cen

T_22_19_wire_logic_cluster/lc_1/out
T_22_19_sp4_h_l_7
T_24_19_lc_trk_g2_2
T_24_19_wire_logic_cluster/lc_6/cen

End 

Net : sDAC_mem_22Z0Z_7
T_14_15_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_47
T_15_13_sp4_h_l_3
T_19_13_sp4_h_l_3
T_20_13_lc_trk_g2_3
T_20_13_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_data_RNO_21Z0Z_10
T_20_13_wire_logic_cluster/lc_6/out
T_20_10_sp4_v_t_36
T_20_14_sp4_v_t_36
T_20_18_lc_trk_g0_1
T_20_18_wire_logic_cluster/lc_0/in_1

End 

Net : sEEPeriod_i_8
T_12_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g0_0
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

End 

Net : sEEPeriodZ0Z_8
T_13_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_RNO_31Z0Z_8_cascade_
T_19_19_wire_logic_cluster/lc_0/ltout
T_19_19_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_25Z0Z_5
T_20_24_wire_logic_cluster/lc_6/out
T_20_24_sp4_h_l_1
T_19_20_sp4_v_t_36
T_19_16_sp4_v_t_44
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_9_9_0_
T_13_15_wire_logic_cluster/carry_in_mux/cout
T_13_15_wire_logic_cluster/lc_0/in_3

End 

Net : un10_trig_prev_cry_7_THRU_CO
T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_11_15_sp4_v_t_45
T_11_19_sp4_v_t_46
T_10_22_lc_trk_g3_6
T_10_22_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_11_15_sp4_v_t_39
T_11_19_lc_trk_g0_2
T_11_19_wire_logic_cluster/lc_5/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g1_0
T_13_15_input_2_3
T_13_15_wire_logic_cluster/lc_3/in_2

T_13_15_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g2_0
T_12_14_input_2_2
T_12_14_wire_logic_cluster/lc_2/in_2

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g3_0
T_12_15_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g3_0
T_12_14_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_11_15_sp4_v_t_45
T_11_16_lc_trk_g3_5
T_11_16_wire_logic_cluster/lc_5/in_3

End 

Net : sTrigCounter_i_0
T_13_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g3_0
T_13_14_wire_logic_cluster/lc_0/in_1

End 

Net : sTrigCounterZ0Z_0
T_10_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_46
T_10_14_sp4_v_t_39
T_11_14_sp4_h_l_7
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_0/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_46
T_10_14_sp4_v_t_39
T_11_14_sp4_h_l_7
T_14_14_sp4_v_t_42
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_0/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_46
T_10_14_sp4_v_t_39
T_11_14_sp4_h_l_7
T_14_14_sp4_v_t_42
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_3/in_0

T_10_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_46
T_10_14_sp4_v_t_39
T_11_14_sp4_h_l_7
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_5/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_46
T_10_14_sp4_v_t_39
T_11_14_sp4_h_l_7
T_14_14_sp4_v_t_42
T_13_16_lc_trk_g0_7
T_13_16_wire_logic_cluster/lc_6/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_11_17_sp4_v_t_42
T_11_18_lc_trk_g2_2
T_11_18_wire_logic_cluster/lc_5/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_46
T_10_14_sp4_v_t_39
T_11_14_sp4_h_l_7
T_11_14_lc_trk_g0_2
T_11_14_wire_logic_cluster/lc_1/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_46
T_11_22_sp4_h_l_5
T_15_22_sp4_h_l_1
T_17_22_lc_trk_g2_4
T_17_22_wire_logic_cluster/lc_5/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_4/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_21_lc_trk_g1_3
T_10_21_wire_logic_cluster/lc_3/in_1

End 

Net : g1
T_10_22_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_RNO_18Z0Z_7_cascade_
T_22_21_wire_logic_cluster/lc_1/ltout
T_22_21_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_data_RNO_18Z0Z_6_cascade_
T_18_19_wire_logic_cluster/lc_3/ltout
T_18_19_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_13Z0Z_3
T_24_18_wire_logic_cluster/lc_3/out
T_24_15_sp4_v_t_46
T_21_19_sp4_h_l_4
T_17_19_sp4_h_l_0
T_18_19_lc_trk_g2_0
T_18_19_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_13Z0Z_4
T_24_18_wire_logic_cluster/lc_4/out
T_24_17_sp4_v_t_40
T_21_21_sp4_h_l_5
T_22_21_lc_trk_g3_5
T_22_21_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_mem_22Z0Z_0
T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_15_13_sp4_h_l_1
T_19_13_sp4_h_l_9
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_data_RNO_21Z0Z_3
T_20_13_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_47
T_21_16_sp4_v_t_47
T_21_18_lc_trk_g2_2
T_21_18_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_mem_26Z0Z_4
T_19_20_wire_logic_cluster/lc_4/out
T_19_19_sp4_v_t_40
T_19_23_lc_trk_g0_5
T_19_23_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_data_RNO_24Z0Z_4
T_20_22_wire_logic_cluster/lc_6/out
T_21_22_lc_trk_g1_6
T_21_22_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_31Z0Z_1
T_18_20_wire_logic_cluster/lc_1/out
T_19_18_sp4_v_t_46
T_20_22_sp4_h_l_5
T_20_22_lc_trk_g1_0
T_20_22_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_29Z0Z_4
T_19_22_wire_logic_cluster/lc_4/out
T_19_21_sp4_v_t_40
T_19_25_lc_trk_g1_5
T_19_25_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_data_RNO_27Z0Z_4
T_18_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_data_RNO_1Z0Z_4_cascade_
T_21_17_wire_logic_cluster/lc_4/ltout
T_21_17_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_data_2_14_ns_1_4_cascade_
T_21_17_wire_logic_cluster/lc_3/ltout
T_21_17_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_14Z0Z_4
T_22_20_wire_logic_cluster/lc_4/out
T_22_21_lc_trk_g1_4
T_22_21_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_1Z0Z_1
T_16_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_10
T_18_15_sp4_v_t_38
T_18_16_lc_trk_g3_6
T_18_16_input_2_5
T_18_16_wire_logic_cluster/lc_5/in_2

T_16_15_wire_logic_cluster/lc_1/out
T_15_15_sp4_h_l_10
T_18_15_sp4_v_t_38
T_18_16_lc_trk_g3_6
T_18_16_input_2_3
T_18_16_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_data_RNO_14Z0Z_4
T_18_16_wire_logic_cluster/lc_4/out
T_19_16_sp4_h_l_8
T_22_16_sp4_v_t_36
T_21_17_lc_trk_g2_4
T_21_17_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_RNO_15Z0Z_8
T_20_17_wire_logic_cluster/lc_2/out
T_21_14_sp4_v_t_45
T_21_15_lc_trk_g3_5
T_21_15_input_2_2
T_21_15_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_2Z0Z_5
T_17_12_wire_logic_cluster/lc_5/out
T_17_5_sp12_v_t_22
T_18_17_sp12_h_l_1
T_20_17_lc_trk_g1_6
T_20_17_input_2_1
T_20_17_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_2_6_bm_1_8_cascade_
T_20_17_wire_logic_cluster/lc_1/ltout
T_20_17_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_data_RNO_1Z0Z_8
T_21_15_wire_logic_cluster/lc_3/out
T_21_15_lc_trk_g1_3
T_21_15_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_2_14_ns_1_8_cascade_
T_21_15_wire_logic_cluster/lc_2/ltout
T_21_15_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_mem_27Z0Z_1
T_21_20_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_47
T_21_22_lc_trk_g0_2
T_21_22_wire_logic_cluster/lc_7/in_3

End 

Net : sEEPeriod_i_9
T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_input_2_1
T_12_17_wire_logic_cluster/lc_1/in_2

End 

Net : sEEPeriodZ0Z_9
T_13_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_16Z0Z_3
T_22_25_wire_logic_cluster/lc_0/out
T_19_25_sp12_h_l_0
T_19_25_lc_trk_g0_3
T_19_25_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_34Z0Z_5
T_19_9_wire_logic_cluster/lc_5/out
T_18_9_sp4_h_l_2
T_21_9_sp4_v_t_42
T_21_13_sp4_v_t_38
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_1/in_3

End 

Net : sPointerZ0Z_1
T_15_14_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_45
T_16_16_sp4_h_l_2
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_15_10_sp12_v_t_23
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_0/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_15_10_sp12_v_t_23
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_45
T_16_16_sp4_h_l_2
T_20_16_sp4_h_l_5
T_23_16_sp4_v_t_47
T_22_19_lc_trk_g3_7
T_22_19_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_45
T_16_16_sp4_h_l_2
T_20_16_sp4_h_l_5
T_23_16_sp4_v_t_47
T_22_19_lc_trk_g3_7
T_22_19_wire_logic_cluster/lc_7/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_36
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_4/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_36
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_36
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_12_14_sp12_h_l_0
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_45
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_45
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_7/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_45
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g1_0
T_15_14_wire_logic_cluster/lc_0/in_1

T_15_14_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g0_0
T_15_15_wire_logic_cluster/lc_7/in_1

End 

Net : sTrigCounter_i_1
T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_1/in_1

End 

Net : sTrigCounterZ0Z_1
T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_11_14_sp4_v_t_39
T_12_14_sp4_h_l_7
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_1/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_47
T_12_16_sp4_h_l_10
T_13_16_lc_trk_g3_2
T_13_16_wire_logic_cluster/lc_0/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_11_14_sp4_v_t_39
T_12_14_sp4_h_l_7
T_12_14_lc_trk_g0_2
T_12_14_wire_logic_cluster/lc_5/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_47
T_12_16_sp4_h_l_10
T_13_16_lc_trk_g3_2
T_13_16_input_2_3
T_13_16_wire_logic_cluster/lc_3/in_2

T_11_20_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_47
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_5/in_0

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_11_14_sp4_v_t_39
T_12_14_sp4_h_l_7
T_11_14_lc_trk_g1_7
T_11_14_wire_logic_cluster/lc_1/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_47
T_12_16_sp4_h_l_10
T_13_16_lc_trk_g3_2
T_13_16_wire_logic_cluster/lc_6/in_1

T_11_20_wire_logic_cluster/lc_5/out
T_11_18_sp4_v_t_39
T_12_22_sp4_h_l_2
T_16_22_sp4_h_l_10
T_17_22_lc_trk_g3_2
T_17_22_wire_logic_cluster/lc_6/in_3

T_11_20_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g2_5
T_11_20_wire_logic_cluster/lc_5/in_0

End 

Net : sDAC_data_RNO_23Z0Z_8
T_19_19_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g1_4
T_19_19_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_28Z0Z_5
T_21_23_wire_logic_cluster/lc_3/out
T_21_19_sp4_v_t_43
T_18_19_sp4_h_l_0
T_19_19_lc_trk_g3_0
T_19_19_wire_logic_cluster/lc_4/in_3

End 

Net : N_280
T_17_17_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_42
T_18_20_sp4_h_l_1
T_21_20_sp4_v_t_43
T_21_24_lc_trk_g1_6
T_21_24_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_42
T_18_20_sp4_h_l_1
T_20_20_lc_trk_g3_4
T_20_20_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_42
T_18_16_sp4_h_l_7
T_21_12_sp4_v_t_36
T_20_14_lc_trk_g1_1
T_20_14_wire_logic_cluster/lc_5/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_42
T_18_20_sp4_h_l_1
T_20_20_lc_trk_g3_4
T_20_20_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g0_5
T_16_18_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g0_5
T_16_18_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_22_19_sp4_h_l_8
T_22_19_lc_trk_g1_5
T_22_19_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g0_5
T_16_18_wire_logic_cluster/lc_0/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_42
T_18_20_sp4_h_l_1
T_20_20_lc_trk_g3_4
T_20_20_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_46
T_17_14_lc_trk_g3_6
T_17_14_wire_logic_cluster/lc_2/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_7/in_3

T_17_17_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_3/in_0

End 

Net : sDAC_mem_25_1_sqmuxa
T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_17_24_sp4_h_l_1
T_20_24_sp4_v_t_43
T_20_25_lc_trk_g3_3
T_20_25_wire_logic_cluster/lc_1/cen

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_17_24_sp4_h_l_1
T_20_24_sp4_v_t_43
T_20_25_lc_trk_g3_3
T_20_25_wire_logic_cluster/lc_1/cen

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_17_24_sp4_h_l_1
T_20_24_sp4_v_t_43
T_20_25_lc_trk_g3_3
T_20_25_wire_logic_cluster/lc_1/cen

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_20_20_sp4_v_t_47
T_20_24_lc_trk_g0_2
T_20_24_wire_logic_cluster/lc_0/cen

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_20_20_sp4_v_t_47
T_20_24_lc_trk_g0_2
T_20_24_wire_logic_cluster/lc_0/cen

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_20_20_sp4_v_t_47
T_20_24_lc_trk_g0_2
T_20_24_wire_logic_cluster/lc_0/cen

T_21_24_wire_logic_cluster/lc_0/out
T_21_24_sp4_h_l_5
T_20_20_sp4_v_t_47
T_20_24_lc_trk_g0_2
T_20_24_wire_logic_cluster/lc_0/cen

T_21_24_wire_logic_cluster/lc_0/out
T_22_22_sp4_v_t_44
T_21_24_lc_trk_g0_2
T_21_24_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_mem_2Z0Z_7
T_17_12_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_47
T_19_15_sp4_h_l_4
T_22_15_sp4_v_t_44
T_22_18_lc_trk_g0_4
T_22_18_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_RNO_20Z0Z_10
T_20_20_wire_logic_cluster/lc_0/out
T_21_17_sp4_v_t_41
T_20_18_lc_trk_g3_1
T_20_18_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_data_RNO_14Z0Z_3
T_20_17_wire_logic_cluster/lc_7/out
T_21_18_lc_trk_g3_7
T_21_18_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_RNO_1Z0Z_3_cascade_
T_21_18_wire_logic_cluster/lc_4/ltout
T_21_18_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_mem_20Z0Z_7
T_23_12_wire_logic_cluster/lc_0/out
T_22_12_sp4_h_l_8
T_21_12_sp4_v_t_45
T_21_16_sp4_v_t_41
T_20_20_lc_trk_g1_4
T_20_20_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_RNO_27Z0Z_3
T_18_17_wire_logic_cluster/lc_0/out
T_18_17_sp4_h_l_5
T_20_17_lc_trk_g2_0
T_20_17_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_mem_1Z0Z_0
T_16_15_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_45
T_13_17_sp4_h_l_1
T_17_17_sp4_h_l_9
T_18_17_lc_trk_g3_1
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

T_16_15_wire_logic_cluster/lc_0/out
T_16_13_sp4_v_t_45
T_13_17_sp4_h_l_1
T_17_17_sp4_h_l_9
T_21_17_sp4_h_l_0
T_20_17_lc_trk_g0_0
T_20_17_input_2_6
T_20_17_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_2_14_ns_1_3_cascade_
T_21_18_wire_logic_cluster/lc_3/ltout
T_21_18_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_15Z0Z_3
T_18_12_wire_logic_cluster/lc_2/out
T_18_10_sp12_v_t_23
T_18_14_sp4_v_t_41
T_19_18_sp4_h_l_10
T_21_18_lc_trk_g2_7
T_21_18_input_2_3
T_21_18_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_mem_34Z0Z_0
T_19_9_wire_logic_cluster/lc_0/out
T_19_9_sp4_h_l_5
T_18_9_sp4_v_t_46
T_18_12_lc_trk_g0_6
T_18_12_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_2_6_bm_1_3_cascade_
T_18_12_wire_logic_cluster/lc_1/ltout
T_18_12_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_22Z0Z_1
T_17_13_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_46
T_18_15_sp4_v_t_42
T_19_19_sp4_h_l_1
T_21_19_lc_trk_g3_4
T_21_19_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_data_RNO_21Z0Z_4
T_21_19_wire_logic_cluster/lc_6/out
T_21_13_sp12_v_t_23
T_21_17_lc_trk_g2_0
T_21_17_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_data_RNO_30Z0Z_4
T_18_18_wire_logic_cluster/lc_4/out
T_18_17_sp4_v_t_40
T_19_17_sp4_h_l_10
T_21_17_lc_trk_g2_7
T_21_17_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_RNO_19Z0Z_3
T_23_19_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g1_0
T_23_19_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_RNO_2Z0Z_3
T_22_17_wire_logic_cluster/lc_7/out
T_21_18_lc_trk_g1_7
T_21_18_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_mem_1Z0Z_4
T_22_14_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g2_7
T_22_14_wire_logic_cluster/lc_6/in_3

T_22_14_wire_logic_cluster/lc_7/out
T_22_14_lc_trk_g2_7
T_22_14_wire_logic_cluster/lc_4/in_3

End 

Net : sEEPeriodZ0Z_10
T_13_17_wire_logic_cluster/lc_0/out
T_12_17_lc_trk_g3_0
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : sEEPeriod_i_10
T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g0_2
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_18Z0Z_1
T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g2_5
T_18_18_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_data_2_24_ns_1_3
T_23_19_wire_logic_cluster/lc_2/out
T_23_16_sp4_v_t_44
T_22_17_lc_trk_g3_4
T_22_17_wire_logic_cluster/lc_7/in_0

End 

Net : sDAC_mem_15Z0Z_0
T_23_17_wire_logic_cluster/lc_0/out
T_23_13_sp12_v_t_23
T_23_19_lc_trk_g3_4
T_23_19_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_23Z0Z_1
T_16_13_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_46
T_18_15_sp4_h_l_11
T_21_15_sp4_v_t_46
T_21_19_lc_trk_g0_3
T_21_19_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_30Z0Z_4
T_20_21_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g0_4
T_20_22_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_data_RNO_30Z0Z_10
T_18_18_wire_logic_cluster/lc_0/out
T_15_18_sp12_h_l_0
T_20_18_lc_trk_g1_4
T_20_18_input_2_1
T_20_18_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_38Z0Z_0
T_22_11_wire_logic_cluster/lc_0/out
T_23_11_sp4_h_l_0
T_19_11_sp4_h_l_3
T_18_7_sp4_v_t_45
T_18_10_lc_trk_g0_5
T_18_10_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_data_RNO_5Z0Z_3
T_18_10_wire_logic_cluster/lc_1/out
T_18_10_sp4_h_l_7
T_21_10_sp4_v_t_37
T_21_14_sp4_v_t_37
T_21_18_lc_trk_g1_0
T_21_18_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_data_2_13_bm_1_3_cascade_
T_18_10_wire_logic_cluster/lc_0/ltout
T_18_10_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_18Z0Z_7
T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_mem_34Z0Z_3
T_21_9_wire_logic_cluster/lc_2/out
T_22_8_sp4_v_t_37
T_22_12_sp4_v_t_38
T_22_16_lc_trk_g1_3
T_22_16_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_1Z0Z_6
T_18_15_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g2_7
T_18_15_wire_logic_cluster/lc_6/in_3

T_18_15_wire_logic_cluster/lc_7/out
T_18_15_lc_trk_g2_7
T_18_15_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_19Z0Z_7
T_17_18_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g0_7
T_18_18_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_19Z0Z_1
T_17_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g1_1
T_18_18_input_2_4
T_18_18_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_1_1_sqmuxa
T_17_14_wire_logic_cluster/lc_3/out
T_17_14_sp4_h_l_11
T_21_14_sp4_h_l_11
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_1/cen

T_17_14_wire_logic_cluster/lc_3/out
T_17_14_sp4_h_l_11
T_21_14_sp4_h_l_11
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_1/cen

T_17_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_17_14_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

End 

Net : sDAC_data_RNO_31Z0Z_7_cascade_
T_19_23_wire_logic_cluster/lc_2/ltout
T_19_23_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_mem_24Z0Z_4
T_17_20_wire_logic_cluster/lc_3/out
T_17_19_sp4_v_t_38
T_18_23_sp4_h_l_3
T_19_23_lc_trk_g2_3
T_19_23_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_24Z0Z_1
T_17_20_wire_logic_cluster/lc_1/out
T_18_18_sp4_v_t_46
T_19_22_sp4_h_l_11
T_21_22_lc_trk_g3_6
T_21_22_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_data_RNO_31Z0Z_4_cascade_
T_21_22_wire_logic_cluster/lc_4/ltout
T_21_22_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_mem_13Z0Z_7
T_24_18_wire_logic_cluster/lc_7/out
T_24_17_lc_trk_g1_7
T_24_17_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_mem_29Z0Z_5
T_19_22_wire_logic_cluster/lc_5/out
T_19_15_sp12_v_t_22
T_19_19_lc_trk_g2_1
T_19_19_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_data_RNO_24Z0Z_8
T_19_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g0_5
T_19_19_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_30Z0Z_5
T_20_21_wire_logic_cluster/lc_5/out
T_20_17_sp4_v_t_47
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_RNO_26Z0Z_10_cascade_
T_20_17_wire_logic_cluster/lc_3/ltout
T_20_17_wire_logic_cluster/lc_4/in_2

End 

Net : g1_0_4
T_11_19_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g1_5
T_11_20_wire_logic_cluster/lc_5/in_3

End 

Net : sEEPeriod_i_11
T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_input_2_3
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : sEEPeriodZ0Z_11
T_13_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_RNO_2Z0Z_4
T_22_18_wire_logic_cluster/lc_7/out
T_22_16_sp4_v_t_43
T_21_17_lc_trk_g3_3
T_21_17_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_RNO_19Z0Z_4
T_23_19_wire_logic_cluster/lc_6/out
T_23_19_lc_trk_g3_6
T_23_19_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_15Z0Z_1
T_23_17_wire_logic_cluster/lc_1/out
T_23_15_sp4_v_t_47
T_23_19_lc_trk_g1_2
T_23_19_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_data_2_24_ns_1_4
T_23_19_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g3_4
T_22_18_wire_logic_cluster/lc_7/in_0

End 

Net : sDAC_data_2_13_am_1_6_cascade_
T_18_11_wire_logic_cluster/lc_3/ltout
T_18_11_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_4Z0Z_6
T_18_11_wire_logic_cluster/lc_4/out
T_19_11_sp4_h_l_8
T_22_11_sp4_v_t_36
T_22_15_lc_trk_g0_1
T_22_15_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_36Z0Z_3
T_20_10_wire_logic_cluster/lc_3/out
T_20_7_sp4_v_t_46
T_17_11_sp4_h_l_4
T_18_11_lc_trk_g2_4
T_18_11_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_1Z0Z_3
T_22_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_2/in_3

T_22_14_wire_logic_cluster/lc_3/out
T_22_14_lc_trk_g0_3
T_22_14_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_15Z0Z_7
T_23_17_wire_logic_cluster/lc_7/out
T_24_17_lc_trk_g0_7
T_24_17_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_18Z0Z_2
T_18_18_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g1_7
T_18_18_wire_logic_cluster/lc_6/in_0

End 

Net : sDAC_data_RNO_30Z0Z_5
T_18_18_wire_logic_cluster/lc_6/out
T_18_12_sp12_v_t_23
T_18_13_lc_trk_g2_7
T_18_13_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_RNO_15Z0Z_9
T_18_16_wire_logic_cluster/lc_2/out
T_18_16_sp4_h_l_9
T_20_16_lc_trk_g3_4
T_20_16_input_2_3
T_20_16_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_data_RNO_31Z0Z_5_cascade_
T_19_24_wire_logic_cluster/lc_0/ltout
T_19_24_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_24Z0Z_2
T_19_24_wire_logic_cluster/lc_6/out
T_19_24_lc_trk_g3_6
T_19_24_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_25Z0Z_2
T_20_24_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g3_4
T_19_24_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_33Z0Z_7
T_16_14_wire_logic_cluster/lc_7/out
T_16_13_sp4_v_t_46
T_17_17_sp4_h_l_11
T_21_17_sp4_h_l_7
T_20_17_lc_trk_g0_7
T_20_17_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_2Z0Z_6
T_17_12_wire_logic_cluster/lc_6/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_18_16_lc_trk_g0_1
T_18_16_input_2_1
T_18_16_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_RNO_23Z0Z_6
T_19_23_wire_logic_cluster/lc_1/out
T_19_23_lc_trk_g2_1
T_19_23_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_data_2_6_bm_1_9_cascade_
T_18_16_wire_logic_cluster/lc_1/ltout
T_18_16_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_28Z0Z_3
T_19_23_wire_logic_cluster/lc_5/out
T_19_23_lc_trk_g1_5
T_19_23_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_30Z0Z_6
T_20_21_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g2_6
T_19_21_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_mem_31Z0Z_6
T_18_20_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g3_6
T_19_21_wire_logic_cluster/lc_7/in_0

End 

Net : sDAC_data_RNO_24Z0Z_9
T_19_21_wire_logic_cluster/lc_7/out
T_19_20_sp4_v_t_46
T_19_16_sp4_v_t_39
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_19Z0Z_2
T_17_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_26Z0Z_5
T_19_20_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g1_5
T_19_19_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_29Z0Z_3
T_19_22_wire_logic_cluster/lc_3/out
T_19_23_lc_trk_g1_3
T_19_23_wire_logic_cluster/lc_1/in_1

End 

Net : N_288
T_21_11_wire_logic_cluster/lc_5/out
T_21_7_sp4_v_t_47
T_20_9_lc_trk_g0_1
T_20_9_wire_logic_cluster/lc_0/in_1

T_21_11_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g2_5
T_21_11_wire_logic_cluster/lc_4/in_3

T_21_11_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g2_5
T_21_11_wire_logic_cluster/lc_0/in_3

T_21_11_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g2_5
T_21_11_wire_logic_cluster/lc_1/in_0

T_21_11_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g2_5
T_21_11_wire_logic_cluster/lc_3/in_0

T_21_11_wire_logic_cluster/lc_5/out
T_21_11_lc_trk_g2_5
T_21_11_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_23Z0Z_7
T_15_13_wire_logic_cluster/lc_7/out
T_13_13_sp12_h_l_1
T_20_13_lc_trk_g0_1
T_20_13_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_34_1_sqmuxa
T_20_9_wire_logic_cluster/lc_0/out
T_20_9_sp4_h_l_5
T_19_5_sp4_v_t_47
T_19_9_lc_trk_g0_2
T_19_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_0/out
T_20_9_sp4_h_l_5
T_19_5_sp4_v_t_47
T_19_9_lc_trk_g0_2
T_19_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_0/out
T_20_9_sp4_h_l_5
T_19_5_sp4_v_t_47
T_19_9_lc_trk_g0_2
T_19_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_0/out
T_20_9_sp4_h_l_5
T_19_5_sp4_v_t_47
T_19_9_lc_trk_g0_2
T_19_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_0/out
T_20_9_sp4_h_l_5
T_19_5_sp4_v_t_47
T_19_9_lc_trk_g0_2
T_19_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_0/out
T_20_9_sp4_h_l_5
T_19_5_sp4_v_t_47
T_19_9_lc_trk_g0_2
T_19_9_wire_logic_cluster/lc_6/cen

T_20_9_wire_logic_cluster/lc_0/out
T_17_9_sp12_h_l_0
T_21_9_lc_trk_g1_3
T_21_9_wire_logic_cluster/lc_1/cen

T_20_9_wire_logic_cluster/lc_0/out
T_17_9_sp12_h_l_0
T_21_9_lc_trk_g1_3
T_21_9_wire_logic_cluster/lc_1/cen

End 

Net : sDAC_mem_30Z0Z_0
T_20_21_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g3_0
T_21_22_wire_logic_cluster/lc_0/in_3

End 

Net : sEEPeriodZ0Z_12
T_13_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_4/in_3

End 

Net : sEEPeriod_i_12
T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g2_4
T_12_17_input_2_4
T_12_17_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_26Z0Z_9_cascade_
T_18_15_wire_logic_cluster/lc_4/ltout
T_18_15_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_data_2_13_am_1_4_cascade_
T_20_19_wire_logic_cluster/lc_6/ltout
T_20_19_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_4Z0Z_1
T_16_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_0
T_16_12_sp4_v_t_37
T_17_16_sp4_h_l_6
T_20_16_sp4_v_t_46
T_20_19_lc_trk_g1_6
T_20_19_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_34Z0Z_6
T_19_9_wire_logic_cluster/lc_6/out
T_19_8_sp4_v_t_44
T_19_12_sp4_v_t_40
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_RNO_4Z0Z_4
T_20_19_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_43
T_21_17_sp4_h_l_11
T_21_17_lc_trk_g1_6
T_21_17_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_8Z0Z_1
T_20_12_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_47
T_20_14_sp4_v_t_43
T_21_18_sp4_h_l_6
T_22_18_lc_trk_g2_6
T_22_18_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_2_20_am_1_9_cascade_
T_19_14_wire_logic_cluster/lc_5/ltout
T_19_14_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_7Z0Z_9
T_19_14_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g2_6
T_19_14_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_40Z0Z_6
T_22_12_wire_logic_cluster/lc_6/out
T_22_10_sp4_v_t_41
T_19_14_sp4_h_l_9
T_19_14_lc_trk_g0_4
T_19_14_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_2_20_am_1_4_cascade_
T_22_18_wire_logic_cluster/lc_3/ltout
T_22_18_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_7Z0Z_4
T_22_18_wire_logic_cluster/lc_4/out
T_22_18_lc_trk_g2_4
T_22_18_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_mem_35Z0Z_3
T_21_12_wire_logic_cluster/lc_3/out
T_22_11_sp4_v_t_39
T_22_15_sp4_v_t_47
T_22_16_lc_trk_g2_7
T_22_16_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_33Z0Z_6
T_16_14_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_36
T_17_15_sp4_h_l_7
T_18_15_lc_trk_g3_7
T_18_15_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_RNO_24Z0Z_10
T_20_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g2_5
T_20_23_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_data_RNO_11Z0Z_10
T_20_23_wire_logic_cluster/lc_2/out
T_20_13_sp12_v_t_23
T_20_18_lc_trk_g3_7
T_20_18_input_2_4
T_20_18_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_26_1_sqmuxa
T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_23_20_sp4_h_l_3
T_19_20_sp4_h_l_6
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_23_20_sp4_h_l_3
T_19_20_sp4_h_l_6
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_23_20_sp4_h_l_3
T_19_20_sp4_h_l_6
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_23_20_sp4_h_l_3
T_19_20_sp4_h_l_6
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_23_20_sp4_h_l_3
T_19_20_sp4_h_l_6
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_23_20_sp4_h_l_3
T_19_20_sp4_h_l_6
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_23_20_sp4_h_l_3
T_19_20_sp4_h_l_6
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_0
T_23_20_sp4_h_l_3
T_19_20_sp4_h_l_6
T_19_20_lc_trk_g1_3
T_19_20_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_mem_31Z0Z_7
T_18_20_wire_logic_cluster/lc_7/out
T_18_20_sp4_h_l_3
T_21_20_sp4_v_t_38
T_20_23_lc_trk_g2_6
T_20_23_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_RNO_14Z0Z_8
T_18_15_wire_logic_cluster/lc_1/out
T_19_15_sp4_h_l_2
T_21_15_lc_trk_g2_7
T_21_15_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_1Z0Z_5
T_18_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g1_3
T_18_15_input_2_2
T_18_15_wire_logic_cluster/lc_2/in_2

T_18_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g1_3
T_18_15_input_2_0
T_18_15_wire_logic_cluster/lc_0/in_2

End 

Net : sDAC_data_RNO_26Z0Z_8
T_18_15_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_1/in_3

End 

Net : sAddressZ0Z_1
T_22_19_wire_logic_cluster/lc_5/out
T_22_19_lc_trk_g2_5
T_22_19_wire_logic_cluster/lc_0/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_42
T_19_18_sp4_h_l_7
T_15_18_sp4_h_l_7
T_16_18_lc_trk_g3_7
T_16_18_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_22_19_lc_trk_g2_5
T_22_19_wire_logic_cluster/lc_6/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_23_17_sp4_v_t_38
T_23_13_sp4_v_t_43
T_23_16_lc_trk_g1_3
T_23_16_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_5
T_16_15_sp4_v_t_47
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_0/in_0

T_22_19_wire_logic_cluster/lc_5/out
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_5
T_16_15_sp4_v_t_47
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_1/in_3

T_22_19_wire_logic_cluster/lc_5/out
T_21_19_sp4_h_l_2
T_17_19_sp4_h_l_5
T_16_15_sp4_v_t_47
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_1/in_3

End 

Net : N_284
T_22_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_8
T_17_19_sp4_h_l_4
T_16_15_sp4_v_t_44
T_17_15_sp4_h_l_9
T_20_11_sp4_v_t_38
T_19_12_lc_trk_g2_6
T_19_12_wire_logic_cluster/lc_4/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_8
T_17_19_sp4_h_l_4
T_16_15_sp4_v_t_44
T_17_15_sp4_h_l_9
T_20_11_sp4_v_t_38
T_19_12_lc_trk_g2_6
T_19_12_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_8
T_17_19_sp4_h_l_4
T_16_15_sp4_v_t_44
T_17_15_sp4_h_l_9
T_13_15_sp4_h_l_0
T_12_11_sp4_v_t_40
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_7/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_8
T_17_19_sp4_h_l_4
T_16_15_sp4_v_t_44
T_17_15_sp4_h_l_9
T_20_11_sp4_v_t_38
T_20_14_lc_trk_g0_6
T_20_14_wire_logic_cluster/lc_5/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_7_sp12_v_t_23
T_22_7_sp4_v_t_45
T_21_11_lc_trk_g2_0
T_21_11_wire_logic_cluster/lc_4/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_8
T_20_19_sp4_v_t_39
T_20_20_lc_trk_g3_7
T_20_20_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_23_17_sp4_v_t_44
T_20_17_sp4_h_l_9
T_16_17_sp4_h_l_9
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_7/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_7_sp12_v_t_23
T_22_7_sp4_v_t_45
T_21_11_lc_trk_g2_0
T_21_11_wire_logic_cluster/lc_3/in_3

T_22_19_wire_logic_cluster/lc_0/out
T_21_19_sp4_h_l_8
T_17_19_sp4_h_l_4
T_16_15_sp4_v_t_44
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_5/in_1

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g0_0
T_22_19_wire_logic_cluster/lc_2/in_0

T_22_19_wire_logic_cluster/lc_0/out
T_22_19_lc_trk_g0_0
T_22_19_wire_logic_cluster/lc_3/in_1

End 

Net : spi_mosi_ready_prevZ0Z2
T_14_16_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_4/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g0_4
T_14_16_wire_logic_cluster/lc_7/in_3

End 

Net : spi_mosi_ready_prev3_RNILKERZ0
T_14_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_41
T_15_20_sp4_v_t_42
T_15_21_lc_trk_g2_2
T_15_21_wire_logic_cluster/lc_5/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_41
T_12_20_sp4_h_l_4
T_11_20_sp4_v_t_47
T_11_23_lc_trk_g1_7
T_11_23_wire_logic_cluster/lc_5/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_41
T_12_20_sp4_h_l_4
T_11_20_sp4_v_t_47
T_10_23_lc_trk_g3_7
T_10_23_input_2_4
T_10_23_wire_logic_cluster/lc_4/in_2

T_14_17_wire_logic_cluster/lc_4/out
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_37
T_11_15_sp4_h_l_0
T_7_15_sp4_h_l_0
T_9_15_lc_trk_g2_5
T_9_15_wire_logic_cluster/lc_7/in_0

End 

Net : sDAC_mem_18Z0Z_0
T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_2/in_0

End 

Net : sDAC_mem_23Z0Z_0
T_16_13_wire_logic_cluster/lc_0/out
T_13_13_sp12_h_l_0
T_20_13_lc_trk_g0_0
T_20_13_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_data_RNO_30Z0Z_3
T_18_18_wire_logic_cluster/lc_2/out
T_19_18_sp4_h_l_4
T_21_18_lc_trk_g2_1
T_21_18_wire_logic_cluster/lc_2/in_3

End 

Net : N_88_cascade_
T_15_21_wire_logic_cluster/lc_5/ltout
T_15_21_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_mem_32Z0Z_2
T_17_16_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g2_2
T_18_17_wire_logic_cluster/lc_1/in_1

T_17_16_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g0_2
T_18_16_input_2_6
T_18_16_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_mem_9Z0Z_6
T_24_15_wire_logic_cluster/lc_6/out
T_24_14_sp4_v_t_44
T_21_14_sp4_h_l_3
T_17_14_sp4_h_l_6
T_19_14_lc_trk_g2_3
T_19_14_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_17Z0Z_4
T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp4_h_l_8
T_19_15_lc_trk_g2_0
T_19_15_wire_logic_cluster/lc_2/in_0

End 

Net : sDAC_data_RNO_29Z0Z_7
T_19_15_wire_logic_cluster/lc_2/out
T_20_14_lc_trk_g2_2
T_20_14_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_2_39_ns_1_10_cascade_
T_20_23_wire_logic_cluster/lc_1/ltout
T_20_23_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_26Z0Z_7
T_19_20_wire_logic_cluster/lc_7/out
T_20_19_sp4_v_t_47
T_20_23_lc_trk_g0_2
T_20_23_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_RNO_32Z0Z_10
T_20_23_wire_logic_cluster/lc_3/out
T_20_23_lc_trk_g1_3
T_20_23_wire_logic_cluster/lc_1/in_3

End 

Net : sAddressZ0Z_2
T_22_19_wire_logic_cluster/lc_7/out
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_0/in_1

T_22_19_wire_logic_cluster/lc_7/out
T_22_18_sp4_v_t_46
T_19_18_sp4_h_l_11
T_15_18_sp4_h_l_2
T_16_18_lc_trk_g2_2
T_16_18_wire_logic_cluster/lc_1/in_1

T_22_19_wire_logic_cluster/lc_7/out
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_6/in_1

T_22_19_wire_logic_cluster/lc_7/out
T_22_16_sp4_v_t_38
T_23_16_sp4_h_l_8
T_23_16_lc_trk_g1_5
T_23_16_wire_logic_cluster/lc_3/in_1

T_22_19_wire_logic_cluster/lc_7/out
T_22_16_sp4_v_t_38
T_19_16_sp4_h_l_3
T_15_16_sp4_h_l_6
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_1/in_0

T_22_19_wire_logic_cluster/lc_7/out
T_22_17_sp4_v_t_43
T_19_17_sp4_h_l_6
T_15_17_sp4_h_l_2
T_16_17_lc_trk_g3_2
T_16_17_wire_logic_cluster/lc_1/in_0

T_22_19_wire_logic_cluster/lc_7/out
T_22_16_sp4_v_t_38
T_19_16_sp4_h_l_3
T_18_12_sp4_v_t_38
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_4/in_0

T_22_19_wire_logic_cluster/lc_7/out
T_22_16_sp4_v_t_38
T_19_16_sp4_h_l_3
T_15_16_sp4_h_l_6
T_16_16_lc_trk_g2_6
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

T_22_19_wire_logic_cluster/lc_7/out
T_22_17_sp4_v_t_43
T_19_17_sp4_h_l_6
T_15_17_sp4_h_l_2
T_17_17_lc_trk_g2_7
T_17_17_wire_logic_cluster/lc_4/in_1

T_22_19_wire_logic_cluster/lc_7/out
T_22_16_sp4_v_t_38
T_19_16_sp4_h_l_3
T_15_16_sp4_h_l_6
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_mem_21Z0Z_7
T_21_13_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_46
T_21_16_sp4_v_t_39
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_19Z0Z_0
T_17_18_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g1_0
T_18_18_wire_logic_cluster/lc_2/in_3

End 

Net : spi_mosi_ready_prevZ0
T_14_16_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_14Z0Z_5
T_22_20_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g0_5
T_22_21_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_32Z0Z_5
T_17_16_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_20_1_sqmuxa
T_20_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_43
T_18_13_sp4_h_l_6
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_0/cen

T_20_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_43
T_18_13_sp4_h_l_6
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_0/cen

T_20_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_43
T_18_13_sp4_h_l_6
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_0/cen

T_20_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

T_20_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

T_20_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

T_20_14_wire_logic_cluster/lc_5/out
T_21_13_sp4_v_t_43
T_22_13_sp4_h_l_6
T_22_13_lc_trk_g1_3
T_22_13_wire_logic_cluster/lc_1/cen

T_20_14_wire_logic_cluster/lc_5/out
T_20_12_sp4_v_t_39
T_21_12_sp4_h_l_7
T_23_12_lc_trk_g2_2
T_23_12_wire_logic_cluster/lc_3/cen

End 

Net : sDAC_mem_7_1_sqmuxa
T_19_12_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_36
T_20_11_sp4_h_l_1
T_19_7_sp4_v_t_43
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_2/cen

T_19_12_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_36
T_20_11_sp4_h_l_1
T_19_7_sp4_v_t_43
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_2/cen

T_19_12_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_36
T_20_11_sp4_h_l_1
T_19_7_sp4_v_t_43
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_2/cen

T_19_12_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_36
T_20_11_sp4_h_l_1
T_19_7_sp4_v_t_43
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_2/cen

T_19_12_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_36
T_20_11_sp4_h_l_1
T_19_7_sp4_v_t_43
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_2/cen

T_19_12_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_36
T_20_11_sp4_h_l_1
T_19_7_sp4_v_t_43
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_2/cen

T_19_12_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_36
T_20_11_sp4_h_l_1
T_19_7_sp4_v_t_43
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_2/cen

T_19_12_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_36
T_20_11_sp4_h_l_1
T_19_7_sp4_v_t_43
T_19_10_lc_trk_g1_3
T_19_10_wire_logic_cluster/lc_2/cen

End 

Net : spi_mosi_ready_prevZ0Z3
T_14_16_wire_logic_cluster/lc_7/out
T_14_17_lc_trk_g1_7
T_14_17_input_2_4
T_14_17_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_33_1_sqmuxa
T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_7/out
T_16_14_sp4_h_l_6
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_3/cen

End 

Net : sEEPeriod_i_13
T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g0_5
T_12_17_input_2_5
T_12_17_wire_logic_cluster/lc_5/in_2

End 

Net : sEEPeriodZ0Z_13
T_13_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_mem_33Z0Z_3
T_16_14_wire_logic_cluster/lc_3/out
T_16_14_sp4_h_l_11
T_20_14_sp4_h_l_2
T_22_14_lc_trk_g3_7
T_22_14_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_mem_33Z0Z_4
T_16_14_wire_logic_cluster/lc_4/out
T_17_14_sp12_h_l_0
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_mem_25Z0Z_1
T_21_24_wire_logic_cluster/lc_2/out
T_21_21_sp4_v_t_44
T_21_22_lc_trk_g3_4
T_21_22_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_27Z0Z_7
T_21_20_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_46
T_20_23_lc_trk_g2_3
T_20_23_input_2_3
T_20_23_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_mem_35Z0Z_0
T_21_12_wire_logic_cluster/lc_0/out
T_18_12_sp12_h_l_0
T_18_12_lc_trk_g0_3
T_18_12_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_12Z0Z_4
T_22_21_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g1_5
T_22_21_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_36_1_sqmuxa
T_21_11_wire_logic_cluster/lc_4/out
T_21_10_sp4_v_t_40
T_22_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_20_10_lc_trk_g3_3
T_20_10_wire_logic_cluster/lc_5/cen

T_21_11_wire_logic_cluster/lc_4/out
T_21_10_sp4_v_t_40
T_22_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_20_10_lc_trk_g3_3
T_20_10_wire_logic_cluster/lc_5/cen

T_21_11_wire_logic_cluster/lc_4/out
T_21_10_sp4_v_t_40
T_22_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_20_10_lc_trk_g3_3
T_20_10_wire_logic_cluster/lc_5/cen

T_21_11_wire_logic_cluster/lc_4/out
T_21_10_sp4_v_t_40
T_22_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_20_10_lc_trk_g3_3
T_20_10_wire_logic_cluster/lc_5/cen

T_21_11_wire_logic_cluster/lc_4/out
T_21_10_sp4_v_t_40
T_22_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_20_10_lc_trk_g3_3
T_20_10_wire_logic_cluster/lc_5/cen

T_21_11_wire_logic_cluster/lc_4/out
T_21_10_sp4_v_t_40
T_22_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_20_10_lc_trk_g3_3
T_20_10_wire_logic_cluster/lc_5/cen

T_21_11_wire_logic_cluster/lc_4/out
T_21_10_sp4_v_t_40
T_22_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_20_10_lc_trk_g3_3
T_20_10_wire_logic_cluster/lc_5/cen

T_21_11_wire_logic_cluster/lc_4/out
T_21_10_sp4_v_t_40
T_22_10_sp4_h_l_10
T_18_10_sp4_h_l_6
T_20_10_lc_trk_g3_3
T_20_10_wire_logic_cluster/lc_5/cen

End 

Net : sDAC_mem_14Z0Z_0
T_22_20_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g3_0
T_23_19_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_14Z0Z_1
T_22_20_wire_logic_cluster/lc_1/out
T_23_19_lc_trk_g2_1
T_23_19_wire_logic_cluster/lc_6/in_3

End 

Net : un10_trig_prev_0
T_14_14_wire_logic_cluster/lc_4/out
T_12_14_sp4_h_l_5
T_13_14_lc_trk_g3_5
T_13_14_input_2_0
T_13_14_wire_logic_cluster/lc_0/in_2

End 

Net : sDAC_data_2_13_bm_1_10_cascade_
T_20_15_wire_logic_cluster/lc_6/ltout
T_20_15_wire_logic_cluster/lc_7/in_2

End 

Net : sEETrigCounterZ0Z_0
T_14_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_4/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_7/in_3

T_14_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_0/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_6/in_1

T_14_13_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

T_14_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_4/in_0

End 

Net : sDAC_data_RNO_5Z0Z_10
T_20_15_wire_logic_cluster/lc_7/out
T_21_14_sp4_v_t_47
T_20_18_lc_trk_g2_2
T_20_18_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_38Z0Z_7
T_22_11_wire_logic_cluster/lc_7/out
T_21_11_sp4_h_l_6
T_20_11_sp4_v_t_37
T_20_15_lc_trk_g1_0
T_20_15_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_30Z0Z_1
T_20_21_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g0_1
T_20_22_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_8Z0Z_6
T_20_12_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_44
T_19_14_lc_trk_g3_4
T_19_14_wire_logic_cluster/lc_5/in_0

End 

Net : sDAC_data_RNO_26Z0Z_4_cascade_
T_18_16_wire_logic_cluster/lc_3/ltout
T_18_16_wire_logic_cluster/lc_4/in_2

End 

Net : un10_trig_prev_5
T_13_13_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g1_2
T_13_14_input_2_5
T_13_14_wire_logic_cluster/lc_5/in_2

End 

Net : un8_trig_prev_0_c5_a0_0
T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g1_7
T_13_13_input_2_2
T_13_13_wire_logic_cluster/lc_2/in_2

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_1/in_0

T_13_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g0_7
T_13_13_wire_logic_cluster/lc_6/in_1

End 

Net : un1_sTrigCounter_ac0_0_4
T_13_16_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_36
T_13_18_lc_trk_g0_4
T_13_18_wire_logic_cluster/lc_5/in_3

End 

Net : N_123
T_13_15_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_40
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_42Z0Z_7
T_23_14_wire_logic_cluster/lc_7/out
T_23_13_sp4_v_t_46
T_20_17_sp4_h_l_11
T_16_17_sp4_h_l_2
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_data_RNO_8Z0Z_10_cascade_
T_19_17_wire_logic_cluster/lc_3/ltout
T_19_17_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_17Z0Z_10
T_18_17_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g1_2
T_19_17_wire_logic_cluster/lc_3/in_0

End 

Net : sDAC_mem_35Z0Z_5
T_21_12_wire_logic_cluster/lc_5/out
T_21_10_sp4_v_t_39
T_21_14_sp4_v_t_39
T_20_17_lc_trk_g2_7
T_20_17_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_35Z0Z_7
T_21_12_wire_logic_cluster/lc_7/out
T_22_11_sp4_v_t_47
T_22_15_sp4_v_t_43
T_22_18_lc_trk_g0_3
T_22_18_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_data_RNO_30Z0Z_6
T_21_19_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_41
T_22_15_sp4_h_l_9
T_22_15_lc_trk_g1_4
T_22_15_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_19Z0Z_3
T_17_18_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_47
T_19_19_sp4_h_l_4
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_2/in_0

End 

Net : sPointerZ0Z_0
T_15_15_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_5/in_0

T_15_15_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_46
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_0/in_1

T_15_15_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_46
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_1/in_1

T_15_15_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_46
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_6/in_3

T_15_15_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_47
T_16_18_lc_trk_g1_2
T_16_18_input_2_5
T_16_18_wire_logic_cluster/lc_5/in_2

T_15_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_7/in_0

T_15_15_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_RNO_23Z0Z_4
T_20_22_wire_logic_cluster/lc_4/out
T_21_22_lc_trk_g1_4
T_21_22_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_28Z0Z_1
T_21_23_wire_logic_cluster/lc_0/out
T_20_22_lc_trk_g3_0
T_20_22_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_29Z0Z_1
T_19_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g1_1
T_20_22_wire_logic_cluster/lc_4/in_0

End 

Net : sDAC_mem_42Z0Z_2
T_23_14_wire_logic_cluster/lc_2/out
T_23_12_sp12_v_t_23
T_12_12_sp12_h_l_0
T_18_12_lc_trk_g1_7
T_18_12_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_40Z0Z_7
T_22_12_wire_logic_cluster/lc_7/out
T_20_12_sp12_h_l_1
T_19_12_sp12_v_t_22
T_19_17_lc_trk_g2_6
T_19_17_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_RNO_17Z0Z_5_cascade_
T_18_12_wire_logic_cluster/lc_3/ltout
T_18_12_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_7Z0Z_10
T_19_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g1_6
T_19_17_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_data_2_20_am_1_10_cascade_
T_19_17_wire_logic_cluster/lc_5/ltout
T_19_17_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_8Z0Z_5
T_18_12_wire_logic_cluster/lc_4/out
T_18_12_lc_trk_g0_4
T_18_12_wire_logic_cluster/lc_7/in_3

End 

Net : sEEPeriod_i_14
T_12_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g0_6
T_12_17_input_2_6
T_12_17_wire_logic_cluster/lc_6/in_2

End 

Net : sEEPeriodZ0Z_14
T_13_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_33Z0Z_5
T_16_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_2
T_18_14_sp4_v_t_42
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_1/in_0

End 

Net : sDAC_mem_35Z0Z_6
T_21_12_wire_logic_cluster/lc_6/out
T_20_12_sp4_h_l_4
T_19_12_sp4_v_t_41
T_18_16_lc_trk_g1_4
T_18_16_wire_logic_cluster/lc_2/in_1

End 

Net : sEETrigCounterZ0Z_4
T_12_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g1_0
T_13_13_input_2_7
T_13_13_wire_logic_cluster/lc_7/in_2

T_12_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g1_0
T_13_13_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_42Z0Z_3
T_23_14_wire_logic_cluster/lc_3/out
T_23_14_sp4_h_l_11
T_19_14_sp4_h_l_7
T_22_14_sp4_v_t_42
T_21_16_lc_trk_g1_7
T_21_16_wire_logic_cluster/lc_3/in_1

End 

Net : un10_trig_prev_6
T_13_13_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g1_1
T_13_14_input_2_6
T_13_14_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_17Z0Z_6_cascade_
T_21_16_wire_logic_cluster/lc_3/ltout
T_21_16_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_8Z0Z_6
T_21_16_wire_logic_cluster/lc_4/out
T_21_16_lc_trk_g0_4
T_21_16_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_mem_31Z0Z_5
T_18_20_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_mem_41Z0Z_6
T_23_13_wire_logic_cluster/lc_6/out
T_23_10_sp4_v_t_36
T_20_14_sp4_h_l_1
T_19_14_lc_trk_g0_1
T_19_14_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_data_RNO_4Z0Z_7
T_18_11_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_47
T_19_13_lc_trk_g1_7
T_19_13_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_5_1_sqmuxa
T_19_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_2
T_19_8_sp4_v_t_42
T_19_11_lc_trk_g0_2
T_19_11_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_2
T_19_8_sp4_v_t_42
T_19_11_lc_trk_g0_2
T_19_11_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_2
T_19_8_sp4_v_t_42
T_19_11_lc_trk_g0_2
T_19_11_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_2
T_19_8_sp4_v_t_42
T_19_11_lc_trk_g0_2
T_19_11_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_2
T_19_8_sp4_v_t_42
T_19_11_lc_trk_g0_2
T_19_11_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_2
T_19_8_sp4_v_t_42
T_19_11_lc_trk_g0_2
T_19_11_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_2
T_19_8_sp4_v_t_42
T_19_11_lc_trk_g0_2
T_19_11_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_2
T_19_8_sp4_v_t_42
T_19_11_lc_trk_g0_2
T_19_11_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_mem_36Z0Z_4
T_20_10_wire_logic_cluster/lc_4/out
T_19_10_sp4_h_l_0
T_18_10_sp4_v_t_37
T_18_11_lc_trk_g2_5
T_18_11_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_data_2_13_am_1_7_cascade_
T_18_11_wire_logic_cluster/lc_6/ltout
T_18_11_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_28_1_sqmuxa
T_20_20_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_47
T_21_21_sp4_v_t_43
T_21_22_lc_trk_g3_3
T_21_22_wire_logic_cluster/lc_5/cen

T_20_20_wire_logic_cluster/lc_3/out
T_20_17_sp4_v_t_46
T_20_21_sp4_v_t_39
T_19_23_lc_trk_g0_2
T_19_23_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_3/out
T_20_16_sp4_v_t_43
T_19_17_lc_trk_g3_3
T_19_17_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_3/out
T_21_19_sp4_v_t_39
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_3/out
T_21_19_sp4_v_t_39
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_3/out
T_21_19_sp4_v_t_39
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_3/out
T_21_19_sp4_v_t_39
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_6/cen

T_20_20_wire_logic_cluster/lc_3/out
T_21_19_sp4_v_t_39
T_21_23_lc_trk_g0_2
T_21_23_wire_logic_cluster/lc_6/cen

End 

Net : N_285
T_16_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_7
T_19_14_sp4_v_t_42
T_19_10_sp4_v_t_38
T_19_12_lc_trk_g2_3
T_19_12_input_2_5
T_19_12_wire_logic_cluster/lc_5/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_15_sp4_h_l_6
T_21_11_sp4_v_t_37
T_22_11_sp4_h_l_0
T_21_11_lc_trk_g1_0
T_21_11_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_7
T_20_18_sp4_h_l_10
T_23_14_sp4_v_t_41
T_24_14_sp4_h_l_4
T_24_14_lc_trk_g1_1
T_24_14_wire_logic_cluster/lc_0/in_0

T_16_18_wire_logic_cluster/lc_1/out
T_16_16_sp4_v_t_47
T_17_20_sp4_h_l_4
T_21_20_sp4_h_l_0
T_20_20_lc_trk_g1_0
T_20_20_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_7
T_19_14_sp4_v_t_42
T_19_10_sp4_v_t_38
T_19_12_lc_trk_g2_3
T_19_12_input_2_1
T_19_12_wire_logic_cluster/lc_1/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_7
T_20_18_sp4_h_l_10
T_23_14_sp4_v_t_41
T_23_16_lc_trk_g3_4
T_23_16_input_2_7
T_23_16_wire_logic_cluster/lc_7/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_15_sp4_h_l_6
T_21_11_sp4_v_t_37
T_22_11_sp4_h_l_5
T_21_11_lc_trk_g1_5
T_21_11_wire_logic_cluster/lc_1/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_7
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_3/in_1

T_16_18_wire_logic_cluster/lc_1/out
T_16_18_sp4_h_l_7
T_16_18_lc_trk_g0_2
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_43
T_18_15_sp4_h_l_6
T_21_15_sp4_v_t_43
T_21_19_lc_trk_g1_6
T_21_19_input_2_3
T_21_19_wire_logic_cluster/lc_3/in_2

T_16_18_wire_logic_cluster/lc_1/out
T_16_16_sp4_v_t_47
T_17_20_sp4_h_l_4
T_21_20_sp4_h_l_0
T_20_20_lc_trk_g1_0
T_20_20_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_6Z0Z_7
T_17_11_wire_logic_cluster/lc_2/out
T_17_11_sp4_h_l_9
T_20_11_sp4_v_t_39
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_6/in_3

End 

Net : un1_spointer11_5_0_2
T_16_16_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_41
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_4/in_3

End 

Net : sAddress_RNIA6242Z0Z_2
T_17_14_wire_logic_cluster/lc_4/out
T_18_14_sp12_h_l_0
T_17_14_sp12_v_t_23
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_14_sp12_h_l_0
T_17_14_sp12_v_t_23
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_14_sp12_h_l_0
T_17_14_sp12_v_t_23
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_14_sp12_h_l_0
T_17_14_sp12_v_t_23
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_14_sp12_h_l_0
T_17_14_sp12_v_t_23
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_14_sp12_h_l_0
T_17_14_sp12_v_t_23
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_14_sp12_h_l_0
T_17_14_sp12_v_t_23
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_14_sp12_h_l_0
T_17_14_sp12_v_t_23
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_mem_10Z0Z_2
T_23_15_wire_logic_cluster/lc_2/out
T_23_12_sp4_v_t_44
T_20_12_sp4_h_l_3
T_16_12_sp4_h_l_3
T_18_12_lc_trk_g2_6
T_18_12_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_2_13_am_1_10_cascade_
T_20_19_wire_logic_cluster/lc_0/ltout
T_20_19_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_RNO_4Z0Z_10
T_20_19_wire_logic_cluster/lc_1/out
T_20_18_lc_trk_g1_1
T_20_18_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_36Z0Z_7
T_20_10_wire_logic_cluster/lc_7/out
T_20_5_sp12_v_t_22
T_20_17_sp12_v_t_22
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_0/in_1

End 

Net : un8_trig_prev_0_c4_a0_1
T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g0_3
T_13_13_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_2Z0Z_0
T_17_12_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g1_0
T_18_12_input_2_1
T_18_12_wire_logic_cluster/lc_1/in_2

End 

Net : sEETrigCounterZ0Z_2
T_14_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g2_6
T_13_13_wire_logic_cluster/lc_3/in_3

T_14_13_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_0/in_0

T_14_13_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g0_6
T_14_14_wire_logic_cluster/lc_1/in_3

T_14_13_wire_logic_cluster/lc_6/out
T_13_13_lc_trk_g2_6
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

End 

Net : sEETrigCounterZ0Z_1
T_14_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_3/in_1

T_14_13_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_6/in_3

T_14_13_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_1/in_0

T_14_13_wire_logic_cluster/lc_5/out
T_13_13_lc_trk_g3_5
T_13_13_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_data_RNO_23Z0Z_3_cascade_
T_21_22_wire_logic_cluster/lc_1/ltout
T_21_22_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_30Z0Z_7
T_20_21_wire_logic_cluster/lc_7/out
T_20_19_sp4_v_t_43
T_20_23_lc_trk_g0_6
T_20_23_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_mem_29Z0Z_0
T_19_22_wire_logic_cluster/lc_0/out
T_19_22_sp4_h_l_5
T_21_22_lc_trk_g2_0
T_21_22_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_data_RNO_15Z0Z_7
T_20_14_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g2_7
T_19_13_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_2_6_bm_1_7_cascade_
T_20_14_wire_logic_cluster/lc_6/ltout
T_20_14_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_34Z0Z_4
T_19_9_wire_logic_cluster/lc_4/out
T_20_8_sp4_v_t_41
T_20_12_sp4_v_t_37
T_20_14_lc_trk_g2_0
T_20_14_input_2_6
T_20_14_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_mem_2Z0Z_1
T_17_12_wire_logic_cluster/lc_1/out
T_18_12_sp4_h_l_2
T_21_12_sp4_v_t_42
T_21_16_lc_trk_g0_7
T_21_16_input_2_1
T_21_16_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_32Z0Z_1
T_17_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g1_1
T_18_16_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g1_1
T_18_16_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_RNO_15Z0Z_4
T_21_16_wire_logic_cluster/lc_2/out
T_21_14_sp12_v_t_23
T_21_17_lc_trk_g2_3
T_21_17_input_2_3
T_21_17_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_data_2_6_bm_1_4_cascade_
T_21_16_wire_logic_cluster/lc_1/ltout
T_21_16_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_data_2_32_ns_1_9_cascade_
T_20_16_wire_logic_cluster/lc_4/ltout
T_20_16_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_data_RNO_30Z0Z_9
T_17_19_wire_logic_cluster/lc_6/out
T_17_16_sp4_v_t_36
T_18_16_sp4_h_l_6
T_20_16_lc_trk_g2_3
T_20_16_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_19Z0Z_6
T_17_18_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g1_6
T_17_19_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_18Z0Z_6
T_17_19_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_data_RNO_26Z0Z_3_cascade_
T_20_17_wire_logic_cluster/lc_6/ltout
T_20_17_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_data_2_20_am_1_3_cascade_
T_22_17_wire_logic_cluster/lc_3/ltout
T_22_17_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_7Z0Z_3
T_22_17_wire_logic_cluster/lc_4/out
T_22_17_lc_trk_g0_4
T_22_17_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_mem_8Z0Z_0
T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_20_13_sp4_v_t_40
T_21_17_sp4_h_l_5
T_22_17_lc_trk_g3_5
T_22_17_wire_logic_cluster/lc_3/in_3

End 

Net : sEEPeriod_i_15
T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g0_7
T_12_17_input_2_7
T_12_17_wire_logic_cluster/lc_7/in_2

End 

Net : sEEPeriodZ0Z_15
T_13_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g3_5
T_12_17_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_mem_22Z0Z_5
T_20_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_4Z0Z_4
T_16_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_10
T_18_8_sp4_v_t_47
T_18_11_lc_trk_g0_7
T_18_11_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_18Z0Z_3
T_17_19_wire_logic_cluster/lc_1/out
T_13_19_sp12_h_l_1
T_21_19_lc_trk_g1_2
T_21_19_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_42_1_sqmuxa
T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_24_15_sp4_h_l_6
T_23_11_sp4_v_t_43
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_24_15_sp4_h_l_6
T_23_11_sp4_v_t_43
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_24_15_sp4_h_l_6
T_23_11_sp4_v_t_43
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_24_15_sp4_h_l_6
T_23_11_sp4_v_t_43
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_24_15_sp4_h_l_6
T_23_11_sp4_v_t_43
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_24_15_sp4_h_l_6
T_23_11_sp4_v_t_43
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_24_15_sp4_h_l_6
T_23_11_sp4_v_t_43
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_36
T_24_15_sp4_h_l_6
T_23_11_sp4_v_t_43
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_2/cen

End 

Net : sDAC_mem_16Z0Z_4
T_19_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g0_3
T_19_15_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_RNO_26Z0Z_5_cascade_
T_18_16_wire_logic_cluster/lc_6/ltout
T_18_16_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_40Z0Z_1
T_22_12_wire_logic_cluster/lc_1/out
T_22_9_sp12_v_t_22
T_22_18_lc_trk_g3_6
T_22_18_wire_logic_cluster/lc_3/in_0

End 

Net : sDAC_mem_35Z0Z_4
T_21_12_wire_logic_cluster/lc_4/out
T_21_11_sp4_v_t_40
T_22_11_sp4_h_l_10
T_21_11_sp4_v_t_41
T_20_14_lc_trk_g3_1
T_20_14_wire_logic_cluster/lc_7/in_3

End 

Net : sTrigCounterZ0Z_6
T_13_18_wire_logic_cluster/lc_5/out
T_13_11_sp12_v_t_22
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_6/in_0

T_13_18_wire_logic_cluster/lc_5/out
T_13_11_sp12_v_t_22
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_4/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_5/in_1

End 

Net : sTrigCounter_i_6
T_13_14_wire_logic_cluster/lc_6/out
T_14_11_sp4_v_t_37
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_6/in_1

End 

Net : un10_trig_prev_7
T_13_13_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g1_6
T_13_14_input_2_7
T_13_14_wire_logic_cluster/lc_7/in_2

End 

Net : sTrigCounter_i_2
T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g0_2
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

End 

Net : sTrigCounterZ0Z_2
T_12_14_wire_logic_cluster/lc_1/out
T_11_14_sp4_h_l_10
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_2/in_3

T_12_14_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_46
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_3/in_3

T_12_14_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_46
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_1/in_3

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_5/in_0

T_12_14_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_46
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_6/in_0

T_12_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_0/in_3

T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_1/in_0

End 

Net : sDAC_mem_2Z0Z_4
T_17_12_wire_logic_cluster/lc_4/out
T_17_10_sp4_v_t_37
T_18_14_sp4_h_l_0
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_2_1_sqmuxa
T_19_12_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_36
T_17_12_sp4_h_l_6
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_5/cen

T_19_12_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_36
T_17_12_sp4_h_l_6
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_5/cen

T_19_12_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_36
T_17_12_sp4_h_l_6
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_5/cen

T_19_12_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_36
T_17_12_sp4_h_l_6
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_5/cen

T_19_12_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_36
T_17_12_sp4_h_l_6
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_5/cen

T_19_12_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_36
T_17_12_sp4_h_l_6
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_5/cen

T_19_12_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_36
T_17_12_sp4_h_l_6
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_5/cen

T_19_12_wire_logic_cluster/lc_0/out
T_20_8_sp4_v_t_36
T_17_12_sp4_h_l_6
T_17_12_lc_trk_g1_3
T_17_12_wire_logic_cluster/lc_5/cen

End 

Net : sDAC_mem_21_1_sqmuxa
T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_13_sp4_v_t_42
T_21_13_sp4_h_l_7
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_13_sp4_v_t_42
T_21_13_sp4_h_l_7
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_13_sp4_v_t_42
T_21_13_sp4_h_l_7
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_13_sp4_v_t_42
T_21_13_sp4_h_l_7
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_13_sp4_v_t_42
T_21_13_sp4_h_l_7
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_13_sp4_v_t_42
T_21_13_sp4_h_l_7
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_13_sp4_v_t_42
T_21_13_sp4_h_l_7
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_0/cen

T_16_18_wire_logic_cluster/lc_2/out
T_16_17_sp4_v_t_36
T_17_17_sp4_h_l_1
T_20_13_sp4_v_t_42
T_21_13_sp4_h_l_7
T_21_13_lc_trk_g0_2
T_21_13_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_data_RNO_8Z0Z_9_cascade_
T_19_14_wire_logic_cluster/lc_2/ltout
T_19_14_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_mem_10Z0Z_6
T_23_15_wire_logic_cluster/lc_6/out
T_23_14_sp4_v_t_44
T_20_14_sp4_h_l_3
T_19_14_lc_trk_g1_3
T_19_14_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_11Z0Z_6
T_23_18_wire_logic_cluster/lc_6/out
T_23_18_sp4_h_l_1
T_22_14_sp4_v_t_43
T_19_14_sp4_h_l_6
T_19_14_lc_trk_g0_3
T_19_14_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_10_1_sqmuxa
T_23_16_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_40
T_20_17_sp4_h_l_10
T_16_17_sp4_h_l_6
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_0/cen

T_23_16_wire_logic_cluster/lc_0/out
T_23_4_sp12_v_t_23
T_23_15_lc_trk_g3_3
T_23_15_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_0/out
T_23_4_sp12_v_t_23
T_23_15_lc_trk_g3_3
T_23_15_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_0/out
T_23_4_sp12_v_t_23
T_23_15_lc_trk_g3_3
T_23_15_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_0/out
T_23_4_sp12_v_t_23
T_23_15_lc_trk_g3_3
T_23_15_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_0/out
T_23_4_sp12_v_t_23
T_23_15_lc_trk_g3_3
T_23_15_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_0/out
T_23_4_sp12_v_t_23
T_23_15_lc_trk_g3_3
T_23_15_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_0/out
T_23_4_sp12_v_t_23
T_23_15_lc_trk_g3_3
T_23_15_wire_logic_cluster/lc_2/cen

End 

Net : sDAC_data_RNO_17Z0Z_9_cascade_
T_19_14_wire_logic_cluster/lc_1/ltout
T_19_14_wire_logic_cluster/lc_2/in_2

End 

Net : sSPI_MSB0LSBZ0Z1
T_9_15_wire_logic_cluster/lc_7/out
T_9_13_sp4_v_t_43
T_9_17_sp4_v_t_39
T_10_21_sp4_h_l_8
T_14_21_sp4_h_l_8
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_5/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_9_15_sp4_h_l_3
T_12_15_sp4_v_t_45
T_12_19_sp4_v_t_46
T_11_23_lc_trk_g2_3
T_11_23_input_2_5
T_11_23_wire_logic_cluster/lc_5/in_2

T_9_15_wire_logic_cluster/lc_7/out
T_9_15_sp4_h_l_3
T_12_15_sp4_v_t_45
T_12_19_sp4_v_t_46
T_9_23_sp4_h_l_4
T_10_23_lc_trk_g3_4
T_10_23_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_9_14_sp4_v_t_46
T_10_18_sp4_h_l_5
T_14_18_sp4_h_l_5
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_7/in_1

T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g2_7
T_9_15_input_2_7
T_9_15_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_12Z0Z_2
T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_12Z0Z_3
T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g1_7
T_18_19_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_42Z0Z_6
T_23_14_wire_logic_cluster/lc_6/out
T_23_14_sp4_h_l_1
T_19_14_sp4_h_l_4
T_19_14_lc_trk_g1_1
T_19_14_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_mem_40_1_sqmuxa
T_21_11_wire_logic_cluster/lc_0/out
T_22_8_sp4_v_t_41
T_23_12_sp4_h_l_10
T_22_12_lc_trk_g0_2
T_22_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_0/out
T_22_8_sp4_v_t_41
T_23_12_sp4_h_l_10
T_22_12_lc_trk_g0_2
T_22_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_0/out
T_22_8_sp4_v_t_41
T_23_12_sp4_h_l_10
T_22_12_lc_trk_g0_2
T_22_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_0/out
T_22_8_sp4_v_t_41
T_23_12_sp4_h_l_10
T_22_12_lc_trk_g0_2
T_22_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_0/out
T_22_8_sp4_v_t_41
T_23_12_sp4_h_l_10
T_22_12_lc_trk_g0_2
T_22_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_0/out
T_22_8_sp4_v_t_41
T_23_12_sp4_h_l_10
T_22_12_lc_trk_g0_2
T_22_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_0/out
T_22_8_sp4_v_t_41
T_23_12_sp4_h_l_10
T_22_12_lc_trk_g0_2
T_22_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_0/out
T_22_8_sp4_v_t_41
T_23_12_sp4_h_l_10
T_22_12_lc_trk_g0_2
T_22_12_wire_logic_cluster/lc_3/cen

End 

Net : sDAC_mem_25Z0Z_4
T_20_24_wire_logic_cluster/lc_2/out
T_19_23_lc_trk_g3_2
T_19_23_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_RNO_20Z0Z_4
T_22_13_wire_logic_cluster/lc_2/out
T_22_13_sp4_h_l_9
T_21_13_sp4_v_t_44
T_21_17_lc_trk_g0_1
T_21_17_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_20Z0Z_1
T_22_13_wire_logic_cluster/lc_3/out
T_22_13_lc_trk_g0_3
T_22_13_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_RNO_20Z0Z_3
T_22_13_wire_logic_cluster/lc_0/out
T_22_11_sp4_v_t_45
T_22_15_sp4_v_t_46
T_21_18_lc_trk_g3_6
T_21_18_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_20Z0Z_0
T_22_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g2_1
T_22_13_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_22Z0Z_6
T_20_22_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g0_3
T_20_22_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_RNO_29Z0Z_9
T_19_15_wire_logic_cluster/lc_6/out
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_17Z0Z_6
T_17_15_wire_logic_cluster/lc_6/out
T_17_15_sp4_h_l_1
T_19_15_lc_trk_g2_4
T_19_15_wire_logic_cluster/lc_6/in_0

End 

Net : g1_0
T_13_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_41_1_sqmuxa
T_24_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_5
T_23_9_sp4_v_t_47
T_23_13_lc_trk_g0_2
T_23_13_wire_logic_cluster/lc_0/cen

T_24_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_5
T_23_9_sp4_v_t_47
T_23_13_lc_trk_g0_2
T_23_13_wire_logic_cluster/lc_0/cen

T_24_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_5
T_23_9_sp4_v_t_47
T_23_13_lc_trk_g0_2
T_23_13_wire_logic_cluster/lc_0/cen

T_24_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_5
T_23_9_sp4_v_t_47
T_23_13_lc_trk_g0_2
T_23_13_wire_logic_cluster/lc_0/cen

T_24_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_5
T_23_9_sp4_v_t_47
T_23_13_lc_trk_g0_2
T_23_13_wire_logic_cluster/lc_0/cen

T_24_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_5
T_23_9_sp4_v_t_47
T_23_13_lc_trk_g0_2
T_23_13_wire_logic_cluster/lc_0/cen

T_24_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_5
T_23_9_sp4_v_t_47
T_23_13_lc_trk_g0_2
T_23_13_wire_logic_cluster/lc_0/cen

T_24_13_wire_logic_cluster/lc_0/out
T_24_13_sp4_h_l_5
T_23_9_sp4_v_t_47
T_23_13_lc_trk_g0_2
T_23_13_wire_logic_cluster/lc_0/cen

End 

Net : g1_0_3
T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_RNO_5Z0Z_4
T_18_10_wire_logic_cluster/lc_4/out
T_18_9_sp4_v_t_40
T_18_13_sp4_v_t_45
T_19_17_sp4_h_l_8
T_21_17_lc_trk_g2_5
T_21_17_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_39Z0Z_1
T_21_10_wire_logic_cluster/lc_1/out
T_21_10_sp4_h_l_7
T_17_10_sp4_h_l_7
T_18_10_lc_trk_g2_7
T_18_10_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_41Z0Z_1
T_23_13_wire_logic_cluster/lc_1/out
T_23_11_sp4_v_t_47
T_23_15_sp4_v_t_43
T_22_18_lc_trk_g3_3
T_22_18_wire_logic_cluster/lc_4/in_0

End 

Net : sDAC_mem_21Z0Z_1
T_21_13_wire_logic_cluster/lc_1/out
T_22_13_lc_trk_g0_1
T_22_13_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_7Z0Z_6
T_19_10_wire_logic_cluster/lc_6/out
T_19_9_sp4_v_t_44
T_19_13_sp4_v_t_44
T_20_17_sp4_h_l_3
T_22_17_lc_trk_g2_6
T_22_17_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_21Z0Z_0
T_21_13_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g1_0
T_22_13_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_24Z0Z_5
T_19_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_data_RNO_5Z0Z_9
T_22_17_wire_logic_cluster/lc_1/out
T_21_17_sp4_h_l_10
T_20_13_sp4_v_t_38
T_20_16_lc_trk_g0_6
T_20_16_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_mem_37Z0Z_3
T_20_11_wire_logic_cluster/lc_3/out
T_18_11_sp4_h_l_3
T_18_11_lc_trk_g1_6
T_18_11_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_39Z0Z_7
T_21_10_wire_logic_cluster/lc_7/out
T_21_9_sp4_v_t_46
T_21_13_sp4_v_t_46
T_20_15_lc_trk_g0_0
T_20_15_wire_logic_cluster/lc_7/in_1

End 

Net : g1_0_2
T_12_14_wire_logic_cluster/lc_6/out
T_12_14_lc_trk_g1_6
T_12_14_wire_logic_cluster/lc_4/in_3

End 

Net : g1_0_1
T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_1/in_3

End 

Net : sEEPon_1_sqmuxa
T_17_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_36
T_14_15_sp4_h_l_6
T_10_15_sp4_h_l_6
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_1/cen

T_17_14_wire_logic_cluster/lc_6/out
T_17_11_sp4_v_t_36
T_14_15_sp4_h_l_6
T_10_15_sp4_h_l_6
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_1/cen

T_17_14_wire_logic_cluster/lc_6/out
T_8_14_sp12_h_l_0
T_9_14_sp4_h_l_3
T_10_14_lc_trk_g3_3
T_10_14_wire_logic_cluster/lc_4/cen

T_17_14_wire_logic_cluster/lc_6/out
T_8_14_sp12_h_l_0
T_9_14_sp4_h_l_3
T_10_14_lc_trk_g3_3
T_10_14_wire_logic_cluster/lc_4/cen

T_17_14_wire_logic_cluster/lc_6/out
T_8_14_sp12_h_l_0
T_9_14_sp4_h_l_3
T_10_14_lc_trk_g3_3
T_10_14_wire_logic_cluster/lc_4/cen

T_17_14_wire_logic_cluster/lc_6/out
T_8_14_sp12_h_l_0
T_9_14_sp4_h_l_3
T_10_14_lc_trk_g3_3
T_10_14_wire_logic_cluster/lc_4/cen

T_17_14_wire_logic_cluster/lc_6/out
T_8_14_sp12_h_l_0
T_9_14_sp4_h_l_3
T_10_14_lc_trk_g3_3
T_10_14_wire_logic_cluster/lc_4/cen

T_17_14_wire_logic_cluster/lc_6/out
T_8_14_sp12_h_l_0
T_9_14_sp4_h_l_3
T_10_14_lc_trk_g3_3
T_10_14_wire_logic_cluster/lc_4/cen

End 

Net : N_291
T_17_14_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_6/in_1

T_17_14_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_3/in_0

T_17_14_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_7/in_0

T_17_14_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_2/in_1

End 

Net : un10_trig_prev_3
T_14_14_wire_logic_cluster/lc_0/out
T_14_14_sp4_h_l_5
T_13_14_lc_trk_g0_5
T_13_14_input_2_3
T_13_14_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_mem_9Z0Z_1
T_24_15_wire_logic_cluster/lc_1/out
T_23_15_sp4_h_l_10
T_22_15_sp4_v_t_41
T_22_18_lc_trk_g0_1
T_22_18_wire_logic_cluster/lc_4/in_1

End 

Net : N_139
T_22_19_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_41
T_19_21_sp4_h_l_4
T_18_17_sp4_v_t_41
T_18_13_sp4_v_t_41
T_17_14_lc_trk_g3_1
T_17_14_wire_logic_cluster/lc_0/in_0

T_22_19_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_41
T_23_21_sp4_h_l_4
T_22_21_sp4_v_t_47
T_21_24_lc_trk_g3_7
T_21_24_wire_logic_cluster/lc_0/in_0

T_22_19_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_41
T_19_21_sp4_h_l_4
T_18_17_sp4_v_t_41
T_15_17_sp4_h_l_4
T_14_13_sp4_v_t_41
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_1/in_0

T_22_19_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_41
T_22_13_sp4_v_t_37
T_22_9_sp4_v_t_37
T_19_9_sp4_h_l_6
T_20_9_lc_trk_g2_6
T_20_9_input_2_0
T_20_9_wire_logic_cluster/lc_0/in_2

T_22_19_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_41
T_19_21_sp4_h_l_4
T_18_17_sp4_v_t_41
T_15_17_sp4_h_l_4
T_17_17_lc_trk_g2_1
T_17_17_input_2_3
T_17_17_wire_logic_cluster/lc_3/in_2

T_22_19_wire_logic_cluster/lc_6/out
T_22_17_sp4_v_t_41
T_22_13_sp4_v_t_37
T_23_13_sp4_h_l_0
T_24_13_lc_trk_g2_0
T_24_13_input_2_0
T_24_13_wire_logic_cluster/lc_0/in_2

T_22_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_37
T_24_16_sp4_h_l_5
T_23_16_lc_trk_g0_5
T_23_16_wire_logic_cluster/lc_2/in_1

T_22_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_37
T_23_12_sp4_v_t_37
T_20_12_sp4_h_l_0
T_19_12_lc_trk_g0_0
T_19_12_input_2_0
T_19_12_wire_logic_cluster/lc_0/in_2

T_22_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_37
T_20_20_sp4_h_l_0
T_20_20_lc_trk_g0_5
T_20_20_wire_logic_cluster/lc_4/in_1

T_22_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_37
T_24_16_sp4_h_l_5
T_23_16_lc_trk_g0_5
T_23_16_wire_logic_cluster/lc_0/in_1

T_22_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_37
T_24_16_sp4_h_l_5
T_23_16_lc_trk_g0_5
T_23_16_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_37Z0Z_1
T_20_11_wire_logic_cluster/lc_1/out
T_21_11_sp4_h_l_2
T_20_11_sp4_v_t_45
T_20_15_sp4_v_t_45
T_20_19_lc_trk_g0_0
T_20_19_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_mem_33Z0Z_1
T_16_14_wire_logic_cluster/lc_1/out
T_16_12_sp4_v_t_47
T_17_16_sp4_h_l_4
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_38Z0Z_4
T_22_11_wire_logic_cluster/lc_4/out
T_23_10_sp4_v_t_41
T_20_14_sp4_h_l_9
T_20_14_lc_trk_g0_4
T_20_14_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_data_RNO_5Z0Z_7
T_20_14_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_data_2_13_bm_1_7_cascade_
T_20_14_wire_logic_cluster/lc_1/ltout
T_20_14_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_10Z0Z_3
T_23_15_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_46
T_20_16_sp4_h_l_4
T_21_16_lc_trk_g2_4
T_21_16_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_24_1_sqmuxa
T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_17_19_sp4_v_t_42
T_14_19_sp4_h_l_7
T_18_19_sp4_h_l_3
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_45
T_18_20_sp4_v_t_41
T_15_24_sp4_h_l_4
T_19_24_sp4_h_l_7
T_19_24_lc_trk_g0_2
T_19_24_wire_logic_cluster/lc_6/cen

T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_17_19_sp4_v_t_42
T_18_23_sp4_h_l_7
T_20_23_lc_trk_g2_2
T_20_23_wire_logic_cluster/lc_1/cen

T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_17_19_sp4_v_t_42
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_17_19_sp4_v_t_42
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_17_19_sp4_v_t_42
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_17_19_sp4_v_t_42
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

T_17_17_wire_logic_cluster/lc_6/out
T_17_15_sp4_v_t_41
T_17_19_sp4_v_t_42
T_17_20_lc_trk_g2_2
T_17_20_wire_logic_cluster/lc_1/cen

End 

Net : N_286
T_23_16_wire_logic_cluster/lc_3/out
T_24_13_sp4_v_t_47
T_25_17_sp4_h_l_4
T_21_17_sp4_h_l_4
T_17_17_sp4_h_l_4
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_6/in_0

T_23_16_wire_logic_cluster/lc_3/out
T_24_13_sp4_v_t_47
T_25_17_sp4_h_l_4
T_21_17_sp4_h_l_4
T_17_17_sp4_h_l_4
T_17_17_lc_trk_g0_1
T_17_17_wire_logic_cluster/lc_2/in_1

T_23_16_wire_logic_cluster/lc_3/out
T_24_13_sp4_v_t_47
T_25_17_sp4_h_l_4
T_21_17_sp4_h_l_4
T_17_17_sp4_h_l_4
T_17_17_lc_trk_g1_1
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

T_23_16_wire_logic_cluster/lc_3/out
T_24_13_sp4_v_t_47
T_23_16_lc_trk_g3_7
T_23_16_wire_logic_cluster/lc_5/in_1

T_23_16_wire_logic_cluster/lc_3/out
T_23_15_sp4_v_t_38
T_23_11_sp4_v_t_38
T_20_11_sp4_h_l_9
T_21_11_lc_trk_g3_1
T_21_11_input_2_0
T_21_11_wire_logic_cluster/lc_0/in_2

T_23_16_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_43
T_20_12_sp4_h_l_6
T_19_12_lc_trk_g0_6
T_19_12_input_2_2
T_19_12_wire_logic_cluster/lc_2/in_2

T_23_16_wire_logic_cluster/lc_3/out
T_17_16_sp12_h_l_1
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_7/in_0

T_23_16_wire_logic_cluster/lc_3/out
T_17_16_sp12_h_l_1
T_16_16_lc_trk_g1_1
T_16_16_input_2_4
T_16_16_wire_logic_cluster/lc_4/in_2

T_23_16_wire_logic_cluster/lc_3/out
T_23_15_sp4_v_t_38
T_23_11_sp4_v_t_38
T_20_11_sp4_h_l_9
T_21_11_lc_trk_g3_1
T_21_11_input_2_2
T_21_11_wire_logic_cluster/lc_2/in_2

T_23_16_wire_logic_cluster/lc_3/out
T_23_16_lc_trk_g0_3
T_23_16_input_2_1
T_23_16_wire_logic_cluster/lc_1/in_2

T_23_16_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_43
T_20_12_sp4_h_l_6
T_19_12_lc_trk_g1_6
T_19_12_input_2_3
T_19_12_wire_logic_cluster/lc_3/in_2

T_23_16_wire_logic_cluster/lc_3/out
T_17_16_sp12_h_l_1
T_16_16_lc_trk_g1_1
T_16_16_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_data_2_13_bm_1_9_cascade_
T_22_17_wire_logic_cluster/lc_0/ltout
T_22_17_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_40Z0Z_4
T_22_12_wire_logic_cluster/lc_4/out
T_22_10_sp4_v_t_37
T_19_14_sp4_h_l_0
T_18_14_lc_trk_g0_0
T_18_14_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_38Z0Z_6
T_22_10_wire_logic_cluster/lc_0/out
T_22_6_sp12_v_t_23
T_22_17_lc_trk_g2_3
T_22_17_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_data_RNO_7Z0Z_7
T_18_14_wire_logic_cluster/lc_4/out
T_18_14_lc_trk_g0_4
T_18_14_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_data_2_20_am_1_7_cascade_
T_18_14_wire_logic_cluster/lc_3/ltout
T_18_14_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_11Z0Z_2
T_23_18_wire_logic_cluster/lc_2/out
T_23_15_sp4_v_t_44
T_20_15_sp4_h_l_9
T_19_11_sp4_v_t_39
T_18_12_lc_trk_g2_7
T_18_12_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_41Z0Z_4
T_23_13_wire_logic_cluster/lc_4/out
T_24_13_sp4_h_l_8
T_20_13_sp4_h_l_11
T_19_13_sp4_v_t_40
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_33Z0Z_2
T_16_14_wire_logic_cluster/lc_2/out
T_16_14_sp4_h_l_9
T_19_14_sp4_v_t_44
T_18_16_lc_trk_g2_1
T_18_16_wire_logic_cluster/lc_7/in_0

End 

Net : sDAC_mem_29_1_sqmuxa
T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_18_sp4_v_t_41
T_20_22_sp4_h_l_10
T_19_22_lc_trk_g0_2
T_19_22_wire_logic_cluster/lc_2/cen

End 

Net : N_142
T_20_20_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_42
T_21_19_sp4_h_l_0
T_24_15_sp4_v_t_43
T_23_16_lc_trk_g3_3
T_23_16_wire_logic_cluster/lc_5/in_3

T_20_20_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_42
T_21_19_sp4_h_l_0
T_24_15_sp4_v_t_43
T_23_16_lc_trk_g3_3
T_23_16_input_2_2
T_23_16_wire_logic_cluster/lc_2/in_2

T_20_20_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_42
T_21_19_sp4_h_l_0
T_22_19_lc_trk_g2_0
T_22_19_wire_logic_cluster/lc_1/in_1

T_20_20_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_42
T_21_19_sp4_h_l_0
T_24_15_sp4_v_t_43
T_23_16_lc_trk_g3_3
T_23_16_input_2_0
T_23_16_wire_logic_cluster/lc_0/in_2

T_20_20_wire_logic_cluster/lc_5/out
T_20_19_sp4_v_t_42
T_21_19_sp4_h_l_0
T_17_19_sp4_h_l_8
T_16_15_sp4_v_t_45
T_13_15_sp4_h_l_2
T_13_15_lc_trk_g0_7
T_13_15_input_2_1
T_13_15_wire_logic_cluster/lc_1/in_2

T_20_20_wire_logic_cluster/lc_5/out
T_20_16_sp4_v_t_47
T_17_16_sp4_h_l_10
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_7/in_1

T_20_20_wire_logic_cluster/lc_5/out
T_12_20_sp12_h_l_1
T_11_8_sp12_v_t_22
T_11_12_lc_trk_g2_1
T_11_12_input_2_7
T_11_12_wire_logic_cluster/lc_7/in_2

T_20_20_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_4/in_0

T_20_20_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_3/in_1

T_20_20_wire_logic_cluster/lc_5/out
T_20_16_sp4_v_t_47
T_17_16_sp4_h_l_10
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_3/in_3

T_20_20_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_38
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_3/in_0

T_20_20_wire_logic_cluster/lc_5/out
T_20_20_lc_trk_g3_5
T_20_20_wire_logic_cluster/lc_2/in_0

End 

Net : sAddressZ0Z_0
T_16_17_wire_logic_cluster/lc_3/out
T_16_8_sp12_v_t_22
T_17_20_sp12_h_l_1
T_20_20_lc_trk_g1_1
T_20_20_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_1/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_46
T_17_12_sp4_h_l_4
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_46
T_17_12_sp4_h_l_4
T_19_12_lc_trk_g3_1
T_19_12_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_42
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_0/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_16_17_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_46
T_17_12_sp4_h_l_4
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_46
T_17_12_sp4_h_l_4
T_19_12_lc_trk_g3_1
T_19_12_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_46
T_17_12_sp4_h_l_4
T_20_8_sp4_v_t_47
T_20_9_lc_trk_g2_7
T_20_9_wire_logic_cluster/lc_0/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_42
T_18_13_sp4_h_l_7
T_21_9_sp4_v_t_36
T_21_11_lc_trk_g2_1
T_21_11_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_42
T_18_13_sp4_h_l_7
T_21_13_sp4_v_t_42
T_20_14_lc_trk_g3_2
T_20_14_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_46
T_17_12_sp4_h_l_4
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_42
T_18_13_sp4_h_l_7
T_21_9_sp4_v_t_36
T_21_11_lc_trk_g2_1
T_21_11_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_46
T_17_12_sp4_h_l_4
T_19_12_lc_trk_g3_1
T_19_12_wire_logic_cluster/lc_1/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_42
T_18_13_sp4_h_l_7
T_21_9_sp4_v_t_36
T_21_11_lc_trk_g2_1
T_21_11_wire_logic_cluster/lc_6/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_46
T_13_18_sp4_h_l_4
T_14_18_lc_trk_g3_4
T_14_18_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_42
T_17_14_lc_trk_g3_2
T_17_14_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_42
T_18_13_sp4_h_l_7
T_21_9_sp4_v_t_36
T_21_11_lc_trk_g2_1
T_21_11_input_2_1
T_21_11_wire_logic_cluster/lc_1/in_2

T_16_17_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_6/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_42
T_18_13_sp4_h_l_7
T_21_9_sp4_v_t_36
T_21_11_lc_trk_g2_1
T_21_11_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_42
T_18_13_sp4_h_l_7
T_21_9_sp4_v_t_36
T_21_11_lc_trk_g2_1
T_21_11_input_2_3
T_21_11_wire_logic_cluster/lc_3/in_2

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp4_v_t_38
T_16_12_sp4_v_t_46
T_17_12_sp4_h_l_4
T_19_12_lc_trk_g3_1
T_19_12_wire_logic_cluster/lc_3/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_1/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_7/in_0

End 

Net : sDAC_mem_39Z0Z_0
T_21_10_wire_logic_cluster/lc_0/out
T_18_10_sp12_h_l_0
T_18_10_lc_trk_g1_3
T_18_10_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_mem_34Z0Z_1
T_21_9_wire_logic_cluster/lc_0/out
T_21_5_sp12_v_t_23
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_16_1_sqmuxa
T_23_16_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_42
T_23_19_sp4_v_t_42
T_20_23_sp4_h_l_0
T_19_23_sp4_v_t_43
T_18_26_lc_trk_g3_3
T_18_26_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_42
T_23_19_sp4_v_t_42
T_20_23_sp4_h_l_0
T_19_23_sp4_v_t_43
T_18_26_lc_trk_g3_3
T_18_26_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_42
T_23_19_sp4_v_t_42
T_20_23_sp4_h_l_0
T_19_23_sp4_v_t_43
T_18_26_lc_trk_g3_3
T_18_26_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_42
T_23_19_sp4_v_t_42
T_23_23_sp4_v_t_42
T_23_24_lc_trk_g2_2
T_23_24_wire_logic_cluster/lc_4/cen

T_23_16_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_42
T_23_19_sp4_v_t_42
T_23_23_sp4_v_t_38
T_22_25_lc_trk_g1_3
T_22_25_wire_logic_cluster/lc_1/cen

T_23_16_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_42
T_24_15_sp4_h_l_0
T_20_15_sp4_h_l_3
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_1/cen

T_23_16_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_42
T_24_15_sp4_h_l_0
T_20_15_sp4_h_l_3
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_1/cen

T_23_16_wire_logic_cluster/lc_5/out
T_23_15_sp4_v_t_42
T_24_15_sp4_h_l_0
T_20_15_sp4_h_l_3
T_19_15_lc_trk_g1_3
T_19_15_wire_logic_cluster/lc_1/cen

End 

Net : sDAC_mem_7Z0Z_7
T_19_10_wire_logic_cluster/lc_7/out
T_20_9_sp4_v_t_47
T_20_13_sp4_v_t_43
T_20_15_lc_trk_g2_6
T_20_15_wire_logic_cluster/lc_7/in_3

End 

Net : sAddress_RNIA6242_1Z0Z_2
T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_17_19_sp4_h_l_1
T_16_19_sp4_v_t_42
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_17_19_sp4_h_l_1
T_16_19_sp4_v_t_42
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_17_19_sp4_h_l_1
T_16_19_sp4_v_t_42
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_17_19_sp4_h_l_1
T_16_19_sp4_v_t_42
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_17_19_sp4_h_l_1
T_16_19_sp4_v_t_42
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_17_19_sp4_h_l_1
T_16_19_sp4_v_t_42
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_17_19_sp4_h_l_1
T_16_19_sp4_v_t_42
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_36
T_17_19_sp4_h_l_1
T_16_19_sp4_v_t_42
T_16_20_lc_trk_g2_2
T_16_20_wire_logic_cluster/lc_0/cen

End 

Net : sEETrigCounterZ0Z_3
T_14_13_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g1_7
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

T_14_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g2_7
T_13_13_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g2_7
T_13_13_wire_logic_cluster/lc_4/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g2_7
T_13_13_input_2_5
T_13_13_wire_logic_cluster/lc_5/in_2

T_14_13_wire_logic_cluster/lc_7/out
T_13_13_lc_trk_g2_7
T_13_13_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_37_1_sqmuxa
T_21_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_47
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_47
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_47
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_47
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_47
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_47
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_47
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_47
T_20_11_lc_trk_g2_2
T_20_11_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_data_2_13_bm_1_8_cascade_
T_21_14_wire_logic_cluster/lc_6/ltout
T_21_14_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_4Z0Z_3
T_18_11_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g1_5
T_18_11_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_RNO_5Z0Z_8
T_21_14_wire_logic_cluster/lc_7/out
T_21_15_lc_trk_g1_7
T_21_15_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_6Z0Z_5
T_17_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_2
T_21_11_sp4_v_t_42
T_21_14_lc_trk_g1_2
T_21_14_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_5Z0Z_1
T_19_11_wire_logic_cluster/lc_1/out
T_18_11_sp4_h_l_10
T_21_11_sp4_v_t_47
T_21_15_sp4_v_t_47
T_20_19_lc_trk_g2_2
T_20_19_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_mem_28Z0Z_0
T_21_22_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g1_3
T_21_22_wire_logic_cluster/lc_1/in_3

End 

Net : N_279_cascade_
T_19_12_wire_logic_cluster/lc_6/ltout
T_19_12_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_8Z0Z_7
T_20_12_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_46
T_20_15_sp4_v_t_39
T_19_17_lc_trk_g0_2
T_19_17_wire_logic_cluster/lc_5/in_3

End 

Net : sTrigCounterZ0Z_4
T_12_15_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_46
T_13_14_lc_trk_g2_6
T_13_14_wire_logic_cluster/lc_4/in_0

T_12_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_5/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_0/in_0

T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g0_1
T_12_15_wire_logic_cluster/lc_1/in_0

End 

Net : sTrigCounter_i_4
T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g3_4
T_13_14_wire_logic_cluster/lc_4/in_1

End 

Net : N_360
T_16_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_40
T_18_18_sp4_h_l_11
T_21_18_sp4_v_t_46
T_20_20_lc_trk_g2_3
T_20_20_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_40
T_18_14_sp4_h_l_10
T_22_14_sp4_h_l_6
T_24_14_lc_trk_g2_3
T_24_14_wire_logic_cluster/lc_0/in_3

End 

Net : N_275_cascade_
T_16_16_wire_logic_cluster/lc_5/ltout
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_mem_4_1_sqmuxa
T_19_12_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_47
T_17_15_sp4_h_l_3
T_20_15_sp4_v_t_38
T_20_19_lc_trk_g1_3
T_20_19_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_47
T_17_15_sp4_h_l_3
T_20_15_sp4_v_t_38
T_20_19_lc_trk_g1_3
T_20_19_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_7/out
T_19_12_sp4_h_l_3
T_15_12_sp4_h_l_11
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_7/out
T_19_12_sp4_h_l_3
T_15_12_sp4_h_l_11
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_43
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_2/cen

T_19_12_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_43
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_2/cen

T_19_12_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_47
T_20_15_lc_trk_g0_2
T_20_15_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_7/out
T_20_11_sp4_v_t_47
T_20_15_lc_trk_g0_2
T_20_15_wire_logic_cluster/lc_0/cen

End 

Net : sEEADC_freq_1_sqmuxa
T_20_20_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_36
T_21_21_sp4_h_l_7
T_17_21_sp4_h_l_10
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_36
T_21_21_sp4_h_l_7
T_17_21_sp4_h_l_10
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_36
T_21_21_sp4_h_l_7
T_17_21_sp4_h_l_10
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_36
T_21_21_sp4_h_l_7
T_17_21_sp4_h_l_10
T_18_21_lc_trk_g2_2
T_18_21_wire_logic_cluster/lc_0/cen

T_20_20_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_36
T_21_21_sp4_h_l_7
T_21_21_lc_trk_g0_2
T_21_21_wire_logic_cluster/lc_3/cen

T_20_20_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_36
T_21_21_sp4_h_l_7
T_21_21_lc_trk_g0_2
T_21_21_wire_logic_cluster/lc_3/cen

T_20_20_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_36
T_21_21_sp4_h_l_7
T_21_21_lc_trk_g0_2
T_21_21_wire_logic_cluster/lc_3/cen

T_20_20_wire_logic_cluster/lc_6/out
T_20_18_sp4_v_t_41
T_21_22_sp4_h_l_10
T_22_22_lc_trk_g2_2
T_22_22_wire_logic_cluster/lc_6/cen

End 

Net : sDAC_mem_31_1_sqmuxa
T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_0
T_19_20_sp4_h_l_3
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_0
T_19_20_sp4_h_l_3
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_0
T_19_20_sp4_h_l_3
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_0
T_19_20_sp4_h_l_3
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_0
T_19_20_sp4_h_l_3
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_0
T_19_20_sp4_h_l_3
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_0
T_19_20_sp4_h_l_3
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_15_20_sp4_h_l_0
T_19_20_sp4_h_l_3
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_mem_27_1_sqmuxa
T_22_19_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_20_lc_trk_g3_3
T_23_20_wire_logic_cluster/lc_1/cen

End 

Net : sDAC_data_RNO_27Z0Z_8_cascade_
T_18_15_wire_logic_cluster/lc_0/ltout
T_18_15_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_RNO_18Z0Z_8_cascade_
T_22_21_wire_logic_cluster/lc_3/ltout
T_22_21_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_12Z0Z_5
T_22_21_wire_logic_cluster/lc_7/out
T_22_21_lc_trk_g1_7
T_22_21_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_13Z0Z_5
T_23_21_wire_logic_cluster/lc_6/out
T_22_21_lc_trk_g2_6
T_22_21_wire_logic_cluster/lc_3/in_1

End 

Net : sEEPeriod_i_16
T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g2_0
T_12_18_input_2_0
T_12_18_wire_logic_cluster/lc_0/in_2

End 

Net : sTrigCounter_i_7
T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_mem_32Z0Z_0
T_17_16_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g3_0
T_18_17_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_40
T_18_17_sp4_h_l_11
T_20_17_lc_trk_g3_6
T_20_17_wire_logic_cluster/lc_6/in_3

End 

Net : sEEPeriodZ0Z_16
T_11_17_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_0/in_3

End 

Net : sTrigCounterZ0Z_7
T_13_18_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_41
T_13_12_sp4_v_t_37
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_7/in_3

T_13_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g0_6
T_13_18_input_2_6
T_13_18_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_20Z0Z_5
T_22_13_wire_logic_cluster/lc_4/out
T_15_13_sp12_h_l_0
T_18_13_lc_trk_g1_0
T_18_13_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_20Z0Z_2
T_22_13_wire_logic_cluster/lc_5/out
T_22_13_lc_trk_g2_5
T_22_13_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_9_1_sqmuxa
T_23_16_wire_logic_cluster/lc_6/out
T_24_15_sp4_v_t_45
T_24_11_sp4_v_t_46
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_23_16_wire_logic_cluster/lc_6/out
T_24_15_sp4_v_t_45
T_24_11_sp4_v_t_46
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_23_16_wire_logic_cluster/lc_6/out
T_24_15_sp4_v_t_45
T_24_11_sp4_v_t_46
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_23_16_wire_logic_cluster/lc_6/out
T_24_15_sp4_v_t_45
T_24_11_sp4_v_t_46
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_23_16_wire_logic_cluster/lc_6/out
T_24_15_sp4_v_t_45
T_24_11_sp4_v_t_46
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_23_16_wire_logic_cluster/lc_6/out
T_24_15_sp4_v_t_45
T_24_11_sp4_v_t_46
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_23_16_wire_logic_cluster/lc_6/out
T_24_15_sp4_v_t_45
T_24_11_sp4_v_t_46
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

T_23_16_wire_logic_cluster/lc_6/out
T_24_15_sp4_v_t_45
T_24_11_sp4_v_t_46
T_24_15_lc_trk_g1_3
T_24_15_wire_logic_cluster/lc_7/cen

End 

Net : sDAC_mem_8Z0Z_4
T_20_12_wire_logic_cluster/lc_4/out
T_20_10_sp4_v_t_37
T_17_14_sp4_h_l_0
T_18_14_lc_trk_g2_0
T_18_14_wire_logic_cluster/lc_3/in_3

End 

Net : un10_trig_prev_1
T_14_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g3_6
T_13_14_input_2_1
T_13_14_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_3Z0Z_0
T_18_12_wire_logic_cluster/lc_0/out
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_2/in_3

End 

Net : op_gt_op_gt_un13_striginternal_0_cascade_
T_11_21_wire_logic_cluster/lc_0/ltout
T_11_21_wire_logic_cluster/lc_1/in_2

End 

Net : un10_trig_prev_4
T_13_13_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g0_4
T_13_14_input_2_4
T_13_14_wire_logic_cluster/lc_4/in_2

End 

Net : un8_trig_prev_0_c4_a0_1_cascade_
T_13_13_wire_logic_cluster/lc_3/ltout
T_13_13_wire_logic_cluster/lc_4/in_2

End 

Net : op_gt_op_gt_un13_striginternallto23_18
T_11_21_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g2_5
T_11_21_wire_logic_cluster/lc_0/in_1

End 

Net : op_gt_op_gt_un13_striginternallto23_8
T_13_25_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_46
T_15_21_sp4_h_l_4
T_11_21_sp4_h_l_7
T_11_21_lc_trk_g1_2
T_11_21_wire_logic_cluster/lc_5/in_0

End 

Net : N_278_cascade_
T_23_16_wire_logic_cluster/lc_4/ltout
T_23_16_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_mem_5Z0Z_7
T_19_11_wire_logic_cluster/lc_7/out
T_9_11_sp12_h_l_1
T_20_11_sp12_v_t_22
T_20_19_lc_trk_g3_1
T_20_19_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_9Z0Z_7
T_24_15_wire_logic_cluster/lc_7/out
T_25_13_sp4_v_t_42
T_22_17_sp4_h_l_0
T_18_17_sp4_h_l_0
T_19_17_lc_trk_g3_0
T_19_17_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_21Z0Z_2
T_21_13_wire_logic_cluster/lc_2/out
T_22_13_lc_trk_g1_2
T_22_13_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_9Z0Z_4
T_24_15_wire_logic_cluster/lc_4/out
T_24_14_sp4_v_t_40
T_21_14_sp4_h_l_5
T_17_14_sp4_h_l_5
T_18_14_lc_trk_g2_5
T_18_14_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_data_RNO_23Z0Z_10
T_20_23_wire_logic_cluster/lc_4/out
T_20_23_lc_trk_g1_4
T_20_23_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_22_1_sqmuxa
T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_12_sp4_v_t_42
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_4/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_12_sp4_v_t_42
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_4/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_12_sp4_v_t_42
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_4/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_16_sp4_h_l_2
T_17_12_sp4_v_t_42
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_4/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_20_sp4_h_l_9
T_21_20_sp4_v_t_44
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_0/out
T_17_16_sp4_v_t_44
T_18_20_sp4_h_l_9
T_21_20_sp4_v_t_44
T_20_22_lc_trk_g0_2
T_20_22_wire_logic_cluster/lc_3/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_13_15_sp4_h_l_11
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_7/cen

T_16_18_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_40
T_13_15_sp4_h_l_11
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_7/cen

End 

Net : sDAC_mem_28Z0Z_7
T_21_23_wire_logic_cluster/lc_4/out
T_20_23_lc_trk_g3_4
T_20_23_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_37Z0Z_7
T_20_11_wire_logic_cluster/lc_7/out
T_20_6_sp12_v_t_22
T_20_15_sp4_v_t_36
T_20_19_lc_trk_g1_1
T_20_19_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_mem_39Z0Z_6
T_21_10_wire_logic_cluster/lc_6/out
T_22_9_sp4_v_t_45
T_22_13_sp4_v_t_46
T_22_17_lc_trk_g1_3
T_22_17_wire_logic_cluster/lc_1/in_1

End 

Net : op_gt_op_gt_un13_striginternallto23_15
T_13_18_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_36
T_10_21_sp4_h_l_1
T_11_21_lc_trk_g2_1
T_11_21_input_2_5
T_11_21_wire_logic_cluster/lc_5/in_2

End 

Net : un10_trig_prev_2
T_14_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_data_RNO_8Z0Z_4_cascade_
T_22_18_wire_logic_cluster/lc_6/ltout
T_22_18_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_data_RNO_17Z0Z_4_cascade_
T_22_18_wire_logic_cluster/lc_5/ltout
T_22_18_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_mem_10Z0Z_1
T_23_15_wire_logic_cluster/lc_1/out
T_23_15_sp4_h_l_7
T_22_15_sp4_v_t_42
T_22_18_lc_trk_g0_2
T_22_18_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_mem_40Z0Z_0
T_22_12_wire_logic_cluster/lc_0/out
T_22_8_sp12_v_t_23
T_22_17_lc_trk_g3_7
T_22_17_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_12Z0Z_1
T_23_19_wire_logic_cluster/lc_7/out
T_23_19_lc_trk_g1_7
T_23_19_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_36Z0Z_1
T_20_10_wire_logic_cluster/lc_1/out
T_20_7_sp12_v_t_22
T_20_19_lc_trk_g2_1
T_20_19_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_12Z0Z_0
T_23_19_wire_logic_cluster/lc_5/out
T_23_19_lc_trk_g1_5
T_23_19_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_RNO_18Z0Z_4_cascade_
T_23_19_wire_logic_cluster/lc_3/ltout
T_23_19_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_data_RNO_18Z0Z_3_cascade_
T_23_19_wire_logic_cluster/lc_1/ltout
T_23_19_wire_logic_cluster/lc_2/in_2

End 

Net : sAddressZ0Z_5
T_16_17_wire_logic_cluster/lc_5/out
T_8_17_sp12_h_l_1
T_19_5_sp12_v_t_22
T_19_12_lc_trk_g2_2
T_19_12_wire_logic_cluster/lc_6/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_46
T_18_13_sp4_h_l_11
T_22_13_sp4_h_l_7
T_21_9_sp4_v_t_37
T_21_11_lc_trk_g3_0
T_21_11_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g0_5
T_17_17_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_42
T_17_16_sp4_h_l_0
T_21_16_sp4_h_l_8
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_46
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_38
T_18_19_sp4_h_l_9
T_22_19_sp4_h_l_9
T_22_19_lc_trk_g0_4
T_22_19_wire_logic_cluster/lc_1/in_3

T_16_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_42
T_17_16_sp4_h_l_0
T_21_16_sp4_h_l_8
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_42
T_17_16_sp4_h_l_0
T_21_16_sp4_h_l_8
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_0/in_3

T_16_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_42
T_17_16_sp4_h_l_0
T_21_16_sp4_h_l_8
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_7/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_46
T_18_13_sp4_h_l_11
T_22_13_sp4_h_l_7
T_24_13_lc_trk_g2_2
T_24_13_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_42
T_17_16_sp4_h_l_0
T_21_16_sp4_h_l_8
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_42
T_17_16_sp4_h_l_0
T_21_16_sp4_h_l_8
T_23_16_lc_trk_g2_5
T_23_16_wire_logic_cluster/lc_6/in_3

T_16_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_46
T_18_13_sp4_h_l_11
T_21_13_sp4_v_t_41
T_21_17_sp4_v_t_42
T_21_19_lc_trk_g3_7
T_21_19_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_46
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_38
T_18_19_sp4_h_l_9
T_22_19_sp4_h_l_9
T_22_19_lc_trk_g0_4
T_22_19_input_2_2
T_22_19_wire_logic_cluster/lc_2/in_2

T_16_17_wire_logic_cluster/lc_5/out
T_17_13_sp4_v_t_46
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_mem_42Z0Z_1
T_23_14_wire_logic_cluster/lc_1/out
T_23_14_sp4_h_l_7
T_22_14_sp4_v_t_36
T_22_18_lc_trk_g1_1
T_22_18_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_mem_13Z0Z_0
T_24_18_wire_logic_cluster/lc_0/out
T_23_19_lc_trk_g0_0
T_23_19_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_mem_13Z0Z_1
T_24_18_wire_logic_cluster/lc_1/out
T_23_19_lc_trk_g1_1
T_23_19_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_data_RNO_5Z0Z_6
T_21_14_wire_logic_cluster/lc_1/out
T_22_15_lc_trk_g3_1
T_22_15_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_mem_3Z0Z_3
T_22_16_wire_logic_cluster/lc_0/out
T_22_16_lc_trk_g1_0
T_22_16_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_7Z0Z_3
T_19_10_wire_logic_cluster/lc_3/out
T_19_10_sp4_h_l_11
T_22_10_sp4_v_t_46
T_21_14_lc_trk_g2_3
T_21_14_wire_logic_cluster/lc_1/in_0

End 

Net : sDAC_data_2_13_bm_1_5_cascade_
T_18_10_wire_logic_cluster/lc_6/ltout
T_18_10_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_data_RNO_5Z0Z_5
T_18_10_wire_logic_cluster/lc_7/out
T_19_9_sp4_v_t_47
T_18_13_lc_trk_g2_2
T_18_13_wire_logic_cluster/lc_4/in_0

End 

Net : sDAC_mem_38Z0Z_2
T_22_11_wire_logic_cluster/lc_2/out
T_22_10_sp4_v_t_36
T_19_10_sp4_h_l_7
T_18_10_lc_trk_g0_7
T_18_10_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_data_2_13_bm_1_4_cascade_
T_18_10_wire_logic_cluster/lc_3/ltout
T_18_10_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_29Z0Z_7
T_19_22_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g2_7
T_20_23_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_38Z0Z_1
T_17_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g0_0
T_18_10_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_data_RNO_21Z0Z_6
T_17_13_wire_logic_cluster/lc_4/out
T_17_11_sp4_v_t_37
T_18_15_sp4_h_l_0
T_22_15_sp4_h_l_8
T_22_15_lc_trk_g1_5
T_22_15_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_22Z0Z_3
T_17_13_wire_logic_cluster/lc_5/out
T_17_13_lc_trk_g2_5
T_17_13_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_23Z0Z_3
T_16_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_4/in_0

End 

Net : sEEPeriodZ0Z_17
T_11_17_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_1/in_3

End 

Net : sEEPeriod_i_17
T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g2_1
T_12_18_input_2_1
T_12_18_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_RNO_21Z0Z_7
T_17_13_wire_logic_cluster/lc_6/out
T_17_13_sp4_h_l_1
T_19_13_lc_trk_g2_4
T_19_13_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_mem_29Z0Z_6
T_19_22_wire_logic_cluster/lc_6/out
T_19_16_sp12_v_t_23
T_19_17_lc_trk_g3_7
T_19_17_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_data_2_13_am_1_8_cascade_
T_20_15_wire_logic_cluster/lc_0/ltout
T_20_15_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_38Z0Z_3
T_22_11_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_38
T_21_14_lc_trk_g1_3
T_21_14_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_data_RNO_23Z0Z_9_cascade_
T_19_17_wire_logic_cluster/lc_1/ltout
T_19_17_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_36Z0Z_5
T_20_10_wire_logic_cluster/lc_5/out
T_20_3_sp12_v_t_22
T_20_15_lc_trk_g2_1
T_20_15_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_data_RNO_4Z0Z_8
T_20_15_wire_logic_cluster/lc_1/out
T_21_15_lc_trk_g1_1
T_21_15_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_data_2_13_bm_1_6_cascade_
T_21_14_wire_logic_cluster/lc_0/ltout
T_21_14_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_22Z0Z_2
T_17_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g0_3
T_17_13_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_data_RNO_21Z0Z_5
T_17_13_wire_logic_cluster/lc_2/out
T_18_13_sp4_h_l_4
T_18_13_lc_trk_g1_1
T_18_13_wire_logic_cluster/lc_0/in_0

End 

Net : sAddressZ0Z_4
T_15_16_wire_logic_cluster/lc_4/out
T_14_16_sp4_h_l_0
T_17_12_sp4_v_t_37
T_18_12_sp4_h_l_5
T_19_12_lc_trk_g2_5
T_19_12_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_3/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_14_16_sp4_h_l_0
T_17_16_sp4_v_t_40
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_16_16_sp12_h_l_0
T_23_16_lc_trk_g1_0
T_23_16_wire_logic_cluster/lc_4/in_3

T_15_16_wire_logic_cluster/lc_4/out
T_14_16_sp4_h_l_0
T_17_12_sp4_v_t_37
T_18_12_sp4_h_l_5
T_21_8_sp4_v_t_40
T_21_11_lc_trk_g0_0
T_21_11_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_14_16_sp4_h_l_0
T_17_12_sp4_v_t_37
T_17_14_lc_trk_g2_0
T_17_14_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_mem_22Z0Z_4
T_17_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_6/in_3

End 

Net : N_1470_i
T_15_20_wire_logic_cluster/lc_4/out
T_14_20_sp4_h_l_0
T_13_16_sp4_v_t_40
T_13_12_sp4_v_t_40
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_sp4_h_l_0
T_13_16_sp4_v_t_40
T_13_12_sp4_v_t_40
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_5/s_r

T_15_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_40
T_15_15_sp4_v_t_36
T_12_15_sp4_h_l_1
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_15_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_40
T_15_15_sp4_v_t_36
T_12_15_sp4_h_l_1
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_5/s_r

T_15_20_wire_logic_cluster/lc_4/out
T_15_19_sp4_v_t_40
T_12_19_sp4_h_l_5
T_11_19_sp4_v_t_40
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_sp4_h_l_0
T_13_16_sp4_v_t_40
T_10_20_sp4_h_l_5
T_11_20_lc_trk_g3_5
T_11_20_wire_logic_cluster/lc_5/s_r

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_sp4_h_l_0
T_13_16_sp4_v_t_40
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/s_r

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_sp4_h_l_0
T_13_16_sp4_v_t_40
T_13_18_lc_trk_g3_5
T_13_18_wire_logic_cluster/lc_5/s_r

End 

Net : N_127
T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_14_16_sp4_v_t_45
T_15_20_sp4_h_l_2
T_15_20_lc_trk_g0_7
T_15_20_wire_logic_cluster/lc_4/in_3

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_14_12_sp4_v_t_38
T_13_15_lc_trk_g2_6
T_13_15_input_2_4
T_13_15_wire_logic_cluster/lc_4/in_2

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_sp4_h_l_3
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_2/in_0

End 

Net : sEETrigInternalZ0
T_16_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_43
T_13_16_sp4_h_l_0
T_9_16_sp4_h_l_3
T_11_16_lc_trk_g3_6
T_11_16_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_15_sp4_v_t_38
T_13_15_sp4_h_l_3
T_12_15_sp4_v_t_38
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_13_sp12_v_t_22
T_5_13_sp12_h_l_1
T_10_13_lc_trk_g1_5
T_10_13_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_43
T_13_16_sp4_h_l_0
T_9_16_sp4_h_l_3
T_11_16_lc_trk_g3_6
T_11_16_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_43
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_13_6_sp12_v_t_22
T_13_12_lc_trk_g2_5
T_13_12_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_15_sp4_v_t_38
T_13_15_sp4_h_l_3
T_12_11_sp4_v_t_45
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_0/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_15_sp4_v_t_38
T_13_15_sp4_h_l_3
T_12_15_sp4_v_t_38
T_11_18_lc_trk_g2_6
T_11_18_wire_logic_cluster/lc_0/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_43
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_43
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_7/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_43
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_5/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_15_sp4_v_t_38
T_13_15_sp4_h_l_3
T_13_15_lc_trk_g1_6
T_13_15_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_43
T_13_16_sp4_h_l_0
T_12_12_sp4_v_t_40
T_11_13_lc_trk_g3_0
T_11_13_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_43
T_13_16_sp4_h_l_0
T_9_16_sp4_h_l_3
T_11_16_lc_trk_g3_6
T_11_16_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_14_18_sp12_h_l_1
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_3/in_1

T_16_18_wire_logic_cluster/lc_7/out
T_16_16_sp4_v_t_43
T_13_16_sp4_h_l_0
T_9_16_sp4_h_l_3
T_11_16_lc_trk_g3_6
T_11_16_wire_logic_cluster/lc_1/in_0

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_6/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_7/in_0

End 

Net : sDAC_mem_23_1_sqmuxa
T_16_16_wire_logic_cluster/lc_4/out
T_16_8_sp12_v_t_23
T_16_10_sp4_v_t_43
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_4/out
T_16_8_sp12_v_t_23
T_16_10_sp4_v_t_43
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_4/out
T_16_8_sp12_v_t_23
T_16_10_sp4_v_t_43
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_4/out
T_16_8_sp12_v_t_23
T_16_10_sp4_v_t_43
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_4/out
T_16_8_sp12_v_t_23
T_16_10_sp4_v_t_43
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_4/out
T_16_8_sp12_v_t_23
T_16_10_sp4_v_t_43
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_4/out
T_16_8_sp12_v_t_23
T_16_10_sp4_v_t_43
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_1/cen

T_16_16_wire_logic_cluster/lc_4/out
T_16_8_sp12_v_t_23
T_16_10_sp4_v_t_43
T_15_13_lc_trk_g3_3
T_15_13_wire_logic_cluster/lc_1/cen

End 

Net : sDAC_mem_13_1_sqmuxa
T_23_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_11
T_24_16_sp4_v_t_46
T_24_18_lc_trk_g3_3
T_24_18_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_11
T_24_16_sp4_v_t_46
T_24_18_lc_trk_g3_3
T_24_18_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_11
T_24_16_sp4_v_t_46
T_24_18_lc_trk_g3_3
T_24_18_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_11
T_24_16_sp4_v_t_46
T_24_18_lc_trk_g3_3
T_24_18_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_11
T_24_16_sp4_v_t_46
T_24_18_lc_trk_g3_3
T_24_18_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_7/out
T_21_16_sp4_h_l_11
T_24_16_sp4_v_t_46
T_24_18_lc_trk_g3_3
T_24_18_wire_logic_cluster/lc_2/cen

T_23_16_wire_logic_cluster/lc_7/out
T_23_15_sp4_v_t_46
T_23_19_sp4_v_t_39
T_23_21_lc_trk_g2_2
T_23_21_wire_logic_cluster/lc_0/cen

T_23_16_wire_logic_cluster/lc_7/out
T_23_15_sp4_v_t_46
T_23_19_sp4_v_t_39
T_23_21_lc_trk_g2_2
T_23_21_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_mem_16Z0Z_6
T_19_15_wire_logic_cluster/lc_7/out
T_19_15_lc_trk_g2_7
T_19_15_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_7Z0Z_5
T_19_10_wire_logic_cluster/lc_5/out
T_18_10_sp4_h_l_2
T_21_10_sp4_v_t_42
T_21_14_lc_trk_g0_7
T_21_14_wire_logic_cluster/lc_7/in_0

End 

Net : sDAC_data_RNO_20Z0Z_8
T_20_13_wire_logic_cluster/lc_2/out
T_21_12_sp4_v_t_37
T_21_15_lc_trk_g0_5
T_21_15_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_6Z0Z_0
T_18_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g3_2
T_18_10_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_21Z0Z_5
T_21_13_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_2/in_0

End 

Net : sDAC_mem_20Z0Z_5
T_20_13_wire_logic_cluster/lc_3/out
T_20_13_lc_trk_g0_3
T_20_13_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_10Z0Z_4
T_23_15_wire_logic_cluster/lc_4/out
T_23_14_sp4_v_t_40
T_20_14_sp4_h_l_5
T_16_14_sp4_h_l_8
T_18_14_lc_trk_g3_5
T_18_14_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_RNO_17Z0Z_7_cascade_
T_18_14_wire_logic_cluster/lc_5/ltout
T_18_14_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_8Z0Z_7_cascade_
T_18_14_wire_logic_cluster/lc_6/ltout
T_18_14_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_34Z0Z_2
T_19_9_wire_logic_cluster/lc_2/out
T_19_8_sp4_v_t_36
T_19_12_sp4_v_t_44
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_data_2_6_bm_1_5_cascade_
T_18_14_wire_logic_cluster/lc_1/ltout
T_18_14_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_data_RNO_15Z0Z_5
T_18_14_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g0_2
T_18_13_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_35Z0Z_1
T_21_12_wire_logic_cluster/lc_1/out
T_21_9_sp12_v_t_22
T_21_16_lc_trk_g3_2
T_21_16_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_data_RNO_20Z0Z_7
T_20_13_wire_logic_cluster/lc_0/out
T_20_13_sp4_h_l_5
T_19_13_lc_trk_g0_5
T_19_13_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_38Z0Z_5
T_22_11_wire_logic_cluster/lc_5/out
T_22_10_sp4_v_t_42
T_21_14_lc_trk_g1_7
T_21_14_wire_logic_cluster/lc_6/in_0

End 

Net : sDAC_mem_23Z0Z_2
T_16_13_wire_logic_cluster/lc_2/out
T_17_13_lc_trk_g1_2
T_17_13_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_23Z0Z_4
T_16_13_wire_logic_cluster/lc_4/out
T_17_13_lc_trk_g1_4
T_17_13_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_20Z0Z_4
T_20_13_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g2_1
T_20_13_wire_logic_cluster/lc_0/in_3

End 

Net : sTrigCounter_i_3
T_13_14_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_3/in_1

End 

Net : sTrigCounterZ0Z_3
T_12_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_3/in_0

T_12_14_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_5/in_3

T_12_14_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_7/in_3

T_12_14_wire_logic_cluster/lc_4/out
T_11_14_lc_trk_g3_4
T_11_14_wire_logic_cluster/lc_0/in_1

T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_data_RNO_4Z0Z_3
T_20_19_wire_logic_cluster/lc_4/out
T_21_18_lc_trk_g3_4
T_21_18_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_data_2_13_am_1_3_cascade_
T_20_19_wire_logic_cluster/lc_3/ltout
T_20_19_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_15_1_sqmuxa
T_23_16_wire_logic_cluster/lc_1/out
T_24_13_sp4_v_t_43
T_21_17_sp4_h_l_6
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_4/cen

T_23_16_wire_logic_cluster/lc_1/out
T_24_13_sp4_v_t_43
T_21_17_sp4_h_l_6
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_4/cen

T_23_16_wire_logic_cluster/lc_1/out
T_24_13_sp4_v_t_43
T_21_17_sp4_h_l_6
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_4/cen

T_23_16_wire_logic_cluster/lc_1/out
T_24_13_sp4_v_t_43
T_21_17_sp4_h_l_6
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_4/cen

T_23_16_wire_logic_cluster/lc_1/out
T_24_13_sp4_v_t_43
T_21_17_sp4_h_l_6
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_4/cen

T_23_16_wire_logic_cluster/lc_1/out
T_24_13_sp4_v_t_43
T_21_17_sp4_h_l_6
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_4/cen

T_23_16_wire_logic_cluster/lc_1/out
T_24_13_sp4_v_t_43
T_21_17_sp4_h_l_6
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_4/cen

T_23_16_wire_logic_cluster/lc_1/out
T_24_13_sp4_v_t_43
T_21_17_sp4_h_l_6
T_23_17_lc_trk_g3_3
T_23_17_wire_logic_cluster/lc_4/cen

End 

Net : sDAC_mem_39Z0Z_4
T_21_10_wire_logic_cluster/lc_4/out
T_21_6_sp4_v_t_45
T_21_10_sp4_v_t_46
T_20_14_lc_trk_g2_3
T_20_14_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_36Z0Z_0
T_20_10_wire_logic_cluster/lc_0/out
T_20_6_sp12_v_t_23
T_20_18_sp12_v_t_23
T_20_19_lc_trk_g3_7
T_20_19_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_11_1_sqmuxa
T_22_19_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

T_22_19_wire_logic_cluster/lc_2/out
T_23_18_lc_trk_g2_2
T_23_18_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_mem_14_1_sqmuxa
T_21_19_wire_logic_cluster/lc_3/out
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_1/cen

T_21_19_wire_logic_cluster/lc_3/out
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_1/cen

T_21_19_wire_logic_cluster/lc_3/out
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_1/cen

T_21_19_wire_logic_cluster/lc_3/out
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_1/cen

T_21_19_wire_logic_cluster/lc_3/out
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_1/cen

T_21_19_wire_logic_cluster/lc_3/out
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_1/cen

T_21_19_wire_logic_cluster/lc_3/out
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_1/cen

T_21_19_wire_logic_cluster/lc_3/out
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_1/cen

End 

Net : sDAC_data_RNO_8Z0Z_8
T_22_16_wire_logic_cluster/lc_4/out
T_22_16_lc_trk_g0_4
T_22_16_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_data_RNO_17Z0Z_8_cascade_
T_22_16_wire_logic_cluster/lc_3/ltout
T_22_16_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_42Z0Z_5
T_23_14_wire_logic_cluster/lc_5/out
T_23_13_sp4_v_t_42
T_22_16_lc_trk_g3_2
T_22_16_wire_logic_cluster/lc_3/in_0

End 

Net : sDAC_data_2_13_am_1_5_cascade_
T_18_11_wire_logic_cluster/lc_0/ltout
T_18_11_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_data_RNO_4Z0Z_5
T_18_11_wire_logic_cluster/lc_1/out
T_18_9_sp4_v_t_47
T_18_13_lc_trk_g1_2
T_18_13_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_6Z0Z_1
T_18_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g1_5
T_18_10_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_36Z0Z_2
T_20_10_wire_logic_cluster/lc_2/out
T_21_7_sp4_v_t_45
T_18_11_sp4_h_l_8
T_18_11_lc_trk_g0_5
T_18_11_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_11Z0Z_3
T_23_18_wire_logic_cluster/lc_3/out
T_23_18_sp4_h_l_11
T_22_14_sp4_v_t_41
T_21_16_lc_trk_g1_4
T_21_16_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_41Z0Z_7
T_23_13_wire_logic_cluster/lc_7/out
T_21_13_sp4_h_l_11
T_20_13_sp4_v_t_46
T_19_17_lc_trk_g2_3
T_19_17_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_41Z0Z_0
T_23_13_wire_logic_cluster/lc_0/out
T_23_13_sp4_h_l_5
T_22_13_sp4_v_t_40
T_22_17_lc_trk_g0_5
T_22_17_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_33Z0Z_0
T_16_14_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_45
T_17_16_sp4_h_l_2
T_20_16_sp4_v_t_39
T_20_17_lc_trk_g3_7
T_20_17_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_mem_39Z0Z_3
T_21_10_wire_logic_cluster/lc_3/out
T_22_10_sp4_h_l_6
T_21_10_sp4_v_t_43
T_21_14_lc_trk_g0_6
T_21_14_wire_logic_cluster/lc_1/in_3

End 

Net : sAddress_RNIA6242_2Z0Z_2
T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_8
T_17_17_sp4_v_t_39
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_4/cen

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_8
T_17_17_sp4_v_t_39
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_4/cen

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_8
T_17_17_sp4_v_t_39
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_4/cen

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_8
T_17_17_sp4_v_t_39
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_4/cen

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_8
T_17_17_sp4_v_t_39
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_4/cen

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_8
T_17_17_sp4_v_t_39
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_4/cen

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_8
T_17_17_sp4_v_t_39
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_4/cen

T_17_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_8
T_17_17_sp4_v_t_39
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_4/cen

End 

Net : sDAC_mem_21Z0Z_4
T_21_13_wire_logic_cluster/lc_4/out
T_20_13_lc_trk_g3_4
T_20_13_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_data_RNO_20Z0Z_9
T_20_13_wire_logic_cluster/lc_4/out
T_20_12_sp4_v_t_40
T_20_16_lc_trk_g1_5
T_20_16_wire_logic_cluster/lc_5/in_3

End 

Net : sEEPeriod_i_18
T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g0_2
T_12_18_input_2_2
T_12_18_wire_logic_cluster/lc_2/in_2

End 

Net : sEEPeriodZ0Z_18
T_11_17_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g3_2
T_12_18_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_20Z0Z_6
T_20_13_wire_logic_cluster/lc_5/out
T_20_13_lc_trk_g2_5
T_20_13_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_38_1_sqmuxa
T_21_11_wire_logic_cluster/lc_6/out
T_20_11_sp4_h_l_4
T_23_7_sp4_v_t_47
T_22_11_lc_trk_g2_2
T_22_11_wire_logic_cluster/lc_4/cen

T_21_11_wire_logic_cluster/lc_6/out
T_20_11_sp4_h_l_4
T_23_7_sp4_v_t_47
T_22_11_lc_trk_g2_2
T_22_11_wire_logic_cluster/lc_4/cen

T_21_11_wire_logic_cluster/lc_6/out
T_20_11_sp4_h_l_4
T_23_7_sp4_v_t_47
T_22_11_lc_trk_g2_2
T_22_11_wire_logic_cluster/lc_4/cen

T_21_11_wire_logic_cluster/lc_6/out
T_20_11_sp4_h_l_4
T_23_7_sp4_v_t_47
T_22_11_lc_trk_g2_2
T_22_11_wire_logic_cluster/lc_4/cen

T_21_11_wire_logic_cluster/lc_6/out
T_20_11_sp4_h_l_4
T_23_7_sp4_v_t_47
T_22_11_lc_trk_g2_2
T_22_11_wire_logic_cluster/lc_4/cen

T_21_11_wire_logic_cluster/lc_6/out
T_20_11_sp4_h_l_4
T_23_7_sp4_v_t_47
T_22_11_lc_trk_g2_2
T_22_11_wire_logic_cluster/lc_4/cen

T_21_11_wire_logic_cluster/lc_6/out
T_22_10_sp4_v_t_45
T_22_6_sp4_v_t_46
T_22_10_lc_trk_g1_3
T_22_10_wire_logic_cluster/lc_7/cen

T_21_11_wire_logic_cluster/lc_6/out
T_21_10_sp4_v_t_44
T_18_10_sp4_h_l_3
T_17_10_lc_trk_g1_3
T_17_10_wire_logic_cluster/lc_0/cen

End 

Net : sEEDAC_1_sqmuxa
T_24_14_wire_logic_cluster/lc_0/out
T_24_11_sp4_v_t_40
T_25_11_sp4_h_l_10
T_24_11_lc_trk_g0_2
T_24_11_wire_logic_cluster/lc_0/cen

T_24_14_wire_logic_cluster/lc_0/out
T_25_12_sp4_v_t_44
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_14_wire_logic_cluster/lc_0/out
T_25_12_sp4_v_t_44
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_14_wire_logic_cluster/lc_0/out
T_25_12_sp4_v_t_44
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_14_wire_logic_cluster/lc_0/out
T_25_12_sp4_v_t_44
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_14_wire_logic_cluster/lc_0/out
T_25_12_sp4_v_t_44
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_14_wire_logic_cluster/lc_0/out
T_25_12_sp4_v_t_44
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

T_24_14_wire_logic_cluster/lc_0/out
T_25_12_sp4_v_t_44
T_24_14_lc_trk_g0_2
T_24_14_wire_logic_cluster/lc_0/cen

End 

Net : sAddress_RNI9IH12_1Z0Z_1
T_13_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_10
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_10
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_10
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_10
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_10
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_10
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_10
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

T_13_15_wire_logic_cluster/lc_1/out
T_12_15_sp4_h_l_10
T_11_15_lc_trk_g0_2
T_11_15_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_mem_8_1_sqmuxa
T_19_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_0/cen

T_19_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_0/cen

End 

Net : un8_trig_prev_0_c5_a0_0_0_cascade_
T_13_13_wire_logic_cluster/lc_0/ltout
T_13_13_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_37Z0Z_4
T_20_11_wire_logic_cluster/lc_4/out
T_19_11_sp4_h_l_0
T_18_11_lc_trk_g0_0
T_18_11_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_mem_5Z0Z_3
T_19_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_39Z0Z_5
T_21_10_wire_logic_cluster/lc_5/out
T_22_9_sp4_v_t_43
T_22_13_sp4_v_t_43
T_21_14_lc_trk_g3_3
T_21_14_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_mem_7Z0Z_4
T_19_10_wire_logic_cluster/lc_4/out
T_17_10_sp4_h_l_5
T_20_10_sp4_v_t_40
T_20_14_lc_trk_g0_5
T_20_14_wire_logic_cluster/lc_2/in_3

End 

Net : N_288_cascade_
T_21_11_wire_logic_cluster/lc_5/ltout
T_21_11_wire_logic_cluster/lc_6/in_2

End 

Net : N_141
T_15_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_11
T_18_12_sp4_v_t_40
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_3/out
T_15_13_sp4_v_t_46
T_16_17_sp4_h_l_5
T_17_17_lc_trk_g2_5
T_17_17_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_3/out
T_15_15_sp4_v_t_38
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_2/in_0

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_11
T_14_12_sp4_v_t_41
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_1/in_1

T_15_16_wire_logic_cluster/lc_3/out
T_15_12_sp4_v_t_43
T_12_12_sp4_h_l_0
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_7/in_1

T_15_16_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_0/in_1

T_15_16_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_3/out
T_16_15_sp4_v_t_39
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_mem_35_1_sqmuxa
T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/cen

T_21_11_wire_logic_cluster/lc_3/out
T_21_12_lc_trk_g1_3
T_21_12_wire_logic_cluster/lc_3/cen

End 

Net : sDAC_mem_21Z0Z_6
T_21_13_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g3_6
T_20_13_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_3Z0Z_7
T_22_18_wire_logic_cluster/lc_0/out
T_22_18_lc_trk_g1_0
T_22_18_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_3Z0Z_5
T_20_17_wire_logic_cluster/lc_0/out
T_20_17_lc_trk_g1_0
T_20_17_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_25Z0Z_7
T_20_24_wire_logic_cluster/lc_3/out
T_20_23_lc_trk_g0_3
T_20_23_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_24Z0Z_7
T_20_23_wire_logic_cluster/lc_6/out
T_20_23_lc_trk_g3_6
T_20_23_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_data_RNO_31Z0Z_10_cascade_
T_20_23_wire_logic_cluster/lc_0/ltout
T_20_23_wire_logic_cluster/lc_1/in_2

End 

Net : N_280_cascade_
T_17_17_wire_logic_cluster/lc_5/ltout
T_17_17_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_mem_30_1_sqmuxa
T_20_20_wire_logic_cluster/lc_2/out
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

T_20_20_wire_logic_cluster/lc_2/out
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

T_20_20_wire_logic_cluster/lc_2/out
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

T_20_20_wire_logic_cluster/lc_2/out
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

T_20_20_wire_logic_cluster/lc_2/out
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

T_20_20_wire_logic_cluster/lc_2/out
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

T_20_20_wire_logic_cluster/lc_2/out
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

T_20_20_wire_logic_cluster/lc_2/out
T_20_21_lc_trk_g0_2
T_20_21_wire_logic_cluster/lc_3/cen

End 

Net : sEETrigCounter_1_sqmuxa
T_17_17_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_37
T_14_13_sp4_h_l_6
T_10_13_sp4_h_l_6
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_17_17_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_37
T_14_13_sp4_h_l_6
T_10_13_sp4_h_l_6
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_17_17_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_37
T_14_13_sp4_h_l_6
T_10_13_sp4_h_l_6
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_17_17_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_37
T_14_13_sp4_h_l_6
T_10_13_sp4_h_l_6
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_17_17_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_37
T_14_13_sp4_h_l_6
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_1/cen

T_17_17_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_37
T_14_13_sp4_h_l_6
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_1/cen

T_17_17_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_37
T_14_13_sp4_h_l_6
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_1/cen

T_17_17_wire_logic_cluster/lc_0/out
T_17_13_sp4_v_t_37
T_14_13_sp4_h_l_6
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_1/cen

End 

Net : sDAC_mem_3Z0Z_6
T_18_16_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g1_0
T_18_16_wire_logic_cluster/lc_2/in_3

End 

Net : sEEPointerResetZ0
T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_15_14_sp4_v_t_38
T_15_18_sp4_v_t_38
T_15_21_lc_trk_g0_6
T_15_21_wire_logic_cluster/lc_6/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_15_14_sp4_v_t_38
T_15_18_sp4_v_t_38
T_15_22_sp4_v_t_46
T_14_23_lc_trk_g3_6
T_14_23_wire_logic_cluster/lc_3/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_15_14_sp4_v_t_38
T_15_18_sp4_v_t_38
T_15_22_sp4_v_t_46
T_16_26_sp4_h_l_11
T_17_26_lc_trk_g2_3
T_17_26_wire_logic_cluster/lc_1/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_15_14_sp4_v_t_38
T_15_18_sp4_v_t_38
T_15_22_sp4_v_t_46
T_16_26_sp4_h_l_11
T_17_26_lc_trk_g3_3
T_17_26_wire_logic_cluster/lc_0/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_15_14_sp4_v_t_38
T_15_18_sp4_v_t_38
T_15_22_sp4_v_t_46
T_16_26_sp4_h_l_11
T_17_26_lc_trk_g3_3
T_17_26_wire_logic_cluster/lc_2/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_7_18_sp4_v_t_37
T_7_14_sp4_v_t_37
T_6_17_lc_trk_g2_5
T_6_17_wire_logic_cluster/lc_1/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_7_18_sp4_v_t_37
T_7_14_sp4_v_t_37
T_6_17_lc_trk_g2_5
T_6_17_wire_logic_cluster/lc_3/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_7_18_sp4_v_t_37
T_7_14_sp4_v_t_37
T_6_17_lc_trk_g2_5
T_6_17_wire_logic_cluster/lc_5/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_7_18_sp4_v_t_37
T_7_14_sp4_v_t_37
T_6_17_lc_trk_g2_5
T_6_17_wire_logic_cluster/lc_7/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_7_18_sp4_v_t_37
T_7_14_sp4_v_t_38
T_6_17_lc_trk_g2_6
T_6_17_wire_logic_cluster/lc_0/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_7_18_sp4_v_t_37
T_7_14_sp4_v_t_38
T_6_17_lc_trk_g2_6
T_6_17_wire_logic_cluster/lc_2/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_7_18_sp4_v_t_37
T_7_14_sp4_v_t_38
T_6_17_lc_trk_g2_6
T_6_17_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_7_18_sp4_v_t_37
T_7_14_sp4_v_t_38
T_6_17_lc_trk_g2_6
T_6_17_wire_logic_cluster/lc_6/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_38
T_12_16_sp4_v_t_46
T_12_20_sp4_v_t_42
T_13_24_sp4_h_l_1
T_17_24_sp4_h_l_4
T_17_24_lc_trk_g0_1
T_17_24_wire_logic_cluster/lc_1/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_38
T_12_16_sp4_v_t_46
T_12_20_sp4_v_t_42
T_13_24_sp4_h_l_1
T_17_24_sp4_h_l_4
T_17_24_lc_trk_g0_1
T_17_24_wire_logic_cluster/lc_3/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_38
T_12_16_sp4_v_t_46
T_12_20_sp4_v_t_42
T_13_24_sp4_h_l_1
T_17_24_sp4_h_l_4
T_17_24_lc_trk_g0_1
T_17_24_wire_logic_cluster/lc_5/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_38
T_12_16_sp4_v_t_46
T_12_20_sp4_v_t_42
T_13_24_sp4_h_l_1
T_17_24_sp4_h_l_4
T_17_24_lc_trk_g0_1
T_17_24_wire_logic_cluster/lc_7/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_42
T_12_17_sp4_h_l_1
T_15_17_sp4_v_t_36
T_15_21_sp4_v_t_44
T_16_25_sp4_h_l_3
T_17_25_lc_trk_g2_3
T_17_25_wire_logic_cluster/lc_3/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_42
T_12_17_sp4_h_l_1
T_15_17_sp4_v_t_36
T_15_21_sp4_v_t_44
T_16_25_sp4_h_l_3
T_17_25_lc_trk_g2_3
T_17_25_wire_logic_cluster/lc_5/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_42
T_12_17_sp4_h_l_1
T_15_17_sp4_v_t_36
T_15_21_sp4_v_t_44
T_16_25_sp4_h_l_3
T_17_25_lc_trk_g2_3
T_17_25_wire_logic_cluster/lc_7/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_42
T_12_17_sp4_h_l_1
T_15_17_sp4_v_t_36
T_15_21_sp4_v_t_44
T_16_25_sp4_h_l_3
T_17_25_lc_trk_g2_3
T_17_25_wire_logic_cluster/lc_1/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_38
T_12_16_sp4_v_t_46
T_12_20_sp4_v_t_42
T_13_24_sp4_h_l_1
T_17_24_sp4_h_l_4
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_0/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_38
T_12_16_sp4_v_t_46
T_12_20_sp4_v_t_42
T_13_24_sp4_h_l_1
T_17_24_sp4_h_l_4
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_2/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_38
T_12_16_sp4_v_t_46
T_12_20_sp4_v_t_42
T_13_24_sp4_h_l_1
T_17_24_sp4_h_l_4
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_12_sp4_v_t_38
T_12_16_sp4_v_t_46
T_12_20_sp4_v_t_42
T_13_24_sp4_h_l_1
T_17_24_sp4_h_l_4
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_6/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_42
T_12_17_sp4_h_l_1
T_15_17_sp4_v_t_36
T_15_21_sp4_v_t_44
T_16_25_sp4_h_l_3
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_2/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_42
T_12_17_sp4_h_l_1
T_15_17_sp4_v_t_36
T_15_21_sp4_v_t_44
T_16_25_sp4_h_l_3
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_42
T_12_17_sp4_h_l_1
T_15_17_sp4_v_t_36
T_15_21_sp4_v_t_44
T_16_25_sp4_h_l_3
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_6/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_42
T_12_17_sp4_h_l_1
T_15_17_sp4_v_t_36
T_15_21_sp4_v_t_44
T_16_25_sp4_h_l_3
T_17_25_lc_trk_g3_3
T_17_25_wire_logic_cluster/lc_0/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_7_18_sp4_v_t_37
T_6_19_lc_trk_g2_5
T_6_19_wire_logic_cluster/lc_1/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_47
T_7_18_sp4_v_t_36
T_6_19_lc_trk_g2_4
T_6_19_wire_logic_cluster/lc_0/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_47
T_7_18_sp4_v_t_36
T_6_19_lc_trk_g2_4
T_6_19_wire_logic_cluster/lc_2/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_6_18_lc_trk_g1_4
T_6_18_wire_logic_cluster/lc_3/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_6_18_lc_trk_g1_4
T_6_18_wire_logic_cluster/lc_5/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_6_18_lc_trk_g1_4
T_6_18_wire_logic_cluster/lc_7/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_41
T_6_18_lc_trk_g1_4
T_6_18_wire_logic_cluster/lc_1/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_47
T_6_18_lc_trk_g2_2
T_6_18_wire_logic_cluster/lc_2/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_47
T_6_18_lc_trk_g2_2
T_6_18_wire_logic_cluster/lc_4/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_47
T_6_18_lc_trk_g2_2
T_6_18_wire_logic_cluster/lc_6/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_12_14_sp4_h_l_10
T_8_14_sp4_h_l_10
T_7_14_sp4_v_t_47
T_6_18_lc_trk_g2_2
T_6_18_wire_logic_cluster/lc_0/in_0

T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g0_5
T_11_14_input_2_5
T_11_14_wire_logic_cluster/lc_5/in_2

End 

Net : sAddressZ0Z_3
T_16_17_wire_logic_cluster/lc_4/out
T_17_16_sp4_v_t_41
T_18_20_sp4_h_l_4
T_20_20_lc_trk_g3_1
T_20_20_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_19_12_lc_trk_g2_4
T_19_12_input_2_4
T_19_12_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_21_11_sp4_h_l_1
T_21_11_lc_trk_g0_4
T_21_11_input_2_4
T_21_11_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_20_7_sp4_v_t_41
T_20_9_lc_trk_g2_4
T_20_9_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_21_11_sp4_h_l_1
T_21_11_lc_trk_g0_4
T_21_11_wire_logic_cluster/lc_6/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_21_11_sp4_h_l_1
T_21_11_lc_trk_g0_4
T_21_11_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_17_13_sp4_v_t_44
T_17_14_lc_trk_g3_4
T_17_14_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_20_11_sp4_v_t_40
T_19_12_lc_trk_g3_0
T_19_12_wire_logic_cluster/lc_7/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g3_4
T_15_16_input_2_1
T_15_16_wire_logic_cluster/lc_1/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_21_11_sp4_h_l_1
T_21_11_lc_trk_g0_4
T_21_11_wire_logic_cluster/lc_1/in_3

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_21_11_sp4_h_l_1
T_21_11_lc_trk_g0_4
T_21_11_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_20_11_sp4_v_t_40
T_20_14_lc_trk_g1_0
T_20_14_input_2_5
T_20_14_wire_logic_cluster/lc_5/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_21_11_sp4_h_l_1
T_21_11_lc_trk_g0_4
T_21_11_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g3_4
T_16_17_input_2_1
T_16_17_wire_logic_cluster/lc_1/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_16_18_lc_trk_g1_5
T_16_18_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_17_13_sp4_v_t_44
T_17_14_lc_trk_g2_4
T_17_14_input_2_4
T_17_14_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_5
T_21_15_sp4_h_l_1
T_20_11_sp4_v_t_36
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g0_4
T_17_17_input_2_4
T_17_17_wire_logic_cluster/lc_4/in_2

T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g0_4
T_16_17_wire_logic_cluster/lc_2/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_3/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_input_2_7
T_17_17_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_9Z0Z_0
T_24_15_wire_logic_cluster/lc_0/out
T_24_13_sp4_v_t_45
T_21_17_sp4_h_l_1
T_22_17_lc_trk_g2_1
T_22_17_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_5Z0Z_5
T_19_11_wire_logic_cluster/lc_5/out
T_17_11_sp4_h_l_7
T_20_11_sp4_v_t_42
T_20_15_lc_trk_g1_7
T_20_15_wire_logic_cluster/lc_1/in_3

End 

Net : sEEPeriodZ0Z_19
T_11_17_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g3_3
T_12_18_wire_logic_cluster/lc_3/in_3

End 

Net : sEEPeriod_i_19
T_12_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g0_3
T_12_18_input_2_3
T_12_18_wire_logic_cluster/lc_3/in_2

End 

Net : sEETrigCounterZ0Z_5
T_12_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g1_1
T_13_13_wire_logic_cluster/lc_5/in_1

T_12_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g1_1
T_13_13_wire_logic_cluster/lc_2/in_0

T_12_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g1_1
T_13_13_wire_logic_cluster/lc_1/in_3

End 

Net : un8_trig_prev_0_c7_a0_1_cascade_
T_13_13_wire_logic_cluster/lc_5/ltout
T_13_13_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_mem_40Z0Z_3
T_22_12_wire_logic_cluster/lc_3/out
T_22_12_sp4_h_l_11
T_21_12_sp4_v_t_40
T_21_16_lc_trk_g1_5
T_21_16_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_mem_42Z0Z_0
T_23_14_wire_logic_cluster/lc_0/out
T_24_14_sp4_h_l_0
T_23_14_sp4_v_t_43
T_22_17_lc_trk_g3_3
T_22_17_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_data_2_20_am_1_6_cascade_
T_21_16_wire_logic_cluster/lc_5/ltout
T_21_16_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_8Z0Z_3_cascade_
T_22_17_wire_logic_cluster/lc_6/ltout
T_22_17_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_data_RNO_17Z0Z_3_cascade_
T_22_17_wire_logic_cluster/lc_5/ltout
T_22_17_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_data_RNO_7Z0Z_6_cascade_
T_21_16_wire_logic_cluster/lc_6/ltout
T_21_16_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_10Z0Z_7
T_18_17_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_39_1_sqmuxa
T_21_11_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g0_2
T_21_10_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g0_2
T_21_10_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g0_2
T_21_10_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g0_2
T_21_10_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g0_2
T_21_10_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g0_2
T_21_10_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g0_2
T_21_10_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_2/out
T_21_10_lc_trk_g0_2
T_21_10_wire_logic_cluster/lc_0/cen

End 

Net : sTrigCounter_i_5
T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g1_5
T_13_14_wire_logic_cluster/lc_5/in_1

End 

Net : sTrigCounterZ0Z_5
T_12_15_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_5/in_3

T_12_15_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_4/in_0

T_12_15_wire_logic_cluster/lc_4/out
T_13_14_sp4_v_t_41
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_4/in_0

End 

Net : N_71
T_14_23_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_3/in_1

T_14_23_wire_logic_cluster/lc_5/out
T_12_23_sp4_h_l_7
T_11_23_lc_trk_g0_7
T_11_23_wire_logic_cluster/lc_5/in_0

T_14_23_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_39
T_15_25_sp4_h_l_8
T_16_25_lc_trk_g2_0
T_16_25_wire_logic_cluster/lc_3/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_39
T_15_25_sp4_h_l_8
T_16_25_lc_trk_g2_0
T_16_25_wire_logic_cluster/lc_1/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_39
T_15_25_sp4_h_l_8
T_16_25_lc_trk_g2_0
T_16_25_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_14_21_sp4_v_t_39
T_15_25_sp4_h_l_8
T_16_25_lc_trk_g2_0
T_16_25_wire_logic_cluster/lc_5/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g3_5
T_14_23_wire_logic_cluster/lc_1/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_15_23_sp4_h_l_10
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_14_22_sp4_v_t_42
T_14_26_lc_trk_g1_7
T_14_26_wire_logic_cluster/lc_3/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_14_22_sp4_v_t_42
T_14_26_lc_trk_g1_7
T_14_26_wire_logic_cluster/lc_1/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_14_22_sp4_v_t_42
T_14_26_lc_trk_g1_7
T_14_26_wire_logic_cluster/lc_5/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_15_23_sp4_h_l_10
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_1/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_15_23_sp4_h_l_10
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_3/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_15_23_sp4_h_l_10
T_17_23_lc_trk_g3_7
T_17_23_wire_logic_cluster/lc_5/in_3

T_14_23_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_5/in_0

T_14_23_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_1/in_0

T_14_23_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_3/in_0

End 

Net : sEETrigCounterZ0Z_6
T_12_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g0_2
T_13_13_wire_logic_cluster/lc_5/in_3

T_12_13_wire_logic_cluster/lc_2/out
T_13_13_lc_trk_g0_2
T_13_13_wire_logic_cluster/lc_1/in_1

End 

Net : sADC_clk_prevZ0
T_14_19_wire_logic_cluster/lc_0/out
T_14_15_sp12_v_t_23
T_14_23_lc_trk_g3_0
T_14_23_wire_logic_cluster/lc_5/in_0

T_14_19_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_11Z0Z_4
T_23_18_wire_logic_cluster/lc_4/out
T_22_18_sp4_h_l_0
T_21_14_sp4_v_t_40
T_18_14_sp4_h_l_11
T_18_14_lc_trk_g1_6
T_18_14_wire_logic_cluster/lc_6/in_3

End 

Net : N_88
T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g1_5
T_15_21_wire_logic_cluster/lc_4/in_0

End 

Net : sDAC_mem_37Z0Z_5
T_20_11_wire_logic_cluster/lc_5/out
T_20_4_sp12_v_t_22
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_1/in_1

End 

Net : sEEPeriod_i_20
T_12_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g2_4
T_12_18_input_2_4
T_12_18_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_7Z0Z_0
T_19_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g2_0
T_18_10_wire_logic_cluster/lc_1/in_3

End 

Net : sEEPeriodZ0Z_20
T_11_17_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_6Z0Z_6
T_22_17_wire_logic_cluster/lc_2/out
T_22_17_lc_trk_g3_2
T_22_17_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_41Z0Z_2
T_23_13_wire_logic_cluster/lc_2/out
T_23_12_sp4_v_t_36
T_20_12_sp4_h_l_7
T_16_12_sp4_h_l_7
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_data_RNO_7Z0Z_5_cascade_
T_18_12_wire_logic_cluster/lc_6/ltout
T_18_12_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_37Z0Z_0
T_20_11_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_45
T_20_13_sp4_v_t_41
T_20_17_sp4_v_t_42
T_20_19_lc_trk_g2_7
T_20_19_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_data_RNO_20Z0Z_6
T_22_13_wire_logic_cluster/lc_6/out
T_22_12_sp4_v_t_44
T_22_15_lc_trk_g0_4
T_22_15_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_8Z0Z_3
T_20_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_3
T_21_12_sp4_v_t_38
T_21_16_lc_trk_g1_3
T_21_16_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_2_20_am_1_8_cascade_
T_22_16_wire_logic_cluster/lc_5/ltout
T_22_16_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_mem_21Z0Z_3
T_21_13_wire_logic_cluster/lc_3/out
T_22_10_sp4_v_t_47
T_22_13_lc_trk_g0_7
T_22_13_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_8Z0Z_5
T_20_12_wire_logic_cluster/lc_5/out
T_19_12_sp4_h_l_2
T_22_12_sp4_v_t_42
T_22_16_lc_trk_g1_7
T_22_16_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_RNO_7Z0Z_8_cascade_
T_22_16_wire_logic_cluster/lc_6/ltout
T_22_16_wire_logic_cluster/lc_7/in_2

End 

Net : sDAC_mem_35Z0Z_2
T_21_12_wire_logic_cluster/lc_2/out
T_19_12_sp4_h_l_1
T_18_12_sp4_v_t_42
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_2/in_1

End 

Net : sEEPonPoff_1_sqmuxa
T_17_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_10_16_sp4_h_l_6
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_10_16_sp4_h_l_6
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_10_16_sp4_h_l_6
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_10_16_sp4_h_l_6
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_10_16_sp4_h_l_6
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_10_16_sp4_h_l_6
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_10_16_sp4_h_l_6
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

T_17_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_10_16_sp4_h_l_6
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/cen

End 

Net : N_291_cascade_
T_17_14_wire_logic_cluster/lc_0/ltout
T_17_14_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_7Z0Z_1
T_19_10_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g2_1
T_18_10_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_10Z0Z_5
T_23_15_wire_logic_cluster/lc_5/out
T_22_16_lc_trk_g1_5
T_22_16_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_11Z0Z_5
T_23_18_wire_logic_cluster/lc_5/out
T_23_14_sp4_v_t_47
T_22_16_lc_trk_g0_1
T_22_16_wire_logic_cluster/lc_4/in_1

End 

Net : sDAC_mem_18_1_sqmuxa
T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp12_v_t_22
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_2/cen

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp12_v_t_22
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_2/cen

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp12_v_t_22
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_2/cen

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp12_v_t_22
T_17_19_lc_trk_g2_2
T_17_19_wire_logic_cluster/lc_2/cen

T_17_17_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_0/cen

T_17_17_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_mem_17_1_sqmuxa
T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_0/cen

End 

Net : sDAC_mem_40Z0Z_2
T_22_12_wire_logic_cluster/lc_2/out
T_22_12_sp4_h_l_9
T_18_12_sp4_h_l_0
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_data_2_20_am_1_5_cascade_
T_18_12_wire_logic_cluster/lc_5/ltout
T_18_12_wire_logic_cluster/lc_6/in_2

End 

Net : sDAC_mem_5Z0Z_4
T_19_11_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g3_4
T_18_11_wire_logic_cluster/lc_7/in_0

End 

Net : ADC_clk_c
T_11_23_wire_logic_cluster/lc_2/out
T_12_23_sp4_h_l_4
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_5/in_3

T_11_23_wire_logic_cluster/lc_2/out
T_12_23_sp4_h_l_4
T_15_19_sp4_v_t_41
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_3/in_3

T_11_23_wire_logic_cluster/lc_2/out
T_12_23_sp4_h_l_4
T_15_19_sp4_v_t_41
T_12_19_sp4_h_l_10
T_14_19_lc_trk_g2_7
T_14_19_wire_logic_cluster/lc_0/in_3

T_11_23_wire_logic_cluster/lc_2/out
T_11_23_lc_trk_g3_2
T_11_23_wire_logic_cluster/lc_2/in_1

T_11_23_wire_logic_cluster/lc_2/out
T_12_23_sp4_h_l_4
T_15_19_sp4_v_t_41
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_2/in_0

T_11_23_wire_logic_cluster/lc_2/out
T_11_21_sp12_v_t_23
T_11_33_lc_trk_g1_0
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : sEEPeriod_i_21
T_12_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_mem_3Z0Z_4
T_19_14_wire_logic_cluster/lc_4/out
T_20_14_lc_trk_g1_4
T_20_14_wire_logic_cluster/lc_7/in_0

End 

Net : sDAC_mem_6Z0Z_3
T_21_14_wire_logic_cluster/lc_2/out
T_21_14_lc_trk_g3_2
T_21_14_wire_logic_cluster/lc_0/in_3

End 

Net : sEEPeriodZ0Z_21
T_11_17_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g3_5
T_12_18_wire_logic_cluster/lc_5/in_3

End 

Net : N_75_cascade_
T_15_21_wire_logic_cluster/lc_3/ltout
T_15_21_wire_logic_cluster/lc_4/in_2

End 

Net : sRead_dataZ0
T_15_21_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_41
T_13_22_sp4_h_l_9
T_13_22_lc_trk_g1_4
T_13_22_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_0/in_3

End 

Net : spi_data_miso_0_sqmuxa_2_i_o2_4
T_13_22_wire_logic_cluster/lc_1/out
T_12_22_sp4_h_l_10
T_15_18_sp4_v_t_41
T_15_21_lc_trk_g1_1
T_15_21_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_9Z0Z_2
T_24_15_wire_logic_cluster/lc_2/out
T_25_12_sp4_v_t_45
T_22_12_sp4_h_l_2
T_18_12_sp4_h_l_10
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_36Z0Z_6
T_20_10_wire_logic_cluster/lc_6/out
T_20_4_sp12_v_t_23
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_data_RNO_4Z0Z_9
T_20_15_wire_logic_cluster/lc_4/out
T_20_16_lc_trk_g1_4
T_20_16_wire_logic_cluster/lc_0/in_1

End 

Net : sDAC_mem_28Z0Z_6
T_19_17_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_data_2_13_am_1_9_cascade_
T_20_15_wire_logic_cluster/lc_3/ltout
T_20_15_wire_logic_cluster/lc_4/in_2

End 

Net : sDAC_mem_2Z0Z_2
T_17_12_wire_logic_cluster/lc_2/out
T_18_11_sp4_v_t_37
T_18_14_lc_trk_g1_5
T_18_14_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_42Z0Z_4
T_23_14_wire_logic_cluster/lc_4/out
T_16_14_sp12_h_l_0
T_18_14_lc_trk_g1_7
T_18_14_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_mem_40Z0Z_5
T_22_12_wire_logic_cluster/lc_5/out
T_22_5_sp12_v_t_22
T_22_16_lc_trk_g2_2
T_22_16_wire_logic_cluster/lc_5/in_1

End 

Net : sDAC_mem_5Z0Z_0
T_19_11_wire_logic_cluster/lc_0/out
T_19_7_sp12_v_t_23
T_20_19_sp12_h_l_0
T_20_19_lc_trk_g0_3
T_20_19_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_6Z0Z_4
T_21_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g3_5
T_20_14_wire_logic_cluster/lc_1/in_3

End 

Net : N_132
T_16_16_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_43
T_13_14_sp4_h_l_6
T_9_14_sp4_h_l_6
T_11_14_lc_trk_g3_3
T_11_14_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_mem_19_1_sqmuxa
T_17_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_46
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_6/cen

T_17_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_46
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_6/cen

T_17_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_46
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_6/cen

T_17_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_46
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_6/cen

T_17_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_46
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_6/cen

T_17_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_46
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_6/cen

T_17_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_46
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_6/cen

T_17_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_46
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_6/cen

End 

Net : sDAC_mem_39Z0Z_2
T_21_10_wire_logic_cluster/lc_2/out
T_19_10_sp4_h_l_1
T_18_10_lc_trk_g0_1
T_18_10_wire_logic_cluster/lc_7/in_0

End 

Net : sEETrigCounterZ0Z_7
T_12_13_wire_logic_cluster/lc_3/out
T_13_13_lc_trk_g1_3
T_13_13_wire_logic_cluster/lc_6/in_0

End 

Net : sEEPeriodZ0Z_22
T_11_17_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g3_6
T_12_18_wire_logic_cluster/lc_6/in_3

End 

Net : sEEPeriod_i_22
T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_4Z0Z_7
T_20_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g3_2
T_20_19_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_4Z0Z_5
T_20_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g3_2
T_20_15_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_3Z0Z_1
T_21_16_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g1_0
T_21_16_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_9Z0Z_5
T_24_15_wire_logic_cluster/lc_5/out
T_23_15_sp4_h_l_2
T_22_15_sp4_v_t_39
T_22_16_lc_trk_g3_7
T_22_16_wire_logic_cluster/lc_6/in_0

End 

Net : sDAC_mem_10Z0Z_0
T_23_15_wire_logic_cluster/lc_0/out
T_23_13_sp4_v_t_45
T_22_17_lc_trk_g2_0
T_22_17_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_mem_11Z0Z_7
T_23_18_wire_logic_cluster/lc_7/out
T_21_18_sp4_h_l_11
T_20_14_sp4_v_t_41
T_19_17_lc_trk_g3_1
T_19_17_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_8Z0Z_2
T_20_12_wire_logic_cluster/lc_2/out
T_18_12_sp4_h_l_1
T_18_12_lc_trk_g1_4
T_18_12_wire_logic_cluster/lc_5/in_0

End 

Net : sAddress_RNIA6242_0Z0Z_2
T_16_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_7
T_15_16_sp4_v_t_42
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_7
T_15_16_sp4_v_t_42
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_7
T_15_16_sp4_v_t_42
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_7
T_15_16_sp4_v_t_42
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_7
T_15_16_sp4_v_t_42
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_7
T_15_16_sp4_v_t_42
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_7
T_15_16_sp4_v_t_42
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_7
T_15_16_sp4_v_t_42
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

End 

Net : un1_spointer11_5_0_2_cascade_
T_16_16_wire_logic_cluster/lc_0/ltout
T_16_16_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_mem_41Z0Z_3
T_23_13_wire_logic_cluster/lc_3/out
T_23_12_sp4_v_t_38
T_20_16_sp4_h_l_3
T_21_16_lc_trk_g2_3
T_21_16_wire_logic_cluster/lc_6/in_1

End 

Net : reset_rpi_ibuf_RNI7JCVZ0
T_14_17_wire_logic_cluster/lc_5/out
T_14_15_sp4_v_t_39
T_14_19_sp4_v_t_47
T_15_23_sp4_h_l_4
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_1/in_1

End 

Net : spi_mosi_ready_prev3_RNILKERZ0_cascade_
T_14_17_wire_logic_cluster/lc_4/ltout
T_14_17_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_mem_20Z0Z_3
T_22_13_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g2_7
T_22_13_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_7Z0Z_2
T_19_10_wire_logic_cluster/lc_2/out
T_19_10_sp4_h_l_9
T_18_10_lc_trk_g1_1
T_18_10_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_mem_5Z0Z_6
T_19_11_wire_logic_cluster/lc_6/out
T_20_10_sp4_v_t_45
T_20_14_sp4_v_t_45
T_20_15_lc_trk_g2_5
T_20_15_wire_logic_cluster/lc_4/in_3

End 

Net : sEESingleCont_1_sqmuxa
T_11_12_wire_logic_cluster/lc_7/out
T_11_10_sp4_v_t_43
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_1/cen

End 

Net : N_1480
T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_18_19_sp4_h_l_4
T_21_19_sp4_v_t_44
T_21_23_sp4_v_t_37
T_21_24_lc_trk_g2_5
T_21_24_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_21_17_sp4_h_l_3
T_24_13_sp4_v_t_44
T_25_13_sp4_h_l_2
T_24_13_lc_trk_g1_2
T_24_13_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_21_17_sp4_h_l_3
T_24_13_sp4_v_t_38
T_23_16_lc_trk_g2_6
T_23_16_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_21_17_sp4_h_l_3
T_24_13_sp4_v_t_38
T_23_16_lc_trk_g2_6
T_23_16_input_2_6
T_23_16_wire_logic_cluster/lc_6/in_2

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_21_17_sp4_h_l_3
T_24_13_sp4_v_t_38
T_23_16_lc_trk_g2_6
T_23_16_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_21_17_sp4_h_l_3
T_24_13_sp4_v_t_38
T_24_14_lc_trk_g3_6
T_24_14_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_7
T_17_17_lc_trk_g1_2
T_17_17_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_18_19_sp4_h_l_4
T_22_19_sp4_h_l_4
T_22_19_lc_trk_g0_1
T_22_19_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_3/in_3

T_17_17_wire_logic_cluster/lc_1/out
T_17_15_sp4_v_t_47
T_18_19_sp4_h_l_4
T_22_19_sp4_h_l_4
T_22_19_lc_trk_g0_1
T_22_19_wire_logic_cluster/lc_2/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g0_1
T_16_18_wire_logic_cluster/lc_5/in_0

End 

Net : sDAC_mem_6Z0Z_2
T_17_11_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g3_0
T_18_10_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_37Z0Z_2
T_20_11_wire_logic_cluster/lc_2/out
T_18_11_sp4_h_l_1
T_18_11_lc_trk_g0_4
T_18_11_wire_logic_cluster/lc_1/in_1

End 

Net : trig_prevZ0
T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_11_16_sp4_v_t_44
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_3/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_12_12_sp4_h_l_1
T_13_12_lc_trk_g3_1
T_13_12_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_0/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_12_12_sp4_h_l_1
T_11_12_lc_trk_g0_1
T_11_12_wire_logic_cluster/lc_0/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_11_16_sp4_v_t_44
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_0/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_sp4_h_l_9
T_14_13_sp4_v_t_44
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_2/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g2_2
T_10_13_wire_logic_cluster/lc_3/in_1

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_6/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_4/in_0

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_7/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_11_12_sp4_v_t_36
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_3/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_5/in_3

T_11_13_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_1/in_3

End 

Net : sEEPeriod_i_23
T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g2_7
T_12_18_input_2_7
T_12_18_wire_logic_cluster/lc_7/in_2

End 

Net : sEEPeriodZ0Z_23
T_11_17_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_7/in_3

End 

Net : sCounterRAMZ0Z_3
T_11_22_wire_logic_cluster/lc_3/out
T_11_22_sp4_h_l_11
T_13_22_lc_trk_g2_6
T_13_22_wire_logic_cluster/lc_1/in_3

T_11_22_wire_logic_cluster/lc_3/out
T_11_22_lc_trk_g1_3
T_11_22_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_9Z0Z_3
T_24_15_wire_logic_cluster/lc_3/out
T_25_12_sp4_v_t_47
T_22_16_sp4_h_l_10
T_21_16_lc_trk_g1_2
T_21_16_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_41Z0Z_5
T_23_13_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_42
T_20_16_sp4_h_l_0
T_22_16_lc_trk_g2_5
T_22_16_wire_logic_cluster/lc_6/in_3

End 

Net : sDAC_mem_32_1_sqmuxa
T_16_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

T_16_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g1_3
T_17_16_wire_logic_cluster/lc_0/cen

End 

Net : sCounterRAMZ0Z_6
T_11_22_wire_logic_cluster/lc_6/out
T_11_22_sp4_h_l_1
T_13_22_lc_trk_g2_4
T_13_22_wire_logic_cluster/lc_1/in_1

T_11_22_wire_logic_cluster/lc_6/out
T_11_22_sp4_h_l_1
T_11_22_lc_trk_g1_4
T_11_22_wire_logic_cluster/lc_6/in_1

End 

Net : sDAC_mem_4Z0Z_2
T_18_11_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g3_2
T_18_11_wire_logic_cluster/lc_0/in_3

End 

Net : sAddress_RNIA6242Z0Z_0
T_14_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_37
T_15_21_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_3/cen

T_14_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_37
T_15_21_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_3/cen

T_14_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_37
T_15_21_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_3/cen

T_14_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_37
T_15_21_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_3/cen

T_14_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_37
T_15_21_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_3/cen

T_14_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_37
T_15_21_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_3/cen

T_14_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_37
T_15_21_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_3/cen

T_14_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_37
T_15_21_sp4_v_t_38
T_14_25_lc_trk_g1_3
T_14_25_wire_logic_cluster/lc_3/cen

End 

Net : sDAC_mem_37Z0Z_6
T_20_11_wire_logic_cluster/lc_6/out
T_20_5_sp12_v_t_23
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_4/in_1

End 

Net : op_gt_op_gt_un13_striginternallto23_12
T_13_18_wire_logic_cluster/lc_0/out
T_13_18_sp4_h_l_5
T_9_18_sp4_h_l_1
T_12_18_sp4_v_t_36
T_11_21_lc_trk_g2_4
T_11_21_wire_logic_cluster/lc_0/in_0

End 

Net : sDAC_mem_11Z0Z_1
T_23_18_wire_logic_cluster/lc_1/out
T_22_18_lc_trk_g2_1
T_22_18_wire_logic_cluster/lc_6/in_3

End 

Net : sEETrigInternal_prevZ0
T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g2_1
T_11_16_input_2_7
T_11_16_wire_logic_cluster/lc_7/in_2

T_11_16_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_39
T_12_12_sp4_h_l_2
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_4/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_39
T_10_13_lc_trk_g2_7
T_10_13_wire_logic_cluster/lc_3/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_47
T_11_18_lc_trk_g0_2
T_11_18_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_39
T_12_12_sp4_h_l_2
T_11_12_lc_trk_g1_2
T_11_12_wire_logic_cluster/lc_0/in_3

T_11_16_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g2_7
T_11_13_wire_logic_cluster/lc_6/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_7
T_14_12_sp4_v_t_42
T_13_15_lc_trk_g3_2
T_13_15_wire_logic_cluster/lc_2/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_0/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_47
T_11_18_lc_trk_g0_2
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

T_11_16_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g2_7
T_11_13_wire_logic_cluster/lc_4/in_1

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_7
T_14_16_sp4_v_t_37
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_3/in_0

T_11_16_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g2_7
T_11_13_input_2_7
T_11_13_wire_logic_cluster/lc_7/in_2

T_11_16_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g2_7
T_11_13_input_2_5
T_11_13_wire_logic_cluster/lc_5/in_2

T_11_16_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_39
T_11_13_lc_trk_g2_7
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_2/in_1

End 

Net : sRAM_ADD_0_sqmuxa_i_0
T_15_20_wire_logic_cluster/lc_3/out
T_16_19_sp4_v_t_39
T_16_23_lc_trk_g1_2
T_16_23_input_2_1
T_16_23_wire_logic_cluster/lc_1/in_2

T_15_20_wire_logic_cluster/lc_3/out
T_16_19_sp4_v_t_39
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_2/in_1

End 

Net : sDAC_mem_4Z0Z_6
T_20_15_wire_logic_cluster/lc_5/out
T_20_15_lc_trk_g1_5
T_20_15_wire_logic_cluster/lc_3/in_3

End 

Net : N_206
T_15_16_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_47
T_14_18_lc_trk_g2_2
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

End 

Net : sAddress_RNIA6242_1Z0Z_0
T_15_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_9
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_38
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_9
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_38
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_9
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_38
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_9
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_38
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_9
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_38
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_9
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_38
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_9
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_38
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_1/cen

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_sp4_h_l_9
T_14_16_sp4_v_t_38
T_14_20_sp4_v_t_38
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_1/cen

End 

Net : sDAC_mem_5Z0Z_2
T_19_11_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g2_2
T_18_11_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_3Z0Z_2
T_18_14_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g1_0
T_18_14_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_mem_4Z0Z_0
T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g1_5
T_20_19_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_mem_11Z0Z_0
T_23_18_wire_logic_cluster/lc_0/out
T_22_17_lc_trk_g3_0
T_22_17_wire_logic_cluster/lc_6/in_3

End 

Net : un11_sacqtime_NE_0
T_19_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_7
T_21_21_sp4_h_l_10
T_17_21_sp4_h_l_1
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_0/in_0

T_19_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_7
T_21_21_sp4_h_l_10
T_17_21_sp4_h_l_1
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_2/in_0

T_19_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_7
T_21_21_sp4_h_l_10
T_17_21_sp4_h_l_1
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_4/in_0

T_19_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_7
T_21_21_sp4_h_l_10
T_17_21_sp4_h_l_1
T_16_21_lc_trk_g1_1
T_16_21_wire_logic_cluster/lc_6/in_0

T_19_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_7
T_13_21_sp4_h_l_7
T_12_21_sp4_v_t_36
T_11_23_lc_trk_g1_1
T_11_23_input_2_2
T_11_23_wire_logic_cluster/lc_2/in_2

T_19_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_7
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_1/in_0

T_19_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_7
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_3/in_0

T_19_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_7
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_5/in_0

T_19_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_7
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_7/in_0

End 

Net : sEEADC_freqZ0Z_7
T_21_21_wire_logic_cluster/lc_2/out
T_21_21_sp4_h_l_9
T_17_21_sp4_h_l_5
T_18_21_lc_trk_g3_5
T_18_21_input_2_6
T_18_21_wire_logic_cluster/lc_6/in_2

End 

Net : un11_sacqtime_NE_3
T_18_21_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g1_6
T_19_21_wire_logic_cluster/lc_5/in_0

End 

Net : N_269
T_15_17_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_7/in_3

End 

Net : sEEPonPoff_1_sqmuxa_0_a2_1
T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_1/in_1

End 

Net : un11_sacqtime_NE_1
T_18_21_wire_logic_cluster/lc_0/out
T_18_21_sp4_h_l_5
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_5/in_3

End 

Net : sCounterADCZ0Z_3
T_16_21_wire_logic_cluster/lc_3/out
T_17_21_sp4_h_l_6
T_18_21_lc_trk_g3_6
T_18_21_wire_logic_cluster/lc_0/in_1

T_16_21_wire_logic_cluster/lc_3/out
T_16_21_lc_trk_g1_3
T_16_21_wire_logic_cluster/lc_3/in_1

End 

Net : sCounter_cry_22
T_12_22_wire_logic_cluster/lc_6/cout
T_12_22_wire_logic_cluster/lc_7/in_3

End 

Net : un1_reset_rpi_inv_2_i_o3_0_0
T_11_14_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_41
T_12_16_sp4_h_l_4
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_2/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_12_sp4_v_t_41
T_11_16_lc_trk_g1_4
T_11_16_wire_logic_cluster/lc_5/in_0

End 

Net : sPeriod_prevZ0
T_12_11_wire_logic_cluster/lc_0/out
T_12_11_sp4_h_l_5
T_11_11_sp4_v_t_40
T_11_14_lc_trk_g1_0
T_11_14_wire_logic_cluster/lc_6/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_sp4_h_l_5
T_11_11_sp4_v_t_40
T_11_15_sp4_v_t_36
T_11_19_sp4_v_t_36
T_10_22_lc_trk_g2_4
T_10_22_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_sp4_h_l_5
T_11_11_sp4_v_t_40
T_12_15_sp4_h_l_5
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_4/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_sp4_h_l_5
T_11_11_sp4_v_t_40
T_11_15_sp4_v_t_36
T_11_19_lc_trk_g0_1
T_11_19_wire_logic_cluster/lc_5/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_sp4_h_l_5
T_11_11_sp4_v_t_40
T_12_15_sp4_h_l_5
T_12_15_lc_trk_g0_0
T_12_15_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_11_sp4_h_l_5
T_11_11_sp4_v_t_40
T_12_15_sp4_h_l_5
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_3/in_1

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_2/in_0

T_12_11_wire_logic_cluster/lc_0/out
T_12_7_sp12_v_t_23
T_12_14_lc_trk_g3_3
T_12_14_input_2_6
T_12_14_wire_logic_cluster/lc_6/in_2

End 

Net : N_285_cascade_
T_16_18_wire_logic_cluster/lc_1/ltout
T_16_18_wire_logic_cluster/lc_2/in_2

End 

Net : sEEADC_freqZ0Z_6
T_21_21_wire_logic_cluster/lc_1/out
T_17_21_sp12_h_l_1
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_6/in_1

End 

Net : sCounterADCZ0Z_2
T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_0/in_3

T_16_21_wire_logic_cluster/lc_2/out
T_16_21_sp4_h_l_9
T_16_21_lc_trk_g1_4
T_16_21_wire_logic_cluster/lc_2/in_1

End 

Net : N_360_cascade_
T_16_16_wire_logic_cluster/lc_6/ltout
T_16_16_wire_logic_cluster/lc_7/in_2

End 

Net : sCounterADCZ0Z_5
T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_18_21_lc_trk_g0_6
T_18_21_wire_logic_cluster/lc_3/in_1

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_lc_trk_g0_2
T_16_21_wire_logic_cluster/lc_5/in_1

End 

Net : un11_sacqtime_NE_2
T_18_21_wire_logic_cluster/lc_3/out
T_19_21_lc_trk_g1_3
T_19_21_wire_logic_cluster/lc_5/in_1

End 

Net : sCounterADCZ0Z_7
T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp12_h_l_1
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_6/in_3

T_16_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_7/in_1

End 

Net : sCounterADCZ0Z_6
T_16_21_wire_logic_cluster/lc_6/out
T_16_21_sp4_h_l_1
T_18_21_lc_trk_g2_4
T_18_21_wire_logic_cluster/lc_6/in_0

T_16_21_wire_logic_cluster/lc_6/out
T_16_21_lc_trk_g1_6
T_16_21_wire_logic_cluster/lc_6/in_1

End 

Net : sCounter_cry_21
T_12_22_wire_logic_cluster/lc_5/cout
T_12_22_wire_logic_cluster/lc_6/in_3

Net : op_gt_op_gt_un13_striginternallto23_13
T_11_20_wire_logic_cluster/lc_1/out
T_11_21_lc_trk_g1_1
T_11_21_input_2_0
T_11_21_wire_logic_cluster/lc_0/in_2

End 

Net : un1_spointer11_7_0_tz
T_16_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g3_1
T_16_17_input_2_0
T_16_17_wire_logic_cluster/lc_0/in_2

End 

Net : sAddress_RNIA6242_0Z0Z_0
T_16_17_wire_logic_cluster/lc_0/out
T_13_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_16_17_wire_logic_cluster/lc_0/out
T_13_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_16_17_wire_logic_cluster/lc_0/out
T_13_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_16_17_wire_logic_cluster/lc_0/out
T_13_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_16_17_wire_logic_cluster/lc_0/out
T_13_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_16_17_wire_logic_cluster/lc_0/out
T_13_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_16_17_wire_logic_cluster/lc_0/out
T_13_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

T_16_17_wire_logic_cluster/lc_0/out
T_13_17_sp12_h_l_0
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_2/cen

End 

Net : sEEDACZ0Z_3
T_24_14_wire_logic_cluster/lc_4/out
T_25_14_sp12_h_l_0
T_24_14_sp4_h_l_1
T_23_14_sp4_v_t_42
T_22_15_lc_trk_g3_2
T_22_15_wire_logic_cluster/lc_6/in_1

End 

Net : sAddress_RNID9242Z0Z_3
T_16_17_wire_logic_cluster/lc_2/out
T_11_17_sp12_h_l_0
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_16_17_wire_logic_cluster/lc_2/out
T_11_17_sp12_h_l_0
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_16_17_wire_logic_cluster/lc_2/out
T_11_17_sp12_h_l_0
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_16_17_wire_logic_cluster/lc_2/out
T_11_17_sp12_h_l_0
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_16_17_wire_logic_cluster/lc_2/out
T_11_17_sp12_h_l_0
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_16_17_wire_logic_cluster/lc_2/out
T_11_17_sp12_h_l_0
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_16_17_wire_logic_cluster/lc_2/out
T_11_17_sp12_h_l_0
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

T_16_17_wire_logic_cluster/lc_2/out
T_11_17_sp12_h_l_0
T_11_17_lc_trk_g1_3
T_11_17_wire_logic_cluster/lc_0/cen

End 

Net : sEEADC_freqZ0Z_2
T_18_21_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_0/in_0

End 

Net : sCounter_cry_20
T_12_22_wire_logic_cluster/lc_4/cout
T_12_22_wire_logic_cluster/lc_5/in_3

Net : N_206_cascade_
T_15_16_wire_logic_cluster/lc_1/ltout
T_15_16_wire_logic_cluster/lc_2/in_2

End 

Net : sCounterRAMZ0Z_5
T_11_22_wire_logic_cluster/lc_5/out
T_12_21_sp4_v_t_43
T_13_21_sp4_h_l_11
T_15_21_lc_trk_g2_6
T_15_21_wire_logic_cluster/lc_2/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g1_5
T_11_22_wire_logic_cluster/lc_5/in_1

End 

Net : g0_2_0_4
T_11_18_wire_logic_cluster/lc_3/out
T_11_17_sp4_v_t_38
T_11_20_lc_trk_g0_6
T_11_20_input_2_2
T_11_20_wire_logic_cluster/lc_2/in_2

End 

Net : spi_data_miso_0_sqmuxa_2_i_o2_5_cascade_
T_15_21_wire_logic_cluster/lc_2/ltout
T_15_21_wire_logic_cluster/lc_3/in_2

End 

Net : N_75
T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g0_3
T_15_21_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g2_3
T_16_22_wire_logic_cluster/lc_2/in_1

T_15_21_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g2_3
T_16_22_wire_logic_cluster/lc_4/in_1

T_15_21_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g2_3
T_16_22_wire_logic_cluster/lc_6/in_1

T_15_21_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_input_2_1
T_15_20_wire_logic_cluster/lc_1/in_2

T_15_21_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g2_3
T_16_22_input_2_3
T_16_22_wire_logic_cluster/lc_3/in_2

T_15_21_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g2_3
T_16_22_input_2_5
T_16_22_wire_logic_cluster/lc_5/in_2

T_15_21_wire_logic_cluster/lc_3/out
T_16_22_lc_trk_g2_3
T_16_22_input_2_7
T_16_22_wire_logic_cluster/lc_7/in_2

End 

Net : sCounterRAMZ0Z_1
T_11_22_wire_logic_cluster/lc_1/out
T_12_20_sp4_v_t_46
T_13_20_sp4_h_l_11
T_16_20_sp4_v_t_41
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_3/in_1

T_11_22_wire_logic_cluster/lc_1/out
T_11_22_lc_trk_g3_1
T_11_22_wire_logic_cluster/lc_1/in_1

End 

Net : un1_spointer11_2_0
T_16_17_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_38
T_13_14_sp4_h_l_9
T_15_14_lc_trk_g2_4
T_15_14_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_7/out
T_16_14_sp4_v_t_38
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_7/in_3

End 

Net : un1_sTrigCounter_ac0_0_0_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : sCounterRAMZ0Z_4
T_11_22_wire_logic_cluster/lc_4/out
T_12_21_sp4_v_t_41
T_13_21_sp4_h_l_9
T_15_21_lc_trk_g3_4
T_15_21_wire_logic_cluster/lc_2/in_1

T_11_22_wire_logic_cluster/lc_4/out
T_11_22_lc_trk_g0_4
T_11_22_input_2_4
T_11_22_wire_logic_cluster/lc_4/in_2

End 

Net : N_100
T_16_25_wire_logic_cluster/lc_1/out
T_15_26_lc_trk_g1_1
T_15_26_wire_logic_cluster/lc_0/in_0

End 

Net : N_101
T_16_25_wire_logic_cluster/lc_7/out
T_15_26_lc_trk_g1_7
T_15_26_wire_logic_cluster/lc_6/in_0

End 

Net : N_97
T_16_25_wire_logic_cluster/lc_3/out
T_15_25_lc_trk_g2_3
T_15_25_wire_logic_cluster/lc_7/in_0

End 

Net : N_103
T_16_25_wire_logic_cluster/lc_5/out
T_16_26_lc_trk_g1_5
T_16_26_wire_logic_cluster/lc_2/in_0

End 

Net : un1_sTrigCounter_ac0_0_2_0_cascade_
T_13_16_wire_logic_cluster/lc_1/ltout
T_13_16_wire_logic_cluster/lc_2/in_2

End 

Net : spi_data_mosi_4
T_16_9_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_47
T_12_17_sp4_h_l_4
T_15_17_sp4_v_t_44
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_17_13_sp12_h_l_0
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_9_sp4_v_t_44
T_22_11_lc_trk_g2_1
T_22_11_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_17_13_sp12_h_l_0
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_9_sp4_v_t_44
T_22_12_lc_trk_g3_4
T_22_12_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_21_21_sp12_h_l_0
T_24_21_sp4_h_l_5
T_23_17_sp4_v_t_40
T_24_17_sp4_h_l_5
T_23_17_lc_trk_g0_5
T_23_17_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_47
T_12_17_sp4_h_l_4
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_17_13_sp12_h_l_0
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_22_14_lc_trk_g3_4
T_22_14_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_47
T_10_14_lc_trk_g3_7
T_10_14_wire_logic_cluster/lc_4/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_47
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_4/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_17_13_sp12_h_l_0
T_26_13_sp4_h_l_11
T_25_13_sp4_v_t_40
T_24_14_lc_trk_g3_0
T_24_14_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_17_sp4_v_t_37
T_20_13_sp4_v_t_45
T_17_13_sp4_h_l_2
T_20_13_sp4_v_t_39
T_19_15_lc_trk_g0_2
T_19_15_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_17_sp4_v_t_37
T_20_13_sp4_v_t_45
T_17_13_sp4_h_l_2
T_13_13_sp4_h_l_2
T_12_13_lc_trk_g1_2
T_12_13_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_21_21_sp12_h_l_0
T_24_21_sp4_h_l_5
T_23_17_sp4_v_t_40
T_23_18_lc_trk_g3_0
T_23_18_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_47
T_11_17_lc_trk_g1_2
T_11_17_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_17_13_sp12_h_l_0
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_14_lc_trk_g3_4
T_23_14_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_17_13_sp12_h_l_0
T_24_13_sp4_h_l_9
T_23_13_sp4_v_t_44
T_23_15_lc_trk_g2_1
T_23_15_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_17_13_sp12_h_l_0
T_26_13_sp4_h_l_11
T_25_13_sp4_v_t_40
T_24_15_lc_trk_g0_5
T_24_15_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_5_13_sp12_h_l_0
T_8_13_sp4_h_l_5
T_11_13_sp4_v_t_47
T_11_15_lc_trk_g3_2
T_11_15_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_21_sp12_v_t_23
T_20_25_sp4_v_t_41
T_20_21_sp4_v_t_42
T_19_22_lc_trk_g3_2
T_19_22_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_21_sp12_v_t_23
T_20_25_sp4_v_t_41
T_20_21_sp4_v_t_42
T_20_24_lc_trk_g1_2
T_20_24_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_21_16_sp4_v_t_44
T_21_12_sp4_v_t_44
T_21_8_sp4_v_t_44
T_21_12_lc_trk_g0_1
T_21_12_wire_logic_cluster/lc_4/in_1

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_17_13_sp12_h_l_0
T_24_13_sp4_h_l_9
T_23_13_lc_trk_g0_1
T_23_13_wire_logic_cluster/lc_4/in_1

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_21_16_sp4_v_t_44
T_21_12_sp4_v_t_44
T_21_8_sp4_v_t_44
T_21_10_lc_trk_g2_1
T_21_10_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_21_16_sp4_v_t_44
T_21_12_sp4_v_t_44
T_21_8_sp4_v_t_44
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_21_16_sp4_v_t_44
T_22_20_sp4_h_l_3
T_25_16_sp4_v_t_44
T_24_18_lc_trk_g2_1
T_24_18_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_17_sp4_v_t_37
T_20_13_sp4_v_t_45
T_19_14_lc_trk_g3_5
T_19_14_wire_logic_cluster/lc_4/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_17_16_sp4_v_t_37
T_14_16_sp4_h_l_6
T_17_16_sp4_v_t_43
T_17_19_lc_trk_g0_3
T_17_19_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_17_16_sp4_v_t_37
T_18_20_sp4_h_l_0
T_21_20_sp4_v_t_37
T_21_23_lc_trk_g0_5
T_21_23_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_17_16_sp4_v_t_37
T_17_20_sp4_v_t_37
T_14_24_sp4_h_l_5
T_14_24_lc_trk_g1_0
T_14_24_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_21_16_sp4_v_t_44
T_21_12_sp4_v_t_44
T_21_14_lc_trk_g3_1
T_21_14_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_9_21_sp12_h_l_0
T_18_21_lc_trk_g0_4
T_18_21_wire_logic_cluster/lc_4/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_21_16_sp4_v_t_44
T_22_20_sp4_h_l_3
T_22_20_lc_trk_g1_6
T_22_20_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_7_sp4_v_t_47
T_19_10_lc_trk_g3_7
T_19_10_wire_logic_cluster/lc_4/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_7_sp4_v_t_47
T_19_11_lc_trk_g2_2
T_19_11_wire_logic_cluster/lc_4/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_7_sp4_v_t_47
T_19_9_lc_trk_g0_1
T_19_9_wire_logic_cluster/lc_4/in_1

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_21_21_sp12_h_l_0
T_22_21_lc_trk_g0_4
T_22_21_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_5_25_sp12_h_l_0
T_14_25_lc_trk_g1_4
T_14_25_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_17_13_sp12_h_l_0
T_21_13_lc_trk_g0_3
T_21_13_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_18_16_sp4_h_l_4
T_21_16_sp4_v_t_44
T_21_20_lc_trk_g0_1
T_21_20_wire_logic_cluster/lc_4/in_1

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_17_16_sp4_v_t_37
T_14_16_sp4_h_l_6
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_4/in_1

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_17_sp4_v_t_37
T_19_20_lc_trk_g2_5
T_19_20_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_17_16_sp4_v_t_37
T_17_20_sp4_v_t_37
T_17_21_lc_trk_g2_5
T_17_21_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_17_16_sp4_v_t_37
T_18_20_sp4_h_l_0
T_18_20_lc_trk_g0_5
T_18_20_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_17_16_sp4_v_t_37
T_17_20_lc_trk_g0_0
T_17_20_wire_logic_cluster/lc_3/in_1

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_17_16_sp4_v_t_37
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_21_lc_trk_g3_0
T_20_21_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_20_lc_trk_g2_3
T_16_20_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_16_1_sp12_v_t_23
T_16_13_sp12_v_t_23
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_10_lc_trk_g2_7
T_20_10_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_11_lc_trk_g3_4
T_20_11_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_9_9_sp12_h_l_0
T_20_9_sp12_v_t_23
T_20_13_lc_trk_g2_0
T_20_13_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_16_13_lc_trk_g3_1
T_16_13_wire_logic_cluster/lc_4/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_4/in_1

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_17_13_lc_trk_g3_1
T_17_13_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_sp4_v_t_41
T_17_16_lc_trk_g1_4
T_17_16_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_16_12_lc_trk_g1_4
T_16_12_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_4/out
T_17_8_sp4_v_t_41
T_17_12_lc_trk_g1_4
T_17_12_wire_logic_cluster/lc_4/in_3

End 

Net : spi_slave_inst.un1_spointer11_2_0_a2_0_6_4
T_16_10_wire_logic_cluster/lc_3/out
T_16_9_sp12_v_t_22
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_7/in_0

End 

Net : g1_0_5
T_10_13_wire_logic_cluster/lc_3/out
T_10_12_sp12_v_t_22
T_10_22_lc_trk_g2_5
T_10_22_wire_logic_cluster/lc_2/in_1

End 

Net : N_142_cascade_
T_20_20_wire_logic_cluster/lc_5/ltout
T_20_20_wire_logic_cluster/lc_6/in_2

End 

Net : sCounterADCZ0Z_4
T_16_21_wire_logic_cluster/lc_4/out
T_17_21_sp4_h_l_8
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_3/in_3

T_16_21_wire_logic_cluster/lc_4/out
T_16_21_lc_trk_g3_4
T_16_21_wire_logic_cluster/lc_4/in_1

End 

Net : sCounterRAMZ0Z_7
T_11_22_wire_logic_cluster/lc_7/out
T_12_21_sp4_v_t_47
T_13_21_sp4_h_l_10
T_15_21_lc_trk_g3_7
T_15_21_input_2_2
T_15_21_wire_logic_cluster/lc_2/in_2

T_11_22_wire_logic_cluster/lc_7/out
T_11_22_lc_trk_g1_7
T_11_22_wire_logic_cluster/lc_7/in_1

End 

Net : sEEADC_freqZ0Z_3
T_18_21_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g0_2
T_18_21_input_2_0
T_18_21_wire_logic_cluster/lc_0/in_2

End 

Net : spi_data_mosi_3
T_16_9_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g1_3
T_16_10_wire_logic_cluster/lc_3/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_16_0_span12_vert_22
T_16_12_sp12_v_t_22
T_16_17_sp4_v_t_40
T_17_21_sp4_h_l_11
T_20_21_sp4_v_t_41
T_20_25_lc_trk_g0_4
T_20_25_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_38
T_19_21_sp4_v_t_43
T_20_25_sp4_h_l_6
T_22_25_lc_trk_g2_3
T_22_25_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_38
T_19_21_sp4_v_t_43
T_19_23_lc_trk_g3_6
T_19_23_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_0_span12_vert_22
T_16_12_sp12_v_t_22
T_16_17_sp4_v_t_40
T_13_17_sp4_h_l_5
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_1/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_38
T_19_21_sp4_v_t_38
T_19_22_lc_trk_g2_6
T_19_22_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_0_span12_vert_22
T_16_12_sp12_v_t_22
T_16_17_sp4_v_t_40
T_17_21_sp4_h_l_11
T_17_21_lc_trk_g0_6
T_17_21_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_0_span12_vert_22
T_16_12_sp12_v_t_22
T_16_21_sp4_v_t_36
T_13_25_sp4_h_l_1
T_14_25_lc_trk_g3_1
T_14_25_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_42
T_23_13_sp4_v_t_47
T_23_17_sp4_v_t_43
T_23_18_lc_trk_g3_3
T_23_18_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_38
T_20_21_sp4_h_l_9
T_20_21_lc_trk_g0_4
T_20_21_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_42
T_23_13_sp4_v_t_47
T_23_17_sp4_v_t_36
T_22_20_lc_trk_g2_4
T_22_20_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_39
T_17_12_sp4_v_t_40
T_17_16_sp4_v_t_45
T_17_20_sp4_v_t_45
T_14_24_sp4_h_l_1
T_14_24_lc_trk_g0_4
T_14_24_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_21_10_sp4_v_t_47
T_22_14_sp4_h_l_10
T_25_14_sp4_v_t_38
T_24_15_lc_trk_g2_6
T_24_15_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_21_10_sp4_v_t_47
T_22_14_sp4_h_l_10
T_25_14_sp4_v_t_38
T_24_18_lc_trk_g1_3
T_24_18_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_38
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_38
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_42
T_23_13_sp4_v_t_38
T_22_16_lc_trk_g2_6
T_22_16_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_39
T_17_12_sp4_v_t_40
T_18_16_sp4_h_l_11
T_21_16_sp4_v_t_46
T_21_20_lc_trk_g0_3
T_21_20_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_16_0_span12_vert_22
T_16_12_sp12_v_t_22
T_16_17_sp4_v_t_40
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_38
T_18_20_lc_trk_g2_6
T_18_20_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_19_13_sp4_v_t_37
T_19_17_sp4_v_t_38
T_19_20_lc_trk_g0_6
T_19_20_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_40
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_41
T_11_15_lc_trk_g2_4
T_11_15_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_40
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_41
T_10_14_lc_trk_g3_1
T_10_14_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_42
T_23_13_sp4_v_t_47
T_23_15_lc_trk_g2_2
T_23_15_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_40
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_41
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_40
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_41
T_10_16_lc_trk_g3_1
T_10_16_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_42
T_23_13_sp4_v_t_38
T_23_17_lc_trk_g1_3
T_23_17_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_21_10_sp4_v_t_47
T_22_14_sp4_h_l_10
T_22_14_lc_trk_g1_7
T_22_14_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_21_10_sp4_v_t_47
T_22_14_sp4_h_l_10
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_21_10_sp4_v_t_47
T_22_14_sp4_h_l_10
T_24_14_lc_trk_g2_7
T_24_14_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_42
T_22_12_lc_trk_g3_2
T_22_12_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_21_10_sp4_v_t_47
T_21_14_lc_trk_g0_2
T_21_14_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_39
T_17_12_sp4_v_t_40
T_17_16_sp4_v_t_45
T_17_18_lc_trk_g2_0
T_17_18_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_39
T_17_12_sp4_v_t_40
T_17_16_sp4_v_t_45
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_39
T_17_12_sp4_v_t_40
T_17_16_sp4_v_t_45
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_21_10_sp4_v_t_47
T_20_11_lc_trk_g3_7
T_20_11_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_21_10_sp4_v_t_47
T_20_12_lc_trk_g2_2
T_20_12_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_21_10_sp4_v_t_47
T_21_12_lc_trk_g2_2
T_21_12_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_42
T_22_11_lc_trk_g1_7
T_22_11_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_21_10_sp4_v_t_47
T_21_13_lc_trk_g1_7
T_21_13_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_42
T_22_13_lc_trk_g1_7
T_22_13_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_23_9_sp4_v_t_42
T_23_13_lc_trk_g1_7
T_23_13_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_0_span12_vert_22
T_16_12_sp12_v_t_22
T_16_17_lc_trk_g3_6
T_16_17_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_0_span12_vert_22
T_16_12_sp12_v_t_22
T_16_13_lc_trk_g2_6
T_16_13_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_0_span12_vert_22
T_16_12_sp12_v_t_22
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_0_span12_vert_22
T_16_12_sp12_v_t_22
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_0_span12_vert_22
T_16_12_sp12_v_t_22
T_16_20_lc_trk_g3_1
T_16_20_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_22_10_sp4_h_l_1
T_21_10_lc_trk_g1_1
T_21_10_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_18_11_lc_trk_g1_4
T_18_11_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_39
T_17_12_sp4_v_t_40
T_17_15_lc_trk_g0_0
T_17_15_wire_logic_cluster/lc_3/in_1

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_19_10_lc_trk_g3_1
T_19_10_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_39
T_17_12_sp4_v_t_40
T_17_13_lc_trk_g2_0
T_17_13_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_19_9_sp4_v_t_41
T_19_11_lc_trk_g2_4
T_19_11_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_15_9_sp4_v_t_40
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_39
T_17_12_sp4_v_t_40
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_16_9_sp4_h_l_11
T_20_9_sp4_h_l_7
T_21_9_lc_trk_g2_7
T_21_9_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_47
T_18_10_sp4_h_l_10
T_20_10_lc_trk_g3_7
T_20_10_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_3/out
T_17_8_sp4_v_t_39
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_3/in_3

End 

Net : sCounterRAMZ0Z_0
T_11_22_wire_logic_cluster/lc_0/out
T_12_22_sp4_h_l_0
T_15_18_sp4_v_t_37
T_15_21_lc_trk_g0_5
T_15_21_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_0/out
T_11_22_lc_trk_g3_0
T_11_22_wire_logic_cluster/lc_0/in_1

End 

Net : spi_data_mosi_6
T_16_9_wire_logic_cluster/lc_6/out
T_16_10_lc_trk_g1_6
T_16_10_input_2_3
T_16_10_wire_logic_cluster/lc_3/in_2

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_18_9_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_13_sp4_v_t_45
T_21_17_sp4_v_t_45
T_21_21_sp4_v_t_41
T_20_25_lc_trk_g1_4
T_20_25_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_12_15_sp4_h_l_9
T_11_11_sp4_v_t_44
T_11_15_sp4_v_t_40
T_10_16_lc_trk_g3_0
T_10_16_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_18_9_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_13_sp4_v_t_45
T_21_17_sp4_v_t_45
T_21_21_lc_trk_g0_0
T_21_21_wire_logic_cluster/lc_1/in_1

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_17_16_sp4_h_l_3
T_20_16_sp4_v_t_45
T_20_20_sp4_v_t_41
T_19_22_lc_trk_g1_4
T_19_22_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_17_16_sp4_h_l_3
T_20_16_sp4_v_t_45
T_20_20_sp4_v_t_41
T_20_21_lc_trk_g2_1
T_20_21_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_17_16_sp4_h_l_3
T_20_16_sp4_v_t_45
T_20_20_sp4_v_t_41
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_21_12_sp4_h_l_11
T_24_12_sp4_v_t_46
T_24_16_sp4_v_t_42
T_24_20_sp4_v_t_42
T_24_22_lc_trk_g3_7
T_24_22_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_18_9_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_13_sp4_v_t_45
T_21_17_sp4_v_t_45
T_21_20_lc_trk_g0_5
T_21_20_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_17_16_sp4_h_l_3
T_20_16_sp4_v_t_45
T_21_20_sp4_h_l_2
T_22_20_lc_trk_g3_2
T_22_20_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_18_9_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_13_sp4_v_t_45
T_22_17_sp4_h_l_2
T_22_17_lc_trk_g0_7
T_22_17_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_18_9_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_13_sp4_v_t_45
T_22_17_sp4_h_l_2
T_23_17_lc_trk_g3_2
T_23_17_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_17_16_sp4_h_l_3
T_20_16_sp4_v_t_45
T_19_20_lc_trk_g2_0
T_19_20_wire_logic_cluster/lc_6/in_0

T_16_9_wire_logic_cluster/lc_6/out
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_12_15_sp4_h_l_9
T_11_11_sp4_v_t_44
T_10_14_lc_trk_g3_4
T_10_14_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_17_16_sp4_h_l_3
T_20_16_sp4_v_t_45
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_16_16_sp4_v_t_46
T_17_20_sp4_h_l_5
T_18_20_lc_trk_g2_5
T_18_20_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_21_12_sp4_h_l_11
T_24_12_sp4_v_t_46
T_24_16_sp4_v_t_42
T_23_18_lc_trk_g0_7
T_23_18_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_14_9_sp12_v_t_23
T_15_21_sp12_h_l_0
T_23_21_lc_trk_g0_3
T_23_21_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_18_9_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_13_lc_trk_g1_5
T_21_13_wire_logic_cluster/lc_6/in_0

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_14_9_sp12_v_t_23
T_14_21_sp12_v_t_23
T_14_24_lc_trk_g2_3
T_14_24_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_14_9_sp12_v_t_23
T_14_21_sp12_v_t_23
T_14_25_lc_trk_g3_0
T_14_25_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_17_7_sp4_v_t_40
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_46
T_17_19_sp4_v_t_46
T_17_20_lc_trk_g3_6
T_17_20_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_17_7_sp4_v_t_40
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_46
T_17_19_sp4_v_t_39
T_17_21_lc_trk_g3_2
T_17_21_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_16_16_sp4_v_t_46
T_16_19_lc_trk_g1_6
T_16_19_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_16_16_sp4_v_t_46
T_16_20_lc_trk_g0_3
T_16_20_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_16_16_sp4_v_t_46
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_14_9_sp4_h_l_9
T_13_9_sp4_v_t_44
T_13_13_sp4_v_t_37
T_10_17_sp4_h_l_0
T_11_17_lc_trk_g3_0
T_11_17_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_17_16_sp4_h_l_3
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_17_16_sp4_h_l_3
T_18_16_lc_trk_g2_3
T_18_16_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_21_12_sp4_h_l_11
T_24_12_sp4_v_t_46
T_23_14_lc_trk_g2_3
T_23_14_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_21_12_sp4_h_l_11
T_24_12_sp4_v_t_46
T_23_15_lc_trk_g3_6
T_23_15_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_21_12_sp4_h_l_11
T_24_12_sp4_v_t_46
T_24_14_lc_trk_g3_3
T_24_14_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_21_12_sp4_h_l_11
T_24_12_sp4_v_t_46
T_24_15_lc_trk_g1_6
T_24_15_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_18_9_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_10_lc_trk_g3_0
T_21_10_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_24_9_sp4_h_l_11
T_23_9_sp4_v_t_46
T_22_10_lc_trk_g3_6
T_22_10_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_18_9_sp4_h_l_5
T_21_9_sp4_v_t_40
T_20_12_lc_trk_g3_0
T_20_12_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_18_9_sp4_h_l_5
T_21_9_sp4_v_t_40
T_20_13_lc_trk_g1_5
T_20_13_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_18_9_sp4_h_l_5
T_21_9_sp4_v_t_40
T_21_12_lc_trk_g1_0
T_21_12_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_24_9_sp4_h_l_11
T_23_9_sp4_v_t_46
T_22_12_lc_trk_g3_6
T_22_12_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_24_9_sp4_h_l_11
T_23_9_sp4_v_t_46
T_23_13_lc_trk_g0_3
T_23_13_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_16_14_lc_trk_g3_3
T_16_14_wire_logic_cluster/lc_6/in_0

T_16_9_wire_logic_cluster/lc_6/out
T_17_7_sp4_v_t_40
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_46
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_17_7_sp4_v_t_40
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_46
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_14_9_sp4_h_l_9
T_13_9_sp4_v_t_44
T_13_13_sp4_v_t_37
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_16_12_sp4_v_t_38
T_16_13_lc_trk_g3_6
T_16_13_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_20_8_sp4_v_t_44
T_19_10_lc_trk_g2_1
T_19_10_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_20_8_sp4_v_t_44
T_20_10_lc_trk_g2_1
T_20_10_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_20_8_sp4_v_t_44
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_20_8_sp4_v_t_44
T_20_11_lc_trk_g1_4
T_20_11_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_17_7_sp4_v_t_40
T_17_11_sp4_v_t_45
T_18_15_sp4_h_l_2
T_18_15_lc_trk_g1_7
T_18_15_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_17_7_sp4_v_t_40
T_17_11_sp4_v_t_45
T_18_15_sp4_h_l_2
T_19_15_lc_trk_g2_2
T_19_15_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_17_7_sp4_v_t_40
T_17_11_sp4_v_t_45
T_18_15_sp4_h_l_2
T_20_15_lc_trk_g3_7
T_20_15_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_11_15_lc_trk_g0_7
T_11_15_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_17_7_sp4_v_t_40
T_17_11_sp4_v_t_45
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_14_9_sp4_h_l_9
T_13_9_sp4_v_t_44
T_12_13_lc_trk_g2_1
T_12_13_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_6/out
T_15_9_sp12_h_l_0
T_19_9_lc_trk_g1_3
T_19_9_wire_logic_cluster/lc_6/in_0

T_16_9_wire_logic_cluster/lc_6/out
T_16_8_sp4_v_t_44
T_17_12_sp4_h_l_3
T_17_12_lc_trk_g1_6
T_17_12_wire_logic_cluster/lc_6/in_3

End 

Net : N_5_0
T_11_13_wire_logic_cluster/lc_3/out
T_11_10_sp4_v_t_46
T_11_14_sp4_v_t_42
T_12_18_sp4_h_l_7
T_13_18_lc_trk_g2_7
T_13_18_input_2_3
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : g1_0_0_3
T_11_16_wire_logic_cluster/lc_0/out
T_11_12_sp12_v_t_23
T_11_19_lc_trk_g3_3
T_11_19_wire_logic_cluster/lc_5/in_1

End 

Net : N_159
T_15_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_7/in_1

T_15_17_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_7/in_1

End 

Net : sCounter_cry_19
T_12_22_wire_logic_cluster/lc_3/cout
T_12_22_wire_logic_cluster/lc_4/in_3

Net : spi_data_mosi_2
T_16_9_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_19_21_sp4_v_t_41
T_19_25_sp4_v_t_41
T_18_26_lc_trk_g3_1
T_18_26_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_19_21_sp4_v_t_41
T_19_24_lc_trk_g0_1
T_19_24_wire_logic_cluster/lc_6/in_1

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_8
T_21_10_sp4_v_t_45
T_22_14_sp4_h_l_8
T_25_14_sp4_v_t_45
T_24_15_lc_trk_g3_5
T_24_15_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_8
T_21_10_sp4_v_t_45
T_22_14_sp4_h_l_8
T_25_14_sp4_v_t_45
T_24_18_lc_trk_g2_0
T_24_18_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_45
T_21_23_lc_trk_g2_0
T_21_23_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_19_21_sp4_v_t_41
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_38
T_15_21_sp4_v_t_46
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_38
T_15_21_sp4_v_t_46
T_14_25_lc_trk_g2_3
T_14_25_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_20_9_sp4_h_l_9
T_23_9_sp4_v_t_39
T_23_13_sp4_v_t_39
T_23_17_sp4_v_t_47
T_23_18_lc_trk_g2_7
T_23_18_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_37
T_17_12_sp4_v_t_38
T_17_16_sp4_v_t_38
T_17_20_sp4_v_t_46
T_18_24_sp4_h_l_11
T_20_24_lc_trk_g3_6
T_20_24_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_45
T_10_16_lc_trk_g3_5
T_10_16_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_22_9_sp12_v_t_23
T_11_21_sp12_h_l_0
T_20_21_lc_trk_g1_4
T_20_21_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_17_sp4_v_t_37
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_15_13_sp4_v_t_37
T_15_17_sp4_v_t_38
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_37
T_17_12_sp4_v_t_38
T_17_16_sp4_v_t_38
T_17_20_sp4_v_t_46
T_17_21_lc_trk_g3_6
T_17_21_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_19_20_lc_trk_g1_4
T_19_20_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_47
T_19_17_sp4_v_t_36
T_18_21_lc_trk_g1_1
T_18_21_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_15_13_sp4_v_t_37
T_12_17_sp4_h_l_0
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_45
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_45
T_10_15_lc_trk_g2_0
T_10_15_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_20_9_sp4_h_l_9
T_23_9_sp4_v_t_39
T_23_13_sp4_v_t_39
T_23_15_lc_trk_g3_2
T_23_15_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_12_13_sp4_h_l_2
T_11_13_sp4_v_t_45
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_20_9_sp4_h_l_9
T_23_9_sp4_v_t_39
T_23_13_sp4_v_t_39
T_23_17_lc_trk_g1_2
T_23_17_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_8
T_21_10_sp4_v_t_45
T_22_14_sp4_h_l_8
T_23_14_lc_trk_g3_0
T_23_14_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_8
T_21_10_sp4_v_t_45
T_22_14_sp4_h_l_8
T_24_14_lc_trk_g3_5
T_24_14_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_47
T_18_14_lc_trk_g3_7
T_18_14_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_37
T_17_12_sp4_v_t_38
T_17_16_sp4_v_t_38
T_16_20_lc_trk_g1_3
T_16_20_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_8
T_21_10_sp4_v_t_45
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_19_lc_trk_g2_4
T_22_19_wire_logic_cluster/lc_7/in_1

T_16_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_37
T_17_12_sp4_v_t_38
T_17_16_sp4_v_t_38
T_17_18_lc_trk_g2_3
T_17_18_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_8
T_21_10_sp4_v_t_45
T_20_12_lc_trk_g0_3
T_20_12_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_8
T_21_10_sp4_v_t_45
T_21_12_lc_trk_g3_0
T_21_12_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_8
T_21_10_sp4_v_t_45
T_21_13_lc_trk_g0_5
T_21_13_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_20_9_sp4_h_l_9
T_23_9_sp4_v_t_39
T_23_13_lc_trk_g1_2
T_23_13_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_11_lc_trk_g3_4
T_22_11_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_12_lc_trk_g2_3
T_22_12_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_13_lc_trk_g2_0
T_22_13_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_7_sp12_v_t_23
T_17_19_sp12_h_l_0
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_20_lc_trk_g2_3
T_22_20_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_8
T_22_10_sp4_h_l_8
T_21_10_lc_trk_g1_0
T_21_10_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_19_9_sp4_v_t_39
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_19_9_sp4_v_t_39
T_19_10_lc_trk_g2_7
T_19_10_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_37
T_17_12_sp4_v_t_38
T_17_13_lc_trk_g2_6
T_17_13_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_19_9_sp4_v_t_39
T_19_11_lc_trk_g3_2
T_19_11_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_9_sp4_h_l_9
T_15_9_sp4_v_t_44
T_14_13_lc_trk_g2_1
T_14_13_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_37
T_17_12_sp4_v_t_38
T_17_15_lc_trk_g1_6
T_17_15_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_37
T_17_12_sp4_v_t_38
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_45
T_18_10_sp4_h_l_8
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_11_9_sp12_h_l_0
T_19_9_lc_trk_g0_3
T_19_9_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_7_sp12_v_t_23
T_16_13_lc_trk_g3_4
T_16_13_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_7_sp12_v_t_23
T_16_14_lc_trk_g2_3
T_16_14_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_7_sp12_v_t_23
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_16_7_sp12_v_t_23
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_37
T_17_11_lc_trk_g0_5
T_17_11_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_37
T_17_12_lc_trk_g1_0
T_17_12_wire_logic_cluster/lc_2/in_3

End 

Net : un1_sTrigCounter_ac0_3_out_cascade_
T_13_16_wire_logic_cluster/lc_3/ltout
T_13_16_wire_logic_cluster/lc_4/in_2

End 

Net : un1_sTrigCounter_axbxc7_m7_0_a2_2
T_13_16_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_40
T_13_18_lc_trk_g0_0
T_13_18_wire_logic_cluster/lc_6/in_0

End 

Net : spi_data_mosi_5
T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_13_sp4_v_t_47
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_6/in_0

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_13_sp4_v_t_43
T_16_17_sp4_v_t_44
T_16_21_sp4_v_t_37
T_13_25_sp4_h_l_5
T_14_25_lc_trk_g3_5
T_14_25_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_11_sp4_h_l_3
T_21_11_sp4_h_l_3
T_24_11_sp4_v_t_45
T_24_15_sp4_v_t_41
T_23_17_lc_trk_g0_4
T_23_17_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_11_sp4_h_l_3
T_21_11_sp4_h_l_3
T_24_11_sp4_v_t_45
T_24_15_sp4_v_t_41
T_23_18_lc_trk_g3_1
T_23_18_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_13_sp4_v_t_47
T_16_17_sp4_v_t_47
T_17_21_sp4_h_l_4
T_21_21_sp4_h_l_0
T_22_21_lc_trk_g2_0
T_22_21_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_13_sp4_v_t_47
T_16_17_sp4_v_t_47
T_17_21_sp4_h_l_4
T_21_21_sp4_h_l_0
T_23_21_lc_trk_g2_5
T_23_21_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_15_sp4_h_l_4
T_20_15_sp4_v_t_44
T_20_19_sp4_v_t_37
T_19_22_lc_trk_g2_5
T_19_22_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_11_sp4_h_l_3
T_21_11_sp4_h_l_3
T_24_11_sp4_v_t_45
T_24_15_lc_trk_g0_0
T_24_15_wire_logic_cluster/lc_5/in_1

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_13_sp4_v_t_47
T_16_17_sp4_v_t_47
T_17_21_sp4_h_l_4
T_17_21_lc_trk_g1_1
T_17_21_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_13_sp4_v_t_43
T_16_17_sp4_v_t_44
T_17_21_sp4_h_l_3
T_18_21_lc_trk_g3_3
T_18_21_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_15_sp4_h_l_4
T_20_15_sp4_v_t_44
T_20_19_sp4_v_t_37
T_20_21_lc_trk_g2_0
T_20_21_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_15_sp4_h_l_4
T_20_15_sp4_v_t_44
T_20_19_sp4_v_t_37
T_20_22_lc_trk_g1_5
T_20_22_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_47
T_17_20_sp4_v_t_47
T_14_24_sp4_h_l_10
T_14_24_lc_trk_g1_7
T_14_24_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_47
T_17_20_sp4_v_t_47
T_18_24_sp4_h_l_4
T_20_24_lc_trk_g2_1
T_20_24_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_39
T_18_16_sp4_h_l_8
T_21_16_sp4_v_t_36
T_21_20_sp4_v_t_36
T_21_23_lc_trk_g0_4
T_21_23_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_11_sp4_h_l_3
T_21_11_sp4_h_l_3
T_24_11_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_11_sp4_h_l_3
T_21_11_sp4_h_l_3
T_24_11_sp4_v_t_45
T_23_15_lc_trk_g2_0
T_23_15_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_11_sp4_h_l_3
T_21_11_sp4_h_l_3
T_24_11_sp4_v_t_45
T_24_14_lc_trk_g0_5
T_24_14_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_39
T_18_16_sp4_h_l_8
T_21_16_sp4_v_t_36
T_22_20_sp4_h_l_7
T_22_20_lc_trk_g0_2
T_22_20_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_44
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_13_sp4_v_t_47
T_16_17_sp4_v_t_47
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_13_sp4_v_t_47
T_13_17_sp4_h_l_10
T_13_17_lc_trk_g1_7
T_13_17_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_38
T_11_15_lc_trk_g1_3
T_11_15_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_15_sp4_h_l_4
T_20_15_sp4_v_t_44
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_16_15_sp4_v_t_43
T_17_19_sp4_h_l_6
T_19_19_lc_trk_g2_3
T_19_19_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_47
T_18_20_sp4_h_l_10
T_18_20_lc_trk_g1_7
T_18_20_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_47
T_18_20_sp4_h_l_10
T_19_20_lc_trk_g2_2
T_19_20_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_39
T_18_16_sp4_h_l_8
T_21_16_sp4_v_t_36
T_21_20_lc_trk_g1_1
T_21_20_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_11_sp4_h_l_3
T_21_11_sp4_h_l_3
T_22_11_lc_trk_g3_3
T_22_11_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_18_8_sp4_h_l_6
T_21_8_sp4_v_t_43
T_22_12_sp4_h_l_0
T_22_12_lc_trk_g1_5
T_22_12_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_15_sp4_h_l_4
T_21_15_sp4_h_l_4
T_20_15_lc_trk_g1_4
T_20_15_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_13_15_sp4_h_l_10
T_9_15_sp4_h_l_10
T_10_15_lc_trk_g2_2
T_10_15_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_44
T_14_16_sp4_h_l_9
T_10_16_sp4_h_l_0
T_10_16_lc_trk_g1_5
T_10_16_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_16_15_sp4_v_t_43
T_15_19_lc_trk_g1_6
T_15_19_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_13_sp4_v_t_47
T_16_17_lc_trk_g0_2
T_16_17_wire_logic_cluster/lc_5/in_1

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_13_sp4_v_t_47
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_16_15_sp4_v_t_43
T_16_19_lc_trk_g0_6
T_16_19_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_47
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_39
T_17_16_sp4_v_t_47
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_18_8_sp4_h_l_6
T_21_8_sp4_v_t_43
T_21_10_lc_trk_g2_6
T_21_10_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_15_sp4_h_l_4
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_18_8_sp4_h_l_6
T_21_8_sp4_v_t_43
T_21_12_lc_trk_g0_6
T_21_12_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_13_13_sp4_h_l_3
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_16_7_sp4_v_t_39
T_16_11_sp4_v_t_47
T_17_15_sp4_h_l_4
T_19_15_lc_trk_g3_1
T_19_15_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_20_9_sp4_v_t_38
T_21_13_sp4_h_l_3
T_21_13_lc_trk_g0_6
T_21_13_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_20_9_sp4_v_t_38
T_21_13_sp4_h_l_3
T_23_13_lc_trk_g2_6
T_23_13_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_20_9_sp4_v_t_38
T_20_11_lc_trk_g2_3
T_20_11_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_16_13_lc_trk_g0_2
T_16_13_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_20_9_sp4_v_t_38
T_19_10_lc_trk_g2_6
T_19_10_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_20_9_sp4_v_t_38
T_20_10_lc_trk_g2_6
T_20_10_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_20_9_sp4_v_t_38
T_19_11_lc_trk_g1_3
T_19_11_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_44
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_20_9_sp4_v_t_38
T_20_12_lc_trk_g0_6
T_20_12_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_20_9_sp4_v_t_38
T_20_13_lc_trk_g1_3
T_20_13_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_sp4_v_t_44
T_17_16_lc_trk_g1_1
T_17_16_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_11_lc_trk_g0_3
T_17_11_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_5/out
T_17_9_sp4_h_l_10
T_19_9_lc_trk_g3_7
T_19_9_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_5/out
T_17_8_sp4_v_t_43
T_17_12_lc_trk_g0_6
T_17_12_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_inst.un1_spointer11_2_0_a2_0_6_5_cascade_
T_16_17_wire_logic_cluster/lc_6/ltout
T_16_17_wire_logic_cluster/lc_7/in_2

End 

Net : g1_0_0_0
T_11_13_wire_logic_cluster/lc_6/out
T_12_12_sp4_v_t_45
T_12_15_lc_trk_g0_5
T_12_15_wire_logic_cluster/lc_2/in_1

End 

Net : sEEDACZ0Z_4
T_24_14_wire_logic_cluster/lc_5/out
T_25_13_sp4_v_t_43
T_22_13_sp4_h_l_0
T_18_13_sp4_h_l_8
T_19_13_lc_trk_g2_0
T_19_13_wire_logic_cluster/lc_6/in_0

End 

Net : sEEDACZ0Z_0
T_24_14_wire_logic_cluster/lc_1/out
T_25_11_sp4_v_t_43
T_22_15_sp4_h_l_6
T_21_15_sp4_v_t_37
T_21_18_lc_trk_g0_5
T_21_18_wire_logic_cluster/lc_6/in_1

End 

Net : sEEDACZ0Z_7
T_24_11_wire_logic_cluster/lc_0/out
T_21_11_sp12_h_l_0
T_20_11_sp12_v_t_23
T_20_18_lc_trk_g2_3
T_20_18_wire_logic_cluster/lc_6/in_1

End 

Net : N_106
T_14_23_wire_logic_cluster/lc_1/out
T_10_23_sp12_h_l_1
T_11_23_lc_trk_g0_5
T_11_23_wire_logic_cluster/lc_0/in_1

End 

Net : sCounter_cry_18
T_12_22_wire_logic_cluster/lc_2/cout
T_12_22_wire_logic_cluster/lc_3/in_3

Net : op_gt_op_gt_un13_striginternallto23_16
T_11_21_wire_logic_cluster/lc_3/out
T_11_21_lc_trk_g0_3
T_11_21_wire_logic_cluster/lc_0/in_3

End 

Net : spi_data_mosi_7
T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_17_lc_trk_g2_6
T_16_17_input_2_6
T_16_17_wire_logic_cluster/lc_6/in_2

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_16_sp4_v_t_38
T_22_20_sp4_h_l_8
T_21_20_sp4_v_t_45
T_21_16_sp4_v_t_45
T_18_20_sp4_h_l_8
T_19_20_lc_trk_g3_0
T_19_20_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_16_sp4_v_t_38
T_22_20_sp4_h_l_8
T_21_20_sp4_v_t_45
T_21_16_sp4_v_t_45
T_18_20_sp4_h_l_8
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_16_sp4_v_t_38
T_22_20_sp4_h_l_8
T_21_20_sp4_v_t_45
T_21_16_sp4_v_t_45
T_20_19_lc_trk_g3_5
T_20_19_wire_logic_cluster/lc_2/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_17_28_sp12_h_l_1
T_19_28_sp4_h_l_2
T_18_24_sp4_v_t_39
T_15_24_sp4_h_l_2
T_14_24_lc_trk_g0_2
T_14_24_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_16_sp4_v_t_38
T_22_20_sp4_h_l_8
T_21_20_sp4_v_t_45
T_21_16_sp4_v_t_45
T_21_20_lc_trk_g0_0
T_21_20_wire_logic_cluster/lc_7/in_1

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_23_sp4_v_t_38
T_17_23_sp4_h_l_3
T_20_23_sp4_v_t_45
T_20_19_sp4_v_t_41
T_19_22_lc_trk_g3_1
T_19_22_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_23_sp4_v_t_38
T_17_23_sp4_h_l_3
T_20_23_sp4_v_t_45
T_20_19_sp4_v_t_41
T_20_21_lc_trk_g2_4
T_20_21_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_13_17_sp4_h_l_6
T_17_17_sp4_h_l_2
T_21_17_sp4_h_l_2
T_24_13_sp4_v_t_39
T_23_14_lc_trk_g2_7
T_23_14_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_17_28_sp12_h_l_1
T_19_28_sp4_h_l_2
T_18_24_sp4_v_t_39
T_18_26_lc_trk_g2_2
T_18_26_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_23_sp4_v_t_38
T_17_23_sp4_h_l_3
T_20_23_sp4_v_t_45
T_20_24_lc_trk_g3_5
T_20_24_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_16_sp4_v_t_38
T_22_20_sp4_h_l_8
T_21_20_sp4_v_t_45
T_21_21_lc_trk_g2_5
T_21_21_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_23_sp4_v_t_38
T_17_23_sp4_h_l_3
T_21_23_sp4_h_l_6
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_23_sp4_v_t_38
T_17_23_sp4_h_l_3
T_21_23_sp4_h_l_6
T_21_23_lc_trk_g0_3
T_21_23_wire_logic_cluster/lc_4/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_14_sp4_v_t_40
T_22_18_sp4_h_l_10
T_18_18_sp4_h_l_1
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_14_sp4_v_t_40
T_22_18_sp4_h_l_10
T_18_18_sp4_h_l_1
T_17_18_lc_trk_g1_1
T_17_18_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_14_sp4_v_t_40
T_22_18_sp4_h_l_10
T_23_18_lc_trk_g3_2
T_23_18_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_13_17_sp4_h_l_6
T_17_17_sp4_h_l_2
T_21_17_sp4_h_l_2
T_23_17_lc_trk_g3_7
T_23_17_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_21_sp4_v_t_40
T_13_25_sp4_h_l_10
T_14_25_lc_trk_g2_2
T_14_25_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_14_sp4_v_t_40
T_22_18_sp4_h_l_10
T_22_18_lc_trk_g0_7
T_22_18_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_16_sp4_v_t_38
T_22_20_sp4_h_l_8
T_22_20_lc_trk_g1_5
T_22_20_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_13_9_sp12_v_t_22
T_13_10_sp4_v_t_44
T_10_14_sp4_h_l_2
T_10_14_lc_trk_g0_7
T_10_14_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_8_sp4_v_t_46
T_22_12_sp4_h_l_4
T_21_12_lc_trk_g0_4
T_21_12_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_14_sp4_v_t_40
T_24_15_lc_trk_g3_0
T_24_15_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_16_sp4_v_t_38
T_24_19_lc_trk_g2_6
T_24_19_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_13_9_sp12_v_t_22
T_13_10_sp4_v_t_44
T_12_13_lc_trk_g3_4
T_12_13_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_13_17_sp4_h_l_6
T_12_13_sp4_v_t_43
T_11_15_lc_trk_g0_6
T_11_15_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_13_17_sp4_h_l_6
T_9_17_sp4_h_l_6
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_13_17_sp4_h_l_6
T_17_17_sp4_h_l_6
T_18_17_lc_trk_g2_6
T_18_17_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_14_sp4_v_t_40
T_24_18_lc_trk_g1_5
T_24_18_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_25_9_sp12_v_t_22
T_25_8_sp4_v_t_46
T_24_11_lc_trk_g3_6
T_24_11_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_16_17_sp4_v_t_41
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_18_9_sp4_h_l_4
T_21_9_sp4_v_t_41
T_20_10_lc_trk_g3_1
T_20_10_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_18_9_sp4_h_l_4
T_21_9_sp4_v_t_41
T_20_11_lc_trk_g0_4
T_20_11_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_18_9_sp4_h_l_4
T_21_9_sp4_v_t_41
T_21_10_lc_trk_g3_1
T_21_10_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_18_9_sp4_h_l_4
T_21_9_sp4_v_t_41
T_20_12_lc_trk_g3_1
T_20_12_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_20_9_sp4_h_l_6
T_23_9_sp4_v_t_43
T_22_11_lc_trk_g0_6
T_22_11_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_18_9_sp4_h_l_4
T_21_9_sp4_v_t_41
T_21_13_lc_trk_g0_4
T_21_13_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_20_9_sp4_h_l_6
T_23_9_sp4_v_t_43
T_22_12_lc_trk_g3_3
T_22_12_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_20_9_sp4_h_l_6
T_23_9_sp4_v_t_43
T_23_12_lc_trk_g0_3
T_23_12_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_20_9_sp4_h_l_6
T_23_9_sp4_v_t_43
T_23_13_lc_trk_g0_6
T_23_13_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_20_9_sp4_h_l_6
T_19_9_sp4_v_t_37
T_19_10_lc_trk_g3_5
T_19_10_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_20_9_sp4_h_l_6
T_19_9_sp4_v_t_37
T_19_11_lc_trk_g2_0
T_19_11_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_11_sp4_v_t_38
T_13_15_sp4_h_l_8
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_5_16_sp12_h_l_1
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_19_lc_trk_g3_2
T_16_19_wire_logic_cluster/lc_7/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_16_sp12_v_t_22
T_16_20_lc_trk_g2_1
T_16_20_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_11_sp4_v_t_38
T_16_15_lc_trk_g0_3
T_16_15_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_13_9_sp12_v_t_22
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_6_9_sp12_h_l_1
T_17_9_sp12_v_t_22
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_6_9_sp12_h_l_1
T_17_9_sp12_v_t_22
T_17_15_lc_trk_g3_5
T_17_15_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_6_9_sp12_h_l_1
T_17_9_sp12_v_t_22
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_6_9_sp12_h_l_1
T_17_9_sp12_v_t_22
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_6_9_sp12_h_l_1
T_17_9_sp12_v_t_22
T_17_11_lc_trk_g2_5
T_17_11_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_13_sp4_v_t_36
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_11_sp4_v_t_38
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_16_4_sp12_v_t_22
T_16_11_sp4_v_t_38
T_15_13_lc_trk_g1_3
T_15_13_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_7/out
T_14_9_sp12_h_l_1
T_19_9_lc_trk_g1_5
T_19_9_wire_logic_cluster/lc_7/in_3

End 

Net : g1_0_0
T_13_12_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_40
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_3/in_3

End 

Net : sEEADC_freqZ0Z_4
T_18_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g1_4
T_18_21_wire_logic_cluster/lc_3/in_0

End 

Net : g0_2_0
T_11_12_wire_logic_cluster/lc_0/out
T_10_12_sp4_h_l_8
T_13_12_sp4_v_t_45
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_3/in_1

End 

Net : sEEDACZ0Z_2
T_24_14_wire_logic_cluster/lc_3/out
T_25_13_sp4_v_t_39
T_22_13_sp4_h_l_2
T_18_13_sp4_h_l_10
T_18_13_lc_trk_g0_7
T_18_13_wire_logic_cluster/lc_6/in_1

End 

Net : op_gt_op_gt_un13_striginternallto23_11_cascade_
T_11_21_wire_logic_cluster/lc_2/ltout
T_11_21_wire_logic_cluster/lc_3/in_2

End 

Net : g0_2_0_3
T_11_18_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g1_0
T_11_19_input_2_1
T_11_19_wire_logic_cluster/lc_1/in_2

End 

Net : spi_data_mosi_1
T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_13_sp4_v_t_38
T_16_17_lc_trk_g0_3
T_16_17_wire_logic_cluster/lc_6/in_1

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_18_9_sp4_v_t_38
T_18_13_sp4_v_t_38
T_18_17_sp4_v_t_38
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_45
T_14_25_lc_trk_g0_0
T_14_25_wire_logic_cluster/lc_7/in_1

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_18_9_sp4_v_t_38
T_18_13_sp4_v_t_38
T_18_17_sp4_v_t_38
T_15_21_sp4_h_l_8
T_14_21_sp4_v_t_45
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_19_9_sp4_h_l_1
T_22_9_sp4_v_t_36
T_22_13_sp4_v_t_44
T_22_17_sp4_v_t_44
T_22_21_sp4_v_t_37
T_21_23_lc_trk_g1_0
T_21_23_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_19_9_sp4_h_l_1
T_22_9_sp4_v_t_36
T_22_13_sp4_v_t_44
T_22_17_sp4_v_t_44
T_22_21_sp4_v_t_40
T_21_24_lc_trk_g3_0
T_21_24_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_19_9_sp4_h_l_1
T_22_9_sp4_v_t_36
T_22_13_sp4_v_t_44
T_22_17_sp4_v_t_44
T_21_20_lc_trk_g3_4
T_21_20_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_20_10_sp4_v_t_43
T_20_14_sp4_v_t_44
T_20_18_sp4_v_t_40
T_19_22_lc_trk_g1_5
T_19_22_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_19_9_sp4_h_l_1
T_22_9_sp4_v_t_36
T_22_13_sp4_v_t_44
T_22_17_sp4_v_t_44
T_22_20_lc_trk_g0_4
T_22_20_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_21_10_sp4_h_l_4
T_24_10_sp4_v_t_41
T_24_14_sp4_v_t_42
T_24_15_lc_trk_g2_2
T_24_15_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_23_9_sp12_v_t_22
T_23_18_sp4_v_t_36
T_22_22_lc_trk_g1_1
T_22_22_wire_logic_cluster/lc_6/in_0

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_23_9_sp12_v_t_22
T_23_16_sp4_v_t_38
T_22_19_lc_trk_g2_6
T_22_19_wire_logic_cluster/lc_5/in_1

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_13_sp4_v_t_38
T_17_17_sp4_h_l_3
T_20_17_sp4_v_t_38
T_19_20_lc_trk_g2_6
T_19_20_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_13_sp4_v_t_38
T_17_17_sp4_h_l_3
T_20_17_sp4_v_t_38
T_20_21_lc_trk_g1_3
T_20_21_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_23_9_sp12_v_t_22
T_23_21_sp12_v_t_22
T_23_24_lc_trk_g3_2
T_23_24_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_11_9_sp12_v_t_22
T_11_12_sp4_v_t_42
T_10_14_lc_trk_g1_7
T_10_14_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_11_9_sp12_v_t_22
T_11_12_sp4_v_t_42
T_10_16_lc_trk_g1_7
T_10_16_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_18_9_sp4_v_t_38
T_18_13_sp4_v_t_38
T_18_17_sp4_v_t_38
T_17_20_lc_trk_g2_6
T_17_20_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_18_9_sp4_v_t_38
T_18_13_sp4_v_t_38
T_18_17_sp4_v_t_38
T_18_20_lc_trk_g0_6
T_18_20_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_18_9_sp4_v_t_38
T_18_13_sp4_v_t_38
T_18_17_sp4_v_t_38
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_19_9_sp4_h_l_1
T_22_9_sp4_v_t_36
T_22_13_sp4_v_t_44
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_21_10_sp4_h_l_4
T_24_10_sp4_v_t_41
T_24_14_lc_trk_g1_4
T_24_14_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_13_sp4_v_t_38
T_16_17_sp4_v_t_38
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_13_sp4_v_t_38
T_13_17_sp4_h_l_3
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_11_9_sp12_v_t_22
T_11_15_lc_trk_g2_5
T_11_15_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_21_10_sp4_h_l_4
T_21_10_lc_trk_g0_1
T_21_10_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_18_9_sp4_v_t_38
T_15_13_sp4_h_l_8
T_14_13_lc_trk_g0_0
T_14_13_wire_logic_cluster/lc_5/in_1

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_18_9_sp4_v_t_38
T_18_13_sp4_v_t_38
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_18_9_sp4_v_t_38
T_18_13_sp4_v_t_38
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_18_9_sp4_v_t_38
T_15_13_sp4_h_l_8
T_17_13_lc_trk_g3_5
T_17_13_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_20_10_sp4_v_t_43
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_20_10_sp4_v_t_43
T_20_11_lc_trk_g3_3
T_20_11_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_20_10_sp4_v_t_43
T_20_12_lc_trk_g2_6
T_20_12_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_19_9_sp4_h_l_1
T_22_9_sp4_v_t_36
T_21_12_lc_trk_g2_4
T_21_12_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_19_9_sp4_h_l_1
T_22_9_sp4_v_t_36
T_21_13_lc_trk_g1_1
T_21_13_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_19_9_sp4_h_l_1
T_22_9_sp4_v_t_36
T_22_12_lc_trk_g0_4
T_22_12_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_19_9_sp4_h_l_1
T_22_9_sp4_v_t_36
T_22_13_lc_trk_g1_1
T_22_13_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_18_sp12_v_t_22
T_16_19_lc_trk_g2_6
T_16_19_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_17_18_sp12_h_l_1
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_18_sp12_v_t_22
T_16_20_lc_trk_g3_5
T_16_20_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_17_18_sp12_h_l_1
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_23_9_sp12_v_t_22
T_23_13_lc_trk_g3_1
T_23_13_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_23_9_sp12_v_t_22
T_23_14_lc_trk_g2_6
T_23_14_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_23_9_sp12_v_t_22
T_23_15_lc_trk_g3_5
T_23_15_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_11_9_sp12_v_t_22
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_23_9_sp12_v_t_22
T_23_17_lc_trk_g3_1
T_23_17_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_23_9_sp12_v_t_22
T_23_18_lc_trk_g2_6
T_23_18_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_23_9_sp12_v_t_22
T_23_19_lc_trk_g3_5
T_23_19_wire_logic_cluster/lc_7/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_17_18_sp12_h_l_1
T_24_18_lc_trk_g1_1
T_24_18_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_21_10_sp4_h_l_4
T_20_10_lc_trk_g0_4
T_20_10_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_19_10_lc_trk_g3_4
T_19_10_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_1/out
T_15_9_sp4_h_l_10
T_18_9_sp4_v_t_38
T_17_12_lc_trk_g2_6
T_17_12_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp4_v_t_42
T_17_10_sp4_h_l_1
T_18_10_lc_trk_g3_1
T_18_10_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_12_lc_trk_g2_5
T_16_12_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_12_9_sp12_h_l_1
T_21_9_lc_trk_g0_5
T_21_9_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_16_6_sp12_v_t_22
T_16_15_lc_trk_g2_6
T_16_15_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_1/out
T_17_10_lc_trk_g2_1
T_17_10_wire_logic_cluster/lc_0/in_3

End 

Net : N_105
T_17_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g1_7
T_17_23_wire_logic_cluster/lc_0/in_0

End 

Net : sEEADC_freqZ0Z_1
T_22_22_wire_logic_cluster/lc_6/out
T_22_21_sp4_v_t_44
T_19_21_sp4_h_l_3
T_19_21_lc_trk_g0_6
T_19_21_input_2_4
T_19_21_wire_logic_cluster/lc_4/in_2

End 

Net : un11_sacqtime_NE_0_0_cascade_
T_19_21_wire_logic_cluster/lc_4/ltout
T_19_21_wire_logic_cluster/lc_5/in_2

End 

Net : sEEADC_freqZ0Z_5
T_18_21_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g2_5
T_18_21_input_2_3
T_18_21_wire_logic_cluster/lc_3/in_2

End 

Net : sCounterRAMZ0Z_2
T_11_22_wire_logic_cluster/lc_2/out
T_12_21_sp4_v_t_37
T_13_21_sp4_h_l_5
T_15_21_lc_trk_g3_0
T_15_21_wire_logic_cluster/lc_3/in_0

T_11_22_wire_logic_cluster/lc_2/out
T_11_22_lc_trk_g1_2
T_11_22_wire_logic_cluster/lc_2/in_1

End 

Net : sRAM_pointer_readZ0Z_0
T_6_17_wire_logic_cluster/lc_0/out
T_6_17_lc_trk_g3_0
T_6_17_wire_logic_cluster/lc_0/in_1

T_6_17_wire_logic_cluster/lc_0/out
T_3_17_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_15_23_sp4_h_l_0
T_16_23_lc_trk_g3_0
T_16_23_wire_logic_cluster/lc_0/in_1

End 

Net : sCounter_cry_17
T_12_22_wire_logic_cluster/lc_1/cout
T_12_22_wire_logic_cluster/lc_2/in_3

Net : sRAM_pointer_write_cry_17
T_17_26_wire_logic_cluster/lc_1/cout
T_17_26_wire_logic_cluster/lc_2/in_3

End 

Net : sRAM_pointer_writeZ0Z_0
T_17_24_wire_logic_cluster/lc_0/out
T_17_24_lc_trk_g3_0
T_17_24_wire_logic_cluster/lc_0/in_1

T_17_24_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g2_0
T_16_23_input_2_0
T_16_23_wire_logic_cluster/lc_0/in_2

End 

Net : sRAM_pointer_read_cry_17
T_6_19_wire_logic_cluster/lc_1/cout
T_6_19_wire_logic_cluster/lc_2/in_3

End 

Net : un1_spointer11_0
T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_15_17_sp4_h_l_3
T_19_17_sp4_h_l_11
T_22_17_sp4_v_t_46
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_0/cen

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_15_17_sp4_h_l_3
T_19_17_sp4_h_l_11
T_22_17_sp4_v_t_46
T_22_19_lc_trk_g3_3
T_22_19_wire_logic_cluster/lc_0/cen

T_15_17_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_44
T_16_16_sp4_h_l_9
T_15_12_sp4_v_t_39
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_0/cen

T_15_17_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_44
T_16_16_sp4_h_l_9
T_15_12_sp4_v_t_39
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_0/cen

T_15_17_wire_logic_cluster/lc_6/out
T_15_16_sp4_v_t_44
T_16_16_sp4_h_l_9
T_15_12_sp4_v_t_39
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_0/cen

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp12_h_l_0
T_15_17_sp4_h_l_3
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/cen

End 

Net : spi_mosi_ready64_prev3_e_0_RNICM2CZ0Z1_cascade_
T_15_17_wire_logic_cluster/lc_5/ltout
T_15_17_wire_logic_cluster/lc_6/in_2

End 

Net : sEEADC_freqZ0Z_0
T_21_21_wire_logic_cluster/lc_0/out
T_18_21_sp12_h_l_0
T_19_21_lc_trk_g0_4
T_19_21_wire_logic_cluster/lc_4/in_0

End 

Net : sCounterADCZ0Z_1
T_16_21_wire_logic_cluster/lc_1/out
T_12_21_sp12_h_l_1
T_19_21_lc_trk_g0_1
T_19_21_wire_logic_cluster/lc_4/in_1

T_16_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_1/in_1

End 

Net : g1_0_0_1
T_11_13_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_6/in_0

End 

Net : sRAM_pointer_read_cry_16
T_6_19_wire_logic_cluster/lc_0/cout
T_6_19_wire_logic_cluster/lc_1/in_3

Net : sRAM_pointer_readZ0Z_1
T_6_17_wire_logic_cluster/lc_1/out
T_6_17_lc_trk_g3_1
T_6_17_wire_logic_cluster/lc_1/in_1

T_6_17_wire_logic_cluster/lc_1/out
T_6_14_sp12_v_t_22
T_7_26_sp12_h_l_1
T_13_26_sp4_h_l_6
T_16_22_sp4_v_t_37
T_16_23_lc_trk_g3_5
T_16_23_wire_logic_cluster/lc_3/in_1

End 

Net : sRAM_pointer_write_cry_16
T_17_26_wire_logic_cluster/lc_0/cout
T_17_26_wire_logic_cluster/lc_1/in_3

Net : sCounter_cry_16
T_12_22_wire_logic_cluster/lc_0/cout
T_12_22_wire_logic_cluster/lc_1/in_3

Net : sRAM_pointer_writeZ0Z_1
T_17_24_wire_logic_cluster/lc_1/out
T_17_24_lc_trk_g3_1
T_17_24_wire_logic_cluster/lc_1/in_1

T_17_24_wire_logic_cluster/lc_1/out
T_16_23_lc_trk_g2_1
T_16_23_input_2_3
T_16_23_wire_logic_cluster/lc_3/in_2

End 

Net : sEEDACZ0Z_1
T_24_14_wire_logic_cluster/lc_2/out
T_22_14_sp4_h_l_1
T_21_14_sp4_v_t_42
T_21_17_lc_trk_g1_2
T_21_17_wire_logic_cluster/lc_6/in_1

End 

Net : un1_spointer11_7_0_tz_cascade_
T_16_17_wire_logic_cluster/lc_1/ltout
T_16_17_wire_logic_cluster/lc_2/in_2

End 

Net : sEEDACZ0Z_5
T_24_14_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_36
T_21_15_sp4_h_l_6
T_21_15_lc_trk_g0_3
T_21_15_wire_logic_cluster/lc_6/in_1

End 

Net : sEEDACZ0Z_6
T_24_14_wire_logic_cluster/lc_7/out
T_24_12_sp4_v_t_43
T_21_16_sp4_h_l_6
T_20_16_lc_trk_g1_6
T_20_16_wire_logic_cluster/lc_2/in_1

End 

Net : N_116_cascade_
T_16_18_wire_logic_cluster/lc_5/ltout
T_16_18_wire_logic_cluster/lc_6/in_2

End 

Net : N_117_cascade_
T_16_18_wire_logic_cluster/lc_6/ltout
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_13_20_0_
T_17_26_wire_logic_cluster/carry_in_mux/cout
T_17_26_wire_logic_cluster/lc_0/in_3

Net : bfn_8_16_0_
T_12_22_wire_logic_cluster/carry_in_mux/cout
T_12_22_wire_logic_cluster/lc_0/in_3

Net : bfn_2_13_0_
T_6_19_wire_logic_cluster/carry_in_mux/cout
T_6_19_wire_logic_cluster/lc_0/in_3

Net : sRAM_pointer_readZ0Z_2
T_6_17_wire_logic_cluster/lc_2/out
T_6_17_lc_trk_g1_2
T_6_17_wire_logic_cluster/lc_2/in_1

T_6_17_wire_logic_cluster/lc_2/out
T_7_16_sp4_v_t_37
T_8_20_sp4_h_l_0
T_12_20_sp4_h_l_0
T_15_20_sp4_v_t_40
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_5/in_1

End 

Net : sRAM_pointer_writeZ0Z_2
T_17_24_wire_logic_cluster/lc_2/out
T_17_24_lc_trk_g1_2
T_17_24_wire_logic_cluster/lc_2/in_1

T_17_24_wire_logic_cluster/lc_2/out
T_18_23_sp4_v_t_37
T_15_23_sp4_h_l_6
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_5/in_3

End 

Net : g0_2_0_0
T_11_13_wire_logic_cluster/lc_7/out
T_12_12_sp4_v_t_47
T_12_15_lc_trk_g1_7
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

End 

Net : un1_sTrigCounter_ac0_0_2
T_13_15_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_1/in_0

T_13_15_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_4/in_1

End 

Net : sCounterADCZ0Z_0
T_16_21_wire_logic_cluster/lc_0/out
T_17_21_sp4_h_l_0
T_19_21_lc_trk_g2_5
T_19_21_wire_logic_cluster/lc_4/in_3

T_16_21_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g3_0
T_16_21_wire_logic_cluster/lc_0/in_1

End 

Net : N_284_cascade_
T_22_19_wire_logic_cluster/lc_0/ltout
T_22_19_wire_logic_cluster/lc_1/in_2

End 

Net : sEESingleContZ0
T_11_11_wire_logic_cluster/lc_3/out
T_11_10_sp4_v_t_38
T_8_14_sp4_h_l_3
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_7/in_3

End 

Net : sRAM_pointer_writeZ0Z_3
T_17_24_wire_logic_cluster/lc_3/out
T_17_24_lc_trk_g1_3
T_17_24_wire_logic_cluster/lc_3/in_1

T_17_24_wire_logic_cluster/lc_3/out
T_17_23_sp4_v_t_38
T_14_23_sp4_h_l_3
T_15_23_lc_trk_g2_3
T_15_23_wire_logic_cluster/lc_6/in_3

End 

Net : sRAM_pointer_readZ0Z_3
T_6_17_wire_logic_cluster/lc_3/out
T_6_17_lc_trk_g1_3
T_6_17_wire_logic_cluster/lc_3/in_1

T_6_17_wire_logic_cluster/lc_3/out
T_7_16_sp4_v_t_39
T_8_20_sp4_h_l_2
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_15_23_lc_trk_g0_6
T_15_23_input_2_6
T_15_23_wire_logic_cluster/lc_6/in_2

End 

Net : g1_0_0_2
T_13_15_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_2/in_3

End 

Net : spi_data_mosi_0
T_16_9_wire_logic_cluster/lc_0/out
T_16_5_sp12_v_t_23
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_14_9_sp4_v_t_39
T_14_13_sp4_v_t_40
T_15_17_sp4_h_l_11
T_18_17_sp4_v_t_46
T_18_21_sp4_v_t_39
T_18_25_sp4_v_t_39
T_18_26_lc_trk_g3_7
T_18_26_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_20_10_sp4_v_t_46
T_20_14_sp4_v_t_42
T_20_18_sp4_v_t_42
T_20_22_sp4_v_t_47
T_20_25_lc_trk_g0_7
T_20_25_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_2
T_24_10_sp4_v_t_39
T_24_14_sp4_v_t_39
T_24_18_sp4_v_t_47
T_23_19_lc_trk_g3_7
T_23_19_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_20_10_sp4_v_t_46
T_20_14_sp4_v_t_42
T_20_18_sp4_v_t_38
T_21_22_sp4_h_l_3
T_21_22_lc_trk_g0_6
T_21_22_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_20_10_sp4_v_t_46
T_20_14_sp4_v_t_42
T_20_18_sp4_v_t_38
T_19_22_lc_trk_g1_3
T_19_22_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_19_9_sp4_h_l_11
T_22_9_sp4_v_t_46
T_22_13_sp4_v_t_39
T_22_17_sp4_v_t_40
T_21_21_lc_trk_g1_5
T_21_21_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_14_9_sp4_v_t_39
T_14_13_sp4_v_t_40
T_14_17_sp4_v_t_40
T_14_21_sp4_v_t_36
T_14_25_lc_trk_g0_1
T_14_25_wire_logic_cluster/lc_6/in_1

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_13_10_sp4_h_l_2
T_12_10_sp4_v_t_45
T_12_14_sp4_v_t_45
T_11_15_lc_trk_g3_5
T_11_15_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_13_10_sp4_h_l_2
T_12_10_sp4_v_t_45
T_12_14_sp4_v_t_45
T_11_17_lc_trk_g3_5
T_11_17_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_13_10_sp4_h_l_2
T_12_10_sp4_v_t_45
T_9_14_sp4_h_l_8
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_5/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_14_9_sp4_v_t_39
T_14_13_sp4_v_t_40
T_14_17_sp4_v_t_40
T_14_21_sp4_v_t_36
T_14_24_lc_trk_g1_4
T_14_24_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_5_sp12_v_t_23
T_16_13_sp4_v_t_37
T_16_17_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_6/in_1

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_14_9_sp4_v_t_39
T_14_13_sp4_v_t_40
T_15_17_sp4_h_l_11
T_18_17_sp4_v_t_46
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_14_9_sp4_v_t_39
T_14_13_sp4_v_t_40
T_15_17_sp4_h_l_11
T_18_17_sp4_v_t_46
T_17_21_lc_trk_g2_3
T_17_21_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_20_10_sp4_v_t_46
T_20_14_sp4_v_t_42
T_20_18_sp4_v_t_42
T_19_20_lc_trk_g0_7
T_19_20_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_20_10_sp4_v_t_46
T_20_14_sp4_v_t_42
T_20_18_sp4_v_t_38
T_20_19_lc_trk_g2_6
T_20_19_wire_logic_cluster/lc_5/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_20_10_sp4_v_t_46
T_20_14_sp4_v_t_42
T_20_18_sp4_v_t_42
T_20_21_lc_trk_g1_2
T_20_21_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_19_9_sp4_h_l_11
T_22_9_sp4_v_t_46
T_22_13_sp4_v_t_39
T_22_17_sp4_v_t_40
T_22_20_lc_trk_g1_0
T_22_20_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_20_10_sp4_v_t_46
T_20_14_sp4_v_t_42
T_17_18_sp4_h_l_7
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_2
T_24_10_sp4_v_t_39
T_24_14_sp4_v_t_39
T_23_15_lc_trk_g2_7
T_23_15_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_2
T_24_10_sp4_v_t_39
T_24_14_sp4_v_t_39
T_23_17_lc_trk_g2_7
T_23_17_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_2
T_24_10_sp4_v_t_39
T_24_14_sp4_v_t_39
T_23_18_lc_trk_g1_2
T_23_18_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_13_10_sp4_h_l_2
T_12_10_sp4_v_t_45
T_9_14_sp4_h_l_8
T_10_14_lc_trk_g3_0
T_10_14_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_2
T_24_10_sp4_v_t_39
T_24_14_lc_trk_g1_2
T_24_14_wire_logic_cluster/lc_1/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_13_9_sp12_h_l_0
T_24_9_sp12_v_t_23
T_24_17_sp4_v_t_37
T_23_20_lc_trk_g2_5
T_23_20_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_44
T_17_11_sp4_v_t_40
T_17_15_sp4_v_t_36
T_17_19_sp4_v_t_41
T_17_20_lc_trk_g2_1
T_17_20_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_14_9_sp4_v_t_39
T_11_13_sp4_h_l_7
T_10_13_sp4_v_t_42
T_10_16_lc_trk_g1_2
T_10_16_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_13_10_sp4_h_l_2
T_12_10_sp4_v_t_45
T_11_11_lc_trk_g3_5
T_11_11_wire_logic_cluster/lc_3/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_19_9_sp4_h_l_11
T_22_9_sp4_v_t_41
T_23_13_sp4_h_l_10
T_23_13_lc_trk_g0_7
T_23_13_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_2
T_24_10_sp4_v_t_39
T_23_14_lc_trk_g1_2
T_23_14_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_5_sp12_v_t_23
T_16_13_sp4_v_t_37
T_16_17_sp4_v_t_37
T_16_20_lc_trk_g0_5
T_16_20_wire_logic_cluster/lc_6/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_5_sp12_v_t_23
T_16_13_sp4_v_t_37
T_16_17_sp4_v_t_37
T_15_19_lc_trk_g1_0
T_15_19_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_44
T_17_11_sp4_v_t_40
T_17_15_sp4_v_t_36
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_14_9_sp4_v_t_39
T_14_13_sp4_v_t_40
T_13_17_lc_trk_g1_5
T_13_17_wire_logic_cluster/lc_6/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_14_9_sp4_v_t_39
T_14_13_sp4_v_t_40
T_14_15_lc_trk_g2_5
T_14_15_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_44
T_17_11_sp4_v_t_40
T_17_15_sp4_v_t_36
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_44
T_17_11_sp4_v_t_40
T_17_15_sp4_v_t_36
T_17_18_lc_trk_g1_4
T_17_18_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_20_10_sp4_v_t_46
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_20_10_sp4_v_t_46
T_20_11_lc_trk_g3_6
T_20_11_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_20_10_sp4_v_t_46
T_20_12_lc_trk_g2_3
T_20_12_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_19_9_sp4_h_l_11
T_22_9_sp4_v_t_46
T_21_12_lc_trk_g3_6
T_21_12_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_19_9_sp4_h_l_11
T_22_9_sp4_v_t_46
T_22_11_lc_trk_g2_3
T_22_11_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_19_9_sp4_h_l_11
T_22_9_sp4_v_t_46
T_21_13_lc_trk_g2_3
T_21_13_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_19_9_sp4_h_l_11
T_22_9_sp4_v_t_46
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_19_9_sp4_h_l_11
T_22_9_sp4_v_t_41
T_22_13_lc_trk_g0_4
T_22_13_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_13_9_sp12_h_l_0
T_24_9_sp12_v_t_23
T_24_15_lc_trk_g3_4
T_24_15_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_13_9_sp12_h_l_0
T_24_9_sp12_v_t_23
T_24_18_lc_trk_g2_7
T_24_18_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_2
T_20_10_lc_trk_g1_2
T_20_10_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_21_10_sp4_h_l_2
T_21_10_lc_trk_g0_7
T_21_10_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_44
T_17_11_sp4_v_t_40
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_44
T_17_11_sp4_v_t_40
T_17_12_lc_trk_g3_0
T_17_12_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_44
T_17_11_sp4_v_t_40
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_18_9_sp4_v_t_45
T_18_12_lc_trk_g0_5
T_18_12_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_8
T_14_9_sp4_v_t_39
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_17_7_sp4_v_t_44
T_17_11_sp4_v_t_40
T_17_15_lc_trk_g0_5
T_17_15_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_5_sp12_v_t_23
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_3/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_16_5_sp12_v_t_23
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_0/in_0

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_2/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_16_6_sp4_v_t_40
T_17_10_sp4_h_l_11
T_19_10_lc_trk_g3_6
T_19_10_wire_logic_cluster/lc_0/in_3

T_16_9_wire_logic_cluster/lc_0/out
T_13_9_sp12_h_l_0
T_19_9_lc_trk_g0_7
T_19_9_wire_logic_cluster/lc_0/in_3

End 

Net : sRAM_pointer_writeZ0Z_4
T_17_24_wire_logic_cluster/lc_4/out
T_17_24_lc_trk_g3_4
T_17_24_wire_logic_cluster/lc_4/in_1

T_17_24_wire_logic_cluster/lc_4/out
T_18_23_sp4_v_t_41
T_19_23_sp4_h_l_4
T_15_23_sp4_h_l_7
T_15_23_lc_trk_g1_2
T_15_23_wire_logic_cluster/lc_7/in_0

End 

Net : sRAM_pointer_readZ0Z_4
T_6_17_wire_logic_cluster/lc_4/out
T_6_17_lc_trk_g3_4
T_6_17_wire_logic_cluster/lc_4/in_1

T_6_17_wire_logic_cluster/lc_4/out
T_7_16_sp4_v_t_41
T_8_20_sp4_h_l_4
T_12_20_sp4_h_l_7
T_15_20_sp4_v_t_37
T_15_23_lc_trk_g1_5
T_15_23_wire_logic_cluster/lc_7/in_3

End 

Net : g1_2
T_12_14_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_38
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_4/in_0

End 

Net : sDAC_mem_pointerZ0Z_0
T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_18_17_lc_trk_g1_6
T_18_17_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_18_21_sp4_h_l_2
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_18_25_lc_trk_g1_2
T_18_25_wire_logic_cluster/lc_5/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_18_25_lc_trk_g1_2
T_18_25_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_43
T_19_15_lc_trk_g2_3
T_19_15_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_18_25_lc_trk_g1_2
T_18_25_wire_logic_cluster/lc_7/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_22_17_sp4_h_l_9
T_24_17_lc_trk_g3_4
T_24_17_wire_logic_cluster/lc_5/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_18_21_sp4_h_l_2
T_19_21_lc_trk_g3_2
T_19_21_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_22_17_sp4_h_l_9
T_24_17_lc_trk_g2_4
T_24_17_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_5/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_17_17_sp4_v_t_38
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_22_21_lc_trk_g1_3
T_22_21_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_18_17_lc_trk_g1_6
T_18_17_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_22_14_lc_trk_g0_1
T_22_14_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_18_21_sp4_h_l_2
T_19_21_lc_trk_g2_2
T_19_21_wire_logic_cluster/lc_7/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_18_25_lc_trk_g1_2
T_18_25_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_22_14_lc_trk_g0_1
T_22_14_wire_logic_cluster/lc_2/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_20_18_sp4_h_l_11
T_23_18_sp4_v_t_41
T_23_19_lc_trk_g3_1
T_23_19_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_20_18_sp4_h_l_11
T_23_18_sp4_v_t_41
T_23_19_lc_trk_g3_1
T_23_19_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_lc_trk_g1_1
T_19_25_wire_logic_cluster/lc_5/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_20_13_lc_trk_g0_6
T_20_13_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_21_25_lc_trk_g0_1
T_21_25_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_20_13_lc_trk_g1_6
T_20_13_wire_logic_cluster/lc_7/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_23_sp4_v_t_46
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_2
T_19_23_lc_trk_g1_2
T_19_23_wire_logic_cluster/lc_7/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_21_17_sp4_v_t_38
T_21_19_lc_trk_g3_3
T_21_19_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_26_lc_trk_g0_1
T_18_26_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_23_sp4_v_t_46
T_16_23_sp4_h_l_11
T_20_23_sp4_h_l_2
T_19_23_lc_trk_g1_2
T_19_23_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_20_18_sp4_h_l_11
T_23_14_sp4_v_t_46
T_22_16_lc_trk_g0_0
T_22_16_wire_logic_cluster/lc_1/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_19_10_sp4_v_t_40
T_16_10_sp4_h_l_11
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_23_sp4_v_t_46
T_20_23_sp4_h_l_4
T_22_23_lc_trk_g2_1
T_22_23_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g3_1
T_19_24_wire_logic_cluster/lc_3/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_19_10_sp4_v_t_40
T_16_10_sp4_h_l_11
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_22_21_lc_trk_g1_3
T_22_21_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_20_22_sp4_h_l_11
T_20_22_lc_trk_g1_6
T_20_22_wire_logic_cluster/lc_7/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_19_10_sp4_v_t_40
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_lc_trk_g1_1
T_19_25_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_3/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_22_21_lc_trk_g0_3
T_22_21_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_5/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_1/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_23_sp4_v_t_46
T_20_23_sp4_h_l_4
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_18_17_lc_trk_g1_6
T_18_17_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_22_lc_trk_g2_4
T_21_22_wire_logic_cluster/lc_7/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_22_14_lc_trk_g0_1
T_22_14_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_19_19_lc_trk_g3_4
T_19_19_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_22_sp12_v_t_22
T_18_10_sp12_v_t_22
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_1/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_17_13_lc_trk_g1_1
T_17_13_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_17_13_lc_trk_g1_1
T_17_13_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_22_lc_trk_g2_4
T_21_22_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_20_18_sp4_h_l_11
T_23_14_sp4_v_t_46
T_22_16_lc_trk_g0_0
T_22_16_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_36
T_21_19_lc_trk_g2_1
T_21_19_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_19_10_sp4_v_t_40
T_16_10_sp4_h_l_11
T_18_10_lc_trk_g3_6
T_18_10_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_20_13_lc_trk_g0_6
T_20_13_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_17_13_lc_trk_g1_1
T_17_13_input_2_4
T_17_13_wire_logic_cluster/lc_4/in_2

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_20_13_lc_trk_g1_6
T_20_13_wire_logic_cluster/lc_2/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_19_10_sp4_v_t_40
T_16_10_sp4_h_l_11
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_20_13_lc_trk_g0_6
T_20_13_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_22_14_lc_trk_g0_1
T_22_14_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_20_18_sp4_h_l_2
T_23_18_sp4_v_t_42
T_23_19_lc_trk_g3_2
T_23_19_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_20_18_sp4_h_l_2
T_23_18_sp4_v_t_42
T_23_19_lc_trk_g3_2
T_23_19_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_43
T_19_15_lc_trk_g2_3
T_19_15_wire_logic_cluster/lc_2/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_22_17_sp4_h_l_11
T_22_17_lc_trk_g0_6
T_22_17_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_36
T_21_13_sp4_v_t_36
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_20_14_sp4_h_l_7
T_19_14_lc_trk_g1_7
T_19_14_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_20_22_sp4_h_l_11
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_19_19_lc_trk_g3_4
T_19_19_wire_logic_cluster/lc_5/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_2/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_20_18_sp4_h_l_2
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_1/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_22_sp12_v_t_22
T_18_10_sp12_v_t_22
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_19_14_lc_trk_g1_2
T_19_14_input_2_5
T_19_14_wire_logic_cluster/lc_5/in_2

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_13_sp4_v_t_37
T_21_16_lc_trk_g0_5
T_21_16_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g2_1
T_19_24_wire_logic_cluster/lc_5/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_19_19_lc_trk_g2_4
T_19_19_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_2/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_20_22_sp4_h_l_11
T_20_22_lc_trk_g1_6
T_20_22_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_20_22_sp4_h_l_9
T_21_22_lc_trk_g2_1
T_21_22_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_36
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_22_21_sp4_h_l_6
T_22_21_lc_trk_g0_3
T_22_21_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g3_1
T_19_24_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_19_10_sp4_v_t_40
T_16_10_sp4_h_l_11
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_20_22_sp4_h_l_11
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_5/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_13_sp4_v_t_40
T_20_15_lc_trk_g0_5
T_20_15_wire_logic_cluster/lc_7/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_22_lc_trk_g2_4
T_21_22_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_23_sp4_v_t_46
T_20_23_sp4_h_l_4
T_20_23_lc_trk_g1_1
T_20_23_wire_logic_cluster/lc_3/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_23_sp4_v_t_46
T_20_23_sp4_h_l_4
T_19_23_lc_trk_g0_4
T_19_23_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_22_sp12_v_t_22
T_18_10_sp12_v_t_22
T_18_11_lc_trk_g2_6
T_18_11_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_20_22_sp4_h_l_11
T_20_22_lc_trk_g0_6
T_20_22_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_43
T_19_15_lc_trk_g2_3
T_19_15_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_19_19_lc_trk_g3_4
T_19_19_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_20_14_sp4_h_l_7
T_20_14_lc_trk_g1_2
T_20_14_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_20_18_sp4_h_l_2
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_lc_trk_g0_1
T_19_25_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_36
T_21_19_lc_trk_g2_1
T_21_19_wire_logic_cluster/lc_2/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_22_17_sp4_h_l_9
T_22_17_lc_trk_g1_4
T_22_17_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_22_17_sp4_h_l_11
T_22_17_lc_trk_g0_6
T_22_17_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_36
T_21_13_sp4_v_t_36
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_13_sp4_v_t_40
T_21_16_lc_trk_g0_0
T_21_16_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_44
T_20_18_sp4_h_l_2
T_22_18_lc_trk_g3_7
T_22_18_wire_logic_cluster/lc_3/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g3_1
T_19_24_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_22_sp12_v_t_22
T_18_10_sp12_v_t_22
T_18_11_lc_trk_g2_6
T_18_11_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_13_13_sp12_v_t_22
T_14_13_sp12_h_l_1
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_20_18_sp4_h_l_11
T_23_14_sp4_v_t_46
T_22_18_lc_trk_g2_3
T_22_18_wire_logic_cluster/lc_4/in_3

T_18_25_wire_logic_cluster/lc_1/out
T_19_23_sp4_v_t_46
T_20_23_sp4_h_l_4
T_20_23_lc_trk_g0_1
T_20_23_wire_logic_cluster/lc_5/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_22_17_sp4_h_l_9
T_22_17_lc_trk_g1_4
T_22_17_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_19_10_sp4_v_t_40
T_16_10_sp4_h_l_11
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_7/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_23_sp4_v_t_46
T_20_23_sp4_h_l_4
T_20_23_lc_trk_g1_1
T_20_23_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_1/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_lc_trk_g1_1
T_19_25_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_15_lc_trk_g3_6
T_18_15_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_21_14_lc_trk_g1_6
T_21_14_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_20_14_sp4_h_l_7
T_21_14_lc_trk_g3_7
T_21_14_wire_logic_cluster/lc_1/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_18_17_sp4_h_l_3
T_20_17_lc_trk_g2_6
T_20_17_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_13_sp4_v_t_37
T_21_16_lc_trk_g0_5
T_21_16_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_20_18_sp4_h_l_11
T_23_14_sp4_v_t_46
T_22_16_lc_trk_g0_0
T_22_16_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_43
T_19_17_lc_trk_g0_3
T_19_17_wire_logic_cluster/lc_5/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_13_sp4_v_t_40
T_20_15_lc_trk_g0_5
T_20_15_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_21_14_lc_trk_g1_6
T_21_14_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_20_14_sp4_h_l_7
T_21_14_lc_trk_g3_7
T_21_14_wire_logic_cluster/lc_7/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_43
T_19_17_lc_trk_g0_3
T_19_17_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_7/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_23_sp4_v_t_46
T_20_23_sp4_h_l_4
T_20_23_lc_trk_g1_1
T_20_23_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_3/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_13_sp4_v_t_40
T_20_15_lc_trk_g0_5
T_20_15_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_13_sp4_v_t_37
T_21_16_lc_trk_g0_5
T_21_16_wire_logic_cluster/lc_5/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_22_sp12_v_t_22
T_18_10_sp12_v_t_22
T_18_11_lc_trk_g2_6
T_18_11_wire_logic_cluster/lc_7/in_3

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_20_18_sp4_h_l_11
T_23_14_sp4_v_t_46
T_22_18_lc_trk_g2_3
T_22_18_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_20_18_sp4_h_l_11
T_23_14_sp4_v_t_46
T_22_16_lc_trk_g2_3
T_22_16_wire_logic_cluster/lc_5/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_19_14_lc_trk_g1_2
T_19_14_wire_logic_cluster/lc_2/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_19_10_sp4_v_t_40
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_43
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_36
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_7/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_20_14_lc_trk_g1_5
T_20_14_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_22_sp12_v_t_22
T_18_10_sp12_v_t_22
T_18_11_lc_trk_g2_6
T_18_11_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_22_sp12_v_t_22
T_18_10_sp12_v_t_22
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_36
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_1/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_36
T_21_13_sp4_v_t_36
T_20_15_lc_trk_g1_1
T_20_15_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_21_13_sp4_v_t_40
T_21_16_lc_trk_g0_0
T_21_16_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_22_17_sp4_h_l_9
T_22_17_lc_trk_g1_4
T_22_17_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_20_18_sp4_h_l_11
T_23_14_sp4_v_t_46
T_22_16_lc_trk_g2_3
T_22_16_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_22_sp12_v_t_22
T_18_10_sp12_v_t_22
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_5/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_36
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_3/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_43
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_3/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_22_sp12_v_t_22
T_18_10_sp12_v_t_22
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_6/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_19_14_sp12_h_l_1
T_18_14_lc_trk_g0_1
T_18_14_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_21_21_sp4_v_t_36
T_21_17_sp4_v_t_44
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_19_14_sp4_v_t_39
T_19_16_lc_trk_g3_2
T_19_16_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_18_sp4_v_t_43
T_20_18_sp4_h_l_11
T_19_18_lc_trk_g0_3
T_19_18_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_sp4_h_l_7
T_18_25_lc_trk_g1_2
T_18_25_wire_logic_cluster/lc_1/in_0

End 

Net : sRAM_pointer_read_cry_14
T_6_18_wire_logic_cluster/lc_6/cout
T_6_18_wire_logic_cluster/lc_7/in_3

Net : sRAM_pointer_write_cry_14
T_17_25_wire_logic_cluster/lc_6/cout
T_17_25_wire_logic_cluster/lc_7/in_3

Net : sCounter_cry_14
T_12_21_wire_logic_cluster/lc_6/cout
T_12_21_wire_logic_cluster/lc_7/in_3

Net : un17_sdacdyn_1
T_18_17_wire_logic_cluster/lc_4/out
T_18_16_sp4_v_t_40
T_18_20_sp4_v_t_36
T_18_24_sp4_v_t_44
T_18_25_lc_trk_g2_4
T_18_25_wire_logic_cluster/lc_0/in_0

End 

Net : op_le_op_le_un15_sdacdynlt4_cascade_
T_18_17_wire_logic_cluster/lc_3/ltout
T_18_17_wire_logic_cluster/lc_4/in_2

End 

Net : N_86
T_14_18_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_47
T_15_21_lc_trk_g0_2
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

End 

Net : g0_2_0_1
T_11_13_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_3/in_1

End 

Net : g0_2_0_2
T_11_13_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g3_1
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

End 

Net : sEETrigInternal_prev_RNISEUGZ0_cascade_
T_11_16_wire_logic_cluster/lc_2/ltout
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : sTrigInternal_RNIOMLDZ0Z1
T_11_16_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_5/in_1

End 

Net : sRAM_pointer_writeZ0Z_5
T_17_24_wire_logic_cluster/lc_5/out
T_17_24_lc_trk_g1_5
T_17_24_wire_logic_cluster/lc_5/in_1

T_17_24_wire_logic_cluster/lc_5/out
T_16_24_sp4_h_l_2
T_15_24_lc_trk_g0_2
T_15_24_input_2_0
T_15_24_wire_logic_cluster/lc_0/in_2

End 

Net : sRAM_pointer_readZ0Z_5
T_6_17_wire_logic_cluster/lc_5/out
T_6_17_lc_trk_g1_5
T_6_17_wire_logic_cluster/lc_5/in_1

T_6_17_wire_logic_cluster/lc_5/out
T_7_16_sp4_v_t_43
T_8_20_sp4_h_l_6
T_12_20_sp4_h_l_6
T_15_20_sp4_v_t_46
T_15_24_lc_trk_g1_3
T_15_24_wire_logic_cluster/lc_0/in_0

End 

Net : g1_3_0
T_13_16_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_1/in_1

End 

Net : N_1480_cascade_
T_17_17_wire_logic_cluster/lc_1/ltout
T_17_17_wire_logic_cluster/lc_2/in_2

End 

Net : sCounter_cry_13
T_12_21_wire_logic_cluster/lc_5/cout
T_12_21_wire_logic_cluster/lc_6/in_3

Net : sRAM_pointer_read_cry_13
T_6_18_wire_logic_cluster/lc_5/cout
T_6_18_wire_logic_cluster/lc_6/in_3

Net : sRAM_pointer_write_cry_13
T_17_25_wire_logic_cluster/lc_5/cout
T_17_25_wire_logic_cluster/lc_6/in_3

Net : N_94_cascade_
T_14_26_wire_logic_cluster/lc_3/ltout
T_14_26_wire_logic_cluster/lc_4/in_2

End 

Net : N_104_cascade_
T_14_26_wire_logic_cluster/lc_5/ltout
T_14_26_wire_logic_cluster/lc_6/in_2

End 

Net : N_108_cascade_
T_17_23_wire_logic_cluster/lc_3/ltout
T_17_23_wire_logic_cluster/lc_4/in_2

End 

Net : N_107_cascade_
T_17_23_wire_logic_cluster/lc_1/ltout
T_17_23_wire_logic_cluster/lc_2/in_2

End 

Net : N_95_cascade_
T_17_23_wire_logic_cluster/lc_5/ltout
T_17_23_wire_logic_cluster/lc_6/in_2

End 

Net : N_99_cascade_
T_14_26_wire_logic_cluster/lc_1/ltout
T_14_26_wire_logic_cluster/lc_2/in_2

End 

Net : sDAC_mem_pointerZ0Z_6
T_19_7_wire_logic_cluster/lc_1/out
T_18_7_lc_trk_g3_1
T_18_7_wire_logic_cluster/lc_3/in_3

End 

Net : un17_sdacdyn_0
T_18_7_wire_logic_cluster/lc_3/out
T_18_6_sp12_v_t_22
T_18_17_lc_trk_g3_2
T_18_17_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_mem_pointerZ0Z_7
T_19_7_wire_logic_cluster/lc_2/out
T_18_7_lc_trk_g2_2
T_18_7_wire_logic_cluster/lc_3/in_1

End 

Net : sRAM_pointer_writeZ0Z_6
T_17_24_wire_logic_cluster/lc_6/out
T_17_24_lc_trk_g1_6
T_17_24_wire_logic_cluster/lc_6/in_1

T_17_24_wire_logic_cluster/lc_6/out
T_16_24_sp4_h_l_4
T_15_24_lc_trk_g0_4
T_15_24_wire_logic_cluster/lc_1/in_3

End 

Net : sRAM_pointer_readZ0Z_6
T_6_17_wire_logic_cluster/lc_6/out
T_6_17_lc_trk_g1_6
T_6_17_wire_logic_cluster/lc_6/in_1

T_6_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_45
T_8_20_sp4_h_l_8
T_12_20_sp4_h_l_8
T_15_20_sp4_v_t_45
T_15_24_lc_trk_g0_0
T_15_24_wire_logic_cluster/lc_1/in_1

End 

Net : N_102
T_14_23_wire_logic_cluster/lc_6/out
T_15_22_sp4_v_t_45
T_15_25_lc_trk_g0_5
T_15_25_wire_logic_cluster/lc_6/in_3

End 

Net : N_71_cascade_
T_14_23_wire_logic_cluster/lc_5/ltout
T_14_23_wire_logic_cluster/lc_6/in_2

End 

Net : sTrigInternalZ0
T_11_16_wire_logic_cluster/lc_5/out
T_11_15_sp4_v_t_42
T_11_19_sp4_v_t_42
T_11_21_lc_trk_g3_7
T_11_21_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g1_5
T_11_16_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_5/out
T_11_15_sp4_v_t_42
T_11_19_sp4_v_t_42
T_11_21_lc_trk_g3_7
T_11_21_wire_logic_cluster/lc_4/in_0

End 

Net : sRAM_pointer_write_cry_12
T_17_25_wire_logic_cluster/lc_4/cout
T_17_25_wire_logic_cluster/lc_5/in_3

Net : sRAM_pointer_read_cry_12
T_6_18_wire_logic_cluster/lc_4/cout
T_6_18_wire_logic_cluster/lc_5/in_3

Net : sCounter_cry_12
T_12_21_wire_logic_cluster/lc_4/cout
T_12_21_wire_logic_cluster/lc_5/in_3

Net : g1_1
T_11_18_wire_logic_cluster/lc_5/out
T_12_16_sp4_v_t_38
T_12_12_sp4_v_t_43
T_12_14_lc_trk_g2_6
T_12_14_wire_logic_cluster/lc_1/in_1

End 

Net : sRAM_pointer_writeZ0Z_7
T_17_24_wire_logic_cluster/lc_7/out
T_17_24_lc_trk_g3_7
T_17_24_wire_logic_cluster/lc_7/in_1

T_17_24_wire_logic_cluster/lc_7/out
T_16_24_sp4_h_l_6
T_15_24_lc_trk_g0_6
T_15_24_wire_logic_cluster/lc_2/in_0

End 

Net : sRAM_pointer_readZ0Z_7
T_6_17_wire_logic_cluster/lc_7/out
T_6_17_lc_trk_g3_7
T_6_17_wire_logic_cluster/lc_7/in_1

T_6_17_wire_logic_cluster/lc_7/out
T_4_17_sp12_h_l_1
T_15_17_sp12_v_t_22
T_15_22_sp4_v_t_40
T_15_24_lc_trk_g3_5
T_15_24_input_2_2
T_15_24_wire_logic_cluster/lc_2/in_2

End 

Net : g1_4
T_11_14_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_4/in_1

End 

Net : sRAM_pointer_write_cry_11
T_17_25_wire_logic_cluster/lc_3/cout
T_17_25_wire_logic_cluster/lc_4/in_3

Net : sRAM_pointer_read_cry_11
T_6_18_wire_logic_cluster/lc_3/cout
T_6_18_wire_logic_cluster/lc_4/in_3

Net : sCounter_cry_11
T_12_21_wire_logic_cluster/lc_3/cout
T_12_21_wire_logic_cluster/lc_4/in_3

Net : sTrigInternal_RNIOMLDZ0Z1_cascade_
T_11_16_wire_logic_cluster/lc_3/ltout
T_11_16_wire_logic_cluster/lc_4/in_2

End 

Net : g1_0_1_0
T_13_15_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g1_7
T_13_16_input_2_6
T_13_16_wire_logic_cluster/lc_6/in_2

End 

Net : RAM_DATA_cl_10Z0Z_15
T_11_23_wire_logic_cluster/lc_0/out
T_12_23_sp4_h_l_0
T_14_23_lc_trk_g2_5
T_14_23_wire_logic_cluster/lc_1/in_0

T_11_23_wire_logic_cluster/lc_0/out
T_11_19_sp12_v_t_23
T_11_7_sp12_v_t_23
T_12_7_sp12_h_l_0
T_24_7_sp12_h_l_0
T_27_7_sp4_h_l_5
T_31_7_sp4_h_l_1
T_33_3_span4_vert_t_12
T_33_6_lc_trk_g0_4
T_33_6_wire_io_cluster/io_1/OUT_ENB

End 

Net : RAM_DATA_cl_15Z0Z_15
T_15_25_wire_logic_cluster/lc_6/out
T_15_23_sp4_v_t_41
T_12_23_sp4_h_l_10
T_14_23_lc_trk_g2_7
T_14_23_wire_logic_cluster/lc_6/in_3

T_15_25_wire_logic_cluster/lc_6/out
T_14_25_sp12_h_l_0
T_25_13_sp12_v_t_23
T_26_13_sp12_h_l_0
T_31_13_sp4_h_l_7
T_33_9_span4_vert_t_13
T_33_10_lc_trk_g1_5
T_33_10_wire_io_cluster/io_1/OUT_ENB

End 

Net : N_93_cascade_
T_15_22_wire_logic_cluster/lc_1/ltout
T_15_22_wire_logic_cluster/lc_2/in_2

End 

Net : N_98_cascade_
T_15_22_wire_logic_cluster/lc_3/ltout
T_15_22_wire_logic_cluster/lc_4/in_2

End 

Net : N_96_cascade_
T_15_22_wire_logic_cluster/lc_5/ltout
T_15_22_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_8_20_0_
T_12_26_wire_logic_cluster/carry_in_mux/cout
T_12_26_wire_logic_cluster/lc_0/in_3

End 

Net : button_debounce_counterZ0Z_1
T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_10_17_sp4_h_l_9
T_13_17_sp4_v_t_39
T_13_21_sp4_v_t_40
T_12_23_lc_trk_g0_5
T_12_23_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_sp4_h_l_9
T_14_17_lc_trk_g1_4
T_14_17_wire_logic_cluster/lc_2/in_3

End 

Net : sCounter_cry_10
T_12_21_wire_logic_cluster/lc_2/cout
T_12_21_wire_logic_cluster/lc_3/in_3

Net : sRAM_pointer_write_cry_10
T_17_25_wire_logic_cluster/lc_2/cout
T_17_25_wire_logic_cluster/lc_3/in_3

Net : sRAM_pointer_read_cry_10
T_6_18_wire_logic_cluster/lc_2/cout
T_6_18_wire_logic_cluster/lc_3/in_3

Net : sRAM_pointer_readZ0Z_11
T_6_18_wire_logic_cluster/lc_3/out
T_6_9_sp12_v_t_22
T_7_21_sp12_h_l_1
T_13_21_sp4_h_l_6
T_16_21_sp4_v_t_43
T_16_23_lc_trk_g2_6
T_16_23_wire_logic_cluster/lc_5/in_1

T_6_18_wire_logic_cluster/lc_3/out
T_6_18_lc_trk_g1_3
T_6_18_wire_logic_cluster/lc_3/in_1

End 

Net : sRAM_pointer_readZ0Z_9
T_6_18_wire_logic_cluster/lc_1/out
T_6_15_sp12_v_t_22
T_7_27_sp12_h_l_1
T_13_27_sp4_h_l_6
T_16_23_sp4_v_t_43
T_15_24_lc_trk_g3_3
T_15_24_input_2_6
T_15_24_wire_logic_cluster/lc_6/in_2

T_6_18_wire_logic_cluster/lc_1/out
T_6_18_lc_trk_g3_1
T_6_18_wire_logic_cluster/lc_1/in_1

End 

Net : sRAM_pointer_writeZ0Z_8
T_17_25_wire_logic_cluster/lc_0/out
T_17_25_lc_trk_g3_0
T_17_25_wire_logic_cluster/lc_0/in_1

T_17_25_wire_logic_cluster/lc_0/out
T_16_25_sp4_h_l_8
T_15_21_sp4_v_t_45
T_15_24_lc_trk_g1_5
T_15_24_wire_logic_cluster/lc_3/in_3

End 

Net : sRAM_pointer_readZ0Z_8
T_6_18_wire_logic_cluster/lc_0/out
T_6_18_lc_trk_g3_0
T_6_18_wire_logic_cluster/lc_0/in_1

T_6_18_wire_logic_cluster/lc_0/out
T_7_16_sp4_v_t_44
T_8_20_sp4_h_l_9
T_12_20_sp4_h_l_9
T_15_20_sp4_v_t_44
T_15_24_lc_trk_g1_1
T_15_24_wire_logic_cluster/lc_3/in_1

End 

Net : sCounter_cry_9
T_12_21_wire_logic_cluster/lc_1/cout
T_12_21_wire_logic_cluster/lc_2/in_3

Net : sRAM_pointer_write_cry_9
T_17_25_wire_logic_cluster/lc_1/cout
T_17_25_wire_logic_cluster/lc_2/in_3

Net : sRAM_pointer_read_cry_9
T_6_18_wire_logic_cluster/lc_1/cout
T_6_18_wire_logic_cluster/lc_2/in_3

Net : sDAC_mem_pointerZ0Z_5
T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_20_14_sp4_h_l_0
T_22_14_lc_trk_g3_5
T_22_14_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_20_14_sp4_h_l_0
T_22_14_lc_trk_g3_5
T_22_14_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_19_11_sp4_v_t_45
T_20_15_sp4_h_l_2
T_23_15_sp4_v_t_39
T_22_18_lc_trk_g2_7
T_22_18_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_19_11_sp4_v_t_45
T_16_11_sp4_h_l_2
T_18_11_lc_trk_g2_7
T_18_11_input_2_3
T_18_11_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_19_11_sp4_v_t_45
T_20_15_sp4_h_l_2
T_23_15_sp4_v_t_39
T_22_18_lc_trk_g2_7
T_22_18_input_2_3
T_22_18_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_20_14_sp4_h_l_0
T_22_14_lc_trk_g3_5
T_22_14_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_18_12_lc_trk_g2_5
T_18_12_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_20_14_sp4_h_l_0
T_22_14_lc_trk_g3_5
T_22_14_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_19_11_sp4_v_t_45
T_20_15_sp4_h_l_2
T_23_15_sp4_v_t_39
T_22_17_lc_trk_g0_2
T_22_17_input_2_0
T_22_17_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_22_16_lc_trk_g0_7
T_22_16_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_20_14_sp4_h_l_0
T_19_14_lc_trk_g0_0
T_19_14_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_19_11_sp4_v_t_45
T_20_15_sp4_h_l_2
T_23_15_sp4_v_t_39
T_22_17_lc_trk_g1_2
T_22_17_input_2_3
T_22_17_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_19_11_sp4_v_t_45
T_16_11_sp4_h_l_2
T_18_11_lc_trk_g3_7
T_18_11_input_2_6
T_18_11_wire_logic_cluster/lc_6/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g1_4
T_18_17_input_2_1
T_18_17_wire_logic_cluster/lc_1/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_19_8_sp4_v_t_41
T_18_10_lc_trk_g0_4
T_18_10_input_2_0
T_18_10_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_19_11_sp4_v_t_45
T_20_15_sp4_h_l_2
T_23_15_sp4_v_t_39
T_22_18_lc_trk_g2_7
T_22_18_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_19_8_sp4_v_t_41
T_18_10_lc_trk_g1_4
T_18_10_input_2_3
T_18_10_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_0/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_21_12_sp4_v_t_43
T_20_14_lc_trk_g1_6
T_20_14_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_21_12_sp4_v_t_43
T_21_16_lc_trk_g0_6
T_21_16_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_19_11_sp4_v_t_45
T_20_15_sp4_h_l_2
T_23_15_sp4_v_t_39
T_22_17_lc_trk_g1_2
T_22_17_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_20_14_sp4_h_l_0
T_19_14_lc_trk_g1_0
T_19_14_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_21_12_sp4_v_t_43
T_21_16_lc_trk_g1_6
T_21_16_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_20_14_sp4_h_l_0
T_21_14_lc_trk_g2_0
T_21_14_input_2_0
T_21_14_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_21_12_sp4_v_t_43
T_20_14_lc_trk_g1_6
T_20_14_input_2_1
T_20_14_wire_logic_cluster/lc_1/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_19_11_sp4_v_t_45
T_16_11_sp4_h_l_2
T_18_11_lc_trk_g3_7
T_18_11_input_2_0
T_18_11_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_18_12_lc_trk_g2_5
T_18_12_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_14_sp4_v_t_37
T_20_14_sp4_h_l_0
T_21_14_lc_trk_g2_0
T_21_14_input_2_6
T_21_14_wire_logic_cluster/lc_6/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_19_8_sp4_v_t_41
T_18_10_lc_trk_g0_4
T_18_10_input_2_6
T_18_10_wire_logic_cluster/lc_6/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_22_16_lc_trk_g0_7
T_22_16_input_2_3
T_22_16_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_40
T_19_11_sp4_v_t_45
T_20_15_sp4_h_l_2
T_20_15_lc_trk_g0_7
T_20_15_input_2_3
T_20_15_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g2_4
T_20_15_input_2_6
T_20_15_wire_logic_cluster/lc_6/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_18_14_lc_trk_g0_3
T_18_14_input_2_3
T_18_14_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_20_15_sp4_v_t_41
T_20_19_lc_trk_g0_4
T_20_19_input_2_6
T_20_19_wire_logic_cluster/lc_6/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_20_15_sp4_v_t_41
T_20_19_lc_trk_g0_4
T_20_19_input_2_0
T_20_19_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_18_16_sp4_h_l_0
T_21_12_sp4_v_t_43
T_21_16_lc_trk_g1_6
T_21_16_input_2_5
T_21_16_wire_logic_cluster/lc_5/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_16_12_sp4_h_l_8
T_18_12_lc_trk_g2_5
T_18_12_input_2_5
T_18_12_wire_logic_cluster/lc_5/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_18_14_lc_trk_g0_3
T_18_14_input_2_1
T_18_14_wire_logic_cluster/lc_1/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g1_4
T_19_17_input_2_5
T_19_17_wire_logic_cluster/lc_5/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_20_15_lc_trk_g2_4
T_20_15_input_2_0
T_20_15_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_20_16_sp12_h_l_0
T_22_16_lc_trk_g0_7
T_22_16_input_2_5
T_22_16_wire_logic_cluster/lc_5/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_12_sp4_v_t_45
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_4/out
T_20_17_lc_trk_g3_4
T_20_17_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_4/out
T_20_15_sp4_v_t_41
T_20_19_lc_trk_g1_4
T_20_19_input_2_3
T_20_19_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_4/out
T_19_16_lc_trk_g0_4
T_19_16_wire_logic_cluster/lc_4/in_0

End 

Net : button_debounce_counterZ0Z_0
T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_14_19_sp4_v_t_36
T_11_23_sp4_h_l_6
T_12_23_lc_trk_g2_6
T_12_23_input_2_0
T_12_23_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_1/out
T_14_14_sp12_v_t_22
T_14_19_sp4_v_t_40
T_13_22_lc_trk_g3_0
T_13_22_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_mem_pointerZ0Z_2
T_19_16_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g1_1
T_18_17_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_46
T_20_18_sp4_v_t_39
T_20_22_sp4_v_t_40
T_20_23_lc_trk_g3_0
T_20_23_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_21_sp4_h_l_1
T_22_21_lc_trk_g2_4
T_22_21_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_21_lc_trk_g3_1
T_19_21_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_23_17_sp4_v_t_37
T_20_17_sp4_h_l_6
T_21_17_lc_trk_g2_6
T_21_17_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_19_19_lc_trk_g2_7
T_19_19_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_23_17_sp4_v_t_37
T_23_19_lc_trk_g2_0
T_23_19_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_23_17_sp4_v_t_37
T_23_19_lc_trk_g2_0
T_23_19_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_46
T_20_18_sp4_v_t_39
T_21_22_sp4_h_l_8
T_21_22_lc_trk_g0_5
T_21_22_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_23_17_sp4_v_t_37
T_23_13_sp4_v_t_37
T_22_15_lc_trk_g1_0
T_22_15_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_46
T_20_18_sp4_v_t_39
T_21_22_sp4_h_l_8
T_21_22_lc_trk_g1_5
T_21_22_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_21_sp4_h_l_1
T_22_21_lc_trk_g2_4
T_22_21_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_18_sp4_v_t_40
T_20_18_sp4_h_l_5
T_21_18_lc_trk_g3_5
T_21_18_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_10
T_21_12_sp4_v_t_41
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_18_19_lc_trk_g0_7
T_18_19_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_18_19_lc_trk_g0_7
T_18_19_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_46
T_20_18_sp4_v_t_39
T_21_22_sp4_h_l_8
T_21_22_lc_trk_g1_5
T_21_22_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_19_19_lc_trk_g2_7
T_19_19_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_18_sp4_v_t_40
T_19_19_lc_trk_g2_0
T_19_19_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_46
T_20_18_sp4_v_t_39
T_20_22_sp4_v_t_40
T_20_23_lc_trk_g3_0
T_20_23_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_23_lc_trk_g3_5
T_19_23_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_23_lc_trk_g3_5
T_19_23_input_2_0
T_19_23_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_23_17_sp4_v_t_37
T_20_17_sp4_h_l_6
T_21_17_lc_trk_g2_6
T_21_17_input_2_0
T_21_17_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_46
T_20_18_sp4_v_t_39
T_20_22_sp4_v_t_40
T_20_23_lc_trk_g2_0
T_20_23_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_16_13_sp4_h_l_1
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_23_lc_trk_g2_5
T_19_23_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_23_17_sp4_v_t_37
T_23_13_sp4_v_t_37
T_22_15_lc_trk_g1_0
T_22_15_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_46
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_23_17_sp4_v_t_37
T_23_13_sp4_v_t_37
T_22_15_lc_trk_g0_0
T_22_15_input_2_0
T_22_15_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_18_sp4_v_t_40
T_20_18_sp4_h_l_5
T_22_18_lc_trk_g2_0
T_22_18_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_38
T_20_14_lc_trk_g3_3
T_20_14_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_18_sp4_v_t_40
T_20_18_sp4_h_l_5
T_21_18_lc_trk_g3_5
T_21_18_input_2_0
T_21_18_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_23_17_sp4_v_t_37
T_23_13_sp4_v_t_37
T_22_15_lc_trk_g1_0
T_22_15_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_23_17_sp4_v_t_37
T_20_17_sp4_h_l_6
T_21_17_lc_trk_g2_6
T_21_17_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_23_13_sp4_v_t_36
T_22_17_lc_trk_g1_1
T_22_17_wire_logic_cluster/lc_7/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_14_lc_trk_g3_6
T_19_14_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_10
T_21_12_sp4_v_t_41
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_0/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_42
T_20_17_sp4_h_l_7
T_23_17_sp4_v_t_37
T_20_17_sp4_h_l_6
T_21_17_lc_trk_g2_6
T_21_17_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_10
T_21_12_sp4_v_t_41
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_46
T_21_18_sp4_h_l_5
T_20_18_lc_trk_g1_5
T_20_18_input_2_0
T_20_18_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g0_1
T_18_17_input_2_7
T_18_17_wire_logic_cluster/lc_7/in_2

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_18_sp4_v_t_40
T_20_18_sp4_h_l_5
T_21_18_lc_trk_g3_5
T_21_18_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_16_13_sp4_h_l_1
T_18_13_lc_trk_g2_4
T_18_13_input_2_0
T_18_13_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g1_1
T_19_17_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_1
T_22_16_lc_trk_g1_4
T_22_16_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_38
T_17_12_sp4_h_l_9
T_18_12_lc_trk_g2_1
T_18_12_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_10
T_22_16_sp4_h_l_1
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_18_16_sp4_h_l_10
T_21_12_sp4_v_t_41
T_21_15_lc_trk_g0_1
T_21_15_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_38
T_19_13_lc_trk_g2_6
T_19_13_wire_logic_cluster/lc_2/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_46
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_2/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_20_13_sp4_h_l_7
T_19_13_lc_trk_g0_7
T_19_13_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp12_v_t_22
T_19_18_sp4_v_t_40
T_20_18_sp4_h_l_5
T_21_18_lc_trk_g3_5
T_21_18_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_20_12_sp4_v_t_38
T_19_13_lc_trk_g2_6
T_19_13_input_2_0
T_19_13_wire_logic_cluster/lc_0/in_2

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_7/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_16_13_sp4_h_l_1
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_20_14_sp4_v_t_46
T_20_18_lc_trk_g0_3
T_20_18_wire_logic_cluster/lc_3/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g0_1
T_20_16_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_wire_logic_cluster/lc_3/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g1_1
T_19_17_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_42
T_16_13_sp4_h_l_1
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_19_16_lc_trk_g3_1
T_19_16_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g1_1
T_20_16_input_2_0
T_20_16_wire_logic_cluster/lc_0/in_2

End 

Net : sDAC_mem_pointerZ0Z_3
T_19_16_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g1_2
T_18_17_input_2_3
T_18_17_wire_logic_cluster/lc_3/in_2

T_19_16_wire_logic_cluster/lc_2/out
T_19_16_sp4_h_l_9
T_23_16_sp4_h_l_5
T_22_16_sp4_v_t_40
T_21_17_lc_trk_g3_0
T_21_17_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_2/out
T_19_16_sp4_h_l_9
T_23_16_sp4_h_l_5
T_22_16_sp4_v_t_40
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_19_16_sp4_h_l_9
T_18_12_sp4_v_t_39
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_21_15_sp4_h_l_0
T_21_15_lc_trk_g1_5
T_21_15_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_21_15_sp4_h_l_5
T_22_15_lc_trk_g2_5
T_22_15_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_20_16_lc_trk_g1_2
T_20_16_wire_logic_cluster/lc_6/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_19_6_sp12_v_t_23
T_19_13_lc_trk_g3_3
T_19_13_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_2/out
T_20_15_sp4_v_t_37
T_20_18_lc_trk_g0_5
T_20_18_wire_logic_cluster/lc_4/in_3

T_19_16_wire_logic_cluster/lc_2/out
T_19_16_sp4_h_l_9
T_19_16_lc_trk_g1_4
T_19_16_wire_logic_cluster/lc_2/in_1

End 

Net : sCounterDACZ0Z_8
T_26_14_wire_logic_cluster/lc_2/out
T_26_13_sp4_v_t_36
T_23_17_sp4_h_l_6
T_24_17_lc_trk_g2_6
T_24_17_wire_logic_cluster/lc_0/in_0

T_26_14_wire_logic_cluster/lc_2/out
T_26_13_sp4_v_t_36
T_23_17_sp4_h_l_6
T_24_17_lc_trk_g2_6
T_24_17_wire_logic_cluster/lc_1/in_3

T_26_14_wire_logic_cluster/lc_2/out
T_26_13_sp4_v_t_36
T_26_16_lc_trk_g0_4
T_26_16_wire_logic_cluster/lc_7/in_1

T_26_14_wire_logic_cluster/lc_2/out
T_26_4_sp12_v_t_23
T_15_16_sp12_h_l_0
T_24_16_lc_trk_g0_4
T_24_16_wire_logic_cluster/lc_7/in_3

T_26_14_wire_logic_cluster/lc_2/out
T_26_14_lc_trk_g3_2
T_26_14_wire_logic_cluster/lc_2/in_3

End 

Net : N_22
T_24_17_wire_logic_cluster/lc_0/out
T_25_17_sp4_h_l_0
T_28_13_sp4_v_t_43
T_28_16_lc_trk_g1_3
T_28_16_wire_logic_cluster/lc_3/in_3

T_24_17_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g0_0
T_24_16_wire_logic_cluster/lc_5/in_1

End 

Net : sCounterDACZ0Z_3
T_26_16_wire_logic_cluster/lc_2/out
T_27_13_sp4_v_t_45
T_24_17_sp4_h_l_1
T_24_17_lc_trk_g1_4
T_24_17_wire_logic_cluster/lc_0/in_3

T_26_16_wire_logic_cluster/lc_2/out
T_26_16_lc_trk_g1_2
T_26_16_wire_logic_cluster/lc_2/in_1

T_26_16_wire_logic_cluster/lc_2/out
T_24_16_sp4_h_l_1
T_24_16_lc_trk_g1_4
T_24_16_wire_logic_cluster/lc_6/in_3

End 

Net : sCounterDACZ0Z_5
T_26_16_wire_logic_cluster/lc_4/out
T_25_16_sp4_h_l_0
T_24_16_sp4_v_t_43
T_24_17_lc_trk_g2_3
T_24_17_wire_logic_cluster/lc_0/in_1

T_26_16_wire_logic_cluster/lc_4/out
T_26_16_lc_trk_g3_4
T_26_16_wire_logic_cluster/lc_4/in_1

T_26_16_wire_logic_cluster/lc_4/out
T_25_16_sp4_h_l_0
T_24_16_sp4_v_t_43
T_24_17_lc_trk_g2_3
T_24_17_wire_logic_cluster/lc_1/in_0

End 

Net : op_eq_scounterdac10
T_28_16_wire_logic_cluster/lc_3/out
T_22_16_sp12_h_l_1
T_33_16_lc_trk_g1_6
T_33_16_wire_gbuf/in

End 

Net : op_eq_scounterdac10_g
T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_22_15_wire_logic_cluster/lc_7/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_20_16_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_15_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_17_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_16_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_16_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_16_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_16_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_18_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_20_18_wire_logic_cluster/lc_1/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_18_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_18_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_18_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_18_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_18_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_18_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_18_wire_logic_cluster/lc_3/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_13_wire_logic_cluster/lc_0/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_18_13_wire_logic_cluster/lc_7/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_7_wire_logic_cluster/lc_5/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_19_7_wire_logic_cluster/lc_5/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_18_25_wire_logic_cluster/lc_2/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_16_8_wire_logic_cluster/lc_7/cen

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_15_8_wire_logic_cluster/lc_2/cen

End 

Net : sDAC_mem_pointerZ0Z_1
T_19_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_44
T_20_20_sp4_v_t_37
T_17_24_sp4_h_l_5
T_19_24_lc_trk_g2_0
T_19_24_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_3/in_3

T_19_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_44
T_20_20_sp4_v_t_37
T_17_24_sp4_h_l_5
T_19_24_lc_trk_g2_0
T_19_24_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_44
T_20_20_sp4_v_t_37
T_20_23_lc_trk_g1_5
T_20_23_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_19_14_sp12_v_t_23
T_19_21_lc_trk_g2_3
T_19_21_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_8
T_21_18_sp4_v_t_45
T_21_14_sp4_v_t_46
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_20_18_sp4_h_l_0
T_23_18_sp4_v_t_40
T_22_21_lc_trk_g3_0
T_22_21_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_8
T_21_18_sp4_v_t_45
T_21_22_lc_trk_g0_0
T_21_22_wire_logic_cluster/lc_5/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_19_14_sp12_v_t_23
T_19_23_lc_trk_g2_7
T_19_23_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_8
T_22_18_sp4_h_l_4
T_21_14_sp4_v_t_44
T_21_17_lc_trk_g1_4
T_21_17_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_20_18_sp4_h_l_0
T_23_18_sp4_v_t_40
T_22_21_lc_trk_g3_0
T_22_21_wire_logic_cluster/lc_4/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g0_0
T_19_19_wire_logic_cluster/lc_7/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_20_18_sp4_h_l_0
T_23_18_sp4_v_t_37
T_23_19_lc_trk_g2_5
T_23_19_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_20_18_sp4_h_l_0
T_23_18_sp4_v_t_37
T_23_19_lc_trk_g2_5
T_23_19_wire_logic_cluster/lc_4/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_44
T_20_12_sp4_v_t_44
T_20_14_lc_trk_g2_1
T_20_14_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_20_18_sp4_h_l_0
T_23_18_sp4_v_t_37
T_23_14_sp4_v_t_38
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_45
T_19_12_sp4_v_t_46
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_44
T_20_20_sp4_v_t_37
T_20_23_lc_trk_g1_5
T_20_23_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g0_0
T_18_19_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g0_0
T_18_19_wire_logic_cluster/lc_4/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_19_19_lc_trk_g0_0
T_19_19_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_8
T_22_18_sp4_h_l_4
T_21_14_sp4_v_t_44
T_20_16_lc_trk_g0_2
T_20_16_input_2_4
T_20_16_wire_logic_cluster/lc_4/in_2

T_19_18_wire_logic_cluster/lc_0/out
T_20_18_sp4_h_l_0
T_21_18_lc_trk_g3_0
T_21_18_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_8
T_21_18_sp4_v_t_45
T_21_14_sp4_v_t_46
T_21_15_lc_trk_g2_6
T_21_15_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_8
T_22_18_sp4_h_l_4
T_21_14_sp4_v_t_44
T_20_16_lc_trk_g2_1
T_20_16_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_20_18_lc_trk_g0_0
T_20_18_wire_logic_cluster/lc_1/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_44
T_20_20_sp4_v_t_37
T_20_16_sp4_v_t_37
T_20_18_lc_trk_g3_0
T_20_18_wire_logic_cluster/lc_2/in_3

T_19_18_wire_logic_cluster/lc_0/out
T_20_18_sp4_h_l_0
T_23_18_sp4_v_t_37
T_23_14_sp4_v_t_38
T_22_15_lc_trk_g2_6
T_22_15_wire_logic_cluster/lc_2/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_45
T_19_12_sp4_v_t_46
T_19_13_lc_trk_g3_6
T_19_13_wire_logic_cluster/lc_2/in_1

T_19_18_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_7/in_3

T_19_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_8
T_22_18_sp4_h_l_4
T_21_14_sp4_v_t_44
T_21_17_lc_trk_g1_4
T_21_17_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_19_16_sp4_v_t_45
T_19_12_sp4_v_t_46
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_20_18_sp4_h_l_0
T_21_18_lc_trk_g3_0
T_21_18_wire_logic_cluster/lc_3/in_0

T_19_18_wire_logic_cluster/lc_0/out
T_19_14_sp12_v_t_23
T_19_16_lc_trk_g2_4
T_19_16_input_2_0
T_19_16_wire_logic_cluster/lc_0/in_2

T_19_18_wire_logic_cluster/lc_0/out
T_19_18_lc_trk_g0_0
T_19_18_wire_logic_cluster/lc_0/in_0

End 

Net : sRAM_pointer_writeZ0Z_9
T_17_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g3_1
T_17_25_wire_logic_cluster/lc_1/in_1

T_17_25_wire_logic_cluster/lc_1/out
T_17_25_sp4_h_l_7
T_13_25_sp4_h_l_3
T_16_21_sp4_v_t_38
T_15_24_lc_trk_g2_6
T_15_24_wire_logic_cluster/lc_6/in_0

End 

Net : sRAM_pointer_write_cry_8
T_17_25_wire_logic_cluster/lc_0/cout
T_17_25_wire_logic_cluster/lc_1/in_3

Net : sCounter_cry_8
T_12_21_wire_logic_cluster/lc_0/cout
T_12_21_wire_logic_cluster/lc_1/in_3

Net : sRAM_pointer_read_cry_8
T_6_18_wire_logic_cluster/lc_0/cout
T_6_18_wire_logic_cluster/lc_1/in_3

Net : sRAM_pointer_readZ0Z_12
T_6_18_wire_logic_cluster/lc_4/out
T_7_18_sp12_h_l_0
T_14_18_sp4_h_l_9
T_17_18_sp4_v_t_39
T_17_22_sp4_v_t_47
T_16_23_lc_trk_g3_7
T_16_23_input_2_6
T_16_23_wire_logic_cluster/lc_6/in_2

T_6_18_wire_logic_cluster/lc_4/out
T_6_18_lc_trk_g3_4
T_6_18_wire_logic_cluster/lc_4/in_1

End 

Net : spi_slave_inst.rx_done_reg1_i_RNIDZ0Z541
T_16_10_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_1/cen

T_16_10_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_1/cen

T_16_10_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_1/cen

T_16_10_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_1/cen

T_16_10_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_1/cen

T_16_10_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_1/cen

T_16_10_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_1/cen

T_16_10_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g0_2
T_16_9_wire_logic_cluster/lc_1/cen

End 

Net : spi_slave_inst.rx_done_reg2_iZ0
T_12_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_45
T_14_10_sp4_h_l_8
T_16_10_lc_trk_g2_5
T_16_10_wire_logic_cluster/lc_2/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_3_11_sp12_h_l_0
T_14_11_sp12_v_t_23
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_1/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_3_11_sp12_h_l_0
T_14_11_sp12_v_t_23
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_0/in_0

End 

Net : sRAM_pointer_readZ0Z_10
T_6_18_wire_logic_cluster/lc_2/out
T_6_15_sp4_v_t_44
T_6_19_sp4_v_t_40
T_7_23_sp4_h_l_5
T_11_23_sp4_h_l_8
T_15_23_sp4_h_l_11
T_16_23_lc_trk_g3_3
T_16_23_input_2_4
T_16_23_wire_logic_cluster/lc_4/in_2

T_6_18_wire_logic_cluster/lc_2/out
T_6_18_lc_trk_g1_2
T_6_18_wire_logic_cluster/lc_2/in_1

End 

Net : un1_button_debounce_counter_cry_21
T_12_25_wire_logic_cluster/lc_4/cout
T_12_25_wire_logic_cluster/lc_5/in_3

Net : un1_button_debounce_counter_cry_20
T_12_25_wire_logic_cluster/lc_3/cout
T_12_25_wire_logic_cluster/lc_4/in_3

Net : sDAC_mem_pointerZ0Z_4
T_19_16_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_4/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_22_16_sp4_v_t_41
T_21_18_lc_trk_g1_4
T_21_18_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_18_12_sp4_v_t_41
T_18_13_lc_trk_g2_1
T_18_13_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_13_sp4_v_t_46
T_20_17_sp4_h_l_5
T_21_17_lc_trk_g3_5
T_21_17_wire_logic_cluster/lc_1/in_1

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_22_12_sp4_v_t_46
T_22_15_lc_trk_g0_6
T_22_15_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_20_16_sp4_v_t_38
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_4/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g1_3
T_20_16_wire_logic_cluster/lc_6/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_22_12_sp4_v_t_46
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_4/in_3

T_19_16_wire_logic_cluster/lc_3/out
T_19_7_sp12_v_t_22
T_19_13_lc_trk_g3_5
T_19_13_input_2_4
T_19_13_wire_logic_cluster/lc_4/in_2

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_22_12_sp4_v_t_46
T_22_15_lc_trk_g1_6
T_22_15_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_22_12_sp4_v_t_46
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_22_16_sp4_v_t_41
T_21_18_lc_trk_g1_4
T_21_18_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_22_16_sp4_v_t_46
T_21_17_lc_trk_g3_6
T_21_17_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_20_16_sp4_v_t_42
T_20_18_lc_trk_g2_7
T_20_18_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_11
T_18_12_sp4_v_t_41
T_18_13_lc_trk_g2_1
T_18_13_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_20_16_lc_trk_g0_7
T_20_16_wire_logic_cluster/lc_1/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_19_13_lc_trk_g3_2
T_19_13_wire_logic_cluster/lc_5/in_0

T_19_16_wire_logic_cluster/lc_3/out
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_3/in_1

End 

Net : sRAM_pointer_writeZ0Z_10
T_17_25_wire_logic_cluster/lc_2/out
T_17_25_lc_trk_g1_2
T_17_25_wire_logic_cluster/lc_2/in_1

T_17_25_wire_logic_cluster/lc_2/out
T_17_22_sp4_v_t_44
T_16_23_lc_trk_g3_4
T_16_23_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_13_19_0_
T_17_25_wire_logic_cluster/carry_in_mux/cout
T_17_25_wire_logic_cluster/lc_0/in_3

Net : bfn_2_12_0_
T_6_18_wire_logic_cluster/carry_in_mux/cout
T_6_18_wire_logic_cluster/lc_0/in_3

Net : bfn_8_15_0_
T_12_21_wire_logic_cluster/carry_in_mux/cout
T_12_21_wire_logic_cluster/lc_0/in_3

Net : un1_button_debounce_counter_cry_19
T_12_25_wire_logic_cluster/lc_2/cout
T_12_25_wire_logic_cluster/lc_3/in_3

Net : sRAM_pointer_readZ0Z_14
T_6_18_wire_logic_cluster/lc_6/out
T_5_18_sp12_h_l_0
T_16_18_sp12_v_t_23
T_16_22_sp4_v_t_41
T_15_23_lc_trk_g3_1
T_15_23_input_2_0
T_15_23_wire_logic_cluster/lc_0/in_2

T_6_18_wire_logic_cluster/lc_6/out
T_6_18_lc_trk_g1_6
T_6_18_wire_logic_cluster/lc_6/in_1

End 

Net : un1_button_debounce_counter_cry_18
T_12_25_wire_logic_cluster/lc_1/cout
T_12_25_wire_logic_cluster/lc_2/in_3

Net : sRAM_pointer_readZ0Z_16
T_6_19_wire_logic_cluster/lc_0/out
T_6_19_sp4_h_l_5
T_9_19_sp4_v_t_40
T_10_23_sp4_h_l_11
T_14_23_sp4_h_l_11
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_2/in_0

T_6_19_wire_logic_cluster/lc_0/out
T_6_19_lc_trk_g3_0
T_6_19_wire_logic_cluster/lc_0/in_1

End 

Net : g1_3_cascade_
T_11_14_wire_logic_cluster/lc_0/ltout
T_11_14_wire_logic_cluster/lc_1/in_2

End 

Net : spi_slave_inst.rx_ready_i_RNOZ0Z_0_cascade_
T_14_16_wire_logic_cluster/lc_1/ltout
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : sRAM_pointer_writeZ0Z_11
T_17_25_wire_logic_cluster/lc_3/out
T_17_25_lc_trk_g1_3
T_17_25_wire_logic_cluster/lc_3/in_1

T_17_25_wire_logic_cluster/lc_3/out
T_17_22_sp4_v_t_46
T_16_23_lc_trk_g3_6
T_16_23_input_2_5
T_16_23_wire_logic_cluster/lc_5/in_2

End 

Net : un1_button_debounce_counter_cry_17
T_12_25_wire_logic_cluster/lc_0/cout
T_12_25_wire_logic_cluster/lc_1/in_3

Net : sRAM_pointer_readZ0Z_17
T_6_19_wire_logic_cluster/lc_1/out
T_7_19_sp4_h_l_2
T_10_19_sp4_v_t_42
T_11_23_sp4_h_l_1
T_15_23_sp4_h_l_1
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_3/in_1

T_6_19_wire_logic_cluster/lc_1/out
T_6_19_lc_trk_g3_1
T_6_19_wire_logic_cluster/lc_1/in_1

End 

Net : spi_slave_inst.un4_i_wr
T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

End 

Net : spi_slave_inst.tx_ready_iZ0
T_14_16_wire_logic_cluster/lc_6/out
T_15_15_sp4_v_t_45
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g3_6
T_14_16_wire_logic_cluster/lc_6/in_3

End 

Net : sRAM_pointer_readZ0Z_18
T_6_19_wire_logic_cluster/lc_2/out
T_4_19_sp4_h_l_1
T_8_19_sp4_h_l_1
T_12_19_sp4_h_l_9
T_15_19_sp4_v_t_44
T_15_23_lc_trk_g1_1
T_15_23_input_2_4
T_15_23_wire_logic_cluster/lc_4/in_2

T_6_19_wire_logic_cluster/lc_2/out
T_6_19_lc_trk_g3_2
T_6_19_wire_logic_cluster/lc_2/in_1

End 

Net : LED_MODE_c
T_9_14_wire_logic_cluster/lc_7/out
T_7_14_sp12_h_l_1
T_11_14_lc_trk_g1_2
T_11_14_wire_logic_cluster/lc_6/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_39
T_11_15_sp4_h_l_8
T_10_15_sp4_v_t_39
T_10_19_sp4_v_t_40
T_10_22_lc_trk_g0_0
T_10_22_input_2_2
T_10_22_wire_logic_cluster/lc_2/in_2

T_9_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_39
T_11_15_sp4_h_l_8
T_10_15_sp4_v_t_39
T_11_19_sp4_h_l_8
T_11_19_lc_trk_g0_5
T_11_19_input_2_5
T_11_19_wire_logic_cluster/lc_5/in_2

T_9_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_39
T_11_15_sp4_h_l_8
T_10_15_sp4_v_t_39
T_11_15_sp4_h_l_7
T_12_15_lc_trk_g3_7
T_12_15_input_2_2
T_12_15_wire_logic_cluster/lc_2/in_2

T_9_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_39
T_11_15_sp4_h_l_8
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_39
T_11_15_sp4_h_l_8
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_7/out
T_7_14_sp12_h_l_1
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_6/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_7_14_sp12_h_l_1
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_2/in_1

T_9_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_39
T_11_15_sp4_h_l_8
T_10_15_sp4_v_t_39
T_10_19_sp4_v_t_40
T_10_23_sp4_v_t_40
T_7_27_sp4_h_l_5
T_3_27_sp4_h_l_8
T_0_27_span4_horz_28
T_0_27_lc_trk_g1_4
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : bfn_8_19_0_
T_12_25_wire_logic_cluster/carry_in_mux/cout
T_12_25_wire_logic_cluster/lc_0/in_3

Net : sCounterADC_cry_6
T_16_21_wire_logic_cluster/lc_6/cout
T_16_21_wire_logic_cluster/lc_7/in_3

End 

Net : sRAM_pointer_writeZ0Z_12
T_17_25_wire_logic_cluster/lc_4/out
T_17_25_lc_trk_g3_4
T_17_25_wire_logic_cluster/lc_4/in_1

T_17_25_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_37
T_14_23_sp4_h_l_6
T_16_23_lc_trk_g2_3
T_16_23_wire_logic_cluster/lc_6/in_1

End 

Net : sCounterDACZ0Z_6
T_24_16_wire_logic_cluster/lc_0/out
T_21_16_sp12_h_l_0
T_27_16_lc_trk_g0_7
T_27_16_wire_logic_cluster/lc_4/in_3

T_24_16_wire_logic_cluster/lc_0/out
T_21_16_sp12_h_l_0
T_26_16_lc_trk_g1_4
T_26_16_input_2_5
T_26_16_wire_logic_cluster/lc_5/in_2

T_24_16_wire_logic_cluster/lc_0/out
T_24_16_lc_trk_g1_0
T_24_16_wire_logic_cluster/lc_0/in_1

End 

Net : N_23
T_27_16_wire_logic_cluster/lc_4/out
T_28_16_lc_trk_g0_4
T_28_16_wire_logic_cluster/lc_3/in_1

T_27_16_wire_logic_cluster/lc_4/out
T_26_16_sp4_h_l_0
T_25_16_sp4_v_t_43
T_24_17_lc_trk_g3_3
T_24_17_wire_logic_cluster/lc_3/in_3

T_27_16_wire_logic_cluster/lc_4/out
T_27_12_sp4_v_t_45
T_26_14_lc_trk_g0_3
T_26_14_wire_logic_cluster/lc_2/in_1

T_27_16_wire_logic_cluster/lc_4/out
T_25_16_sp4_h_l_5
T_24_16_lc_trk_g0_5
T_24_16_wire_logic_cluster/lc_0/in_3

End 

Net : spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i_RNIGUQ52Z0Z_2
T_6_10_wire_logic_cluster/lc_0/out
T_7_10_lc_trk_g1_0
T_7_10_wire_logic_cluster/lc_0/in_1

T_6_10_wire_logic_cluster/lc_0/out
T_6_11_lc_trk_g0_0
T_6_11_wire_logic_cluster/lc_1/in_1

End 

Net : spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_2
T_7_10_wire_logic_cluster/lc_2/cout
T_7_10_wire_logic_cluster/lc_3/in_3

Net : spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_2_THRU_CO
T_7_10_wire_logic_cluster/lc_3/out
T_7_10_sp4_h_l_11
T_9_10_lc_trk_g2_6
T_9_10_wire_logic_cluster/lc_7/in_3

End 

Net : spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i6_3
T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_0/in_3

End 

Net : spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_iZ0Z_4
T_7_10_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g3_4
T_6_10_wire_logic_cluster/lc_1/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_4/in_1

End 

Net : sCounter_cry_6
T_12_20_wire_logic_cluster/lc_6/cout
T_12_20_wire_logic_cluster/lc_7/in_3

Net : sRAM_pointer_write_cry_6
T_17_24_wire_logic_cluster/lc_6/cout
T_17_24_wire_logic_cluster/lc_7/in_3

Net : sCounterRAM_cry_6
T_11_22_wire_logic_cluster/lc_6/cout
T_11_22_wire_logic_cluster/lc_7/in_3

End 

Net : sRAM_pointer_read_cry_6
T_6_17_wire_logic_cluster/lc_6/cout
T_6_17_wire_logic_cluster/lc_7/in_3

Net : spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_iZ0Z_1
T_6_11_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_1/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_1/in_1

T_6_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g2_2
T_6_11_input_2_2
T_6_11_wire_logic_cluster/lc_2/in_2

T_6_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_4
T_10_7_sp4_v_t_41
T_10_9_lc_trk_g3_4
T_10_9_wire_logic_cluster/lc_2/in_3

T_6_11_wire_logic_cluster/lc_2/out
T_7_11_sp4_h_l_4
T_10_7_sp4_v_t_41
T_10_9_lc_trk_g3_4
T_10_9_wire_logic_cluster/lc_0/in_3

End 

Net : sbuttonModeStatus_0_sqmuxa_18
T_13_22_wire_logic_cluster/lc_3/out
T_13_19_sp4_v_t_46
T_10_19_sp4_h_l_5
T_11_19_lc_trk_g3_5
T_11_19_wire_logic_cluster/lc_3/in_3

End 

Net : sbuttonModeStatus_0_sqmuxa_0
T_12_23_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g2_0
T_13_22_wire_logic_cluster/lc_3/in_3

End 

Net : sCounterADC_cry_5
T_16_21_wire_logic_cluster/lc_5/cout
T_16_21_wire_logic_cluster/lc_6/in_3

Net : spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_iZ0Z_5
T_7_11_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g3_0
T_6_10_input_2_1
T_6_10_wire_logic_cluster/lc_1/in_2

T_7_11_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g1_0
T_7_11_wire_logic_cluster/lc_0/in_1

End 

Net : button_debounce_counterZ0Z_2
T_12_23_wire_logic_cluster/lc_1/out
T_12_23_lc_trk_g3_1
T_12_23_wire_logic_cluster/lc_1/in_1

T_12_23_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g3_1
T_13_22_wire_logic_cluster/lc_7/in_3

End 

Net : RAM_DATA_cl_1Z0Z_15
T_15_26_wire_logic_cluster/lc_0/out
T_16_25_lc_trk_g3_0
T_16_25_wire_logic_cluster/lc_1/in_0

T_15_26_wire_logic_cluster/lc_0/out
T_16_26_sp4_h_l_0
T_19_26_sp4_v_t_37
T_20_30_sp4_h_l_0
T_24_30_sp4_h_l_3
T_28_30_sp4_h_l_11
T_31_30_sp4_v_t_46
T_31_33_lc_trk_g1_6
T_31_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : sRAM_pointer_writeZ0Z_13
T_17_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g1_5
T_17_25_wire_logic_cluster/lc_5/in_1

T_17_25_wire_logic_cluster/lc_5/out
T_17_21_sp4_v_t_47
T_16_23_lc_trk_g0_1
T_16_23_input_2_7
T_16_23_wire_logic_cluster/lc_7/in_2

End 

Net : sRAM_pointer_readZ0Z_13
T_6_18_wire_logic_cluster/lc_5/out
T_6_18_lc_trk_g1_5
T_6_18_wire_logic_cluster/lc_5/in_1

T_6_18_wire_logic_cluster/lc_5/out
T_6_11_sp12_v_t_22
T_7_23_sp12_h_l_1
T_16_23_lc_trk_g1_5
T_16_23_wire_logic_cluster/lc_7/in_1

End 

Net : spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_1
T_7_10_wire_logic_cluster/lc_1/cout
T_7_10_wire_logic_cluster/lc_2/in_3

Net : spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_1_THRU_CO
T_7_10_wire_logic_cluster/lc_2/out
T_7_10_sp4_h_l_9
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_6/in_3

End 

Net : un1_button_debounce_counter_cry_15
T_12_24_wire_logic_cluster/lc_6/cout
T_12_24_wire_logic_cluster/lc_7/in_3

Net : spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_iZ0Z_0
T_6_11_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g1_1
T_6_10_wire_logic_cluster/lc_1/in_3

T_6_11_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g3_1
T_7_10_input_2_0
T_7_10_wire_logic_cluster/lc_0/in_2

T_6_11_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g3_1
T_6_11_wire_logic_cluster/lc_1/in_3

T_6_11_wire_logic_cluster/lc_1/out
T_6_11_sp4_h_l_7
T_9_7_sp4_v_t_36
T_9_9_lc_trk_g2_1
T_9_9_wire_logic_cluster/lc_4/in_3

End 

Net : RAM_DATA_cl_4Z0Z_15
T_17_23_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g0_0
T_17_23_wire_logic_cluster/lc_7/in_1

T_17_23_wire_logic_cluster/lc_0/out
T_17_19_sp12_v_t_23
T_17_7_sp12_v_t_23
T_18_7_sp12_h_l_0
T_27_7_sp4_h_l_11
T_31_7_sp4_h_l_7
T_33_3_span4_vert_t_13
T_30_0_span4_horz_r_1
T_33_2_lc_trk_g1_5
T_33_2_wire_io_cluster/io_1/OUT_ENB

End 

Net : RAM_DATA_cl_2Z0Z_15
T_15_26_wire_logic_cluster/lc_6/out
T_16_25_lc_trk_g2_6
T_16_25_wire_logic_cluster/lc_7/in_1

T_15_26_wire_logic_cluster/lc_6/out
T_14_26_sp12_h_l_0
T_26_26_sp12_h_l_0
T_31_26_sp4_h_l_7
T_33_26_span4_vert_t_13
T_31_33_span4_horz_r_1
T_31_33_lc_trk_g1_1
T_31_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : RAM_DATA_cl_13Z0Z_15
T_15_25_wire_logic_cluster/lc_7/out
T_16_25_lc_trk_g1_7
T_16_25_wire_logic_cluster/lc_3/in_1

T_15_25_wire_logic_cluster/lc_7/out
T_15_20_sp12_v_t_22
T_16_20_sp12_h_l_1
T_26_20_sp4_h_l_10
T_30_20_sp4_h_l_6
T_33_16_span4_vert_t_15
T_33_12_span4_vert_t_15
T_33_15_lc_trk_g1_7
T_33_15_wire_io_cluster/io_1/OUT_ENB

End 

Net : RAM_DATA_cl_3Z0Z_15
T_16_26_wire_logic_cluster/lc_2/out
T_16_25_lc_trk_g0_2
T_16_25_wire_logic_cluster/lc_5/in_1

T_16_26_wire_logic_cluster/lc_2/out
T_17_25_sp4_v_t_37
T_18_29_sp4_h_l_6
T_22_29_sp4_h_l_2
T_26_29_sp4_h_l_10
T_29_29_sp4_v_t_38
T_29_33_lc_trk_g0_3
T_29_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : button_debounce_counterZ0Z_3
T_12_23_wire_logic_cluster/lc_2/out
T_12_23_lc_trk_g1_2
T_12_23_wire_logic_cluster/lc_2/in_1

T_12_23_wire_logic_cluster/lc_2/out
T_13_22_lc_trk_g2_2
T_13_22_wire_logic_cluster/lc_7/in_1

End 

Net : spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_iZ0Z_3
T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_5_10_sp4_h_l_3
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_0/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_5_10_sp4_h_l_3
T_6_10_lc_trk_g3_3
T_6_10_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_5_10_sp4_h_l_6
T_7_10_lc_trk_g3_3
T_7_10_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g2_7
T_9_10_input_2_7
T_9_10_wire_logic_cluster/lc_7/in_2

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_1/in_3

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_11_10_lc_trk_g3_6
T_11_10_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_11_10_lc_trk_g3_6
T_11_10_wire_logic_cluster/lc_5/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g3_7
T_10_11_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_7/out
T_10_11_lc_trk_g3_7
T_10_11_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_12_10_sp4_v_t_38
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_12_10_sp4_v_t_38
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_4/in_0

End 

Net : un1_button_debounce_counter_cry_14
T_12_24_wire_logic_cluster/lc_5/cout
T_12_24_wire_logic_cluster/lc_6/in_3

Net : sRAM_pointer_writeZ0Z_18
T_17_26_wire_logic_cluster/lc_2/out
T_17_23_sp4_v_t_44
T_18_23_sp4_h_l_2
T_14_23_sp4_h_l_2
T_15_23_lc_trk_g2_2
T_15_23_wire_logic_cluster/lc_4/in_0

T_17_26_wire_logic_cluster/lc_2/out
T_17_26_lc_trk_g3_2
T_17_26_wire_logic_cluster/lc_2/in_1

End 

Net : sCounter_cry_5
T_12_20_wire_logic_cluster/lc_5/cout
T_12_20_wire_logic_cluster/lc_6/in_3

Net : sCounterRAM_cry_5
T_11_22_wire_logic_cluster/lc_5/cout
T_11_22_wire_logic_cluster/lc_6/in_3

Net : sRAM_pointer_write_cry_5
T_17_24_wire_logic_cluster/lc_5/cout
T_17_24_wire_logic_cluster/lc_6/in_3

Net : sRAM_pointer_read_cry_5
T_6_17_wire_logic_cluster/lc_5/cout
T_6_17_wire_logic_cluster/lc_6/in_3

Net : op_eq_scounterdac10_0_a2_0
T_27_16_wire_logic_cluster/lc_2/out
T_28_16_lc_trk_g1_2
T_28_16_wire_logic_cluster/lc_3/in_0

End 

Net : sCounterDACZ0Z_1
T_26_17_wire_logic_cluster/lc_7/out
T_27_16_lc_trk_g2_7
T_27_16_wire_logic_cluster/lc_2/in_3

T_26_17_wire_logic_cluster/lc_7/out
T_26_16_lc_trk_g0_7
T_26_16_wire_logic_cluster/lc_0/in_1

T_26_17_wire_logic_cluster/lc_7/out
T_25_17_sp4_h_l_6
T_24_13_sp4_v_t_46
T_24_16_lc_trk_g0_6
T_24_16_wire_logic_cluster/lc_5/in_3

T_26_17_wire_logic_cluster/lc_7/out
T_25_17_sp4_h_l_6
T_24_17_lc_trk_g0_6
T_24_17_wire_logic_cluster/lc_1/in_1

T_26_17_wire_logic_cluster/lc_7/out
T_26_17_lc_trk_g1_7
T_26_17_wire_logic_cluster/lc_7/in_3

End 

Net : spi_master_inst.ss_start_i
T_9_12_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_39
T_6_10_sp4_h_l_8
T_6_10_lc_trk_g0_5
T_6_10_wire_logic_cluster/lc_0/in_1

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_6_8_sp4_h_l_10
T_6_8_lc_trk_g0_7
T_6_8_wire_logic_cluster/lc_6/in_3

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_4/in_3

T_9_12_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g2_5
T_9_12_input_2_5
T_9_12_wire_logic_cluster/lc_5/in_2

T_9_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_47
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_4/in_0

End 

Net : spi_slave_inst.un4_tx_done_reg2_i_cascade_
T_14_16_wire_logic_cluster/lc_5/ltout
T_14_16_wire_logic_cluster/lc_6/in_2

End 

Net : spi_slave_inst.tx_done_reg3_iZ0
T_15_14_wire_logic_cluster/lc_3/out
T_15_14_sp4_h_l_11
T_14_14_sp4_v_t_40
T_14_16_lc_trk_g3_5
T_14_16_wire_logic_cluster/lc_5/in_1

End 

Net : sCounterADC_cry_4
T_16_21_wire_logic_cluster/lc_4/cout
T_16_21_wire_logic_cluster/lc_5/in_3

Net : button_debounce_counterZ0Z_4
T_12_23_wire_logic_cluster/lc_3/out
T_12_23_lc_trk_g1_3
T_12_23_wire_logic_cluster/lc_3/in_1

T_12_23_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g2_3
T_13_22_wire_logic_cluster/lc_7/in_0

End 

Net : sCounterDACZ0Z_4
T_26_16_wire_logic_cluster/lc_3/out
T_27_16_lc_trk_g0_3
T_27_16_wire_logic_cluster/lc_2/in_1

T_26_16_wire_logic_cluster/lc_3/out
T_26_16_lc_trk_g1_3
T_26_16_wire_logic_cluster/lc_3/in_1

T_26_16_wire_logic_cluster/lc_3/out
T_24_16_sp4_h_l_3
T_24_16_lc_trk_g1_6
T_24_16_wire_logic_cluster/lc_5/in_0

T_26_16_wire_logic_cluster/lc_3/out
T_24_16_sp4_h_l_3
T_24_16_lc_trk_g1_6
T_24_16_wire_logic_cluster/lc_6/in_1

End 

Net : sCounterDACZ0Z_7
T_26_16_wire_logic_cluster/lc_6/out
T_27_16_lc_trk_g0_6
T_27_16_wire_logic_cluster/lc_4/in_0

T_26_16_wire_logic_cluster/lc_6/out
T_26_16_lc_trk_g1_6
T_26_16_wire_logic_cluster/lc_6/in_1

End 

Net : sRAM_pointer_writeZ0Z_14
T_17_25_wire_logic_cluster/lc_6/out
T_17_25_lc_trk_g1_6
T_17_25_wire_logic_cluster/lc_6/in_1

T_17_25_wire_logic_cluster/lc_6/out
T_17_23_sp4_v_t_41
T_14_23_sp4_h_l_4
T_15_23_lc_trk_g2_4
T_15_23_wire_logic_cluster/lc_0/in_0

End 

Net : un1_button_debounce_counter_cry_13
T_12_24_wire_logic_cluster/lc_4/cout
T_12_24_wire_logic_cluster/lc_5/in_3

Net : sCounterDACZ0Z_2
T_26_16_wire_logic_cluster/lc_1/out
T_27_16_lc_trk_g0_1
T_27_16_wire_logic_cluster/lc_4/in_1

T_26_16_wire_logic_cluster/lc_1/out
T_26_16_lc_trk_g3_1
T_26_16_wire_logic_cluster/lc_1/in_1

End 

Net : sCounterDACZ0Z_9
T_26_17_wire_logic_cluster/lc_0/out
T_27_16_lc_trk_g2_0
T_27_16_input_2_4
T_27_16_wire_logic_cluster/lc_4/in_2

T_26_17_wire_logic_cluster/lc_0/out
T_26_17_lc_trk_g1_0
T_26_17_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_3_5_0_
T_7_11_wire_logic_cluster/carry_in_mux/cout
T_7_11_wire_logic_cluster/lc_0/in_3

End 

Net : spi_slave_inst.rx_done_reg1_iZ0
T_15_10_wire_logic_cluster/lc_0/out
T_16_10_lc_trk_g1_0
T_16_10_wire_logic_cluster/lc_2/in_1

T_15_10_wire_logic_cluster/lc_0/out
T_15_7_sp4_v_t_40
T_12_11_sp4_h_l_10
T_12_11_lc_trk_g0_7
T_12_11_wire_logic_cluster/lc_6/in_3

End 

Net : button_debounce_counterZ0Z_5
T_12_23_wire_logic_cluster/lc_4/out
T_12_23_lc_trk_g3_4
T_12_23_wire_logic_cluster/lc_4/in_1

T_12_23_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g3_4
T_13_22_input_2_7
T_13_22_wire_logic_cluster/lc_7/in_2

End 

Net : spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_0_THRU_CO
T_7_10_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g0_1
T_6_11_wire_logic_cluster/lc_2/in_1

End 

Net : spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_0
T_7_10_wire_logic_cluster/lc_0/cout
T_7_10_wire_logic_cluster/lc_1/in_3

Net : spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_iZ0Z_2
T_9_10_wire_logic_cluster/lc_6/out
T_0_10_span12_horz_3
T_6_10_lc_trk_g1_7
T_6_10_input_2_0
T_6_10_wire_logic_cluster/lc_0/in_2

T_9_10_wire_logic_cluster/lc_6/out
T_8_10_sp4_h_l_4
T_7_10_lc_trk_g1_4
T_7_10_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_0_10_span12_horz_3
T_6_10_lc_trk_g0_7
T_6_10_wire_logic_cluster/lc_2/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_10_10_lc_trk_g0_6
T_10_10_wire_logic_cluster/lc_7/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_10_10_lc_trk_g0_6
T_10_10_wire_logic_cluster/lc_0/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_10_10_lc_trk_g0_6
T_10_10_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_10_11_lc_trk_g2_6
T_10_11_wire_logic_cluster/lc_7/in_3

End 

Net : N_14_3
T_24_16_wire_logic_cluster/lc_5/out
T_23_16_sp4_h_l_2
T_26_12_sp4_v_t_39
T_26_14_lc_trk_g2_2
T_26_14_input_2_2
T_26_14_wire_logic_cluster/lc_2/in_2

T_24_16_wire_logic_cluster/lc_5/out
T_24_16_lc_trk_g1_5
T_24_16_input_2_0
T_24_16_wire_logic_cluster/lc_0/in_2

End 

Net : un1_button_debounce_counter_cry_12
T_12_24_wire_logic_cluster/lc_3/cout
T_12_24_wire_logic_cluster/lc_4/in_3

Net : sCounter_cry_4
T_12_20_wire_logic_cluster/lc_4/cout
T_12_20_wire_logic_cluster/lc_5/in_3

Net : sRAM_pointer_write_cry_4
T_17_24_wire_logic_cluster/lc_4/cout
T_17_24_wire_logic_cluster/lc_5/in_3

Net : sRAM_pointer_read_cry_4
T_6_17_wire_logic_cluster/lc_4/cout
T_6_17_wire_logic_cluster/lc_5/in_3

Net : sCounterRAM_cry_4
T_11_22_wire_logic_cluster/lc_4/cout
T_11_22_wire_logic_cluster/lc_5/in_3

Net : spi_slave_inst.data_in_reg_iZ0Z_4
T_15_18_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_45
T_15_10_sp4_v_t_45
T_16_10_sp4_h_l_1
T_15_10_lc_trk_g1_1
T_15_10_wire_logic_cluster/lc_7/in_3

End 

Net : sCounterADC_cry_3
T_16_21_wire_logic_cluster/lc_3/cout
T_16_21_wire_logic_cluster/lc_4/in_3

Net : button_debounce_counterZ0Z_6
T_12_23_wire_logic_cluster/lc_5/out
T_12_23_lc_trk_g1_5
T_12_23_wire_logic_cluster/lc_5/in_1

T_12_23_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g0_5
T_11_24_wire_logic_cluster/lc_4/in_3

End 

Net : sRAM_pointer_readZ0Z_15
T_6_18_wire_logic_cluster/lc_7/out
T_4_18_sp12_h_l_1
T_15_18_sp12_v_t_22
T_15_23_lc_trk_g2_6
T_15_23_wire_logic_cluster/lc_1/in_3

T_6_18_wire_logic_cluster/lc_7/out
T_6_18_lc_trk_g3_7
T_6_18_wire_logic_cluster/lc_7/in_1

End 

Net : sRAM_pointer_writeZ0Z_15
T_17_25_wire_logic_cluster/lc_7/out
T_17_25_lc_trk_g3_7
T_17_25_wire_logic_cluster/lc_7/in_1

T_17_25_wire_logic_cluster/lc_7/out
T_17_23_sp4_v_t_43
T_14_23_sp4_h_l_0
T_15_23_lc_trk_g2_0
T_15_23_wire_logic_cluster/lc_1/in_1

End 

Net : un1_button_debounce_counter_cry_11
T_12_24_wire_logic_cluster/lc_2/cout
T_12_24_wire_logic_cluster/lc_3/in_3

Net : sRAM_pointer_writeZ0Z_17
T_17_26_wire_logic_cluster/lc_1/out
T_18_23_sp4_v_t_43
T_19_23_sp4_h_l_11
T_15_23_sp4_h_l_2
T_15_23_lc_trk_g1_7
T_15_23_wire_logic_cluster/lc_3/in_3

T_17_26_wire_logic_cluster/lc_1/out
T_17_26_lc_trk_g3_1
T_17_26_wire_logic_cluster/lc_1/in_1

End 

Net : spi_master_inst.sclk_gen_u0.N_150_0
T_11_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_2/in_0

T_11_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_4/in_0

T_11_12_wire_logic_cluster/lc_3/out
T_12_12_lc_trk_g1_3
T_12_12_wire_logic_cluster/lc_1/in_3

End 

Net : sCounterDACZ0Z_0
T_26_17_wire_logic_cluster/lc_1/out
T_26_17_sp4_h_l_7
T_29_13_sp4_v_t_42
T_28_16_lc_trk_g3_2
T_28_16_input_2_3
T_28_16_wire_logic_cluster/lc_3/in_2

T_26_17_wire_logic_cluster/lc_1/out
T_26_16_lc_trk_g1_1
T_26_16_input_2_0
T_26_16_wire_logic_cluster/lc_0/in_2

T_26_17_wire_logic_cluster/lc_1/out
T_26_17_sp4_h_l_7
T_25_13_sp4_v_t_37
T_24_16_lc_trk_g2_5
T_24_16_input_2_5
T_24_16_wire_logic_cluster/lc_5/in_2

T_26_17_wire_logic_cluster/lc_1/out
T_26_17_sp4_h_l_7
T_25_13_sp4_v_t_37
T_24_17_lc_trk_g1_0
T_24_17_wire_logic_cluster/lc_3/in_0

T_26_17_wire_logic_cluster/lc_1/out
T_26_17_sp4_h_l_7
T_26_17_lc_trk_g0_2
T_26_17_wire_logic_cluster/lc_7/in_1

T_26_17_wire_logic_cluster/lc_1/out
T_26_17_sp4_h_l_7
T_26_17_lc_trk_g0_2
T_26_17_wire_logic_cluster/lc_1/in_3

End 

Net : spi_master_inst.sclk_gen_u0.N_1515
T_10_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g1_1
T_11_12_wire_logic_cluster/lc_3/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g1_1
T_10_11_wire_logic_cluster/lc_1/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g3_1
T_10_12_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g3_1
T_10_12_wire_logic_cluster/lc_7/in_3

End 

Net : spi_master_inst.sclk_gen_u0.N_1666
T_9_12_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g0_0
T_10_12_wire_logic_cluster/lc_1/in_1

T_9_12_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g2_0
T_9_12_wire_logic_cluster/lc_3/in_3

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_iZ0Z_6
T_9_11_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g0_6
T_9_12_wire_logic_cluster/lc_0/in_0

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g1_6
T_9_11_wire_logic_cluster/lc_6/in_1

End 

Net : un1_scounterdac8_i_a2_0
T_24_17_wire_logic_cluster/lc_3/out
T_24_16_lc_trk_g1_3
T_24_16_wire_logic_cluster/lc_7/in_1

End 

Net : button_debounce_counterZ0Z_7
T_12_23_wire_logic_cluster/lc_6/out
T_12_23_lc_trk_g1_6
T_12_23_wire_logic_cluster/lc_6/in_1

T_12_23_wire_logic_cluster/lc_6/out
T_11_24_lc_trk_g1_6
T_11_24_wire_logic_cluster/lc_4/in_1

End 

Net : spi_data_misoZ0Z_0
T_16_22_wire_logic_cluster/lc_2/out
T_16_12_sp12_v_t_23
T_16_16_sp4_v_t_41
T_15_18_lc_trk_g1_4
T_15_18_wire_logic_cluster/lc_0/in_3

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_iZ0Z_5
T_9_11_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g0_5
T_9_12_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g1_5
T_9_11_wire_logic_cluster/lc_5/in_1

End 

Net : un1_button_debounce_counter_cry_10
T_12_24_wire_logic_cluster/lc_1/cout
T_12_24_wire_logic_cluster/lc_2/in_3

Net : sCounter_cry_3
T_12_20_wire_logic_cluster/lc_3/cout
T_12_20_wire_logic_cluster/lc_4/in_3

Net : spi_data_misoZ0Z_4
T_16_22_wire_logic_cluster/lc_6/out
T_16_19_sp4_v_t_36
T_16_15_sp4_v_t_41
T_15_18_lc_trk_g3_1
T_15_18_wire_logic_cluster/lc_4/in_0

End 

Net : sRAM_pointer_write_cry_3
T_17_24_wire_logic_cluster/lc_3/cout
T_17_24_wire_logic_cluster/lc_4/in_3

Net : sRAM_pointer_read_cry_3
T_6_17_wire_logic_cluster/lc_3/cout
T_6_17_wire_logic_cluster/lc_4/in_3

Net : sCounterRAM_cry_3
T_11_22_wire_logic_cluster/lc_3/cout
T_11_22_wire_logic_cluster/lc_4/in_3

Net : spi_master_inst.sclk_gen_u0.delay_count_iZ0Z_7
T_9_11_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g1_7
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

T_9_11_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_7/in_0

End 

Net : spi_slave_inst.data_in_reg_iZ0Z_5
T_15_18_wire_logic_cluster/lc_5/out
T_15_11_sp12_v_t_22
T_15_0_span12_vert_21
T_15_10_lc_trk_g3_2
T_15_10_wire_logic_cluster/lc_2/in_3

End 

Net : sCounterADC_cry_2
T_16_21_wire_logic_cluster/lc_2/cout
T_16_21_wire_logic_cluster/lc_3/in_3

Net : button_debounce_counterZ0Z_8
T_12_23_wire_logic_cluster/lc_7/out
T_12_23_lc_trk_g3_7
T_12_23_wire_logic_cluster/lc_7/in_1

T_12_23_wire_logic_cluster/lc_7/out
T_11_24_lc_trk_g1_7
T_11_24_wire_logic_cluster/lc_4/in_0

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_iZ0Z_4
T_9_11_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g1_4
T_9_12_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_4/in_1

End 

Net : un1_button_debounce_counter_cry_9
T_12_24_wire_logic_cluster/lc_0/cout
T_12_24_wire_logic_cluster/lc_1/in_3

Net : spi_master_inst.sclk_gen_u0.N_1520
T_10_11_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g1_1
T_9_12_wire_logic_cluster/lc_5/in_3

T_10_11_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g1_1
T_9_12_wire_logic_cluster/lc_1/in_3

End 

Net : sRAM_pointer_writeZ0Z_16
T_17_26_wire_logic_cluster/lc_0/out
T_17_26_sp4_h_l_5
T_16_22_sp4_v_t_40
T_15_23_lc_trk_g3_0
T_15_23_wire_logic_cluster/lc_2/in_1

T_17_26_wire_logic_cluster/lc_0/out
T_17_26_lc_trk_g3_0
T_17_26_wire_logic_cluster/lc_0/in_1

End 

Net : spi_slave_inst.tx_done_reg2_iZ0
T_15_14_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_3/in_3

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_ie_0_i
T_12_12_wire_logic_cluster/lc_6/out
T_12_6_sp12_v_t_23
T_12_12_sp4_v_t_39
T_13_12_sp4_h_l_2
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_12_12_wire_logic_cluster/lc_6/out
T_12_6_sp12_v_t_23
T_12_12_sp4_v_t_39
T_13_12_sp4_h_l_2
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_12_12_wire_logic_cluster/lc_6/out
T_12_6_sp12_v_t_23
T_12_12_sp4_v_t_39
T_13_12_sp4_h_l_2
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_12_12_wire_logic_cluster/lc_6/out
T_12_6_sp12_v_t_23
T_12_12_sp4_v_t_39
T_13_12_sp4_h_l_2
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_12_12_wire_logic_cluster/lc_6/out
T_12_6_sp12_v_t_23
T_12_12_sp4_v_t_39
T_13_12_sp4_h_l_2
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_12_12_wire_logic_cluster/lc_6/out
T_12_6_sp12_v_t_23
T_12_12_sp4_v_t_39
T_13_12_sp4_h_l_2
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_12_12_wire_logic_cluster/lc_6/out
T_12_6_sp12_v_t_23
T_12_12_sp4_v_t_39
T_13_12_sp4_h_l_2
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_12_12_wire_logic_cluster/lc_6/out
T_12_6_sp12_v_t_23
T_12_12_sp4_v_t_39
T_13_12_sp4_h_l_2
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

End 

Net : spi_master_inst.sclk_gen_u0.div_clk_iZ0
T_9_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_7
T_12_10_sp4_v_t_42
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_7
T_8_10_sp4_v_t_36
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_3/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_7
T_12_10_sp4_v_t_42
T_12_12_lc_trk_g2_7
T_12_12_wire_logic_cluster/lc_7/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g1_1
T_9_10_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_8_18_0_
T_12_24_wire_logic_cluster/carry_in_mux/cout
T_12_24_wire_logic_cluster/lc_0/in_3

Net : sCounter_cry_2
T_12_20_wire_logic_cluster/lc_2/cout
T_12_20_wire_logic_cluster/lc_3/in_3

Net : sRAM_pointer_read_cry_2
T_6_17_wire_logic_cluster/lc_2/cout
T_6_17_wire_logic_cluster/lc_3/in_3

Net : sCounterRAM_cry_2
T_11_22_wire_logic_cluster/lc_2/cout
T_11_22_wire_logic_cluster/lc_3/in_3

Net : sRAM_pointer_write_cry_2
T_17_24_wire_logic_cluster/lc_2/cout
T_17_24_wire_logic_cluster/lc_3/in_3

Net : spi_master_inst.spi_data_path_u1.un1_tx_data_count_neg_sclk_i_cry_3
T_7_10_wire_logic_cluster/lc_3/cout
T_7_10_wire_logic_cluster/lc_4/in_3

Net : button_debounce_counterZ0Z_9
T_12_24_wire_logic_cluster/lc_0/out
T_12_24_lc_trk_g3_0
T_12_24_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_0/out
T_11_24_lc_trk_g2_0
T_11_24_input_2_4
T_11_24_wire_logic_cluster/lc_4/in_2

End 

Net : spi_data_misoZ0Z_5
T_16_22_wire_logic_cluster/lc_7/out
T_16_20_sp4_v_t_43
T_16_16_sp4_v_t_44
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_inst.data_in_reg_iZ0Z_7
T_15_18_wire_logic_cluster/lc_7/out
T_15_13_sp12_v_t_22
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_7/in_0

End 

Net : spi_master_inst.sclk_gen_u0.N_36
T_10_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_9
T_12_12_lc_trk_g3_4
T_12_12_wire_logic_cluster/lc_4/in_3

End 

Net : spi_master_inst.sclk_gen_u0.N_1515_cascade_
T_10_12_wire_logic_cluster/lc_1/ltout
T_10_12_wire_logic_cluster/lc_2/in_2

End 

Net : un2_scounterdac_cry_7
T_26_16_wire_logic_cluster/lc_6/cout
T_26_16_wire_logic_cluster/lc_7/in_3

Net : un2_scounterdac_cry_7_THRU_CO
T_26_16_wire_logic_cluster/lc_7/out
T_26_13_sp4_v_t_38
T_26_14_lc_trk_g2_6
T_26_14_wire_logic_cluster/lc_2/in_0

End 

Net : sbuttonModeStatus_0_sqmuxa_22_cascade_
T_11_19_wire_logic_cluster/lc_2/ltout
T_11_19_wire_logic_cluster/lc_3/in_2

End 

Net : button_debounce_counterZ0Z_23
T_12_26_wire_logic_cluster/lc_0/out
T_12_22_sp4_v_t_37
T_11_24_lc_trk_g0_0
T_11_24_input_2_0
T_11_24_wire_logic_cluster/lc_0/in_2

T_12_26_wire_logic_cluster/lc_0/out
T_12_26_lc_trk_g1_0
T_12_26_wire_logic_cluster/lc_0/in_1

End 

Net : sbuttonModeStatus_0_sqmuxa_16
T_11_24_wire_logic_cluster/lc_0/out
T_11_20_sp4_v_t_37
T_12_20_sp4_h_l_5
T_11_16_sp4_v_t_40
T_11_19_lc_trk_g0_0
T_11_19_input_2_2
T_11_19_wire_logic_cluster/lc_2/in_2

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_iZ0Z_5
T_14_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g3_5
T_13_12_wire_logic_cluster/lc_6/in_0

T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g1_5
T_14_12_wire_logic_cluster/lc_5/in_1

End 

Net : spi_master_inst.sclk_gen_u0.N_158_7
T_13_12_wire_logic_cluster/lc_0/out
T_10_12_sp12_h_l_0
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_0/out
T_10_12_sp12_h_l_0
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_4/in_3

T_13_12_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g3_0
T_12_12_wire_logic_cluster/lc_2/in_3

End 

Net : spi_master_inst.sclk_gen_u0.spim_clk_state_i_ns_i_a3_0_7_4_2
T_13_12_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g3_6
T_13_12_wire_logic_cluster/lc_0/in_1

End 

Net : spi_data_misoZ0Z_3
T_16_22_wire_logic_cluster/lc_5/out
T_17_18_sp4_v_t_46
T_14_18_sp4_h_l_11
T_15_18_lc_trk_g3_3
T_15_18_wire_logic_cluster/lc_3/in_3

End 

Net : spi_data_misoZ0Z_2
T_16_22_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_44
T_14_18_sp4_h_l_3
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_2/in_3

End 

Net : spi_data_misoZ0Z_1
T_16_22_wire_logic_cluster/lc_3/out
T_16_18_sp4_v_t_43
T_13_18_sp4_h_l_0
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_1/in_3

End 

Net : sRAM_pointer_read_cry_1
T_6_17_wire_logic_cluster/lc_1/cout
T_6_17_wire_logic_cluster/lc_2/in_3

Net : sCounter_cry_1
T_12_20_wire_logic_cluster/lc_1/cout
T_12_20_wire_logic_cluster/lc_2/in_3

Net : sCounterADC_cry_1
T_16_21_wire_logic_cluster/lc_1/cout
T_16_21_wire_logic_cluster/lc_2/in_3

Net : sCounterRAM_cry_1
T_11_22_wire_logic_cluster/lc_1/cout
T_11_22_wire_logic_cluster/lc_2/in_3

Net : sRAM_pointer_write_cry_1
T_17_24_wire_logic_cluster/lc_1/cout
T_17_24_wire_logic_cluster/lc_2/in_3

Net : button_debounce_counterZ0Z_10
T_12_24_wire_logic_cluster/lc_1/out
T_12_24_lc_trk_g3_1
T_12_24_wire_logic_cluster/lc_1/in_1

T_12_24_wire_logic_cluster/lc_1/out
T_11_24_lc_trk_g3_1
T_11_24_wire_logic_cluster/lc_5/in_3

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_iZ0Z_7
T_14_12_wire_logic_cluster/lc_7/out
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_6/in_1

T_14_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_7/in_0

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_iZ0Z_6
T_14_12_wire_logic_cluster/lc_6/out
T_13_12_lc_trk_g2_6
T_13_12_input_2_6
T_13_12_wire_logic_cluster/lc_6/in_2

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g1_6
T_14_12_wire_logic_cluster/lc_6/in_1

End 

Net : spi_master_inst.o_sclk_RNIH6AC
T_7_12_wire_logic_cluster/lc_3/out
T_7_12_sp4_h_l_11
T_10_8_sp4_v_t_46
T_9_10_lc_trk_g0_0
T_9_10_wire_logic_cluster/lc_4/in_0

T_7_12_wire_logic_cluster/lc_3/out
T_7_12_sp4_h_l_11
T_10_8_sp4_v_t_46
T_9_10_lc_trk_g0_0
T_9_10_wire_logic_cluster/lc_7/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_7_12_sp4_h_l_11
T_10_8_sp4_v_t_46
T_9_10_lc_trk_g0_0
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_7_12_wire_logic_cluster/lc_3/out
T_7_9_sp4_v_t_46
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_4/in_0

T_7_12_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g2_3
T_6_11_input_2_1
T_6_11_wire_logic_cluster/lc_1/in_2

T_7_12_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_2/cen

T_7_12_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g2_3
T_6_11_wire_logic_cluster/lc_2/in_3

End 

Net : DAC_sclk_c
T_9_10_wire_logic_cluster/lc_3/out
T_9_10_sp4_h_l_11
T_8_10_sp4_v_t_40
T_7_12_lc_trk_g1_5
T_7_12_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_3/out
T_9_10_sp4_h_l_11
T_5_10_sp4_h_l_7
T_4_6_sp4_v_t_37
T_4_2_sp4_v_t_37
T_4_0_span4_vert_21
T_4_0_lc_trk_g1_5
T_4_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi_master_inst.sclk_gen_u0.spim_clk_state_i_ns_i_a3_0_7_3_2
T_13_12_wire_logic_cluster/lc_5/out
T_13_12_lc_trk_g0_5
T_13_12_wire_logic_cluster/lc_0/in_3

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_iZ0Z_0
T_14_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g2_0
T_13_12_wire_logic_cluster/lc_5/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : un1_button_debounce_counter_cry_7
T_12_23_wire_logic_cluster/lc_6/cout
T_12_23_wire_logic_cluster/lc_7/in_3

Net : spi_master_inst.sclk_gen_u0.delay_count_iZ0Z_1
T_9_11_wire_logic_cluster/lc_1/out
T_10_12_lc_trk_g2_1
T_10_12_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g0_1
T_9_12_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_1/in_1

End 

Net : spi_master_inst.sclk_gen_u0.spim_clk_state_i_ns_i_o2_1_3_cascade_
T_10_12_wire_logic_cluster/lc_0/ltout
T_10_12_wire_logic_cluster/lc_1/in_2

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_iZ0Z_4
T_14_12_wire_logic_cluster/lc_4/out
T_13_12_lc_trk_g2_4
T_13_12_wire_logic_cluster/lc_5/in_1

T_14_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_4/in_1

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_iZ0Z_3
T_9_11_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g2_3
T_10_12_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_2/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_3/in_1

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_iZ0Z_3
T_14_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g2_3
T_13_12_wire_logic_cluster/lc_6/in_3

T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_3/in_1

End 

Net : button_debounce_counterZ0Z_11
T_12_24_wire_logic_cluster/lc_2/out
T_12_24_lc_trk_g1_2
T_12_24_wire_logic_cluster/lc_2/in_1

T_12_24_wire_logic_cluster/lc_2/out
T_11_24_lc_trk_g2_2
T_11_24_wire_logic_cluster/lc_5/in_1

End 

Net : spi_master_inst.sclk_gen_u0.un1_delay_count_start_i_0_sqmuxa_2_0_i_0_0
T_13_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_1/in_1

End 

Net : spi_master_inst.sclk_gen_u0.N_158_7_cascade_
T_13_12_wire_logic_cluster/lc_0/ltout
T_13_12_wire_logic_cluster/lc_1/in_2

End 

Net : un1_button_debounce_counter_cry_6
T_12_23_wire_logic_cluster/lc_5/cout
T_12_23_wire_logic_cluster/lc_6/in_3

Net : spi_master_inst.sclk_gen_u0.sclk_count_i_0_sqmuxa_i
T_6_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_3/in_0

T_6_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_5/in_0

T_6_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_7/in_0

T_6_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_2/in_0

T_6_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_4/in_0

T_6_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_6/in_0

T_6_10_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_7/in_3

T_6_10_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_3/in_3

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_iZ0Z_6
T_7_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g2_6
T_6_9_wire_logic_cluster/lc_0/in_0

T_7_9_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g1_6
T_7_8_wire_logic_cluster/lc_4/in_3

T_7_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_6/in_1

End 

Net : spi_master_inst.sclk_gen_u0.un1_sclk_count_start_i_cascade_
T_6_10_wire_logic_cluster/lc_6/ltout
T_6_10_wire_logic_cluster/lc_7/in_2

End 

Net : spi_master_inst.sclk_gen_u0.un1_sclk_count_start_ilto7_1
T_6_9_wire_logic_cluster/lc_0/out
T_6_10_lc_trk_g1_0
T_6_10_wire_logic_cluster/lc_6/in_3

End 

Net : un2_scounterdac_cry_5_THRU_CO
T_26_16_wire_logic_cluster/lc_5/out
T_25_16_sp4_h_l_2
T_24_16_lc_trk_g0_2
T_24_16_wire_logic_cluster/lc_0/in_0

End 

Net : N_8_cascade_
T_24_16_wire_logic_cluster/lc_6/ltout
T_24_16_wire_logic_cluster/lc_7/in_2

End 

Net : un2_scounterdac_cry_5
T_26_16_wire_logic_cluster/lc_4/cout
T_26_16_wire_logic_cluster/lc_5/in_3

Net : N_14_3_cascade_
T_24_16_wire_logic_cluster/lc_5/ltout
T_24_16_wire_logic_cluster/lc_6/in_2

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_iZ0Z_5
T_7_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g2_5
T_6_9_wire_logic_cluster/lc_0/in_1

T_7_9_wire_logic_cluster/lc_5/out
T_6_9_sp4_h_l_2
T_9_9_sp4_v_t_39
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_5/in_1

End 

Net : button_debounce_counterZ0Z_16
T_12_24_wire_logic_cluster/lc_7/out
T_11_24_lc_trk_g3_7
T_11_24_wire_logic_cluster/lc_0/in_0

T_12_24_wire_logic_cluster/lc_7/out
T_12_24_lc_trk_g3_7
T_12_24_wire_logic_cluster/lc_7/in_1

End 

Net : spi_master_inst.sclk_gen_u0.N_48
T_9_12_wire_logic_cluster/lc_3/out
T_10_12_lc_trk_g1_3
T_10_12_wire_logic_cluster/lc_3/in_3

End 

Net : spi_master_inst.sclk_gen_u0.N_5_cascade_
T_10_12_wire_logic_cluster/lc_3/ltout
T_10_12_wire_logic_cluster/lc_4/in_2

End 

Net : sRAM_pointer_read_cry_0
T_6_17_wire_logic_cluster/lc_0/cout
T_6_17_wire_logic_cluster/lc_1/in_3

Net : sCounterADC_cry_0
T_16_21_wire_logic_cluster/lc_0/cout
T_16_21_wire_logic_cluster/lc_1/in_3

Net : sRAM_pointer_write_cry_0
T_17_24_wire_logic_cluster/lc_0/cout
T_17_24_wire_logic_cluster/lc_1/in_3

Net : sCounter_cry_0
T_12_20_wire_logic_cluster/lc_0/cout
T_12_20_wire_logic_cluster/lc_1/in_3

Net : sCounterRAM_cry_0
T_11_22_wire_logic_cluster/lc_0/cout
T_11_22_wire_logic_cluster/lc_1/in_3

Net : spi_master_inst.sclk_gen_u0.sclk_count_iZ0Z_7
T_7_9_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g3_7
T_6_9_input_2_0
T_6_9_wire_logic_cluster/lc_0/in_2

T_7_9_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_7/in_1

End 

Net : button_debounce_counterZ0Z_12
T_12_24_wire_logic_cluster/lc_3/out
T_12_24_lc_trk_g1_3
T_12_24_wire_logic_cluster/lc_3/in_1

T_12_24_wire_logic_cluster/lc_3/out
T_11_24_lc_trk_g2_3
T_11_24_wire_logic_cluster/lc_5/in_0

End 

Net : sbuttonModeStatus_0_sqmuxa_15
T_11_24_wire_logic_cluster/lc_5/out
T_11_17_sp12_v_t_22
T_11_16_sp4_v_t_46
T_11_19_lc_trk_g0_6
T_11_19_wire_logic_cluster/lc_2/in_0

End 

Net : button_debounce_counterZ0Z_15
T_12_24_wire_logic_cluster/lc_6/out
T_11_24_lc_trk_g3_6
T_11_24_wire_logic_cluster/lc_0/in_1

T_12_24_wire_logic_cluster/lc_6/out
T_12_24_lc_trk_g1_6
T_12_24_wire_logic_cluster/lc_6/in_1

End 

Net : spi_slave_inst.data_in_reg_iZ0Z_3
T_15_18_wire_logic_cluster/lc_3/out
T_15_9_sp12_v_t_22
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_inst.data_in_reg_iZ0Z_6
T_15_18_wire_logic_cluster/lc_6/out
T_15_12_sp12_v_t_23
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_inst.data_in_reg_iZ0Z_0
T_15_18_wire_logic_cluster/lc_0/out
T_15_6_sp12_v_t_23
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_4/in_3

End 

Net : un1_button_debounce_counter_cry_5
T_12_23_wire_logic_cluster/lc_4/cout
T_12_23_wire_logic_cluster/lc_5/in_3

Net : spi_master_inst.sclk_gen_u0.spim_clk_state_iZ0Z_2
T_12_12_wire_logic_cluster/lc_2/out
T_7_12_sp12_h_l_0
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_3/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g0_2
T_13_12_wire_logic_cluster/lc_1/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_12_10_sp12_v_t_23
T_0_10_span12_horz_0
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_1
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_4/in_0

T_12_12_wire_logic_cluster/lc_2/out
T_10_12_sp4_h_l_1
T_10_12_lc_trk_g0_4
T_10_12_wire_logic_cluster/lc_5/in_1

T_12_12_wire_logic_cluster/lc_2/out
T_12_12_lc_trk_g3_2
T_12_12_wire_logic_cluster/lc_2/in_1

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_iZ0Z_4
T_7_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_4/in_1

T_7_9_wire_logic_cluster/lc_4/out
T_6_9_sp4_h_l_0
T_9_9_sp4_v_t_40
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_1/in_3

End 

Net : button_debounce_counterZ0Z_13
T_12_24_wire_logic_cluster/lc_4/out
T_11_24_lc_trk_g3_4
T_11_24_input_2_5
T_11_24_wire_logic_cluster/lc_5/in_2

T_12_24_wire_logic_cluster/lc_4/out
T_12_24_lc_trk_g3_4
T_12_24_wire_logic_cluster/lc_4/in_1

End 

Net : button_debounce_counterZ0Z_21
T_12_25_wire_logic_cluster/lc_4/out
T_11_25_sp4_h_l_0
T_14_21_sp4_v_t_43
T_13_22_lc_trk_g3_3
T_13_22_wire_logic_cluster/lc_3/in_1

T_12_25_wire_logic_cluster/lc_4/out
T_12_25_lc_trk_g3_4
T_12_25_wire_logic_cluster/lc_4/in_1

End 

Net : spi_master_inst.sclk_gen_u0.delay_clk_iZ0
T_12_12_wire_logic_cluster/lc_7/out
T_12_12_lc_trk_g1_7
T_12_12_wire_logic_cluster/lc_6/in_0

End 

Net : button_debounce_counterZ0Z_22
T_12_25_wire_logic_cluster/lc_5/out
T_10_25_sp4_h_l_7
T_13_21_sp4_v_t_42
T_13_22_lc_trk_g3_2
T_13_22_input_2_3
T_13_22_wire_logic_cluster/lc_3/in_2

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g1_5
T_12_25_wire_logic_cluster/lc_5/in_1

End 

Net : button_debounce_counterZ0Z_14
T_12_24_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g2_5
T_11_24_wire_logic_cluster/lc_0/in_3

T_12_24_wire_logic_cluster/lc_5/out
T_12_24_lc_trk_g1_5
T_12_24_wire_logic_cluster/lc_5/in_1

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_iZ0Z_2
T_9_11_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_1/in_0

T_9_11_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g0_2
T_9_12_input_2_2
T_9_12_wire_logic_cluster/lc_2/in_2

T_9_11_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g1_2
T_9_11_wire_logic_cluster/lc_2/in_1

End 

Net : g1_0_1_1_cascade_
T_11_20_wire_logic_cluster/lc_4/ltout
T_11_20_wire_logic_cluster/lc_5/in_2

End 

Net : RAM_DATA_cl_14Z0Z_15
T_14_26_wire_logic_cluster/lc_6/out
T_14_26_lc_trk_g2_6
T_14_26_wire_logic_cluster/lc_5/in_1

T_14_26_wire_logic_cluster/lc_6/out
T_14_20_sp12_v_t_23
T_15_32_sp12_h_l_0
T_24_32_sp4_h_l_11
T_27_32_sp4_v_t_41
T_27_33_lc_trk_g0_1
T_27_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : RAM_DATA_cl_11Z0Z_15
T_14_26_wire_logic_cluster/lc_4/out
T_14_26_lc_trk_g0_4
T_14_26_wire_logic_cluster/lc_3/in_1

T_14_26_wire_logic_cluster/lc_4/out
T_7_26_sp12_h_l_0
T_19_26_sp12_h_l_0
T_30_14_sp12_v_t_23
T_30_14_sp4_v_t_45
T_31_14_sp4_h_l_1
T_33_14_span4_vert_t_12
T_33_15_lc_trk_g1_4
T_33_15_wire_io_cluster/io_0/OUT_ENB

End 

Net : RAM_DATA_cl_6Z0Z_15
T_17_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_3/in_1

T_17_23_wire_logic_cluster/lc_4/out
T_18_23_sp4_h_l_8
T_22_23_sp4_h_l_4
T_26_23_sp4_h_l_0
T_30_23_sp4_h_l_0
T_33_19_span4_vert_t_14
T_33_15_span4_vert_t_14
T_33_16_lc_trk_g0_6
T_33_16_wire_io_cluster/io_1/OUT_ENB

End 

Net : RAM_DATA_cl_5Z0Z_15
T_17_23_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_1/in_1

T_17_23_wire_logic_cluster/lc_2/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_29_13_sp12_v_t_23
T_29_15_sp4_v_t_43
T_30_19_sp4_h_l_6
T_33_15_span4_vert_t_15
T_33_16_lc_trk_g0_7
T_33_16_wire_io_cluster/io_0/OUT_ENB

End 

Net : RAM_DATA_cl_7Z0Z_15
T_17_23_wire_logic_cluster/lc_6/out
T_17_23_lc_trk_g2_6
T_17_23_wire_logic_cluster/lc_5/in_1

T_17_23_wire_logic_cluster/lc_6/out
T_17_17_sp12_v_t_23
T_18_17_sp12_h_l_0
T_27_17_sp4_h_l_11
T_31_17_sp4_h_l_7
T_33_13_span4_vert_t_13
T_33_14_lc_trk_g1_5
T_33_14_wire_io_cluster/io_1/OUT_ENB

End 

Net : spi_master_inst.sclk_gen_u0.falling_count_start_iZ0
T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g0_1
T_13_12_wire_logic_cluster/lc_2/in_1

T_12_12_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_1/in_0

End 

Net : RAM_DATA_cl_8Z0Z_15
T_15_22_wire_logic_cluster/lc_6/out
T_15_22_lc_trk_g2_6
T_15_22_wire_logic_cluster/lc_5/in_3

T_15_22_wire_logic_cluster/lc_6/out
T_14_22_sp12_h_l_0
T_25_22_sp12_v_t_23
T_25_26_sp4_v_t_41
T_25_30_sp4_v_t_37
T_25_33_span4_horz_r_2
T_28_33_lc_trk_g0_6
T_28_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : RAM_DATA_cl_9Z0Z_15
T_15_22_wire_logic_cluster/lc_2/out
T_15_22_lc_trk_g0_2
T_15_22_wire_logic_cluster/lc_1/in_3

T_15_22_wire_logic_cluster/lc_2/out
T_15_20_sp12_v_t_23
T_16_32_sp12_h_l_0
T_23_32_sp4_h_l_9
T_27_32_sp4_h_l_5
T_30_32_sp4_v_t_47
T_30_33_lc_trk_g0_7
T_30_33_wire_io_cluster/io_0/OUT_ENB

End 

Net : RAM_DATA_cl_12Z0Z_15
T_14_26_wire_logic_cluster/lc_2/out
T_14_26_lc_trk_g2_2
T_14_26_wire_logic_cluster/lc_1/in_1

T_14_26_wire_logic_cluster/lc_2/out
T_15_26_sp4_h_l_4
T_18_26_sp4_v_t_44
T_19_30_sp4_h_l_9
T_23_30_sp4_h_l_0
T_27_30_sp4_h_l_0
T_30_30_sp4_v_t_40
T_30_33_lc_trk_g0_0
T_30_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : RAM_DATA_clZ0Z_15
T_15_22_wire_logic_cluster/lc_4/out
T_15_22_lc_trk_g0_4
T_15_22_wire_logic_cluster/lc_3/in_3

T_15_22_wire_logic_cluster/lc_4/out
T_16_22_sp12_h_l_0
T_27_22_sp12_v_t_23
T_27_26_sp4_v_t_41
T_27_30_sp4_v_t_37
T_27_33_span4_horz_r_2
T_29_33_lc_trk_g0_2
T_29_33_wire_io_cluster/io_1/OUT_ENB

End 

Net : spi_slave_inst.rx_done_reg3_iZ0
T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_1/in_1

End 

Net : un1_button_debounce_counter_cry_4
T_12_23_wire_logic_cluster/lc_3/cout
T_12_23_wire_logic_cluster/lc_4/in_3

Net : spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i6
T_6_10_wire_logic_cluster/lc_2/out
T_7_10_sp4_h_l_4
T_9_10_lc_trk_g3_1
T_9_10_wire_logic_cluster/lc_6/in_0

T_6_10_wire_logic_cluster/lc_2/out
T_7_10_sp4_h_l_4
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_7/in_0

T_6_10_wire_logic_cluster/lc_2/out
T_7_10_sp4_h_l_4
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_4/in_1

T_6_10_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g1_2
T_6_11_wire_logic_cluster/lc_1/in_0

T_6_10_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g0_2
T_6_11_wire_logic_cluster/lc_2/in_0

End 

Net : un1_scounterdac8_i_a2_1_2
T_24_17_wire_logic_cluster/lc_1/out
T_24_16_lc_trk_g1_1
T_24_16_wire_logic_cluster/lc_6/in_0

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_start_iZ0
T_12_12_wire_logic_cluster/lc_4/out
T_12_10_sp4_v_t_37
T_9_10_sp4_h_l_6
T_5_10_sp4_h_l_2
T_6_10_lc_trk_g2_2
T_6_10_wire_logic_cluster/lc_7/in_3

T_12_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_0
T_7_12_sp4_h_l_3
T_6_8_sp4_v_t_38
T_6_9_lc_trk_g3_6
T_6_9_wire_logic_cluster/lc_7/in_0

T_12_12_wire_logic_cluster/lc_4/out
T_11_12_sp4_h_l_0
T_7_12_sp4_h_l_3
T_6_8_sp4_v_t_38
T_6_9_lc_trk_g3_6
T_6_9_input_2_3
T_6_9_wire_logic_cluster/lc_3/in_2

T_12_12_wire_logic_cluster/lc_4/out
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_4/in_1

End 

Net : spi_master_inst.sclk_gen_u0.N_36_cascade_
T_10_12_wire_logic_cluster/lc_2/ltout
T_10_12_wire_logic_cluster/lc_3/in_2

End 

Net : sbuttonModeStatus_0_sqmuxa_14
T_11_24_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_37
T_11_18_sp4_v_t_45
T_11_19_lc_trk_g2_5
T_11_19_wire_logic_cluster/lc_2/in_1

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_iZ0Z_0
T_9_11_wire_logic_cluster/lc_0/out
T_10_12_lc_trk_g2_0
T_10_12_wire_logic_cluster/lc_1/in_3

T_9_11_wire_logic_cluster/lc_0/out
T_9_12_lc_trk_g0_0
T_9_12_wire_logic_cluster/lc_2/in_0

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_0/in_1

End 

Net : un1_button_debounce_counter_cry_3
T_12_23_wire_logic_cluster/lc_2/cout
T_12_23_wire_logic_cluster/lc_3/in_3

Net : spi_data_misoZ0Z_6
T_15_20_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_40
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_6/in_3

End 

Net : spi_slave_inst.data_in_reg_iZ0Z_1
T_15_18_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_39
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_1/in_3

End 

Net : spi_slave_inst.data_in_reg_iZ0Z_2
T_15_18_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_41
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_4/in_3

End 

Net : spi_data_misoZ0Z_7
T_15_20_wire_logic_cluster/lc_1/out
T_15_17_sp4_v_t_42
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_7/in_3

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_iZ0Z_1
T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_13_12_lc_trk_g1_7
T_13_12_wire_logic_cluster/lc_0/in_0

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_sp4_h_l_7
T_14_12_lc_trk_g0_2
T_14_12_wire_logic_cluster/lc_1/in_1

End 

Net : spi_master_inst.sclk_gen_u0.un1_sclk_count_start_i
T_6_10_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g0_6
T_6_9_wire_logic_cluster/lc_7/in_1

T_6_10_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g0_6
T_6_9_wire_logic_cluster/lc_3/in_1

End 

Net : sbuttonModeStatus_0_sqmuxa_13
T_13_22_wire_logic_cluster/lc_7/out
T_13_19_sp4_v_t_38
T_10_19_sp4_h_l_3
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_2/in_3

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_iZ0Z_1
T_6_9_wire_logic_cluster/lc_3/out
T_6_8_sp12_v_t_22
T_6_10_lc_trk_g3_5
T_6_10_input_2_6
T_6_10_wire_logic_cluster/lc_6/in_2

T_6_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_1/in_1

End 

Net : un1_button_debounce_counter_cry_2
T_12_23_wire_logic_cluster/lc_1/cout
T_12_23_wire_logic_cluster/lc_2/in_3

Net : sDAC_mem_pointer_0_cry_4
T_19_16_wire_logic_cluster/lc_3/cout
T_19_16_wire_logic_cluster/lc_4/in_3

End 

Net : spi_master_inst.spi_data_path_u1.tx_data_count_neg_sclk_i6_3_cascade_
T_6_10_wire_logic_cluster/lc_1/ltout
T_6_10_wire_logic_cluster/lc_2/in_2

End 

Net : spi_master_inst.sclk_gen_u0.div_clk_i2lto7_1
T_7_8_wire_logic_cluster/lc_4/out
T_7_6_sp4_v_t_37
T_8_10_sp4_h_l_0
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_1/in_0

End 

Net : sbuttonModeStatus_0_sqmuxa_17
T_12_19_wire_logic_cluster/lc_7/out
T_11_19_lc_trk_g2_7
T_11_19_wire_logic_cluster/lc_3/in_0

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_iZ0Z_2
T_7_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_4/in_0

T_7_9_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g1_2
T_6_10_wire_logic_cluster/lc_6/in_1

T_7_9_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_2/in_1

End 

Net : button_debounce_counterZ0Z_18
T_12_25_wire_logic_cluster/lc_1/out
T_12_21_sp4_v_t_39
T_12_17_sp4_v_t_40
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_7/in_1

T_12_25_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g3_1
T_12_25_wire_logic_cluster/lc_1/in_1

End 

Net : un1_button_debounce_counter_cry_1
T_12_23_wire_logic_cluster/lc_0/cout
T_12_23_wire_logic_cluster/lc_1/in_3

Net : button_debounce_counterZ0Z_20
T_12_25_wire_logic_cluster/lc_3/out
T_12_22_sp4_v_t_46
T_12_18_sp4_v_t_42
T_12_19_lc_trk_g3_2
T_12_19_input_2_7
T_12_19_wire_logic_cluster/lc_7/in_2

T_12_25_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g1_3
T_12_25_wire_logic_cluster/lc_3/in_1

End 

Net : sDAC_mem_pointer_0_cry_3
T_19_16_wire_logic_cluster/lc_2/cout
T_19_16_wire_logic_cluster/lc_3/in_3

Net : spi_master_inst.sclk_gen_u0.sclk_count_iZ0Z_3
T_7_9_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g1_3
T_7_8_input_2_4
T_7_8_wire_logic_cluster/lc_4/in_2

T_7_9_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_6/in_0

T_7_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_3/in_1

End 

Net : spi_master_inst.sclk_gen_u0.spi_start_iZ0
T_15_11_wire_logic_cluster/lc_4/out
T_14_11_sp4_h_l_0
T_13_11_sp4_v_t_43
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_1/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_8
T_12_11_sp4_h_l_4
T_11_11_sp4_v_t_47
T_10_12_lc_trk_g3_7
T_10_12_wire_logic_cluster/lc_3/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_3
T_9_11_sp4_v_t_44
T_9_12_lc_trk_g3_4
T_9_12_wire_logic_cluster/lc_5/in_0

T_15_11_wire_logic_cluster/lc_4/out
T_16_11_sp4_h_l_8
T_12_11_sp4_h_l_4
T_11_11_sp4_v_t_47
T_10_12_lc_trk_g3_7
T_10_12_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_4/out
T_14_11_sp4_h_l_0
T_10_11_sp4_h_l_3
T_9_11_sp4_v_t_44
T_9_12_lc_trk_g3_4
T_9_12_wire_logic_cluster/lc_4/in_3

End 

Net : spi_master_inst.sclk_gen_u0.spim_clk_state_iZ0Z_4
T_9_12_wire_logic_cluster/lc_4/out
T_8_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_13_12_lc_trk_g3_0
T_13_12_wire_logic_cluster/lc_1/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_8_12_sp4_h_l_0
T_12_12_sp4_h_l_8
T_12_12_lc_trk_g1_5
T_12_12_input_2_4
T_12_12_wire_logic_cluster/lc_4/in_2

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g1_4
T_10_12_wire_logic_cluster/lc_3/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g0_4
T_9_12_wire_logic_cluster/lc_4/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g0_4
T_9_12_wire_logic_cluster/lc_5/in_1

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g1_4
T_10_12_input_2_7
T_10_12_wire_logic_cluster/lc_7/in_2

End 

Net : button_debounce_counterZ0Z_19
T_12_25_wire_logic_cluster/lc_2/out
T_12_15_sp12_v_t_23
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_7/in_0

T_12_25_wire_logic_cluster/lc_2/out
T_12_25_lc_trk_g1_2
T_12_25_wire_logic_cluster/lc_2/in_1

End 

Net : spi_master_inst.sclk_gen_u0.spim_clk_state_i_ns_i_o2_2_4_cascade_
T_9_12_wire_logic_cluster/lc_2/ltout
T_9_12_wire_logic_cluster/lc_3/in_2

End 

Net : sDAC_mem_pointer_0_cry_2
T_19_16_wire_logic_cluster/lc_1/cout
T_19_16_wire_logic_cluster/lc_2/in_3

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_iZ0Z_2
T_14_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g2_2
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_2/in_1

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_iZ0Z_0
T_6_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g0_7
T_7_9_wire_logic_cluster/lc_0/in_1

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_i_s_1
T_7_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g2_1
T_6_9_wire_logic_cluster/lc_3/in_0

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_i_cry_0
T_7_9_wire_logic_cluster/lc_0/cout
T_7_9_wire_logic_cluster/lc_1/in_3

Net : bfn_22_11_0_
T_26_17_wire_logic_cluster/carry_in_mux/cout
T_26_17_wire_logic_cluster/lc_0/in_3

End 

Net : button_debounce_counterZ0Z_17
T_12_25_wire_logic_cluster/lc_0/out
T_12_25_lc_trk_g3_0
T_12_25_wire_logic_cluster/lc_0/in_1

T_12_25_wire_logic_cluster/lc_0/out
T_12_13_sp12_v_t_23
T_12_19_lc_trk_g2_4
T_12_19_wire_logic_cluster/lc_7/in_3

End 

Net : spi_master_inst.sclk_gen_u0.falling_count_start_i_i
T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_14_12_lc_trk_g2_1
T_14_12_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_14_12_lc_trk_g2_1
T_14_12_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_14_12_lc_trk_g2_1
T_14_12_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_0/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_2/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_4/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_sp4_h_l_9
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_7/in_1

End 

Net : sDAC_dataZ0Z_10
T_20_18_wire_logic_cluster/lc_6/out
T_20_12_sp12_v_t_23
T_20_12_sp4_v_t_45
T_17_12_sp4_h_l_8
T_16_8_sp4_v_t_36
T_16_11_lc_trk_g1_4
T_16_11_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_mem_pointer_0_cry_1
T_19_16_wire_logic_cluster/lc_0/cout
T_19_16_wire_logic_cluster/lc_1/in_3

Net : sDAC_dataZ0Z_8
T_21_15_wire_logic_cluster/lc_6/out
T_21_9_sp12_v_t_23
T_21_11_sp4_v_t_43
T_18_11_sp4_h_l_0
T_14_11_sp4_h_l_3
T_16_11_lc_trk_g3_6
T_16_11_wire_logic_cluster/lc_6/in_3

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_6
T_14_12_wire_logic_cluster/lc_6/cout
T_14_12_wire_logic_cluster/lc_7/in_3

End 

Net : spi_master_inst.sclk_gen_u0.N_48_cascade_
T_9_12_wire_logic_cluster/lc_3/ltout
T_9_12_wire_logic_cluster/lc_4/in_2

End 

Net : spi_slave_inst.tx_done_reg1_iZ0
T_15_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_2/in_3

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_5
T_14_12_wire_logic_cluster/lc_5/cout
T_14_12_wire_logic_cluster/lc_6/in_3

Net : spi_master_inst.sclk_gen_u0.spim_clk_state_iZ0Z_0
T_9_12_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_3/in_1

T_9_12_wire_logic_cluster/lc_1/out
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_1/in_1

End 

Net : sDAC_dataZ0Z_11
T_19_18_wire_logic_cluster/lc_3/out
T_20_18_sp4_h_l_6
T_16_18_sp4_h_l_2
T_15_14_sp4_v_t_42
T_15_10_sp4_v_t_38
T_14_11_lc_trk_g2_6
T_14_11_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_dataZ0Z_12
T_19_18_wire_logic_cluster/lc_4/out
T_20_18_sp4_h_l_8
T_16_18_sp4_h_l_4
T_15_14_sp4_v_t_44
T_15_10_sp4_v_t_40
T_14_11_lc_trk_g3_0
T_14_11_wire_logic_cluster/lc_4/in_3

End 

Net : sDAC_dataZ0Z_3
T_21_18_wire_logic_cluster/lc_6/out
T_20_18_sp4_h_l_4
T_19_14_sp4_v_t_41
T_16_14_sp4_h_l_4
T_15_10_sp4_v_t_41
T_14_11_lc_trk_g3_1
T_14_11_wire_logic_cluster/lc_5/in_3

End 

Net : spi_master_inst.sclk_gen_u0.spim_clk_state_iZ0Z_3
T_10_12_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g2_7
T_10_12_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g1_7
T_11_12_wire_logic_cluster/lc_3/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g2_7
T_10_12_wire_logic_cluster/lc_7/in_0

End 

Net : spi_master_inst.sclk_gen_u0.spim_clk_state_iZ0Z_1
T_10_12_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g2_5
T_10_12_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_5/out
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_1/in_1

T_10_12_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g2_5
T_10_12_input_2_5
T_10_12_wire_logic_cluster/lc_5/in_2

End 

Net : sDAC_dataZ0Z_1
T_19_18_wire_logic_cluster/lc_2/out
T_19_15_sp4_v_t_44
T_19_11_sp4_v_t_40
T_16_11_sp4_h_l_11
T_12_11_sp4_h_l_7
T_14_11_lc_trk_g2_2
T_14_11_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_dataZ0Z_6
T_22_15_wire_logic_cluster/lc_6/out
T_22_15_sp4_h_l_1
T_18_15_sp4_h_l_9
T_17_11_sp4_v_t_44
T_14_11_sp4_h_l_9
T_14_11_lc_trk_g1_4
T_14_11_wire_logic_cluster/lc_0/in_3

End 

Net : sDAC_dataZ0Z_15
T_19_18_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_38
T_16_15_sp4_h_l_3
T_15_11_sp4_v_t_38
T_12_11_sp4_h_l_9
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_7/in_3

End 

Net : sDAC_dataZ0Z_14
T_19_18_wire_logic_cluster/lc_6/out
T_19_15_sp4_v_t_36
T_16_15_sp4_h_l_1
T_15_11_sp4_v_t_36
T_12_11_sp4_h_l_1
T_14_11_lc_trk_g3_4
T_14_11_wire_logic_cluster/lc_6/in_3

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_i_cry_6
T_9_11_wire_logic_cluster/lc_6/cout
T_9_11_wire_logic_cluster/lc_7/in_3

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_i_cry_6
T_7_9_wire_logic_cluster/lc_6/cout
T_7_9_wire_logic_cluster/lc_7/in_3

End 

Net : spi_master_inst.spi_data_path_u1.tx_done_neg_sclk_iZ0
T_9_10_wire_logic_cluster/lc_4/out
T_10_10_sp12_h_l_0
T_13_10_sp4_h_l_5
T_16_10_sp4_v_t_47
T_15_11_lc_trk_g3_7
T_15_11_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g0_4
T_9_10_input_2_4
T_9_10_wire_logic_cluster/lc_4/in_2

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_4
T_14_12_wire_logic_cluster/lc_4/cout
T_14_12_wire_logic_cluster/lc_5/in_3

Net : spi_master_inst.sclk_gen_u0.spim_clk_state_i_ns_i_o2_2_4
T_9_12_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g3_2
T_9_12_wire_logic_cluster/lc_1/in_0

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_start_i_i
T_10_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_1/in_0

T_10_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_3/in_0

T_10_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_5/in_0

T_10_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_6/in_0

T_10_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_0/in_0

T_10_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_2/in_0

T_10_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_4/in_0

T_10_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_7/in_1

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_start_iZ0
T_10_12_wire_logic_cluster/lc_4/out
T_10_11_lc_trk_g0_4
T_10_11_wire_logic_cluster/lc_5/in_3

T_10_12_wire_logic_cluster/lc_4/out
T_10_12_lc_trk_g3_4
T_10_12_wire_logic_cluster/lc_4/in_1

End 

Net : sbuttonModeStatusZ0
T_11_19_wire_logic_cluster/lc_3/out
T_11_19_sp4_h_l_11
T_10_15_sp4_v_t_41
T_10_11_sp4_v_t_41
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_7/in_1

T_11_19_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g1_3
T_11_19_wire_logic_cluster/lc_3/in_1

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_i_cry_5
T_9_11_wire_logic_cluster/lc_5/cout
T_9_11_wire_logic_cluster/lc_6/in_3

Net : un2_scounterdac_cry_6
T_26_16_wire_logic_cluster/lc_5/cout
T_26_16_wire_logic_cluster/lc_6/in_3

Net : spi_master_inst.sclk_gen_u0.sclk_count_i_cry_5
T_7_9_wire_logic_cluster/lc_5/cout
T_7_9_wire_logic_cluster/lc_6/in_3

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_3
T_14_12_wire_logic_cluster/lc_3/cout
T_14_12_wire_logic_cluster/lc_4/in_3

Net : spi_master_inst.sclk_gen_u0.sclk_count_i_s_0
T_7_9_wire_logic_cluster/lc_0/out
T_6_9_lc_trk_g3_0
T_6_9_input_2_7
T_6_9_wire_logic_cluster/lc_7/in_2

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_6
T_14_11_wire_logic_cluster/lc_0/out
T_11_11_sp12_h_l_0
T_0_11_span12_horz_4
T_6_11_lc_trk_g1_0
T_6_11_wire_logic_cluster/lc_7/in_0

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_i_cry_4
T_7_9_wire_logic_cluster/lc_4/cout
T_7_9_wire_logic_cluster/lc_5/in_3

Net : spi_master_inst.sclk_gen_u0.delay_count_i_cry_4
T_9_11_wire_logic_cluster/lc_4/cout
T_9_11_wire_logic_cluster/lc_5/in_3

Net : sDAC_dataZ0Z_9
T_20_16_wire_logic_cluster/lc_2/out
T_20_13_sp4_v_t_44
T_17_13_sp4_h_l_3
T_16_9_sp4_v_t_38
T_16_11_lc_trk_g3_3
T_16_11_wire_logic_cluster/lc_7/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_13
T_16_11_wire_logic_cluster/lc_1/out
T_17_11_sp4_h_l_2
T_13_11_sp4_h_l_10
T_12_7_sp4_v_t_38
T_12_10_lc_trk_g0_6
T_12_10_wire_logic_cluster/lc_7/in_3

End 

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_2
T_14_12_wire_logic_cluster/lc_2/cout
T_14_12_wire_logic_cluster/lc_3/in_3

Net : sDAC_dataZ0Z_13
T_19_18_wire_logic_cluster/lc_5/out
T_19_11_sp12_v_t_22
T_8_11_sp12_h_l_1
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_1/in_3

End 

Net : sDAC_dataZ0Z_4
T_21_17_wire_logic_cluster/lc_6/out
T_21_11_sp12_v_t_23
T_10_11_sp12_h_l_0
T_16_11_lc_trk_g0_7
T_16_11_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_spi_startZ0
T_24_16_wire_logic_cluster/lc_7/out
T_24_11_sp12_v_t_22
T_13_11_sp12_h_l_1
T_15_11_lc_trk_g1_6
T_15_11_wire_logic_cluster/lc_0/in_3

T_24_16_wire_logic_cluster/lc_7/out
T_24_11_sp12_v_t_22
T_13_11_sp12_h_l_1
T_15_11_lc_trk_g1_6
T_15_11_wire_logic_cluster/lc_4/in_3

T_24_16_wire_logic_cluster/lc_7/out
T_24_16_lc_trk_g2_7
T_24_16_wire_logic_cluster/lc_7/in_0

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_i_cry_3
T_9_11_wire_logic_cluster/lc_3/cout
T_9_11_wire_logic_cluster/lc_4/in_3

Net : spi_master_inst.sclk_gen_u0.sclk_count_i_cry_3
T_7_9_wire_logic_cluster/lc_3/cout
T_7_9_wire_logic_cluster/lc_4/in_3

Net : un2_scounterdac_cry_4
T_26_16_wire_logic_cluster/lc_3/cout
T_26_16_wire_logic_cluster/lc_4/in_3

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_1
T_14_12_wire_logic_cluster/lc_1/cout
T_14_12_wire_logic_cluster/lc_2/in_3

Net : un2_scounterdac_cry_3
T_26_16_wire_logic_cluster/lc_2/cout
T_26_16_wire_logic_cluster/lc_3/in_3

Net : spi_master_inst.sclk_gen_u0.sclk_count_i_cry_2
T_7_9_wire_logic_cluster/lc_2/cout
T_7_9_wire_logic_cluster/lc_3/in_3

Net : spi_master_inst.sclk_gen_u0.delay_count_i_cry_2
T_9_11_wire_logic_cluster/lc_2/cout
T_9_11_wire_logic_cluster/lc_3/in_3

Net : spi_master_inst.spi_data_path_u1.tx_ready_iZ0
T_15_11_wire_logic_cluster/lc_0/out
T_15_11_sp4_h_l_5
T_14_7_sp4_v_t_47
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_2/cen

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_sp4_h_l_5
T_14_7_sp4_v_t_47
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_2/cen

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_sp4_h_l_5
T_14_7_sp4_v_t_47
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_2/cen

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_sp4_h_l_5
T_14_7_sp4_v_t_47
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_2/cen

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_sp4_h_l_5
T_14_7_sp4_v_t_47
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_2/cen

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_sp4_h_l_5
T_14_7_sp4_v_t_47
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_2/cen

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_sp4_h_l_5
T_14_7_sp4_v_t_47
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_2/cen

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_sp4_h_l_5
T_14_7_sp4_v_t_47
T_14_11_lc_trk_g0_2
T_14_11_wire_logic_cluster/lc_2/cen

T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_7/cen

T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_7/cen

T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_7/cen

T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_7/cen

T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_7/cen

T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_7/cen

T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_7/cen

T_15_11_wire_logic_cluster/lc_0/out
T_12_11_sp12_h_l_0
T_16_11_lc_trk_g1_3
T_16_11_wire_logic_cluster/lc_7/cen

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g0_0
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_9
T_16_11_wire_logic_cluster/lc_7/out
T_14_11_sp4_h_l_11
T_13_7_sp4_v_t_41
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_3/in_3

End 

Net : sDAC_dataZ0Z_2
T_15_8_wire_logic_cluster/lc_1/out
T_15_8_sp4_h_l_7
T_14_8_sp4_v_t_42
T_14_11_lc_trk_g1_2
T_14_11_wire_logic_cluster/lc_2/in_3

End 

Net : sDAC_dataZ0Z_5
T_18_13_wire_logic_cluster/lc_6/out
T_18_13_sp4_h_l_1
T_17_9_sp4_v_t_36
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_3/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_1
T_14_11_wire_logic_cluster/lc_1/out
T_14_11_sp4_h_l_7
T_13_7_sp4_v_t_42
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_6/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_8
T_16_11_wire_logic_cluster/lc_6/out
T_16_10_sp4_v_t_44
T_13_10_sp4_h_l_3
T_12_10_lc_trk_g0_3
T_12_10_wire_logic_cluster/lc_2/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_0
T_16_11_wire_logic_cluster/lc_4/out
T_16_10_sp4_v_t_40
T_13_10_sp4_h_l_11
T_12_10_lc_trk_g1_3
T_12_10_wire_logic_cluster/lc_1/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_14
T_14_11_wire_logic_cluster/lc_6/out
T_14_9_sp4_v_t_41
T_11_9_sp4_h_l_4
T_12_9_lc_trk_g2_4
T_12_9_wire_logic_cluster/lc_1/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_7
T_16_11_wire_logic_cluster/lc_5/out
T_16_10_sp4_v_t_42
T_13_10_sp4_h_l_7
T_12_10_lc_trk_g1_7
T_12_10_wire_logic_cluster/lc_5/in_3

End 

Net : sDAC_dataZ0Z_7
T_19_13_wire_logic_cluster/lc_6/out
T_19_11_sp4_v_t_41
T_16_11_sp4_h_l_10
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_5/in_3

End 

Net : spi_master_inst.sclk_gen_u0.sclk_count_i_cry_1
T_7_9_wire_logic_cluster/lc_1/cout
T_7_9_wire_logic_cluster/lc_2/in_3

Net : un2_scounterdac_cry_2
T_26_16_wire_logic_cluster/lc_1/cout
T_26_16_wire_logic_cluster/lc_2/in_3

Net : spi_master_inst.sclk_gen_u0.delay_count_i_cry_1
T_9_11_wire_logic_cluster/lc_1/cout
T_9_11_wire_logic_cluster/lc_2/in_3

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_5
T_16_11_wire_logic_cluster/lc_3/out
T_10_11_sp12_h_l_1
T_13_11_lc_trk_g0_1
T_13_11_wire_logic_cluster/lc_4/in_1

End 

Net : spi_master_inst.sclk_gen_u0.delay_count_i_cry_0
T_9_11_wire_logic_cluster/lc_0/cout
T_9_11_wire_logic_cluster/lc_1/in_3

Net : spi_master_inst.sclk_gen_u0.clk_falling_count_i_cry_0
T_14_12_wire_logic_cluster/lc_0/cout
T_14_12_wire_logic_cluster/lc_1/in_3

Net : un2_scounterdac_cry_1
T_26_16_wire_logic_cluster/lc_0/cout
T_26_16_wire_logic_cluster/lc_1/in_3

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_10
T_16_11_wire_logic_cluster/lc_0/out
T_13_11_sp12_h_l_0
T_13_11_lc_trk_g1_3
T_13_11_wire_logic_cluster/lc_7/in_3

End 

Net : spi_master_inst.sclk_gen_u0.N_1666_cascade_
T_9_12_wire_logic_cluster/lc_0/ltout
T_9_12_wire_logic_cluster/lc_1/in_2

End 

Net : sDAC_dataZ0Z_0
T_16_8_wire_logic_cluster/lc_4/out
T_16_7_sp4_v_t_40
T_16_11_lc_trk_g0_5
T_16_11_wire_logic_cluster/lc_4/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_4
T_16_11_wire_logic_cluster/lc_2/out
T_14_11_sp4_h_l_1
T_13_11_lc_trk_g1_1
T_13_11_wire_logic_cluster/lc_3/in_3

End 

Net : spi_master_inst.spi_data_path_u1.tx_done_reg3_iZ0
T_15_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_0/in_0

End 

Net : spi_master_inst.spi_data_path_u1.tx_done_reg2_iZ0
T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_0/in_1

End 

Net : spi_master_inst.spi_data_path_u1.tx_done_reg1_iZ0
T_15_11_wire_logic_cluster/lc_3/out
T_15_11_lc_trk_g0_3
T_15_11_wire_logic_cluster/lc_2/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_3
T_14_11_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_2/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_2
T_14_11_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g2_2
T_13_11_wire_logic_cluster/lc_1/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_15
T_14_11_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g3_7
T_13_11_wire_logic_cluster/lc_5/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_12
T_14_11_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g3_4
T_13_11_wire_logic_cluster/lc_0/in_3

End 

Net : spi_master_inst.spi_data_path_u1.data_inZ0Z_11
T_14_11_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g2_3
T_13_11_wire_logic_cluster/lc_6/in_3

End 

Net : spi_slave_inst.tx_data_count_neg_sclk_i6_3_cascade_
T_18_8_wire_logic_cluster/lc_1/ltout
T_18_8_wire_logic_cluster/lc_2/in_2

End 

Net : spi_slave_inst.tx_data_count_neg_sclk_i6
T_18_8_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g0_2
T_18_8_input_2_0
T_18_8_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_2/out
T_19_8_lc_trk_g1_2
T_19_8_wire_logic_cluster/lc_1/in_0

T_18_8_wire_logic_cluster/lc_2/out
T_19_8_lc_trk_g0_2
T_19_8_wire_logic_cluster/lc_0/in_0

T_18_8_wire_logic_cluster/lc_2/out
T_19_8_lc_trk_g0_2
T_19_8_wire_logic_cluster/lc_2/in_0

End 

Net : spi_slave_inst.tx_data_count_neg_sclk_i_RNI0OVC1Z0Z_1
T_18_8_wire_logic_cluster/lc_0/out
T_19_8_lc_trk_g0_0
T_19_8_input_2_0
T_19_8_wire_logic_cluster/lc_0/in_2

T_18_8_wire_logic_cluster/lc_0/out
T_19_8_lc_trk_g1_0
T_19_8_wire_logic_cluster/lc_0/in_3

End 

Net : spi_slave_inst.tx_data_count_neg_sclk_iZ0Z_4
T_19_8_wire_logic_cluster/lc_4/out
T_18_8_lc_trk_g3_4
T_18_8_wire_logic_cluster/lc_1/in_0

T_19_8_wire_logic_cluster/lc_4/out
T_19_8_lc_trk_g3_4
T_19_8_wire_logic_cluster/lc_4/in_1

End 

Net : spi_slave_inst.un1_tx_data_count_neg_sclk_i_cry_4
T_19_8_wire_logic_cluster/lc_4/cout
T_19_8_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_inst.tx_data_count_neg_sclk_iZ0Z_3
T_19_8_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_1/in_1

T_19_8_wire_logic_cluster/lc_3/out
T_19_8_lc_trk_g1_3
T_19_8_wire_logic_cluster/lc_3/in_1

End 

Net : spi_slave_inst.tx_data_count_neg_sclk_iZ0Z_0
T_19_8_wire_logic_cluster/lc_0/out
T_18_8_lc_trk_g3_0
T_18_8_input_2_1
T_18_8_wire_logic_cluster/lc_1/in_2

T_19_8_wire_logic_cluster/lc_0/out
T_19_8_lc_trk_g3_0
T_19_8_wire_logic_cluster/lc_0/in_1

T_19_8_wire_logic_cluster/lc_0/out
T_19_8_sp4_h_l_5
T_18_8_sp4_v_t_40
T_15_12_sp4_h_l_5
T_15_12_lc_trk_g1_0
T_15_12_wire_logic_cluster/lc_6/in_3

End 

Net : spi_slave_inst.un23_i_ssn_3_cascade_
T_14_9_wire_logic_cluster/lc_4/ltout
T_14_9_wire_logic_cluster/lc_5/in_2

End 

Net : spi_slave_inst.rx_data_count_pos_sclk_i_1_sqmuxa
T_14_9_wire_logic_cluster/lc_6/out
T_13_9_lc_trk_g2_6
T_13_9_input_2_0
T_13_9_wire_logic_cluster/lc_0/in_2

T_14_9_wire_logic_cluster/lc_6/out
T_13_10_lc_trk_g0_6
T_13_10_wire_logic_cluster/lc_5/in_1

End 

Net : spi_slave_inst.rx_data_count_pos_sclk_iZ0Z_3
T_13_9_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g1_3
T_14_9_wire_logic_cluster/lc_4/in_0

T_13_9_wire_logic_cluster/lc_3/out
T_13_9_lc_trk_g1_3
T_13_9_wire_logic_cluster/lc_3/in_1

End 

Net : spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_0
T_13_9_wire_logic_cluster/lc_0/cout
T_13_9_wire_logic_cluster/lc_1/in_3

Net : spi_slave_inst.un23_i_ssn_cascade_
T_14_9_wire_logic_cluster/lc_5/ltout
T_14_9_wire_logic_cluster/lc_6/in_2

End 

Net : spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_1_THRU_CO
T_13_9_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g1_2
T_13_10_wire_logic_cluster/lc_4/in_3

End 

Net : spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_0_THRU_CO
T_13_9_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g0_1
T_13_10_wire_logic_cluster/lc_0/in_1

End 

Net : spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_1
T_13_9_wire_logic_cluster/lc_1/cout
T_13_9_wire_logic_cluster/lc_2/in_3

Net : spi_slave_inst.rx_data_count_pos_sclk_iZ0Z_1
T_13_10_wire_logic_cluster/lc_0/out
T_14_9_lc_trk_g3_0
T_14_9_wire_logic_cluster/lc_4/in_1

T_13_10_wire_logic_cluster/lc_0/out
T_13_9_lc_trk_g0_0
T_13_9_wire_logic_cluster/lc_1/in_1

T_13_10_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g0_0
T_13_10_input_2_0
T_13_10_wire_logic_cluster/lc_0/in_2

End 

Net : spi_slave_inst.tx_data_count_neg_sclk_iZ0Z_5
T_19_8_wire_logic_cluster/lc_5/out
T_18_8_lc_trk_g3_5
T_18_8_wire_logic_cluster/lc_1/in_3

T_19_8_wire_logic_cluster/lc_5/out
T_19_8_lc_trk_g3_5
T_19_8_wire_logic_cluster/lc_5/in_1

End 

Net : spi_slave_inst.un1_tx_data_count_neg_sclk_i_cry_3
T_19_8_wire_logic_cluster/lc_3/cout
T_19_8_wire_logic_cluster/lc_4/in_3

Net : spi_slave_inst.rx_data_count_pos_sclk_iZ0Z_0
T_13_10_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g3_5
T_14_9_input_2_4
T_14_9_wire_logic_cluster/lc_4/in_2

T_13_10_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g0_5
T_13_9_wire_logic_cluster/lc_0/in_1

T_13_10_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g2_5
T_13_10_input_2_5
T_13_10_wire_logic_cluster/lc_5/in_2

End 

Net : spi_slave_inst.rx_data_count_pos_sclk_iZ0Z_4
T_13_9_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g1_4
T_14_9_wire_logic_cluster/lc_4/in_3

T_13_9_wire_logic_cluster/lc_4/out
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_4/in_1

End 

Net : spi_slave_inst.un1_tx_data_count_neg_sclk_i_cry_2
T_19_8_wire_logic_cluster/lc_2/cout
T_19_8_wire_logic_cluster/lc_3/in_3

Net : spi_slave_inst.tx_data_count_neg_sclk_iZ0Z_2
T_19_8_wire_logic_cluster/lc_2/out
T_18_8_lc_trk_g2_2
T_18_8_wire_logic_cluster/lc_2/in_0

T_19_8_wire_logic_cluster/lc_2/out
T_19_8_lc_trk_g3_2
T_19_8_wire_logic_cluster/lc_2/in_1

T_19_8_wire_logic_cluster/lc_2/out
T_19_7_sp4_v_t_36
T_16_11_sp4_h_l_1
T_15_11_lc_trk_g0_1
T_15_11_wire_logic_cluster/lc_7/in_0

T_19_8_wire_logic_cluster/lc_2/out
T_19_7_sp4_v_t_36
T_16_11_sp4_h_l_1
T_15_11_sp4_v_t_42
T_15_12_lc_trk_g3_2
T_15_12_wire_logic_cluster/lc_2/in_3

T_19_8_wire_logic_cluster/lc_2/out
T_19_7_sp4_v_t_36
T_16_11_sp4_h_l_1
T_15_11_sp4_v_t_42
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_0/in_3

T_19_8_wire_logic_cluster/lc_2/out
T_19_7_sp4_v_t_36
T_16_11_sp4_h_l_1
T_15_11_sp4_v_t_42
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_3/in_0

End 

Net : spi_slave_inst.tx_data_count_neg_sclk_iZ0Z_1
T_19_8_wire_logic_cluster/lc_1/out
T_18_8_lc_trk_g2_1
T_18_8_wire_logic_cluster/lc_2/in_3

T_19_8_wire_logic_cluster/lc_1/out
T_19_8_lc_trk_g3_1
T_19_8_wire_logic_cluster/lc_1/in_1

T_19_8_wire_logic_cluster/lc_1/out
T_19_8_sp4_h_l_7
T_18_8_sp4_v_t_36
T_15_12_sp4_h_l_1
T_15_12_lc_trk_g0_4
T_15_12_wire_logic_cluster/lc_5/in_3

T_19_8_wire_logic_cluster/lc_1/out
T_19_8_sp4_h_l_7
T_18_8_sp4_v_t_36
T_15_12_sp4_h_l_1
T_15_12_lc_trk_g0_4
T_15_12_wire_logic_cluster/lc_3/in_3

End 

Net : spi_slave_inst.un1_tx_data_count_neg_sclk_i_cry_1
T_19_8_wire_logic_cluster/lc_1/cout
T_19_8_wire_logic_cluster/lc_2/in_3

Net : spi_slave_inst.rx_data_count_pos_sclk_iZ0Z_2
T_13_10_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g2_4
T_14_9_wire_logic_cluster/lc_5/in_3

T_13_10_wire_logic_cluster/lc_4/out
T_13_9_lc_trk_g1_4
T_13_9_wire_logic_cluster/lc_2/in_1

T_13_10_wire_logic_cluster/lc_4/out
T_13_10_lc_trk_g0_4
T_13_10_input_2_4
T_13_10_wire_logic_cluster/lc_4/in_2

T_13_10_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_0/in_3

End 

Net : spi_slave_inst.rx_data_count_pos_sclk_iZ0Z_5
T_13_9_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g1_5
T_14_9_wire_logic_cluster/lc_5/in_1

T_13_9_wire_logic_cluster/lc_5/out
T_13_9_lc_trk_g3_5
T_13_9_wire_logic_cluster/lc_5/in_1

T_13_9_wire_logic_cluster/lc_5/out
T_14_10_lc_trk_g2_5
T_14_10_wire_logic_cluster/lc_0/in_1

End 

Net : spi_slave_inst.un1_tx_data_count_neg_sclk_i_cry_0
T_19_8_wire_logic_cluster/lc_0/cout
T_19_8_wire_logic_cluster/lc_1/in_3

Net : spi_slave_inst.rx_data_count_neg_sclk_iZ0Z_4
T_14_8_wire_logic_cluster/lc_4/out
T_14_9_lc_trk_g0_4
T_14_9_wire_logic_cluster/lc_0/in_0

T_14_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g3_4
T_14_8_wire_logic_cluster/lc_4/in_1

End 

Net : spi_slave_inst.rx_data_count_neg_sclk_i6_3_cascade_
T_14_9_wire_logic_cluster/lc_0/ltout
T_14_9_wire_logic_cluster/lc_1/in_2

End 

Net : spi_slave_inst.rx_data_count_neg_sclk_i6_cascade_
T_14_9_wire_logic_cluster/lc_1/ltout
T_14_9_wire_logic_cluster/lc_2/in_2

End 

Net : spi_slave_inst.rx_data_count_neg_sclk_i_RNIKVPI3Z0Z_5
T_14_9_wire_logic_cluster/lc_2/out
T_14_8_lc_trk_g0_2
T_14_8_input_2_0
T_14_8_wire_logic_cluster/lc_0/in_2

T_14_9_wire_logic_cluster/lc_2/out
T_14_8_lc_trk_g1_2
T_14_8_wire_logic_cluster/lc_0/in_3

End 

Net : spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_4
T_13_9_wire_logic_cluster/lc_4/cout
T_13_9_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4
T_14_8_wire_logic_cluster/lc_4/cout
T_14_8_wire_logic_cluster/lc_5/in_3

End 

Net : spi_slave_inst.rx_data_count_neg_sclk_iZ0Z_1
T_14_8_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g0_1
T_14_9_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g3_1
T_14_8_wire_logic_cluster/lc_1/in_1

End 

Net : spi_slave_inst.rx_data_count_neg_sclk_iZ0Z_0
T_14_8_wire_logic_cluster/lc_0/out
T_14_9_lc_trk_g0_0
T_14_9_input_2_0
T_14_9_wire_logic_cluster/lc_0/in_2

T_14_8_wire_logic_cluster/lc_0/out
T_14_8_lc_trk_g1_0
T_14_8_wire_logic_cluster/lc_0/in_1

End 

Net : spi_slave_inst.rx_data_count_neg_sclk_iZ0Z_3
T_14_8_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g0_3
T_14_9_wire_logic_cluster/lc_0/in_3

T_14_8_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g1_3
T_14_8_wire_logic_cluster/lc_3/in_1

End 

Net : spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_3
T_13_9_wire_logic_cluster/lc_3/cout
T_13_9_wire_logic_cluster/lc_4/in_3

Net : spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3
T_14_8_wire_logic_cluster/lc_3/cout
T_14_8_wire_logic_cluster/lc_4/in_3

Net : spi_slave_inst.un1_rx_data_count_pos_sclk_i_cry_2
T_13_9_wire_logic_cluster/lc_2/cout
T_13_9_wire_logic_cluster/lc_3/in_3

Net : spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2
T_14_8_wire_logic_cluster/lc_2/cout
T_14_8_wire_logic_cluster/lc_3/in_3

Net : spi_slave_inst.rx_data_count_neg_sclk_iZ0Z_5
T_14_8_wire_logic_cluster/lc_5/out
T_14_9_lc_trk_g0_5
T_14_9_wire_logic_cluster/lc_1/in_0

T_14_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g3_5
T_14_8_wire_logic_cluster/lc_5/in_1

End 

Net : spi_slave_inst.rx_data_count_neg_sclk_iZ0Z_2
T_14_8_wire_logic_cluster/lc_2/out
T_14_9_lc_trk_g0_2
T_14_9_wire_logic_cluster/lc_1/in_3

T_14_8_wire_logic_cluster/lc_2/out
T_14_8_lc_trk_g3_2
T_14_8_wire_logic_cluster/lc_2/in_1

End 

Net : spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1
T_14_8_wire_logic_cluster/lc_1/cout
T_14_8_wire_logic_cluster/lc_2/in_3

Net : spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0
T_14_8_wire_logic_cluster/lc_0/cout
T_14_8_wire_logic_cluster/lc_1/in_3

Net : spi_slave_inst.rx_data_count_neg_sclk_i6
T_14_9_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g1_1
T_14_8_wire_logic_cluster/lc_0/in_0

T_14_9_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g1_1
T_14_8_wire_logic_cluster/lc_2/in_0

T_14_9_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g0_1
T_14_8_wire_logic_cluster/lc_1/in_0

T_14_9_wire_logic_cluster/lc_1/out
T_15_9_lc_trk_g1_1
T_15_9_wire_logic_cluster/lc_7/in_3

End 

Net : spi_slave_inst.un23_i_ssn
T_14_9_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_5/in_0

T_14_9_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_4/in_1

T_14_9_wire_logic_cluster/lc_5/out
T_13_10_lc_trk_g0_5
T_13_10_wire_logic_cluster/lc_0/in_3

End 

Net : spi_slave_inst.un23_i_ssn_3
T_14_9_wire_logic_cluster/lc_4/out
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_0/in_0

End 

Net : spi_slave_inst.tx_data_count_neg_sclk_i6_cascade_
T_18_8_wire_logic_cluster/lc_2/ltout
T_18_8_wire_logic_cluster/lc_3/in_2

End 

Net : spi_slave_inst.rx_done_neg_sclk_iZ0
T_15_9_wire_logic_cluster/lc_7/out
T_15_9_lc_trk_g2_7
T_15_9_wire_logic_cluster/lc_7/in_0

T_15_9_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_0/in_0

End 

Net : spi_slave_inst.tx_done_neg_sclk_iZ0
T_18_8_wire_logic_cluster/lc_3/out
T_18_8_lc_trk_g1_3
T_18_8_wire_logic_cluster/lc_3/in_3

T_18_8_wire_logic_cluster/lc_3/out
T_18_7_sp12_v_t_22
T_18_10_sp4_v_t_42
T_15_14_sp4_h_l_0
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_1/in_3

End 

Net : spi_slave_inst.rx_shift_data_pos_sclk_iZ0Z_2
T_17_9_wire_logic_cluster/lc_2/out
T_17_9_lc_trk_g0_2
T_17_9_wire_logic_cluster/lc_3/in_3

T_17_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g3_2
T_16_9_wire_logic_cluster/lc_2/in_3

End 

Net : spi_slave_inst.rx_shift_data_pos_sclk_iZ0Z_1
T_17_9_wire_logic_cluster/lc_1/out
T_17_9_lc_trk_g2_1
T_17_9_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g2_1
T_16_9_wire_logic_cluster/lc_1/in_0

End 

Net : spi_slave_inst.rx_shift_data_pos_sclk_iZ0Z_0
T_17_8_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g1_3
T_17_9_wire_logic_cluster/lc_1/in_3

T_17_8_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g1_3
T_16_9_wire_logic_cluster/lc_0/in_0

End 

Net : spi_slave_inst.rx_shift_data_pos_sclk_iZ0Z_5
T_17_9_wire_logic_cluster/lc_0/out
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_5/in_3

T_17_9_wire_logic_cluster/lc_0/out
T_16_9_lc_trk_g3_0
T_16_9_wire_logic_cluster/lc_5/in_0

End 

Net : spi_slave_inst.rx_shift_data_pos_sclk_iZ0Z_6
T_17_9_wire_logic_cluster/lc_5/out
T_17_9_lc_trk_g1_5
T_17_9_wire_logic_cluster/lc_7/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g2_5
T_16_9_wire_logic_cluster/lc_6/in_3

End 

Net : spi_slave_inst.rx_shift_data_pos_sclk_iZ0Z_4
T_17_9_wire_logic_cluster/lc_4/out
T_17_9_lc_trk_g1_4
T_17_9_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_4/out
T_16_9_lc_trk_g3_4
T_16_9_wire_logic_cluster/lc_4/in_3

End 

Net : spi_slave_inst.rx_shift_data_pos_sclk_iZ0Z_3
T_17_9_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g0_3
T_17_9_wire_logic_cluster/lc_4/in_3

T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_3/in_3

End 

Net : spi_cs_flash_c
T_28_7_wire_logic_cluster/lc_1/out
T_28_7_sp4_h_l_7
T_31_3_sp4_v_t_36
T_31_0_span4_vert_33
T_31_0_lc_trk_g0_1
T_31_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : spi_cs_ft_c
T_33_1_wire_io_cluster/io_0/D_IN_0
T_33_1_span12_horz_0
T_21_1_sp12_h_l_0
T_20_1_sp4_h_l_1
T_19_1_sp4_v_t_42
T_19_5_sp4_v_t_38
T_18_8_lc_trk_g2_6
T_18_8_wire_logic_cluster/lc_0/in_0

T_33_1_wire_io_cluster/io_0/D_IN_0
T_33_1_span12_horz_0
T_21_1_sp12_h_l_0
T_20_1_sp12_v_t_23
T_20_3_sp4_v_t_43
T_17_7_sp4_h_l_6
T_16_7_lc_trk_g0_6
T_16_7_wire_logic_cluster/lc_0/in_0

T_33_1_wire_io_cluster/io_0/D_IN_0
T_33_1_span12_horz_0
T_21_1_sp12_h_l_0
T_20_1_sp4_h_l_1
T_19_1_sp4_v_t_42
T_16_5_sp4_h_l_0
T_15_5_sp4_v_t_43
T_14_9_lc_trk_g1_6
T_14_9_wire_logic_cluster/lc_2/in_3

T_33_1_wire_io_cluster/io_0/D_IN_0
T_33_1_span12_horz_0
T_21_1_sp12_h_l_0
T_20_1_sp4_h_l_1
T_19_1_sp4_v_t_42
T_16_5_sp4_h_l_0
T_15_5_sp4_v_t_43
T_14_9_lc_trk_g1_6
T_14_9_wire_logic_cluster/lc_6/in_3

T_33_1_wire_io_cluster/io_0/D_IN_0
T_33_1_span12_horz_0
T_21_1_sp12_h_l_0
T_20_1_sp4_h_l_1
T_19_1_sp4_v_t_42
T_16_5_sp4_h_l_0
T_15_5_sp4_v_t_43
T_14_9_lc_trk_g1_6
T_14_9_input_2_7
T_14_9_wire_logic_cluster/lc_7/in_2

End 

Net : spi_cs_rpi_c
T_33_1_wire_io_cluster/io_1/D_IN_0
T_30_1_sp4_h_l_1
T_29_1_sp4_v_t_36
T_29_5_sp4_v_t_41
T_28_7_lc_trk_g0_4
T_28_7_wire_logic_cluster/lc_1/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_31_1_sp12_h_l_0
T_19_1_sp12_h_l_0
T_18_1_sp12_v_t_23
T_18_8_lc_trk_g2_3
T_18_8_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_31_1_sp12_h_l_0
T_19_1_sp12_h_l_0
T_18_1_sp12_v_t_23
T_18_3_sp4_v_t_43
T_15_7_sp4_h_l_11
T_16_7_lc_trk_g2_3
T_16_7_wire_logic_cluster/lc_0/in_3

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_15_1_sp12_h_l_0
T_14_1_sp12_v_t_23
T_14_9_lc_trk_g2_0
T_14_9_wire_logic_cluster/lc_2/in_0

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_15_1_sp12_h_l_0
T_14_1_sp12_v_t_23
T_14_9_lc_trk_g2_0
T_14_9_wire_logic_cluster/lc_6/in_0

T_33_1_wire_io_cluster/io_1/D_IN_0
T_27_1_sp12_h_l_0
T_15_1_sp12_h_l_0
T_14_1_sp12_v_t_23
T_14_9_lc_trk_g2_0
T_14_9_wire_logic_cluster/lc_7/in_3

End 

Net : pon_obuf_RNOZ0
T_10_20_wire_logic_cluster/lc_0/out
T_10_18_sp4_v_t_45
T_7_22_sp4_h_l_1
T_3_22_sp4_h_l_9
T_0_22_span4_horz_33
T_0_22_lc_trk_g0_1
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : pll_clk64_0_g
T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_7_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_13_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_15_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_8_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_19_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_22_15_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_9_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_10_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_12_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_20_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_7_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_21_18_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_6_11_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_24_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_14_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_11_19_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_18_25_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_26_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_23_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_24_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_25_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_25_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_25_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_25_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_25_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_25_wire_logic_cluster/lc_3/clk

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_26_wire_logic_cluster/lc_3/clk

End 

Net : pll_clk128_g
T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_13_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_12_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_16_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_20_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_10_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_9_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_14_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_13_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_24_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_9_15_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_17_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_10_21_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_22_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_25_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_11_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_23_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_14_26_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_18_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_19_wire_logic_cluster/lc_3/clk

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_6_19_wire_logic_cluster/lc_3/clk

End 

Net : pll128M2_inst.pll_clk64_0
T_16_0_wire_pll/outcoreb
T_16_0_span4_horz_r_0
T_17_0_lc_trk_g1_4
T_17_0_wire_gbuf/in

End 

Net : pll128M2_inst.pll_clk128
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_12
T_17_7_sp12_h_l_0
T_28_7_sp12_v_t_23
T_28_13_sp4_v_t_39
T_29_17_sp4_h_l_8
T_33_17_span4_horz_11
T_33_17_lc_trk_g0_3
T_33_17_wire_gbuf/in

End 

Net : op_gt_op_gt_un13_striginternal_0
T_11_21_wire_logic_cluster/lc_0/out
T_11_21_lc_trk_g0_0
T_11_21_input_2_4
T_11_21_wire_logic_cluster/lc_4/in_2

End 

Net : spi_master_inst.spi_data_path_u1.N_1412
T_10_11_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_38
T_10_9_lc_trk_g2_6
T_10_9_wire_logic_cluster/lc_2/in_0

End 

Net : spi_master_inst.spi_data_path_u1.N_1415
T_10_10_wire_logic_cluster/lc_0/out
T_10_9_lc_trk_g1_0
T_10_9_wire_logic_cluster/lc_2/in_1

End 

Net : spi_master_inst.spi_data_path_u1.N_1416
T_10_9_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g2_2
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

End 

Net : spi_master_inst.spi_data_path_u1.N_1419
T_10_10_wire_logic_cluster/lc_2/out
T_10_9_lc_trk_g0_2
T_10_9_wire_logic_cluster/lc_0/in_0

End 

Net : spi_master_inst.spi_data_path_u1.N_1422
T_10_10_wire_logic_cluster/lc_7/out
T_10_9_lc_trk_g0_7
T_10_9_wire_logic_cluster/lc_0/in_1

End 

Net : spi_master_inst.spi_data_path_u1.N_1423
T_10_9_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g3_0
T_9_9_wire_logic_cluster/lc_4/in_1

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_0
T_12_10_wire_logic_cluster/lc_1/out
T_11_10_sp4_h_l_10
T_10_10_lc_trk_g1_2
T_10_10_wire_logic_cluster/lc_6/in_3

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_1
T_12_10_wire_logic_cluster/lc_6/out
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_6/in_0

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_10
T_13_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g2_7
T_12_11_wire_logic_cluster/lc_3/in_0

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_11
T_13_11_wire_logic_cluster/lc_6/out
T_11_11_sp4_h_l_9
T_10_11_lc_trk_g0_1
T_10_11_wire_logic_cluster/lc_3/in_0

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_12
T_13_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g3_0
T_12_11_wire_logic_cluster/lc_4/in_3

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_13
T_12_10_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g3_7
T_11_10_wire_logic_cluster/lc_5/in_3

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_14
T_12_9_wire_logic_cluster/lc_1/out
T_12_9_sp4_h_l_7
T_11_9_sp4_v_t_42
T_10_10_lc_trk_g3_2
T_10_10_wire_logic_cluster/lc_1/in_0

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_15
T_13_11_wire_logic_cluster/lc_5/out
T_11_11_sp4_h_l_7
T_10_11_lc_trk_g0_7
T_10_11_wire_logic_cluster/lc_6/in_3

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_2
T_13_11_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_3/in_1

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_3
T_13_11_wire_logic_cluster/lc_2/out
T_8_11_sp12_h_l_0
T_10_11_lc_trk_g1_7
T_10_11_wire_logic_cluster/lc_3/in_1

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_4
T_13_11_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g2_3
T_12_11_wire_logic_cluster/lc_4/in_1

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_5
T_13_11_wire_logic_cluster/lc_4/out
T_13_10_sp4_v_t_40
T_10_10_sp4_h_l_11
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_5/in_1

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_6
T_6_11_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_47
T_8_10_sp4_h_l_10
T_10_10_lc_trk_g3_7
T_10_10_wire_logic_cluster/lc_1/in_1

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_7
T_12_10_wire_logic_cluster/lc_5/out
T_11_10_sp4_h_l_2
T_10_10_sp4_v_t_45
T_10_11_lc_trk_g2_5
T_10_11_wire_logic_cluster/lc_6/in_1

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_8
T_12_10_wire_logic_cluster/lc_2/out
T_10_10_sp4_h_l_1
T_10_10_lc_trk_g1_4
T_10_10_wire_logic_cluster/lc_6/in_1

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_iZ0Z_9
T_12_10_wire_logic_cluster/lc_3/out
T_11_10_lc_trk_g2_3
T_11_10_wire_logic_cluster/lc_6/in_1

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_i_RNI52V01Z0Z_0_cascade_
T_10_10_wire_logic_cluster/lc_6/ltout
T_10_10_wire_logic_cluster/lc_7/in_2

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_i_RNI74V01Z0Z_1
T_11_10_wire_logic_cluster/lc_6/out
T_10_10_lc_trk_g3_6
T_10_10_wire_logic_cluster/lc_0/in_3

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIGB4QZ0Z_10
T_12_11_wire_logic_cluster/lc_3/out
T_13_10_sp4_v_t_39
T_10_10_sp4_h_l_2
T_10_10_lc_trk_g0_7
T_10_10_wire_logic_cluster/lc_2/in_3

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIID4QZ0Z_11
T_10_11_wire_logic_cluster/lc_3/out
T_10_11_lc_trk_g0_3
T_10_11_wire_logic_cluster/lc_7/in_0

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIKF4QZ0Z_12
T_12_11_wire_logic_cluster/lc_4/out
T_11_11_sp4_h_l_0
T_10_7_sp4_v_t_40
T_10_10_lc_trk_g1_0
T_10_10_wire_logic_cluster/lc_7/in_0

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIMH4QZ0Z_13
T_11_10_wire_logic_cluster/lc_5/out
T_10_10_lc_trk_g2_5
T_10_10_wire_logic_cluster/lc_0/in_1

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIOJ4QZ0Z_14_cascade_
T_10_10_wire_logic_cluster/lc_1/ltout
T_10_10_wire_logic_cluster/lc_2/in_2

End 

Net : spi_master_inst.spi_data_path_u1.txdata_reg_i_RNIQL4QZ0Z_15_cascade_
T_10_11_wire_logic_cluster/lc_6/ltout
T_10_11_wire_logic_cluster/lc_7/in_2

End 

Net : ADC0_c
T_8_33_wire_io_cluster/io_1/D_IN_0
T_8_27_sp12_v_t_23
T_9_27_sp12_h_l_0
T_14_27_sp4_h_l_7
T_17_23_sp4_v_t_42
T_16_24_lc_trk_g3_2
T_16_24_wire_logic_cluster/lc_1/in_0

End 

Net : cs_rpi2flash_c
T_33_2_wire_io_cluster/io_0/D_IN_0
T_29_2_sp12_h_l_0
T_28_2_sp12_v_t_23
T_28_7_lc_trk_g2_7
T_28_7_wire_logic_cluster/lc_1/in_0

T_33_2_wire_io_cluster/io_0/D_IN_0
T_29_2_sp12_h_l_0
T_28_2_sp12_v_t_23
T_28_7_lc_trk_g3_7
T_28_7_wire_logic_cluster/lc_5/in_3

T_33_2_wire_io_cluster/io_0/D_IN_0
T_29_2_sp12_h_l_0
T_28_2_sp12_v_t_23
T_28_4_sp4_v_t_43
T_27_7_lc_trk_g3_3
T_27_7_wire_logic_cluster/lc_2/in_0

T_33_2_wire_io_cluster/io_0/D_IN_0
T_29_2_sp12_h_l_0
T_28_2_sp12_v_t_23
T_28_4_sp4_v_t_43
T_25_8_sp4_h_l_6
T_21_8_sp4_h_l_9
T_17_8_sp4_h_l_0
T_18_8_lc_trk_g2_0
T_18_8_wire_logic_cluster/lc_5/in_3

End 

Net : spi_miso_flash_c
T_30_0_wire_io_cluster/io_1/D_IN_0
T_30_0_span12_vert_4
T_19_3_sp12_h_l_0
T_18_3_sp12_v_t_23
T_18_8_lc_trk_g2_7
T_18_8_input_2_5
T_18_8_wire_logic_cluster/lc_5/in_2

End 

Net : spi_miso_ft_c
T_20_8_wire_logic_cluster/lc_3/out
T_20_4_sp4_v_t_43
T_21_4_sp4_h_l_6
T_25_4_sp4_h_l_9
T_28_0_span4_vert_44
T_28_0_lc_trk_g0_4
T_28_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi_miso_rpi_c
T_18_8_wire_logic_cluster/lc_5/out
T_10_8_sp12_h_l_1
T_0_8_span12_horz_6
T_4_8_sp4_h_l_6
T_0_8_span4_horz_19
T_0_4_span4_vert_t_15
T_0_6_lc_trk_g1_3
T_0_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi_mosi_flash_c
T_27_7_wire_logic_cluster/lc_2/out
T_27_7_sp4_h_l_9
T_30_3_sp4_v_t_38
T_30_0_span4_vert_27
T_30_0_lc_trk_g1_3
T_30_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi_mosi_ft_c
T_29_0_wire_io_cluster/io_0/D_IN_0
T_29_0_span12_vert_0
T_18_1_sp12_h_l_0
T_17_1_sp12_v_t_23
T_17_8_lc_trk_g3_3
T_17_8_wire_logic_cluster/lc_3/in_3

End 

Net : clk_c
T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_20
T_2_4_sp12_v_t_23
T_3_4_sp12_h_l_0
T_10_4_sp4_h_l_9
T_13_0_span4_vert_38
T_13_0_lc_trk_g1_6
T_16_0_wire_pll/REFERENCECLK

End 

Net : button_mode_ibuf_RNIN5KZ0Z7
T_5_25_wire_logic_cluster/lc_4/out
T_5_24_sp4_v_t_40
T_2_24_sp4_h_l_11
T_1_20_sp4_v_t_46
T_1_16_sp4_v_t_42
T_0_16_span4_horz_42
T_0_16_lc_trk_g1_2
T_0_16_wire_gbuf/in

End 

Net : button_mode_c
T_0_28_wire_io_cluster/io_1/D_IN_0
T_0_28_span4_horz_36
T_2_28_sp4_h_l_1
T_5_24_sp4_v_t_42
T_5_25_lc_trk_g3_2
T_5_25_wire_logic_cluster/lc_4/in_3

End 

Net : spi_mosi_rpi_c
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_7_5_sp12_h_l_0
T_14_5_sp4_h_l_9
T_17_5_sp4_v_t_39
T_17_8_lc_trk_g1_7
T_17_8_wire_logic_cluster/lc_3/in_1

T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_12
T_7_5_sp12_h_l_0
T_19_5_sp12_h_l_0
T_24_5_sp4_h_l_7
T_27_5_sp4_v_t_37
T_27_7_lc_trk_g3_0
T_27_7_wire_logic_cluster/lc_2/in_3

End 

Net : spi_sclk
T_16_7_wire_logic_cluster/lc_6/out
T_16_4_sp4_v_t_36
T_16_0_span4_vert_41
T_16_0_lc_trk_g0_1
T_16_0_wire_gbuf/in

End 

Net : spi_sclk_flash_c
T_28_7_wire_logic_cluster/lc_5/out
T_20_7_sp12_h_l_1
T_31_0_span12_vert_13
T_31_0_lc_trk_g1_5
T_31_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi_sclk_ft_c
T_29_0_wire_io_cluster/io_1/D_IN_0
T_29_0_span12_vert_4
T_18_3_sp12_h_l_0
T_17_3_sp12_v_t_23
T_17_3_sp4_v_t_45
T_16_7_lc_trk_g2_0
T_16_7_wire_logic_cluster/lc_6/in_0

End 

Net : spi_sclk_g
T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_19_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_10_wire_logic_cluster/lc_3/clk

End 

Net : spi_sclk_rpi_c
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_14_6_sp4_h_l_9
T_17_6_sp4_v_t_44
T_16_7_lc_trk_g3_4
T_16_7_wire_logic_cluster/lc_6/in_3

T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_12
T_7_6_sp12_h_l_0
T_19_6_sp12_h_l_0
T_26_6_sp4_h_l_9
T_29_6_sp4_v_t_44
T_28_7_lc_trk_g3_4
T_28_7_wire_logic_cluster/lc_5/in_0

End 

Net : spi_select_c
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_3_12_sp12_h_l_0
T_14_0_span12_vert_23
T_14_9_lc_trk_g2_7
T_14_9_wire_logic_cluster/lc_2/in_1

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_3_12_sp12_h_l_0
T_14_0_span12_vert_23
T_14_9_lc_trk_g2_7
T_14_9_wire_logic_cluster/lc_6/in_1

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_3_12_sp12_h_l_0
T_14_0_span12_vert_23
T_14_9_lc_trk_g2_7
T_14_9_wire_logic_cluster/lc_7/in_0

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_3_12_sp12_h_l_0
T_12_12_sp4_h_l_11
T_15_8_sp4_v_t_46
T_16_8_sp4_h_l_11
T_17_8_lc_trk_g2_3
T_17_8_wire_logic_cluster/lc_3/in_0

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_3_12_sp12_h_l_0
T_15_12_sp12_h_l_0
T_14_12_sp4_h_l_1
T_17_8_sp4_v_t_42
T_17_4_sp4_v_t_42
T_16_7_lc_trk_g3_2
T_16_7_wire_logic_cluster/lc_0/in_1

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_3_12_sp12_h_l_0
T_15_12_sp12_h_l_0
T_14_12_sp4_h_l_1
T_17_8_sp4_v_t_42
T_17_4_sp4_v_t_42
T_16_7_lc_trk_g3_2
T_16_7_wire_logic_cluster/lc_6/in_1

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_3_12_sp12_h_l_0
T_12_12_sp4_h_l_11
T_15_8_sp4_v_t_46
T_16_8_sp4_h_l_11
T_18_8_lc_trk_g3_6
T_18_8_wire_logic_cluster/lc_0/in_1

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_3_12_sp12_h_l_0
T_12_12_sp4_h_l_11
T_15_8_sp4_v_t_46
T_16_8_sp4_h_l_11
T_18_8_lc_trk_g3_6
T_18_8_wire_logic_cluster/lc_5/in_0

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_20
T_3_12_sp12_h_l_0
T_12_12_sp4_h_l_11
T_15_8_sp4_v_t_46
T_16_8_sp4_h_l_11
T_20_8_sp4_h_l_11
T_20_8_lc_trk_g0_6
T_20_8_wire_logic_cluster/lc_3/in_3

End 

Net : spi_slave_inst.N_1394
T_15_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g0_3
T_15_12_wire_logic_cluster/lc_6/in_1

End 

Net : spi_slave_inst.N_1397_cascade_
T_15_12_wire_logic_cluster/lc_5/ltout
T_15_12_wire_logic_cluster/lc_6/in_2

End 

Net : RAM_DATA_in_4
T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_19_29_sp12_h_l_0
T_18_29_sp4_h_l_1
T_17_25_sp4_v_t_36
T_17_21_sp4_v_t_41
T_16_22_lc_trk_g3_1
T_16_22_input_2_6
T_16_22_wire_logic_cluster/lc_6/in_2

End 

Net : RAM_DATA_in_3
T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_17_27_sp4_h_l_1
T_16_23_sp4_v_t_36
T_16_19_sp4_v_t_41
T_16_22_lc_trk_g1_1
T_16_22_wire_logic_cluster/lc_5/in_3

End 

Net : RAM_DATA_in_2
T_29_33_wire_io_cluster/io_0/D_IN_0
T_29_29_sp12_v_t_23
T_18_29_sp12_h_l_0
T_17_29_sp4_h_l_1
T_16_25_sp4_v_t_43
T_16_21_sp4_v_t_39
T_16_22_lc_trk_g3_7
T_16_22_input_2_4
T_16_22_wire_logic_cluster/lc_4/in_2

End 

Net : RAM_DATA_in_15
T_33_16_wire_io_cluster/io_1/D_IN_0
T_23_16_sp12_h_l_0
T_11_16_sp12_h_l_0
T_12_16_sp4_h_l_3
T_15_16_sp4_v_t_38
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_1/in_3

End 

Net : RAM_DATA_in_14
T_33_16_wire_io_cluster/io_0/D_IN_0
T_29_16_sp12_h_l_0
T_17_16_sp12_h_l_0
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_15_20_lc_trk_g1_1
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

End 

Net : RAM_DATA_in_13
T_33_15_wire_io_cluster/io_1/D_IN_0
T_33_14_span4_vert_t_14
T_30_18_sp4_h_l_0
T_26_18_sp4_h_l_3
T_22_18_sp4_h_l_11
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_42
T_16_22_lc_trk_g1_7
T_16_22_wire_logic_cluster/lc_7/in_3

End 

Net : RAM_DATA_in_12
T_33_15_wire_io_cluster/io_0/D_IN_0
T_29_15_sp12_h_l_0
T_17_15_sp12_h_l_0
T_16_15_sp12_v_t_23
T_16_23_sp4_v_t_37
T_16_19_sp4_v_t_38
T_16_22_lc_trk_g0_6
T_16_22_wire_logic_cluster/lc_6/in_0

End 

Net : RAM_DATA_in_11
T_33_14_wire_io_cluster/io_1/D_IN_0
T_27_14_sp12_h_l_0
T_15_14_sp12_h_l_0
T_14_14_sp12_v_t_23
T_14_18_sp4_v_t_41
T_15_22_sp4_h_l_10
T_16_22_lc_trk_g2_2
T_16_22_wire_logic_cluster/lc_5/in_1

End 

Net : RAM_DATA_in_10
T_33_2_wire_io_cluster/io_1/D_IN_0
T_23_2_sp12_h_l_0
T_22_2_sp12_v_t_23
T_22_14_sp12_v_t_23
T_22_18_sp4_v_t_41
T_19_22_sp4_h_l_9
T_15_22_sp4_h_l_0
T_16_22_lc_trk_g2_0
T_16_22_wire_logic_cluster/lc_4/in_0

End 

Net : RAM_DATA_in_1
T_28_33_wire_io_cluster/io_1/D_IN_0
T_28_31_sp12_v_t_23
T_17_31_sp12_h_l_0
T_16_19_sp12_v_t_23
T_16_19_sp4_v_t_45
T_16_22_lc_trk_g1_5
T_16_22_wire_logic_cluster/lc_3/in_3

End 

Net : RAM_DATA_in_0
T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_16_25_sp12_h_l_0
T_17_25_sp4_h_l_3
T_16_21_sp4_v_t_45
T_16_22_lc_trk_g3_5
T_16_22_input_2_2
T_16_22_wire_logic_cluster/lc_2/in_2

End 

Net : RAM_DATA_1Z0Z_9
T_16_24_wire_logic_cluster/lc_5/out
T_16_24_sp12_h_l_1
T_15_12_sp12_v_t_22
T_16_12_sp12_h_l_1
T_26_12_sp4_h_l_10
T_30_12_sp4_h_l_6
T_33_8_span4_vert_t_15
T_33_10_lc_trk_g0_3
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_8
T_16_24_wire_logic_cluster/lc_4/out
T_9_24_sp12_h_l_0
T_21_24_sp12_h_l_0
T_32_12_sp12_v_t_23
T_32_10_sp4_v_t_47
T_32_6_sp4_v_t_43
T_33_6_span4_horz_11
T_33_6_lc_trk_g0_3
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_7
T_16_24_wire_logic_cluster/lc_7/out
T_16_19_sp12_v_t_22
T_17_31_sp12_h_l_1
T_25_31_sp4_h_l_8
T_28_31_sp4_v_t_36
T_28_33_span4_horz_r_0
T_31_33_lc_trk_g1_4
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_6
T_17_22_wire_logic_cluster/lc_1/out
T_17_19_sp12_v_t_22
T_18_31_sp12_h_l_1
T_28_31_sp4_h_l_10
T_31_31_sp4_v_t_47
T_31_33_lc_trk_g0_2
T_31_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_5
T_16_24_wire_logic_cluster/lc_2/out
T_16_22_sp12_v_t_23
T_17_22_sp12_h_l_0
T_28_22_sp12_v_t_23
T_28_26_sp4_v_t_41
T_28_30_sp4_v_t_37
T_28_33_span4_horz_r_2
T_30_33_lc_trk_g1_2
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_4
T_17_22_wire_logic_cluster/lc_0/out
T_17_18_sp12_v_t_23
T_18_30_sp12_h_l_0
T_27_30_sp4_h_l_11
T_30_30_sp4_v_t_46
T_30_33_lc_trk_g0_6
T_30_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_3
T_16_24_wire_logic_cluster/lc_0/out
T_16_20_sp12_v_t_23
T_17_32_sp12_h_l_0
T_26_32_sp4_h_l_11
T_29_32_sp4_v_t_41
T_29_33_lc_trk_g0_1
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_2
T_17_22_wire_logic_cluster/lc_7/out
T_17_17_sp12_v_t_22
T_18_29_sp12_h_l_1
T_29_29_sp12_v_t_22
T_29_33_lc_trk_g1_1
T_29_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_15
T_16_24_wire_logic_cluster/lc_6/out
T_7_24_sp12_h_l_0
T_19_24_sp12_h_l_0
T_30_12_sp12_v_t_23
T_30_16_sp4_v_t_41
T_31_16_sp4_h_l_4
T_33_16_lc_trk_g1_4
T_33_16_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_14
T_17_22_wire_logic_cluster/lc_6/out
T_17_16_sp12_v_t_23
T_18_16_sp12_h_l_0
T_30_16_sp12_h_l_0
T_33_16_lc_trk_g1_7
T_33_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_13
T_17_22_wire_logic_cluster/lc_5/out
T_17_15_sp12_v_t_22
T_18_15_sp12_h_l_1
T_30_15_sp12_h_l_1
T_33_15_lc_trk_g1_6
T_33_15_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_12
T_17_22_wire_logic_cluster/lc_4/out
T_18_22_sp12_h_l_0
T_27_22_sp4_h_l_11
T_31_22_sp4_h_l_7
T_33_18_span4_vert_t_13
T_33_14_span4_vert_t_13
T_33_15_lc_trk_g1_5
T_33_15_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_11
T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_18_13_sp12_h_l_1
T_28_13_sp4_h_l_10
T_32_13_sp4_h_l_6
T_33_13_span4_vert_t_15
T_33_14_lc_trk_g0_7
T_33_14_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_10
T_17_22_wire_logic_cluster/lc_2/out
T_17_20_sp12_v_t_23
T_17_8_sp12_v_t_23
T_18_8_sp12_h_l_0
T_29_0_span12_vert_15
T_29_2_sp4_v_t_39
T_30_2_sp4_h_l_2
T_33_2_lc_trk_g0_7
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_DATA_1Z0Z_1
T_16_24_wire_logic_cluster/lc_3/out
T_16_23_sp12_v_t_22
T_17_23_sp12_h_l_1
T_28_23_sp12_v_t_22
T_28_33_lc_trk_g0_5
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : spi_slave_inst.rx_done_pos_sclk_iZ0
T_14_10_wire_logic_cluster/lc_0/out
T_15_10_lc_trk_g1_0
T_15_10_wire_logic_cluster/lc_0/in_3

End 

Net : RAM_DATA_1Z0Z_0
T_16_24_wire_logic_cluster/lc_1/out
T_12_24_sp12_h_l_1
T_23_24_sp12_v_t_22
T_23_25_sp4_v_t_44
T_24_29_sp4_h_l_3
T_27_29_sp4_v_t_38
T_27_33_lc_trk_g1_3
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_ADD_c_9
T_15_24_wire_logic_cluster/lc_6/out
T_14_24_sp12_h_l_0
T_26_24_sp12_h_l_0
T_31_24_sp4_h_l_7
T_33_24_span4_vert_t_13
T_33_28_span4_vert_t_13
T_33_31_lc_trk_g1_5
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : sEEPoffZ0Z_0
T_16_19_wire_logic_cluster/lc_0/out
T_13_19_sp12_h_l_0
T_13_19_lc_trk_g0_3
T_13_19_wire_logic_cluster/lc_0/in_1

End 

Net : sEEPoffZ0Z_1
T_16_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_2
T_13_19_sp4_h_l_5
T_13_19_lc_trk_g1_0
T_13_19_input_2_1
T_13_19_wire_logic_cluster/lc_1/in_2

End 

Net : sEEPoffZ0Z_10
T_16_20_wire_logic_cluster/lc_0/out
T_13_20_sp12_h_l_0
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_2/in_1

End 

Net : sEEPoffZ0Z_11
T_16_20_wire_logic_cluster/lc_1/out
T_15_20_sp4_h_l_10
T_11_20_sp4_h_l_1
T_13_20_lc_trk_g2_4
T_13_20_wire_logic_cluster/lc_3/in_1

End 

Net : sEEPoffZ0Z_12
T_16_20_wire_logic_cluster/lc_2/out
T_14_20_sp4_h_l_1
T_13_16_sp4_v_t_43
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_4/in_1

End 

Net : sEEPoffZ0Z_13
T_16_20_wire_logic_cluster/lc_3/out
T_14_20_sp4_h_l_3
T_13_20_lc_trk_g1_3
T_13_20_wire_logic_cluster/lc_5/in_1

End 

Net : sEEPoffZ0Z_14
T_16_20_wire_logic_cluster/lc_4/out
T_14_20_sp4_h_l_5
T_13_20_lc_trk_g0_5
T_13_20_wire_logic_cluster/lc_6/in_1

End 

Net : sEEPoffZ0Z_15
T_16_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_7
T_13_20_lc_trk_g0_7
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

End 

Net : sEEPoffZ0Z_2
T_16_19_wire_logic_cluster/lc_2/out
T_14_19_sp4_h_l_1
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_2/in_1

End 

Net : sEEPoffZ0Z_3
T_16_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_3
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_3/in_1

End 

Net : spi_slave_inst.rx_shift_data_pos_sclk_iZ0Z_7
T_17_9_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g3_7
T_16_9_wire_logic_cluster/lc_7/in_3

End 

Net : spi_slave_inst.spi_csZ0
T_16_7_wire_logic_cluster/lc_0/out
T_16_5_sp4_v_t_45
T_15_9_lc_trk_g2_0
T_15_9_wire_logic_cluster/lc_7/in_1

T_16_7_wire_logic_cluster/lc_0/out
T_16_7_sp4_h_l_5
T_19_7_sp4_v_t_47
T_18_8_lc_trk_g3_7
T_18_8_wire_logic_cluster/lc_3/in_1

T_16_7_wire_logic_cluster/lc_0/out
T_16_7_sp4_h_l_5
T_15_7_sp4_v_t_46
T_15_10_lc_trk_g1_6
T_15_10_wire_logic_cluster/lc_0/in_1

T_16_7_wire_logic_cluster/lc_0/out
T_15_7_sp4_h_l_8
T_14_7_sp4_v_t_45
T_13_10_lc_trk_g3_5
T_13_10_wire_logic_cluster/lc_5/in_3

T_16_7_wire_logic_cluster/lc_0/out
T_15_7_sp4_h_l_8
T_14_7_sp4_v_t_45
T_13_10_lc_trk_g3_5
T_13_10_wire_logic_cluster/lc_0/in_0

T_16_7_wire_logic_cluster/lc_0/out
T_15_7_sp4_h_l_8
T_14_7_sp4_v_t_45
T_13_10_lc_trk_g3_5
T_13_10_wire_logic_cluster/lc_4/in_0

T_16_7_wire_logic_cluster/lc_0/out
T_16_7_sp4_h_l_5
T_15_7_sp4_v_t_46
T_15_11_sp4_v_t_39
T_15_12_lc_trk_g3_7
T_15_12_wire_logic_cluster/lc_6/in_0

T_16_7_wire_logic_cluster/lc_0/out
T_16_7_sp4_h_l_5
T_15_7_sp4_v_t_46
T_15_11_sp4_v_t_39
T_15_15_sp4_v_t_40
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_2/in_1

T_16_7_wire_logic_cluster/lc_0/out
T_16_7_sp4_h_l_5
T_15_7_sp4_v_t_46
T_15_11_sp4_v_t_39
T_15_15_sp4_v_t_40
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_6/in_1

End 

Net : spi_slave_inst.spi_cs_iZ0
T_14_9_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_46
T_14_10_lc_trk_g3_3
T_14_10_wire_logic_cluster/lc_0/cen

T_14_9_wire_logic_cluster/lc_7/out
T_12_9_sp4_h_l_11
T_16_9_sp4_h_l_2
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/cen

T_14_9_wire_logic_cluster/lc_7/out
T_12_9_sp4_h_l_11
T_16_9_sp4_h_l_2
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/cen

T_14_9_wire_logic_cluster/lc_7/out
T_12_9_sp4_h_l_11
T_16_9_sp4_h_l_2
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/cen

T_14_9_wire_logic_cluster/lc_7/out
T_12_9_sp4_h_l_11
T_16_9_sp4_h_l_2
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/cen

T_14_9_wire_logic_cluster/lc_7/out
T_12_9_sp4_h_l_11
T_16_9_sp4_h_l_2
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/cen

T_14_9_wire_logic_cluster/lc_7/out
T_12_9_sp4_h_l_11
T_16_9_sp4_h_l_2
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/cen

T_14_9_wire_logic_cluster/lc_7/out
T_12_9_sp4_h_l_11
T_16_9_sp4_h_l_2
T_17_9_lc_trk_g2_2
T_17_9_wire_logic_cluster/lc_1/cen

T_14_9_wire_logic_cluster/lc_7/out
T_15_8_sp4_v_t_47
T_16_8_sp4_h_l_10
T_17_8_lc_trk_g2_2
T_17_8_wire_logic_cluster/lc_1/cen

End 

Net : spi_slave_inst.spi_miso
T_15_12_wire_logic_cluster/lc_6/out
T_15_9_sp4_v_t_36
T_16_9_sp4_h_l_1
T_19_5_sp4_v_t_36
T_18_8_lc_trk_g2_4
T_18_8_wire_logic_cluster/lc_5/in_1

T_15_12_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_45
T_17_11_sp4_h_l_8
T_20_7_sp4_v_t_45
T_20_8_lc_trk_g2_5
T_20_8_wire_logic_cluster/lc_3/in_0

End 

Net : sEEPoffZ0Z_4
T_16_19_wire_logic_cluster/lc_4/out
T_14_19_sp4_h_l_5
T_13_19_lc_trk_g0_5
T_13_19_wire_logic_cluster/lc_4/in_1

End 

Net : sEEPoffZ0Z_5
T_16_19_wire_logic_cluster/lc_5/out
T_8_19_sp12_h_l_1
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_5/in_1

End 

Net : sEEPoffZ0Z_6
T_16_19_wire_logic_cluster/lc_6/out
T_7_19_sp12_h_l_0
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : sEEPoffZ0Z_7
T_16_19_wire_logic_cluster/lc_7/out
T_14_19_sp12_h_l_1
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_7/in_1

End 

Net : sEEPoffZ0Z_8
T_16_20_wire_logic_cluster/lc_6/out
T_14_20_sp4_h_l_9
T_13_20_lc_trk_g0_1
T_13_20_wire_logic_cluster/lc_0/in_1

End 

Net : sEEPoffZ0Z_9
T_16_20_wire_logic_cluster/lc_7/out
T_14_20_sp12_h_l_1
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_1/in_1

End 

Net : RAM_ADD_c_8
T_15_24_wire_logic_cluster/lc_3/out
T_15_15_sp12_v_t_22
T_16_27_sp12_h_l_1
T_26_27_sp4_h_l_10
T_30_27_sp4_h_l_6
T_33_27_span4_vert_t_15
T_33_30_lc_trk_g0_7
T_33_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : sEEPonPoffZ0Z_0
T_10_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_0/in_3

End 

Net : sEEPonPoffZ0Z_1
T_10_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_1/in_3

End 

Net : sEEPonPoffZ0Z_2
T_10_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_2/in_0

End 

Net : sEEPonPoffZ0Z_3
T_10_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_3/in_3

End 

Net : sEEPonPoffZ0Z_4
T_10_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g3_4
T_9_16_wire_logic_cluster/lc_4/in_3

End 

Net : sEEPonPoffZ0Z_5
T_10_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_5/in_3

End 

Net : sEEPonPoffZ0Z_6
T_10_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_6/in_0

End 

Net : sEEPonPoffZ0Z_7
T_10_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_7/in_3

End 

Net : spi_slave_inst.txdata_reg_iZ0Z_0
T_15_14_wire_logic_cluster/lc_4/out
T_15_13_sp4_v_t_40
T_15_9_sp4_v_t_45
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_7/in_3

End 

Net : spi_slave_inst.txdata_reg_iZ0Z_1
T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_0/in_0

End 

Net : spi_slave_inst.txdata_reg_iZ0Z_2
T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : spi_slave_inst.txdata_reg_iZ0Z_3
T_15_14_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_47
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_2/in_0

End 

Net : spi_slave_inst.txdata_reg_iZ0Z_4
T_15_10_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g1_7
T_15_11_wire_logic_cluster/lc_7/in_1

End 

Net : spi_slave_inst.txdata_reg_iZ0Z_5
T_15_10_wire_logic_cluster/lc_2/out
T_15_8_sp12_v_t_23
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_0/in_1

End 

Net : spi_slave_inst.txdata_reg_iZ0Z_6
T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_3/in_1

End 

Net : spi_slave_inst.txdata_reg_iZ0Z_7
T_15_14_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_39
T_15_12_lc_trk_g2_7
T_15_12_wire_logic_cluster/lc_2/in_1

End 

Net : spi_slave_inst.txdata_reg_i_RNI1IQCZ0Z_0
T_15_11_wire_logic_cluster/lc_7/out
T_15_12_lc_trk_g1_7
T_15_12_wire_logic_cluster/lc_5/in_1

End 

Net : spi_slave_inst.txdata_reg_i_RNI3KQCZ0Z_1
T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp4_v_t_37
T_15_12_lc_trk_g2_5
T_15_12_wire_logic_cluster/lc_3/in_0

End 

Net : spi_slave_inst.txdata_reg_i_RNI5MQCZ0Z_2
T_15_15_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_43
T_15_12_lc_trk_g2_3
T_15_12_wire_logic_cluster/lc_5/in_0

End 

Net : spi_slave_inst.txdata_reg_i_RNI7OQCZ0Z_3_cascade_
T_15_12_wire_logic_cluster/lc_2/ltout
T_15_12_wire_logic_cluster/lc_3/in_2

End 

Net : RAM_ADD_c_7
T_15_24_wire_logic_cluster/lc_2/out
T_10_24_sp12_h_l_0
T_21_24_sp12_v_t_23
T_21_26_sp4_v_t_43
T_22_30_sp4_h_l_0
T_26_30_sp4_h_l_3
T_30_30_sp4_h_l_6
T_33_30_lc_trk_g1_3
T_33_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_ADD_c_6
T_15_24_wire_logic_cluster/lc_1/out
T_11_24_sp12_h_l_1
T_22_24_sp12_v_t_22
T_22_25_sp4_v_t_44
T_23_29_sp4_h_l_9
T_27_29_sp4_h_l_5
T_31_29_sp4_h_l_8
T_33_29_lc_trk_g1_0
T_33_29_wire_io_cluster/io_1/D_OUT_0

End 

Net : sEEPonPoff_i_0
T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_0/in_1

End 

Net : sEEPonPoff_i_1
T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_1/in_1

End 

Net : sEEPonPoff_i_2
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_2/in_1

End 

Net : sEEPonPoff_i_3
T_9_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g0_3
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

End 

Net : sEEPonPoff_i_4
T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_4/in_1

End 

Net : sEEPonPoff_i_5
T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g2_5
T_9_16_input_2_5
T_9_16_wire_logic_cluster/lc_5/in_2

End 

Net : sEEPonPoff_i_6
T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_6/in_1

End 

Net : sEEPonPoff_i_7
T_9_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g1_7
T_9_16_wire_logic_cluster/lc_7/in_1

End 

Net : sEEPonZ0Z_0
T_10_14_wire_logic_cluster/lc_0/out
T_10_10_sp12_v_t_23
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_0/in_0

End 

Net : sEEPonZ0Z_1
T_10_14_wire_logic_cluster/lc_1/out
T_10_11_sp12_v_t_22
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_1/in_3

End 

Net : sEEPonZ0Z_2
T_10_15_wire_logic_cluster/lc_5/out
T_10_14_sp4_v_t_42
T_10_17_lc_trk_g0_2
T_10_17_wire_logic_cluster/lc_2/in_0

End 

Net : sEEPonZ0Z_3
T_10_14_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_38
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_3/in_3

End 

Net : sEEPonZ0Z_4
T_10_14_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_40
T_10_17_lc_trk_g0_5
T_10_17_wire_logic_cluster/lc_4/in_3

End 

Net : sEEPonZ0Z_5
T_10_15_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_38
T_10_17_lc_trk_g0_6
T_10_17_wire_logic_cluster/lc_5/in_3

End 

Net : sEEPonZ0Z_6
T_10_14_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_41
T_10_16_sp4_v_t_37
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_6/in_3

End 

Net : sEEPonZ0Z_7
T_10_14_wire_logic_cluster/lc_2/out
T_10_13_sp4_v_t_36
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_7/in_0

End 

Net : RAM_ADD_c_5
T_15_24_wire_logic_cluster/lc_0/out
T_12_24_sp12_h_l_0
T_24_24_sp12_h_l_0
T_27_24_sp4_h_l_5
T_30_24_sp4_v_t_47
T_31_28_sp4_h_l_4
T_33_28_lc_trk_g0_4
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : sEEPon_i_0
T_10_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g1_0
T_10_17_wire_logic_cluster/lc_0/in_1

End 

Net : sEEPon_i_1
T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g1_1
T_10_17_wire_logic_cluster/lc_1/in_1

End 

Net : sEEPon_i_2
T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g1_2
T_10_17_wire_logic_cluster/lc_2/in_1

End 

Net : sEEPon_i_3
T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_input_2_3
T_10_17_wire_logic_cluster/lc_3/in_2

End 

Net : sEEPon_i_4
T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g3_4
T_10_17_wire_logic_cluster/lc_4/in_1

End 

Net : sEEPon_i_5
T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/in_1

End 

Net : top_tour1_c
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_16
T_4_12_sp12_v_t_23
T_5_24_sp12_h_l_0
T_14_24_sp4_h_l_11
T_17_20_sp4_v_t_40
T_17_22_lc_trk_g3_5
T_17_22_wire_logic_cluster/lc_3/in_3

End 

Net : top_tour2_c
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_12
T_7_11_sp12_h_l_0
T_18_11_sp12_v_t_23
T_18_23_sp12_v_t_23
T_18_21_sp4_v_t_47
T_17_22_lc_trk_g3_7
T_17_22_wire_logic_cluster/lc_4/in_0

End 

Net : trig_ext_c
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_8
T_4_16_sp4_v_t_45
T_5_16_sp4_h_l_1
T_7_16_lc_trk_g2_4
T_7_16_wire_logic_cluster/lc_3/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_8
T_4_16_sp4_v_t_45
T_5_16_sp4_h_l_1
T_8_12_sp4_v_t_42
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_4/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_6_20_sp4_h_l_7
T_9_16_sp4_v_t_42
T_9_12_sp4_v_t_42
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_0/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_6_20_sp4_h_l_7
T_9_16_sp4_v_t_42
T_9_12_sp4_v_t_42
T_9_13_lc_trk_g3_2
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_4_20_sp4_h_l_5
T_8_20_sp4_h_l_1
T_11_16_sp4_v_t_36
T_11_12_sp4_v_t_44
T_10_13_lc_trk_g3_4
T_10_13_wire_logic_cluster/lc_7/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_4_20_sp4_h_l_5
T_8_20_sp4_h_l_1
T_11_16_sp4_v_t_36
T_11_12_sp4_v_t_44
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_3/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_4_20_sp4_h_l_5
T_8_20_sp4_h_l_1
T_11_16_sp4_v_t_36
T_11_12_sp4_v_t_44
T_11_13_lc_trk_g3_4
T_11_13_wire_logic_cluster/lc_2/in_3

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_4_20_sp4_h_l_5
T_8_20_sp4_h_l_1
T_11_16_sp4_v_t_36
T_11_12_sp4_v_t_44
T_12_12_sp4_h_l_9
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_3/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_0
T_4_20_sp4_h_l_5
T_8_20_sp4_h_l_1
T_11_16_sp4_v_t_36
T_11_12_sp4_v_t_44
T_12_12_sp4_h_l_9
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_7/in_0

End 

Net : trig_ft_c
T_25_0_wire_io_cluster/io_0/D_IN_0
T_25_0_span12_vert_0
T_14_1_sp12_h_l_0
T_13_1_sp12_v_t_23
T_13_9_sp4_v_t_37
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_3/in_3

T_25_0_wire_io_cluster/io_0/D_IN_0
T_25_0_span12_vert_0
T_14_1_sp12_h_l_0
T_13_1_sp12_v_t_23
T_13_9_sp4_v_t_37
T_13_12_lc_trk_g1_5
T_13_12_wire_logic_cluster/lc_7/in_3

T_25_0_wire_io_cluster/io_0/D_IN_0
T_25_0_span12_vert_0
T_14_1_sp12_h_l_0
T_13_1_sp12_v_t_23
T_13_9_sp4_v_t_37
T_10_13_sp4_h_l_5
T_11_13_lc_trk_g2_5
T_11_13_input_2_3
T_11_13_wire_logic_cluster/lc_3/in_2

T_25_0_wire_io_cluster/io_0/D_IN_0
T_25_0_span12_vert_0
T_14_1_sp12_h_l_0
T_13_1_sp12_v_t_23
T_13_9_sp4_v_t_37
T_10_13_sp4_h_l_5
T_11_13_lc_trk_g2_5
T_11_13_wire_logic_cluster/lc_2/in_1

T_25_0_wire_io_cluster/io_0/D_IN_0
T_25_0_span12_vert_0
T_14_1_sp12_h_l_0
T_13_1_sp12_v_t_23
T_13_9_sp4_v_t_37
T_10_13_sp4_h_l_5
T_10_13_lc_trk_g0_0
T_10_13_wire_logic_cluster/lc_7/in_1

T_25_0_wire_io_cluster/io_0/D_IN_0
T_25_0_span12_vert_0
T_14_1_sp12_h_l_0
T_13_1_sp12_v_t_23
T_13_9_sp4_v_t_37
T_10_13_sp4_h_l_5
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_0/in_0

T_25_0_wire_io_cluster/io_0/D_IN_0
T_25_0_span12_vert_0
T_14_1_sp12_h_l_0
T_13_1_sp12_v_t_23
T_13_9_sp4_v_t_37
T_10_13_sp4_h_l_5
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_5/in_3

T_25_0_wire_io_cluster/io_0/D_IN_0
T_25_0_span12_vert_0
T_14_1_sp12_h_l_0
T_13_1_sp12_v_t_23
T_2_13_sp12_h_l_0
T_7_13_lc_trk_g0_4
T_7_13_wire_logic_cluster/lc_4/in_0

T_25_0_wire_io_cluster/io_0/D_IN_0
T_25_0_span12_vert_0
T_25_1_sp12_v_t_23
T_14_13_sp12_h_l_0
T_13_13_sp4_h_l_1
T_9_13_sp4_h_l_4
T_8_13_sp4_v_t_47
T_7_16_lc_trk_g3_7
T_7_16_wire_logic_cluster/lc_3/in_1

End 

Net : sEEPon_i_6
T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g1_6
T_10_17_wire_logic_cluster/lc_6/in_1

End 

Net : trig_rpi_c
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_7_16_lc_trk_g0_7
T_7_16_wire_logic_cluster/lc_3/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_4_16_sp4_h_l_5
T_7_12_sp4_v_t_40
T_7_13_lc_trk_g3_0
T_7_13_wire_logic_cluster/lc_4/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_6_16_sp4_h_l_7
T_9_12_sp4_v_t_36
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_0/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_6_16_sp4_h_l_7
T_9_12_sp4_v_t_36
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_5/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_8_16_sp4_h_l_9
T_11_12_sp4_v_t_38
T_10_13_lc_trk_g2_6
T_10_13_wire_logic_cluster/lc_7/in_3

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_8_16_sp4_h_l_9
T_11_12_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_3/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_8_16_sp4_h_l_9
T_11_12_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_6_16_sp4_h_l_7
T_9_12_sp4_v_t_36
T_10_12_sp4_h_l_6
T_14_12_sp4_h_l_9
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_3/in_1

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_0
T_6_16_sp4_h_l_7
T_9_12_sp4_v_t_36
T_10_12_sp4_h_l_6
T_14_12_sp4_h_l_9
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_7/in_1

End 

Net : sEEPon_i_7
T_10_17_wire_logic_cluster/lc_7/out
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_7/in_1

End 

Net : RAM_ADD_c_4
T_15_23_wire_logic_cluster/lc_7/out
T_13_23_sp12_h_l_1
T_23_23_sp4_h_l_10
T_26_23_sp4_v_t_38
T_26_27_sp4_v_t_43
T_26_31_sp4_v_t_39
T_26_33_lc_trk_g0_2
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_ADD_c_3
T_15_23_wire_logic_cluster/lc_6/out
T_14_23_sp12_h_l_0
T_25_23_sp12_v_t_23
T_25_33_lc_trk_g0_4
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_ADD_c_2
T_15_23_wire_logic_cluster/lc_5/out
T_16_22_sp4_v_t_43
T_16_26_sp4_v_t_44
T_17_30_sp4_h_l_9
T_20_30_sp4_v_t_44
T_20_33_lc_trk_g1_4
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_ADD_c_18
T_15_23_wire_logic_cluster/lc_4/out
T_15_15_sp12_v_t_23
T_15_3_sp12_v_t_23
T_16_3_sp12_h_l_0
T_28_3_sp12_h_l_0
T_33_3_lc_trk_g0_3
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_ADD_c_17
T_15_23_wire_logic_cluster/lc_3/out
T_9_23_sp12_h_l_1
T_21_23_sp12_h_l_1
T_31_23_sp4_h_l_10
T_33_23_lc_trk_g1_2
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_ADD_c_16
T_15_23_wire_logic_cluster/lc_2/out
T_15_21_sp12_v_t_23
T_15_9_sp12_v_t_23
T_16_9_sp12_h_l_0
T_27_9_sp12_v_t_23
T_28_21_sp12_h_l_0
T_33_21_lc_trk_g0_3
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_ADD_c_15
T_15_23_wire_logic_cluster/lc_1/out
T_11_23_sp12_h_l_1
T_23_23_sp12_h_l_1
T_27_23_sp4_h_l_4
T_31_23_sp4_h_l_7
T_33_19_span4_vert_t_13
T_33_21_lc_trk_g1_1
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_ADD_c_14
T_15_23_wire_logic_cluster/lc_0/out
T_15_19_sp12_v_t_23
T_16_19_sp12_h_l_0
T_27_7_sp12_v_t_23
T_27_5_sp4_v_t_47
T_28_5_sp4_h_l_3
T_32_5_sp4_h_l_6
T_33_1_span4_vert_t_15
T_33_4_lc_trk_g1_7
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_ADD_c_13
T_16_23_wire_logic_cluster/lc_7/out
T_6_23_sp12_h_l_1
T_17_11_sp12_v_t_22
T_18_11_sp12_h_l_1
T_29_0_span12_vert_21
T_29_4_sp4_v_t_40
T_30_4_sp4_h_l_5
T_33_4_lc_trk_g1_0
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : bfn_9_16_0_
T_13_22_wire_logic_cluster/carry_in_mux/cout
T_13_22_wire_logic_cluster/lc_0/in_3

End 

Net : RAM_ADD_c_12
T_16_23_wire_logic_cluster/lc_6/out
T_16_17_sp12_v_t_23
T_17_17_sp12_h_l_0
T_28_5_sp12_v_t_23
T_29_5_sp12_h_l_0
T_33_5_lc_trk_g0_0
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_ADD_c_11
T_16_23_wire_logic_cluster/lc_5/out
T_8_23_sp12_h_l_1
T_20_23_sp12_h_l_1
T_31_11_sp12_v_t_22
T_31_12_sp4_v_t_44
T_31_8_sp4_v_t_37
T_32_8_sp4_h_l_0
T_33_4_span4_vert_t_14
T_33_5_lc_trk_g1_6
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_ADD_c_10
T_16_23_wire_logic_cluster/lc_4/out
T_9_23_sp12_h_l_0
T_21_23_sp12_h_l_0
T_32_11_sp12_v_t_23
T_32_13_sp4_v_t_43
T_32_9_sp4_v_t_39
T_33_9_span4_horz_7
T_33_5_span4_vert_t_13
T_33_6_lc_trk_g1_5
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_ADD_c_1
T_16_23_wire_logic_cluster/lc_3/out
T_16_22_sp12_v_t_22
T_16_25_sp4_v_t_42
T_17_29_sp4_h_l_7
T_20_29_sp4_v_t_42
T_20_33_lc_trk_g1_7
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : RAM_ADD_c_0
T_16_23_wire_logic_cluster/lc_0/out
T_16_23_sp4_h_l_5
T_15_23_sp4_v_t_40
T_16_27_sp4_h_l_5
T_19_27_sp4_v_t_47
T_19_31_sp4_v_t_36
T_19_33_lc_trk_g0_1
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_3089_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_23_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_24_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_25_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_26_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_13_26_glb2local_0
T_13_26_lc_trk_g0_4
T_13_26_wire_logic_cluster/lc_1/in_3

End 

Net : N_1612_i
T_13_22_wire_logic_cluster/lc_0/out
T_10_22_sp12_h_l_0
T_0_22_span12_horz_7
T_0_22_lc_trk_g1_7
T_0_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_ACQ_obuf_RNOZ0
T_11_21_wire_logic_cluster/lc_4/out
T_4_21_sp12_h_l_0
T_3_21_sp12_v_t_23
T_3_23_sp4_v_t_43
T_0_27_span4_horz_19
T_0_27_span4_vert_t_15
T_0_30_lc_trk_g1_7
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED3_c_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_26_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_20_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_18_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_13_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_8_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_7_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_7_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_26_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_5/s_r

End 

Net : LED3_c_i
T_15_17_wire_logic_cluster/lc_7/out
T_5_17_sp12_h_l_1
T_16_17_sp12_v_t_22
T_16_29_sp12_v_t_22
T_16_33_lc_trk_g0_1
T_16_33_wire_gbuf/in

End 

Net : LED3_c_0
T_13_26_wire_logic_cluster/lc_1/out
T_13_24_sp4_v_t_47
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_3/cen

End 

Net : LED3_c
T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span4_horz_r_2
T_19_0_span4_horz_r_2
T_20_0_lc_trk_g1_6
T_16_0_wire_pll/RESET

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_44
T_16_17_sp4_h_l_3
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_0/cen

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_44
T_16_17_sp4_h_l_3
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_0/cen

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_44
T_16_17_sp4_h_l_3
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_0/cen

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_44
T_16_17_sp4_h_l_3
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_7/in_3

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_44
T_16_17_sp4_h_l_3
T_15_17_lc_trk_g1_3
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_46
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_6/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_14_lc_trk_g0_7
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_16_11_sp4_v_t_46
T_13_15_sp4_h_l_4
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_7/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_43
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_2/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_43
T_14_16_lc_trk_g3_3
T_14_16_wire_logic_cluster/lc_6/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_43
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_1/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_43
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_2/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_43
T_14_17_lc_trk_g1_6
T_14_17_wire_logic_cluster/lc_5/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_3
T_12_11_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_15_sp4_v_t_37
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_3/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_4/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_20_lc_trk_g2_7
T_15_20_wire_logic_cluster/lc_3/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_16_11_sp12_h_l_0
T_15_11_sp4_h_l_1
T_14_11_sp4_v_t_42
T_14_15_sp4_v_t_38
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_4/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_22_lc_trk_g2_3
T_15_22_wire_logic_cluster/lc_4/in_3

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_22_lc_trk_g2_3
T_15_22_wire_logic_cluster/lc_6/in_3

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_22_lc_trk_g2_3
T_15_22_wire_logic_cluster/lc_2/in_3

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_11_18_lc_trk_g3_7
T_11_18_wire_logic_cluster/lc_5/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_14_23_lc_trk_g1_0
T_14_23_wire_logic_cluster/lc_4/in_3

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_4/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_23_sp12_v_t_23
T_15_25_lc_trk_g3_4
T_15_25_input_2_7
T_15_25_wire_logic_cluster/lc_7/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_23_sp12_v_t_23
T_15_25_lc_trk_g3_4
T_15_25_wire_logic_cluster/lc_6/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_4/in_1

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_16_23_sp4_h_l_0
T_17_23_lc_trk_g2_0
T_17_23_input_2_0
T_17_23_wire_logic_cluster/lc_0/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_16_23_sp4_h_l_0
T_17_23_lc_trk_g2_0
T_17_23_wire_logic_cluster/lc_2/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_16_23_sp4_h_l_0
T_17_23_lc_trk_g2_0
T_17_23_wire_logic_cluster/lc_4/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_16_23_sp4_h_l_0
T_17_23_lc_trk_g2_0
T_17_23_wire_logic_cluster/lc_6/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_11_21_lc_trk_g0_1
T_11_21_wire_logic_cluster/lc_1/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_23_sp12_v_t_23
T_15_26_lc_trk_g3_3
T_15_26_input_2_0
T_15_26_wire_logic_cluster/lc_0/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_23_sp12_v_t_23
T_15_26_lc_trk_g3_3
T_15_26_input_2_6
T_15_26_wire_logic_cluster/lc_6/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_12_23_sp4_h_l_5
T_12_23_lc_trk_g1_0
T_12_23_wire_logic_cluster/lc_1/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_lc_trk_g0_2
T_12_23_wire_logic_cluster/lc_2/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_12_23_sp4_h_l_5
T_12_23_lc_trk_g1_0
T_12_23_wire_logic_cluster/lc_3/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_lc_trk_g0_2
T_12_23_wire_logic_cluster/lc_4/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_12_23_sp4_h_l_5
T_12_23_lc_trk_g1_0
T_12_23_wire_logic_cluster/lc_5/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_lc_trk_g0_2
T_12_23_wire_logic_cluster/lc_6/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_12_23_sp4_h_l_5
T_12_23_lc_trk_g1_0
T_12_23_wire_logic_cluster/lc_7/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_15_7_sp12_v_t_23
T_15_9_sp4_v_t_43
T_15_13_sp4_v_t_44
T_12_17_sp4_h_l_9
T_11_17_sp4_v_t_44
T_10_21_lc_trk_g2_1
T_10_21_input_2_3
T_10_21_wire_logic_cluster/lc_3/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_12_23_sp4_h_l_5
T_12_23_lc_trk_g1_0
T_12_23_wire_logic_cluster/lc_0/in_3

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_11_23_lc_trk_g2_2
T_11_23_input_2_0
T_11_23_wire_logic_cluster/lc_0/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_15_23_sp4_v_t_45
T_14_26_lc_trk_g3_5
T_14_26_wire_logic_cluster/lc_4/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_15_23_sp4_v_t_45
T_14_26_lc_trk_g3_5
T_14_26_wire_logic_cluster/lc_2/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_15_11_sp12_v_t_23
T_15_19_sp4_v_t_37
T_15_23_sp4_v_t_45
T_14_26_lc_trk_g3_5
T_14_26_wire_logic_cluster/lc_6/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_46
T_16_19_sp4_v_t_46
T_16_23_sp4_v_t_46
T_16_26_lc_trk_g0_6
T_16_26_input_2_2
T_16_26_wire_logic_cluster/lc_2/in_2

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_24_lc_trk_g2_3
T_12_24_wire_logic_cluster/lc_1/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_24_lc_trk_g3_3
T_12_24_wire_logic_cluster/lc_2/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_24_lc_trk_g2_3
T_12_24_wire_logic_cluster/lc_3/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_24_lc_trk_g3_3
T_12_24_wire_logic_cluster/lc_4/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_24_lc_trk_g2_3
T_12_24_wire_logic_cluster/lc_5/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_24_lc_trk_g3_3
T_12_24_wire_logic_cluster/lc_6/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_24_lc_trk_g2_3
T_12_24_wire_logic_cluster/lc_7/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_24_lc_trk_g3_3
T_12_24_wire_logic_cluster/lc_0/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_25_lc_trk_g2_6
T_12_25_wire_logic_cluster/lc_0/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_25_lc_trk_g3_6
T_12_25_wire_logic_cluster/lc_1/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_25_lc_trk_g2_6
T_12_25_wire_logic_cluster/lc_2/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_25_lc_trk_g3_6
T_12_25_wire_logic_cluster/lc_3/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_25_lc_trk_g2_6
T_12_25_wire_logic_cluster/lc_4/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_16_7_sp12_h_l_0
T_17_7_sp4_h_l_3
T_16_7_sp4_v_t_38
T_13_11_sp4_h_l_8
T_12_11_sp4_v_t_39
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_23_sp4_v_t_43
T_12_25_lc_trk_g3_6
T_12_25_wire_logic_cluster/lc_5/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_16_11_sp12_h_l_0
T_15_11_sp4_h_l_1
T_14_11_sp4_v_t_42
T_14_15_sp4_v_t_38
T_14_19_sp4_v_t_46
T_14_23_sp4_v_t_39
T_13_26_lc_trk_g2_7
T_13_26_wire_logic_cluster/lc_1/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_20
T_16_11_sp12_h_l_0
T_15_11_sp4_h_l_1
T_14_11_sp4_v_t_42
T_14_15_sp4_v_t_38
T_14_19_sp4_v_t_46
T_11_23_sp4_h_l_11
T_7_23_sp4_h_l_11
T_6_23_sp4_v_t_46
T_5_25_lc_trk_g0_0
T_5_25_wire_logic_cluster/lc_4/in_0

T_15_0_wire_io_cluster/io_1/D_IN_0
T_15_0_span12_vert_12
T_4_7_sp12_h_l_0
T_3_7_sp12_v_t_23
T_3_19_sp12_v_t_23
T_3_21_sp4_v_t_43
T_0_25_span4_horz_22
T_0_25_lc_trk_g1_6
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : DAC_mosi_c
T_9_9_wire_logic_cluster/lc_4/out
T_7_9_sp4_h_l_5
T_6_5_sp4_v_t_40
T_6_1_sp4_v_t_36
T_6_0_span4_vert_9
T_6_0_lc_trk_g0_1
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DAC_cs_c
T_6_8_wire_logic_cluster/lc_6/out
T_5_8_sp12_h_l_0
T_4_0_span12_vert_15
T_4_0_lc_trk_g0_7
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_7_9_sp4_v_t_39
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_7_9_sp4_v_t_39
T_7_10_lc_trk_g3_7
T_7_10_input_2_6
T_7_10_wire_logic_cluster/lc_6/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_7_9_sp4_v_t_39
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_7/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_9_17_lc_trk_g2_3
T_9_17_wire_logic_cluster/lc_2/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_9_17_lc_trk_g2_3
T_9_17_input_2_3
T_9_17_wire_logic_cluster/lc_3/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_9_17_lc_trk_g2_3
T_9_17_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_9_17_lc_trk_g2_3
T_9_17_input_2_5
T_9_17_wire_logic_cluster/lc_5/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_9_17_lc_trk_g2_3
T_9_17_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_9_17_lc_trk_g2_3
T_9_17_input_2_7
T_9_17_wire_logic_cluster/lc_7/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_9_17_lc_trk_g2_3
T_9_17_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_9_17_lc_trk_g2_3
T_9_17_input_2_1
T_9_17_wire_logic_cluster/lc_1/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_9_18_lc_trk_g1_6
T_9_18_input_2_5
T_9_18_wire_logic_cluster/lc_5/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_9_18_lc_trk_g1_6
T_9_18_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_9_18_lc_trk_g1_6
T_9_18_input_2_1
T_9_18_wire_logic_cluster/lc_1/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_9_18_lc_trk_g1_6
T_9_18_wire_logic_cluster/lc_2/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_9_18_lc_trk_g1_6
T_9_18_input_2_3
T_9_18_wire_logic_cluster/lc_3/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_9_18_lc_trk_g1_6
T_9_18_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_9_18_lc_trk_g1_6
T_9_18_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_9_18_lc_trk_g1_6
T_9_18_input_2_7
T_9_18_wire_logic_cluster/lc_7/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_10_18_lc_trk_g0_3
T_10_18_wire_logic_cluster/lc_2/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_10_18_lc_trk_g0_3
T_10_18_input_2_3
T_10_18_wire_logic_cluster/lc_3/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_10_18_lc_trk_g0_3
T_10_18_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_10_18_lc_trk_g0_3
T_10_18_input_2_5
T_10_18_wire_logic_cluster/lc_5/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_10_18_lc_trk_g0_3
T_10_18_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_10_18_lc_trk_g0_3
T_10_18_input_2_7
T_10_18_wire_logic_cluster/lc_7/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_10_18_lc_trk_g0_3
T_10_18_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_10_18_lc_trk_g0_3
T_10_18_input_2_1
T_10_18_wire_logic_cluster/lc_1/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_10_19_lc_trk_g2_3
T_10_19_wire_logic_cluster/lc_0/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_10_19_lc_trk_g2_3
T_10_19_input_2_1
T_10_19_wire_logic_cluster/lc_1/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_10_19_lc_trk_g2_3
T_10_19_wire_logic_cluster/lc_2/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_10_19_lc_trk_g2_3
T_10_19_input_2_3
T_10_19_wire_logic_cluster/lc_3/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_10_19_lc_trk_g2_3
T_10_19_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_10_19_lc_trk_g2_3
T_10_19_input_2_5
T_10_19_wire_logic_cluster/lc_5/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_10_19_lc_trk_g2_3
T_10_19_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_7_13_sp4_v_t_46
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_10_19_lc_trk_g2_3
T_10_19_input_2_7
T_10_19_wire_logic_cluster/lc_7/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_14_18_sp4_h_l_6
T_18_18_sp4_h_l_2
T_19_18_lc_trk_g3_2
T_19_18_wire_logic_cluster/lc_4/in_3

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_14_18_sp4_h_l_6
T_18_18_sp4_h_l_2
T_19_18_lc_trk_g3_2
T_19_18_wire_logic_cluster/lc_5/in_0

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_13_18_sp4_v_t_46
T_13_22_sp4_v_t_42
T_12_25_lc_trk_g3_2
T_12_25_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_13_18_sp4_v_t_46
T_13_22_sp4_v_t_42
T_12_25_lc_trk_g3_2
T_12_25_input_2_7
T_12_25_wire_logic_cluster/lc_7/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_13_18_sp4_v_t_46
T_13_22_sp4_v_t_39
T_13_25_lc_trk_g0_7
T_13_25_input_2_5
T_13_25_wire_logic_cluster/lc_5/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_13_18_sp4_v_t_46
T_13_22_sp4_v_t_39
T_13_25_lc_trk_g1_7
T_13_25_input_2_0
T_13_25_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_13_18_sp4_v_t_46
T_13_22_sp4_v_t_39
T_13_25_lc_trk_g0_7
T_13_25_input_2_1
T_13_25_wire_logic_cluster/lc_1/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_13_18_sp4_v_t_46
T_13_22_sp4_v_t_39
T_13_25_lc_trk_g1_7
T_13_25_input_2_2
T_13_25_wire_logic_cluster/lc_2/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_13_18_sp4_v_t_46
T_13_22_sp4_v_t_39
T_13_25_lc_trk_g0_7
T_13_25_input_2_3
T_13_25_wire_logic_cluster/lc_3/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_13_18_sp4_v_t_46
T_13_22_sp4_v_t_39
T_13_25_lc_trk_g1_7
T_13_25_input_2_4
T_13_25_wire_logic_cluster/lc_4/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_13_18_sp4_v_t_46
T_13_22_sp4_v_t_39
T_13_25_lc_trk_g0_7
T_13_25_wire_logic_cluster/lc_6/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_6
T_9_14_sp4_v_t_43
T_10_18_sp4_h_l_6
T_13_18_sp4_v_t_46
T_13_22_sp4_v_t_39
T_13_25_lc_trk_g1_7
T_13_25_wire_logic_cluster/lc_7/in_1

T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp12_h_l_1
T_16_14_sp12_v_t_22
T_16_24_lc_trk_g2_5
T_16_24_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp12_h_l_1
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_15_26_sp4_h_l_10
T_18_22_sp4_v_t_41
T_18_24_lc_trk_g2_4
T_18_24_input_2_0
T_18_24_wire_logic_cluster/lc_0/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp12_h_l_1
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_15_26_sp4_h_l_10
T_18_22_sp4_v_t_41
T_18_24_lc_trk_g3_4
T_18_24_input_2_1
T_18_24_wire_logic_cluster/lc_1/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp12_h_l_1
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_15_26_sp4_h_l_10
T_18_22_sp4_v_t_41
T_18_24_lc_trk_g2_4
T_18_24_input_2_2
T_18_24_wire_logic_cluster/lc_2/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp12_h_l_1
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_15_26_sp4_h_l_10
T_18_22_sp4_v_t_41
T_18_24_lc_trk_g3_4
T_18_24_input_2_3
T_18_24_wire_logic_cluster/lc_3/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp12_h_l_1
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_15_26_sp4_h_l_10
T_18_22_sp4_v_t_41
T_18_24_lc_trk_g2_4
T_18_24_input_2_4
T_18_24_wire_logic_cluster/lc_4/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp12_h_l_1
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_15_26_sp4_h_l_10
T_18_22_sp4_v_t_41
T_18_24_lc_trk_g3_4
T_18_24_input_2_5
T_18_24_wire_logic_cluster/lc_5/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp12_h_l_1
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_15_26_sp4_h_l_10
T_18_22_sp4_v_t_41
T_18_24_lc_trk_g2_4
T_18_24_input_2_6
T_18_24_wire_logic_cluster/lc_6/in_2

T_7_14_wire_logic_cluster/lc_7/out
T_5_14_sp12_h_l_1
T_16_14_sp12_v_t_22
T_5_26_sp12_h_l_1
T_15_26_sp4_h_l_10
T_18_22_sp4_v_t_41
T_18_24_lc_trk_g3_4
T_18_24_input_2_7
T_18_24_wire_logic_cluster/lc_7/in_2

End 

Net : ADC9_c
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_23_sp12_v_t_23
T_4_23_sp12_h_l_0
T_16_23_sp12_h_l_0
T_19_23_sp4_h_l_5
T_18_19_sp4_v_t_40
T_17_22_lc_trk_g3_0
T_17_22_wire_logic_cluster/lc_2/in_3

End 

Net : ADC8_c
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_21_sp12_v_t_23
T_5_21_sp12_h_l_0
T_16_21_sp12_v_t_23
T_16_24_lc_trk_g3_3
T_16_24_wire_logic_cluster/lc_5/in_3

End 

Net : ADC7_c
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_23_sp12_v_t_23
T_5_23_sp12_h_l_0
T_16_23_sp12_v_t_23
T_16_24_lc_trk_g2_7
T_16_24_wire_logic_cluster/lc_4/in_3

End 

Net : ADC6_c
T_5_33_wire_io_cluster/io_0/D_IN_0
T_5_21_sp12_v_t_23
T_6_21_sp12_h_l_0
T_17_21_sp12_v_t_23
T_17_22_lc_trk_g2_7
T_17_22_wire_logic_cluster/lc_1/in_0

End 

Net : ADC5_c
T_6_33_wire_io_cluster/io_0/D_IN_0
T_6_25_sp12_v_t_23
T_7_25_sp12_h_l_0
T_14_25_sp4_h_l_9
T_17_21_sp4_v_t_44
T_16_24_lc_trk_g3_4
T_16_24_wire_logic_cluster/lc_2/in_3

End 

Net : ADC4_c
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_31_sp12_v_t_23
T_7_31_sp12_h_l_0
T_18_19_sp12_v_t_23
T_18_21_sp4_v_t_43
T_17_22_lc_trk_g3_3
T_17_22_wire_logic_cluster/lc_0/in_0

End 

Net : ADC3_c
T_7_33_wire_io_cluster/io_0/D_IN_0
T_7_25_sp12_v_t_23
T_8_25_sp12_h_l_0
T_13_25_sp4_h_l_7
T_16_21_sp4_v_t_42
T_16_24_lc_trk_g1_2
T_16_24_wire_logic_cluster/lc_0/in_3

End 

Net : ADC2_c
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_8_23_sp12_h_l_0
T_15_23_sp4_h_l_9
T_18_19_sp4_v_t_38
T_17_22_lc_trk_g2_6
T_17_22_wire_logic_cluster/lc_7/in_3

End 

Net : ADC1_c
T_8_33_wire_io_cluster/io_0/D_IN_0
T_8_25_sp12_v_t_23
T_9_25_sp12_h_l_0
T_14_25_sp4_h_l_7
T_17_21_sp4_v_t_36
T_16_24_lc_trk_g2_4
T_16_24_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_8_14_0_
Net : bfn_7_16_0_
Net : bfn_6_14_0_
T_10_20_wire_logic_cluster/carry_in_mux/cout
T_10_20_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_5_5_0_
Net : bfn_5_13_0_
T_9_19_wire_logic_cluster/carry_in_mux/cout
T_9_19_wire_logic_cluster/lc_0/in_3

End 

Net : sCounter_i_23
T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g1_7
T_13_21_wire_logic_cluster/lc_7/in_1

End 

Net : sCounter_i_22
T_13_21_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g1_6
T_13_21_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_3_3_0_
Net : bfn_2_11_0_
Net : sCounter_i_21
T_13_21_wire_logic_cluster/lc_5/out
T_13_21_lc_trk_g1_5
T_13_21_wire_logic_cluster/lc_5/in_1

End 

Net : sCounter_i_20
T_13_21_wire_logic_cluster/lc_4/out
T_13_21_lc_trk_g1_4
T_13_21_wire_logic_cluster/lc_4/in_1

End 

Net : sCounter_i_19
T_13_21_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_3/in_1

End 

Net : sCounter_i_18
T_13_21_wire_logic_cluster/lc_2/out
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_2/in_1

End 

Net : sCounter_i_17
T_13_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_1/in_1

End 

Net : sCounter_i_16
T_13_21_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g1_0
T_13_21_wire_logic_cluster/lc_0/in_1

End 

Net : un3_trig_0
T_10_13_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_47
T_11_16_lc_trk_g1_2
T_11_16_wire_logic_cluster/lc_3/in_0

T_10_13_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_47
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_7/in_1

End 

Net : un3_trig_0_0
T_13_12_wire_logic_cluster/lc_3/out
T_11_12_sp4_h_l_3
T_11_12_lc_trk_g0_6
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

End 

Net : un3_trig_0_0_cascade_
T_13_12_wire_logic_cluster/lc_3/ltout
T_13_12_wire_logic_cluster/lc_4/in_2

End 

Net : un3_trig_0_1
T_9_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_5
T_11_13_lc_trk_g2_0
T_11_13_input_2_6
T_11_13_wire_logic_cluster/lc_6/in_2

T_9_13_wire_logic_cluster/lc_0/out
T_9_13_sp4_h_l_5
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_7/in_1

End 

Net : un3_trig_0_2
T_9_13_wire_logic_cluster/lc_5/out
T_9_13_sp12_h_l_1
T_11_13_lc_trk_g0_6
T_11_13_input_2_4
T_11_13_wire_logic_cluster/lc_4/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_9_13_sp12_h_l_1
T_11_13_lc_trk_g0_6
T_11_13_wire_logic_cluster/lc_5/in_1

End 

Net : un3_trig_0_3
T_13_12_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_46
T_13_15_lc_trk_g1_3
T_13_15_input_2_2
T_13_15_wire_logic_cluster/lc_2/in_2

T_13_12_wire_logic_cluster/lc_7/out
T_12_12_sp4_h_l_6
T_11_12_sp4_v_t_43
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_1/in_1

End 

Net : un3_trig_0_4
T_7_16_wire_logic_cluster/lc_3/out
T_0_16_span12_horz_1
T_11_16_lc_trk_g0_6
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

T_7_16_wire_logic_cluster/lc_3/out
T_8_16_sp4_h_l_6
T_11_16_sp4_v_t_43
T_11_18_lc_trk_g3_6
T_11_18_wire_logic_cluster/lc_0/in_1

End 

Net : un3_trig_0_5
T_7_13_wire_logic_cluster/lc_4/out
T_8_13_sp12_h_l_0
T_10_13_lc_trk_g0_7
T_10_13_input_2_3
T_10_13_wire_logic_cluster/lc_3/in_2

T_7_13_wire_logic_cluster/lc_4/out
T_8_12_sp4_v_t_41
T_9_16_sp4_h_l_10
T_12_16_sp4_v_t_47
T_11_18_lc_trk_g0_1
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

End 

Net : un4_spoff_cry_23_THRU_CO
T_9_19_wire_logic_cluster/lc_0/out
T_10_19_sp4_h_l_0
T_13_19_sp4_v_t_40
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_0/in_1

End 

Net : bfn_13_18_0_
Net : bfn_12_15_0_
Net : bfn_10_6_0_
Net : RAM_nWE_0_i
T_15_20_wire_logic_cluster/lc_2/out
T_15_18_sp12_v_t_23
T_16_30_sp12_h_l_0
T_23_30_sp4_h_l_9
T_27_30_sp4_h_l_5
T_31_30_sp4_h_l_1
T_33_26_span4_vert_t_12
T_33_27_lc_trk_g1_4
T_33_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAM_DATA_in_9
T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_15_22_sp12_h_l_0
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_3/in_1

End 

Net : RAM_DATA_in_8
T_33_6_wire_io_cluster/io_1/D_IN_0
T_27_6_sp12_h_l_0
T_15_6_sp12_h_l_0
T_14_6_sp12_v_t_23
T_14_14_sp4_v_t_37
T_14_18_sp4_v_t_37
T_15_22_sp4_h_l_6
T_16_22_lc_trk_g2_6
T_16_22_wire_logic_cluster/lc_2/in_0

End 

Net : RAM_DATA_in_7
T_31_33_wire_io_cluster/io_1/D_IN_0
T_31_31_sp12_v_t_23
T_20_31_sp12_h_l_0
T_19_19_sp12_v_t_23
T_19_19_sp4_v_t_45
T_16_23_sp4_h_l_8
T_15_19_sp4_v_t_45
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_1/in_1

End 

Net : RAM_DATA_in_6
T_31_33_wire_io_cluster/io_0/D_IN_0
T_31_29_sp12_v_t_23
T_20_29_sp12_h_l_0
T_19_17_sp12_v_t_23
T_19_23_sp4_v_t_39
T_16_23_sp4_h_l_2
T_15_19_sp4_v_t_42
T_15_20_lc_trk_g2_2
T_15_20_wire_logic_cluster/lc_0/in_0

End 

Net : RAM_DATA_in_5
T_30_33_wire_io_cluster/io_1/D_IN_0
T_30_23_sp12_v_t_23
T_19_23_sp12_h_l_0
T_18_23_sp4_h_l_1
T_17_19_sp4_v_t_36
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_7/in_1

End 

