/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/clk_buf_primitive_inst/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/clk_buf_primitive_inst.v
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/clk_buf_primitive_inst/run_1/synth_1_1/synthesis/slpp_all/lib/work/cell_sim_blackbox.v
/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/clk_buf_primitive_inst/run_1/synth_1_1/synthesis/slpp_all/lib/work/rtl/CLK_BUF.v
