Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 14 01:08:08 2021
| Host         : DESKTOP-4JJ62M2 running 64-bit major release  (build 9200)
| Command      : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
| Design       : system_top
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_system_top
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 61
+-----------+----------+-------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                       | Violations |
+-----------+----------+-------------------------------------------------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached                                         | 1          |
| PLCK-23   | Warning  | Clock Placer Checks                                               | 1          |
| REQP-1709 | Warning  | Clock output buffering                                            | 1          |
| REQP-1839 | Warning  | RAMB36 async control check                                        | 20         |
| REQP-1840 | Warning  | RAMB18 async control check                                        | 8          |
| RTSTAT-10 | Warning  | No routable loads                                                 | 1          |
| AVAL-4    | Advisory | enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 25         |
| REQP-181  | Advisory | writefirst                                                        | 4          |
+-----------+----------+-------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

PLCK-23#1 Warning
Clock Placer Checks  
Sub-optimal placement for a clock-capable IO pin and MMCM pair. 
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk (IBUFDS.O) is locked to H9
	i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_mmcm_gen.mmcm_i (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y4

Related violations: <none>

REQP-1709#1 Warning
Clock output buffering  
PLLE2_ADV connectivity violation. The signal i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/pll_clk3_out on the i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[3] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[4] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[5] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[6] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_spi/spi_enable_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0 has an input control pin i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0/WEBWE[7] (net: i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_src_axi_rvalid) which is driven by a register (i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[10] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[5]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[11] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[6]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[12] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[7]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[5] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[0]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[6] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[1]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[7] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[2]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[8] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[3]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7 has an input control pin i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/m_ram_reg_7/ADDRARDADDR[9] (net: i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/i_mem/Q[4]) which is driven by a register (i_system_wrapper/system_i/axi_ad9680_fifo/inst/i_wr/axi_raddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
10 net(s) have no routable loads. The problem bus(es) and/or net(s) are i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, i_system_wrapper/system_i/axi_hp1_interconnect/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid.
Related violations: <none>

AVAL-4#1 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#2 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#3 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#4 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#5 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#6 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#7 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#8 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[0].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#9 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#10 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#11 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#12 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[2].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#13 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#14 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[3].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#15 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_0/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#16 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_ad9144_core/inst/i_dac_jesd204/i_core/g_channel[1].i_channel/i_dds/dds_phase[4].i_dds_2/i_dds_1_1/i_dds_scale/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#17 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c1/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#18 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c2/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#19 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cb/i_mul_c3/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#20 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c1/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#21 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c2/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#22 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Cr/i_mul_c3/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#23 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c1/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#24 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c2/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-4#25 Advisory
enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/i_csc_1_Y/i_mul_c3/ad_mul_1/i_mult_macro/MULT_MACRO.dsp_v5_1.DSP48_V5_1: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

REQP-181#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#2 Advisory
writefirst  
Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9144_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#3 Advisory
writefirst  
Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_ad9680_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-181#4 Advisory
writefirst  
Synchronous clocking is detected for BRAM (i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


