Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Dec 16 15:09:37 2018
| Host         : danmanPC running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.380        0.000                      0                78341        0.059        0.000                      0                78341        4.020        0.000                       0                 26554  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_0       {0.000 50.000}       100.000         10.000          
clk_fpga_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              71.087        0.000                      0                42276        0.061        0.000                      0                42276       49.500        0.000                       0                 21477  
clk_fpga_0          0.380        0.000                      0                14593        0.069        0.000                      0                14593        4.020        0.000                       0                  5077  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_0               0.957        0.000                      0                 8579        0.059        0.000                      0                 8579  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   86.626        0.000                      0                21472        0.442        0.000                      0                21472  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       71.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.087ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.842ns  (logic 2.670ns (9.257%)  route 26.172ns (90.743%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 104.549 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.478     5.435 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       14.234    19.669    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/enb_AESD_reg
    SLICE_X48Y129        LUT5 (Prop_lut5_I0_O)        0.295    19.964 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         6.256    26.220    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/mixcol_data_i1
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124    26.344 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg[0]_i_29__17/O
                         net (fo=1, routed)           0.000    26.344    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg[0]_i_29__17_n_0
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    26.589 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_18__17/O
                         net (fo=1, routed)           0.000    26.589    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_18__17_n_0
    SLICE_X52Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    26.693 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_12__17/O
                         net (fo=1, routed)           1.020    27.713    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/state_reg[2]_7
    SLICE_X49Y109        LUT6 (Prop_lut6_I3_O)        0.316    28.029 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/ah_reg[0]_i_7__17/O
                         net (fo=1, routed)           0.953    28.982    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/subbytes_sbox_data_o[3]
    SLICE_X46Y111        LUT6 (Prop_lut6_I4_O)        0.124    29.106 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ah_reg[0]_i_3/O
                         net (fo=6, routed)           1.325    30.431    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox_data_i[3]
    SLICE_X44Y128        LUT5 (Prop_lut5_I0_O)        0.124    30.555 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/ah_reg[1]_i_3__17/O
                         net (fo=4, routed)           0.629    31.184    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox1/p_0_in46_in
    SLICE_X42Y128        LUT2 (Prop_lut2_I1_O)        0.153    31.337 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/alph[3]_i_4__17/O
                         net (fo=10, routed)          0.985    32.322    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox1/p_7_in
    SLICE_X42Y129        LUT4 (Prop_lut4_I3_O)        0.359    32.681 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/to_invert[3]_i_2__17/O
                         net (fo=1, routed)           0.771    33.452    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox1/to_invert210_out
    SLICE_X41Y128        LUT6 (Prop_lut6_I2_O)        0.348    33.800 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/to_invert[3]_i_1__17/O
                         net (fo=1, routed)           0.000    33.800    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/FSM_onehot_state_reg[1][3]
    SLICE_X41Y128        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.644   104.549    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/clk
    SLICE_X41Y128        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[3]/C
                         clock pessimism              0.343   104.892    
                         clock uncertainty           -0.035   104.856    
    SLICE_X41Y128        FDCE (Setup_fdce_C_D)        0.031   104.887    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[3]
  -------------------------------------------------------------------
                         required time                        104.887    
                         arrival time                         -33.800    
  -------------------------------------------------------------------
                         slack                                 71.087    

Slack (MET) :             71.309ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.619ns  (logic 2.648ns (9.253%)  route 25.971ns (90.747%))
  Logic Levels:           10  (LUT2=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 104.549 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.478     5.435 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       14.234    19.669    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/enb_AESD_reg
    SLICE_X48Y129        LUT5 (Prop_lut5_I0_O)        0.295    19.964 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         6.256    26.220    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/mixcol_data_i1
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124    26.344 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg[0]_i_29__17/O
                         net (fo=1, routed)           0.000    26.344    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg[0]_i_29__17_n_0
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    26.589 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_18__17/O
                         net (fo=1, routed)           0.000    26.589    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_18__17_n_0
    SLICE_X52Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    26.693 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_12__17/O
                         net (fo=1, routed)           1.020    27.713    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/state_reg[2]_7
    SLICE_X49Y109        LUT6 (Prop_lut6_I3_O)        0.316    28.029 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/ah_reg[0]_i_7__17/O
                         net (fo=1, routed)           0.953    28.982    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/subbytes_sbox_data_o[3]
    SLICE_X46Y111        LUT6 (Prop_lut6_I4_O)        0.124    29.106 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ah_reg[0]_i_3/O
                         net (fo=6, routed)           1.325    30.431    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox_data_i[3]
    SLICE_X44Y128        LUT5 (Prop_lut5_I0_O)        0.124    30.555 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/ah_reg[1]_i_3__17/O
                         net (fo=4, routed)           0.629    31.184    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox1/p_0_in46_in
    SLICE_X42Y128        LUT2 (Prop_lut2_I1_O)        0.153    31.337 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/alph[3]_i_4__17/O
                         net (fo=10, routed)          0.868    32.205    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox1/p_7_in
    SLICE_X40Y128        LUT2 (Prop_lut2_I0_O)        0.359    32.564 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/to_invert[1]_i_3__17/O
                         net (fo=1, routed)           0.686    33.250    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox1/to_invert331_out
    SLICE_X41Y128        LUT6 (Prop_lut6_I4_O)        0.326    33.576 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/to_invert[1]_i_1__17/O
                         net (fo=1, routed)           0.000    33.576    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/FSM_onehot_state_reg[1][1]
    SLICE_X41Y128        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.644   104.549    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/clk
    SLICE_X41Y128        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[1]/C
                         clock pessimism              0.343   104.892    
                         clock uncertainty           -0.035   104.856    
    SLICE_X41Y128        FDCE (Setup_fdce_C_D)        0.029   104.885    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[1]
  -------------------------------------------------------------------
                         required time                        104.885    
                         arrival time                         -33.576    
  -------------------------------------------------------------------
                         slack                                 71.309    

Slack (MET) :             71.316ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.296ns  (logic 1.545ns (5.460%)  route 26.751ns (94.540%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 104.558 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.478     5.435 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       14.234    19.669    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/enb_AESD_reg
    SLICE_X48Y129        LUT5 (Prop_lut5_I0_O)        0.295    19.964 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         6.726    26.690    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/mixcol_data_i1
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.124    26.814 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_14__17/O
                         net (fo=1, routed)           0.475    27.289    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_14__17_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    27.413 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_8__17/O
                         net (fo=1, routed)           0.384    27.797    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_8__17_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I0_O)        0.124    27.921 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_5__17/O
                         net (fo=11, routed)          1.251    29.172    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/mix_word[1]
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.124    29.296 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[124]_i_6/O
                         net (fo=2, routed)           1.398    30.694    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[124]_i_6_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I4_O)        0.124    30.818 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[108]_i_2/O
                         net (fo=1, routed)           1.154    31.973    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outy[12]
    SLICE_X47Y114        LUT3 (Prop_lut3_I0_O)        0.152    32.125 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg[108]_i_1__17/O
                         net (fo=4, routed)           1.129    33.254    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outmux[12]
    SLICE_X45Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.653   104.558    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/clk
    SLICE_X45Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[12]/C
                         clock pessimism              0.343   104.901    
                         clock uncertainty           -0.035   104.865    
    SLICE_X45Y109        FDCE (Setup_fdce_C_D)       -0.295   104.570    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        104.570    
                         arrival time                         -33.254    
  -------------------------------------------------------------------
                         slack                                 71.316    

Slack (MET) :             71.329ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.297ns  (logic 1.746ns (6.170%)  route 26.551ns (93.830%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 104.559 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.478     5.435 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       14.234    19.669    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/enb_AESD_reg
    SLICE_X48Y129        LUT5 (Prop_lut5_I0_O)        0.295    19.964 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         6.183    26.147    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/mixcol_data_i1
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.124    26.271 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_16__17/O
                         net (fo=1, routed)           0.433    26.704    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_16__17_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I0_O)        0.124    26.828 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_12__17/O
                         net (fo=1, routed)           0.642    27.471    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_12__17_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I0_O)        0.124    27.595 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_7__17/O
                         net (fo=14, routed)          1.481    29.076    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/mix_word[16]
    SLICE_X51Y116        LUT5 (Prop_lut5_I4_O)        0.119    29.195 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[115]_i_5/O
                         net (fo=2, routed)           0.740    29.935    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[115]_i_5_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.332    30.267 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[115]_i_2/O
                         net (fo=1, routed)           0.791    31.058    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outy[19]
    SLICE_X52Y116        LUT3 (Prop_lut3_I0_O)        0.150    31.208 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg[115]_i_1__17/O
                         net (fo=4, routed)           2.046    33.255    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outmux[19]
    SLICE_X49Y105        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.654   104.559    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/clk
    SLICE_X49Y105        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[19]/C
                         clock pessimism              0.343   104.902    
                         clock uncertainty           -0.035   104.866    
    SLICE_X49Y105        FDCE (Setup_fdce_C_D)       -0.283   104.583    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        104.583    
                         arrival time                         -33.255    
  -------------------------------------------------------------------
                         slack                                 71.329    

Slack (MET) :             71.377ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.602ns  (logic 2.654ns (9.279%)  route 25.948ns (90.721%))
  Logic Levels:           10  (LUT2=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.550ns = ( 104.550 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.478     5.435 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       14.234    19.669    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/enb_AESD_reg
    SLICE_X48Y129        LUT5 (Prop_lut5_I0_O)        0.295    19.964 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         6.256    26.220    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/mixcol_data_i1
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124    26.344 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg[0]_i_29__17/O
                         net (fo=1, routed)           0.000    26.344    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg[0]_i_29__17_n_0
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    26.589 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_18__17/O
                         net (fo=1, routed)           0.000    26.589    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_18__17_n_0
    SLICE_X52Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    26.693 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_12__17/O
                         net (fo=1, routed)           1.020    27.713    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/state_reg[2]_7
    SLICE_X49Y109        LUT6 (Prop_lut6_I3_O)        0.316    28.029 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/ah_reg[0]_i_7__17/O
                         net (fo=1, routed)           0.953    28.982    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/subbytes_sbox_data_o[3]
    SLICE_X46Y111        LUT6 (Prop_lut6_I4_O)        0.124    29.106 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ah_reg[0]_i_3/O
                         net (fo=6, routed)           1.325    30.431    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox_data_i[3]
    SLICE_X44Y128        LUT5 (Prop_lut5_I0_O)        0.124    30.555 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/ah_reg[1]_i_3__17/O
                         net (fo=4, routed)           0.629    31.184    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox1/p_0_in46_in
    SLICE_X42Y128        LUT2 (Prop_lut2_I1_O)        0.153    31.337 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/alph[3]_i_4__17/O
                         net (fo=10, routed)          0.861    32.198    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox1/p_7_in
    SLICE_X42Y130        LUT5 (Prop_lut5_I3_O)        0.360    32.558 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/to_invert[2]_i_3__17/O
                         net (fo=1, routed)           0.671    33.229    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/to_invert[2]_i_3__17_n_0
    SLICE_X42Y130        LUT6 (Prop_lut6_I4_O)        0.331    33.560 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/to_invert[2]_i_1__17/O
                         net (fo=1, routed)           0.000    33.560    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/FSM_onehot_state_reg[1][2]
    SLICE_X42Y130        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.645   104.550    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/clk
    SLICE_X42Y130        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[2]/C
                         clock pessimism              0.343   104.893    
                         clock uncertainty           -0.035   104.857    
    SLICE_X42Y130        FDCE (Setup_fdce_C_D)        0.079   104.936    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[2]
  -------------------------------------------------------------------
                         required time                        104.936    
                         arrival time                         -33.560    
  -------------------------------------------------------------------
                         slack                                 71.377    

Slack (MET) :             71.462ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[76]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.182ns  (logic 1.545ns (5.482%)  route 26.637ns (94.518%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 104.557 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.478     5.435 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       14.234    19.669    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/enb_AESD_reg
    SLICE_X48Y129        LUT5 (Prop_lut5_I0_O)        0.295    19.964 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         6.726    26.690    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/mixcol_data_i1
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.124    26.814 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_14__17/O
                         net (fo=1, routed)           0.475    27.289    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_14__17_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    27.413 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_8__17/O
                         net (fo=1, routed)           0.384    27.797    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_8__17_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I0_O)        0.124    27.921 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_5__17/O
                         net (fo=11, routed)          1.251    29.172    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/mix_word[1]
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.124    29.296 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[124]_i_6/O
                         net (fo=2, routed)           1.398    30.694    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[124]_i_6_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I4_O)        0.124    30.818 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[108]_i_2/O
                         net (fo=1, routed)           1.154    31.973    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outy[12]
    SLICE_X47Y114        LUT3 (Prop_lut3_I0_O)        0.152    32.125 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg[108]_i_1__17/O
                         net (fo=4, routed)           1.015    33.140    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outmux[12]
    SLICE_X48Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.652   104.557    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/clk
    SLICE_X48Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[76]/C
                         clock pessimism              0.343   104.900    
                         clock uncertainty           -0.035   104.864    
    SLICE_X48Y109        FDCE (Setup_fdce_C_D)       -0.263   104.601    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[76]
  -------------------------------------------------------------------
                         required time                        104.601    
                         arrival time                         -33.140    
  -------------------------------------------------------------------
                         slack                                 71.462    

Slack (MET) :             71.619ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.055ns  (logic 1.545ns (5.507%)  route 26.510ns (94.493%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 104.558 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.478     5.435 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       14.234    19.669    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/enb_AESD_reg
    SLICE_X48Y129        LUT5 (Prop_lut5_I0_O)        0.295    19.964 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         6.726    26.690    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/mixcol_data_i1
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.124    26.814 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_14__17/O
                         net (fo=1, routed)           0.475    27.289    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_14__17_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    27.413 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_8__17/O
                         net (fo=1, routed)           0.384    27.797    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_8__17_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I0_O)        0.124    27.921 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_5__17/O
                         net (fo=11, routed)          1.251    29.172    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/mix_word[1]
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.124    29.296 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[124]_i_6/O
                         net (fo=2, routed)           1.398    30.694    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[124]_i_6_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I4_O)        0.124    30.818 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[108]_i_2/O
                         net (fo=1, routed)           1.154    31.973    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outy[12]
    SLICE_X47Y114        LUT3 (Prop_lut3_I0_O)        0.152    32.125 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg[108]_i_1__17/O
                         net (fo=4, routed)           0.888    33.013    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outmux[12]
    SLICE_X46Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.653   104.558    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/clk
    SLICE_X46Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[44]/C
                         clock pessimism              0.343   104.901    
                         clock uncertainty           -0.035   104.865    
    SLICE_X46Y109        FDCE (Setup_fdce_C_D)       -0.233   104.632    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[44]
  -------------------------------------------------------------------
                         required time                        104.632    
                         arrival time                         -33.013    
  -------------------------------------------------------------------
                         slack                                 71.619    

Slack (MET) :             71.779ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[108]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.866ns  (logic 1.545ns (5.544%)  route 26.321ns (94.456%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.558ns = ( 104.558 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.478     5.435 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       14.234    19.669    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/enb_AESD_reg
    SLICE_X48Y129        LUT5 (Prop_lut5_I0_O)        0.295    19.964 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         6.726    26.690    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/mixcol_data_i1
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.124    26.814 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_14__17/O
                         net (fo=1, routed)           0.475    27.289    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_14__17_n_0
    SLICE_X55Y116        LUT6 (Prop_lut6_I0_O)        0.124    27.413 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_8__17/O
                         net (fo=1, routed)           0.384    27.797    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_8__17_n_0
    SLICE_X53Y116        LUT6 (Prop_lut6_I0_O)        0.124    27.921 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_5__17/O
                         net (fo=11, routed)          1.251    29.172    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/mix_word[1]
    SLICE_X48Y117        LUT6 (Prop_lut6_I4_O)        0.124    29.296 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[124]_i_6/O
                         net (fo=2, routed)           1.398    30.694    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[124]_i_6_n_0
    SLICE_X45Y117        LUT6 (Prop_lut6_I4_O)        0.124    30.818 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[108]_i_2/O
                         net (fo=1, routed)           1.154    31.973    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outy[12]
    SLICE_X47Y114        LUT3 (Prop_lut3_I0_O)        0.152    32.125 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg[108]_i_1__17/O
                         net (fo=4, routed)           0.699    32.823    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outmux[12]
    SLICE_X47Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.653   104.558    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/clk
    SLICE_X47Y109        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[108]/C
                         clock pessimism              0.343   104.901    
                         clock uncertainty           -0.035   104.865    
    SLICE_X47Y109        FDCE (Setup_fdce_C_D)       -0.263   104.602    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg_reg[108]
  -------------------------------------------------------------------
                         required time                        104.602    
                         arrival time                         -32.823    
  -------------------------------------------------------------------
                         slack                                 71.779    

Slack (MET) :             71.822ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.107ns  (logic 2.432ns (8.653%)  route 25.675ns (91.347%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 104.549 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.478     5.435 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       14.234    19.669    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/enb_AESD_reg
    SLICE_X48Y129        LUT5 (Prop_lut5_I0_O)        0.295    19.964 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         6.256    26.220    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/mixcol_data_i1
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124    26.344 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg[0]_i_29__17/O
                         net (fo=1, routed)           0.000    26.344    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg[0]_i_29__17_n_0
    SLICE_X52Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    26.589 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_18__17/O
                         net (fo=1, routed)           0.000    26.589    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_18__17_n_0
    SLICE_X52Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    26.693 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/ah_reg_reg[0]_i_12__17/O
                         net (fo=1, routed)           1.020    27.713    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/state_reg[2]_7
    SLICE_X49Y109        LUT6 (Prop_lut6_I3_O)        0.316    28.029 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/ah_reg[0]_i_7__17/O
                         net (fo=1, routed)           0.953    28.982    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/subbytes_sbox_data_o[3]
    SLICE_X46Y111        LUT6 (Prop_lut6_I4_O)        0.124    29.106 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ah_reg[0]_i_3/O
                         net (fo=6, routed)           1.386    30.492    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox_data_i[3]
    SLICE_X45Y128        LUT5 (Prop_lut5_I0_O)        0.124    30.616 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/ah_reg[1]_i_2__17/O
                         net (fo=3, routed)           0.443    31.059    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox1/p_1_in44_in
    SLICE_X42Y128        LUT2 (Prop_lut2_I1_O)        0.124    31.183 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/alph[1]_i_2__17/O
                         net (fo=7, routed)           0.898    32.081    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox1/p_3_in
    SLICE_X42Y128        LUT3 (Prop_lut3_I2_O)        0.150    32.231 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/to_invert[0]_i_3__17/O
                         net (fo=1, routed)           0.486    32.717    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/sbox1/to_invert2
    SLICE_X40Y128        LUT6 (Prop_lut6_I5_O)        0.348    33.065 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/ks1/to_invert[0]_i_1__17/O
                         net (fo=1, routed)           0.000    33.065    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/FSM_onehot_state_reg[1][0]
    SLICE_X40Y128        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.644   104.549    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/clk
    SLICE_X40Y128        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[0]/C
                         clock pessimism              0.343   104.892    
                         clock uncertainty           -0.035   104.856    
    SLICE_X40Y128        FDCE (Setup_fdce_C_D)        0.031   104.887    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sbox1/to_invert_reg[0]
  -------------------------------------------------------------------
                         required time                        104.887    
                         arrival time                         -33.065    
  -------------------------------------------------------------------
                         slack                                 71.822    

Slack (MET) :             71.947ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/enb_AESD_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.651ns  (logic 1.742ns (6.300%)  route 25.909ns (93.700%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.547ns = ( 104.547 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/enb_AESD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.478     5.435 r  design_1_i/coproc_0/inst/enb_AESD_reg/Q
                         net (fo=7554, routed)       14.234    19.669    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/enb_AESD_reg
    SLICE_X48Y129        LUT5 (Prop_lut5_I0_O)        0.295    19.964 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/i__i_1__1/O
                         net (fo=328, routed)         6.183    26.147    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/mixcol_data_i1
    SLICE_X55Y109        LUT6 (Prop_lut6_I2_O)        0.124    26.271 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_16__17/O
                         net (fo=1, routed)           0.433    26.704    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_16__17_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I0_O)        0.124    26.828 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_12__17/O
                         net (fo=1, routed)           0.642    27.471    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_12__17_n_0
    SLICE_X55Y109        LUT6 (Prop_lut6_I0_O)        0.124    27.595 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/sub1/data_reg[121]_i_7__17/O
                         net (fo=14, routed)          1.481    29.076    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/mix_word[16]
    SLICE_X51Y116        LUT5 (Prop_lut5_I4_O)        0.119    29.195 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[115]_i_5/O
                         net (fo=2, routed)           0.668    29.863    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[115]_i_5_n_0
    SLICE_X49Y116        LUT6 (Prop_lut6_I4_O)        0.332    30.195 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/w1/data_reg[99]_i_2/O
                         net (fo=1, routed)           1.390    31.585    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outy[3]
    SLICE_X50Y116        LUT3 (Prop_lut3_I0_O)        0.146    31.731 r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_reg[99]_i_1__17/O
                         net (fo=4, routed)           0.876    32.608    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/outmux[3]
    SLICE_X52Y107        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.642   104.547    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/clk
    SLICE_X52Y107        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[3]/C
                         clock pessimism              0.343   104.890    
                         clock uncertainty           -0.035   104.854    
    SLICE_X52Y107        FDCE (Setup_fdce_C_D)       -0.299   104.555    design_1_i/coproc_0/inst/qmaes/genblk1[18].aes_inst/mix1/data_o_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        104.555    
                         arrival time                         -32.608    
  -------------------------------------------------------------------
                         slack                                 71.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/mix1/data_reg_reg[112]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/mix1/data_o_reg_reg[112]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.765%)  route 0.174ns (55.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.662     1.555    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/mix1/clk
    SLICE_X59Y101        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/mix1/data_reg_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDCE (Prop_fdce_C_Q)         0.141     1.696 r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/mix1/data_reg_reg[112]/Q
                         net (fo=1, routed)           0.174     1.870    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/mix1/data_reg[112]
    SLICE_X60Y99         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/mix1/data_o_reg_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.851     1.992    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/mix1/clk
    SLICE_X60Y99         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/mix1/data_o_reg_reg[112]/C
                         clock pessimism             -0.253     1.739    
    SLICE_X60Y99         FDCE (Hold_fdce_C_D)         0.070     1.809    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/mix1/data_o_reg_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/key_reg_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.227ns (45.046%)  route 0.277ns (54.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.558     1.451    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/clk
    SLICE_X40Y96         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/key_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDCE (Prop_fdce_C_Q)         0.128     1.579 r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/ks1/key_reg_reg[60]/Q
                         net (fo=2, routed)           0.277     1.856    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/Q[60]
    SLICE_X44Y104        LUT6 (Prop_lut6_I4_O)        0.099     1.955 r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/sub1/addroundkey_data_reg[60]_i_1__16/O
                         net (fo=1, routed)           0.000     1.955    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/next_addroundkey_data_reg[60]
    SLICE_X44Y104        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.912     2.053    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/clk
    SLICE_X44Y104        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[60]/C
                         clock pessimism             -0.253     1.800    
    SLICE_X44Y104        FDCE (Hold_fdce_C_D)         0.092     1.892    design_1_i/coproc_0/inst/qmaes/genblk1[17].aes_inst/addroundkey_data_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/data_reg_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.935%)  route 0.218ns (51.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.586     1.479    design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/clk
    SLICE_X82Y51         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/data_reg_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y51         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/data_reg_reg[103]/Q
                         net (fo=6, routed)           0.218     1.861    design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/addroundkey_data_reg_reg[127]_1[103]
    SLICE_X85Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.906 r  design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/data_reg[7]_i_2__27/O
                         net (fo=1, routed)           0.000     1.906    design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/data_reg[7]_i_2__27_n_0
    SLICE_X85Y48         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.857     1.998    design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/clk
    SLICE_X85Y48         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/data_reg_reg[7]/C
                         clock pessimism             -0.248     1.750    
    SLICE_X85Y48         FDCE (Hold_fdce_C_D)         0.092     1.842    design_1_i/coproc_0/inst/qmaes/genblk1[28].aes_inst/sub1/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/data_reg_reg[85]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/data_reg_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.467%)  route 0.214ns (50.533%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.632     1.525    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/clk
    SLICE_X50Y135        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/data_reg_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y135        FDCE (Prop_fdce_C_Q)         0.164     1.689 r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/data_reg_reg[85]/Q
                         net (fo=6, routed)           0.214     1.903    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/addroundkey_data_reg_reg[127]_1[85]
    SLICE_X49Y134        LUT5 (Prop_lut5_I2_O)        0.045     1.948 r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/data_reg[53]_i_1__18/O
                         net (fo=1, routed)           0.000     1.948    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/data_reg[53]_i_1__18_n_0
    SLICE_X49Y134        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/data_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.906     2.047    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/clk
    SLICE_X49Y134        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/data_reg_reg[53]/C
                         clock pessimism             -0.256     1.791    
    SLICE_X49Y134        FDCE (Hold_fdce_C_D)         0.091     1.882    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/data_reg_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/ks1/key_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/addroundkey_data_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.981%)  route 0.228ns (55.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.548     1.441    design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/ks1/clk
    SLICE_X47Y77         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/ks1/key_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/ks1/key_reg_reg[24]/Q
                         net (fo=2, routed)           0.228     1.809    design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/sub1/Q[24]
    SLICE_X51Y72         LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/sub1/addroundkey_data_reg[24]_i_1__12/O
                         net (fo=1, routed)           0.000     1.854    design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/next_addroundkey_data_reg[24]
    SLICE_X51Y72         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/addroundkey_data_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.809     1.950    design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/clk
    SLICE_X51Y72         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/addroundkey_data_reg_reg[24]/C
                         clock pessimism             -0.253     1.697    
    SLICE_X51Y72         FDCE (Hold_fdce_C_D)         0.091     1.788    design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/addroundkey_data_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/key_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.305%)  route 0.234ns (55.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.550     1.443    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/clk
    SLICE_X52Y32         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/key_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/key_reg_reg[20]/Q
                         net (fo=2, routed)           0.234     1.818    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/Q[20]
    SLICE_X48Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.863 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/addroundkey_data_reg[20]_i_1__7/O
                         net (fo=1, routed)           0.000     1.863    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/next_addroundkey_data_reg[20]
    SLICE_X48Y30         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.817     1.958    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/clk
    SLICE_X48Y30         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[20]/C
                         clock pessimism             -0.253     1.705    
    SLICE_X48Y30         FDCE (Hold_fdce_C_D)         0.091     1.796    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/addroundkey_data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.563%)  route 0.241ns (56.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.546     1.439    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/clk
    SLICE_X51Y27         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y27         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[103]/Q
                         net (fo=6, routed)           0.241     1.821    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/addroundkey_data_reg_reg[127]_1[103]
    SLICE_X49Y28         LUT5 (Prop_lut5_I2_O)        0.045     1.866 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg[7]_i_2__7/O
                         net (fo=1, routed)           0.000     1.866    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg[7]_i_2__7_n_0
    SLICE_X49Y28         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.815     1.956    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/clk
    SLICE_X49Y28         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[7]/C
                         clock pessimism             -0.253     1.703    
    SLICE_X49Y28         FDCE (Hold_fdce_C_D)         0.091     1.794    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/col_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/key_reg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.184ns (38.889%)  route 0.289ns (61.111%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.582     1.475    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/clk
    SLICE_X57Y47         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/col_reg[1]/Q
                         net (fo=5, routed)           0.289     1.905    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/p_1_in[1]
    SLICE_X58Y50         LUT4 (Prop_lut4_I1_O)        0.043     1.948 r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/key_reg[33]_i_1__30/O
                         net (fo=1, routed)           0.000     1.948    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/p_2_out[33]
    SLICE_X58Y50         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/key_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.850     1.991    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/clk
    SLICE_X58Y50         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/key_reg_reg[33]/C
                         clock pessimism             -0.248     1.743    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.131     1.874    design_1_i/coproc_0/inst/qmaes/genblk1[31].aes_inst/ks1/key_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/data_reg_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/data_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.172%)  route 0.138ns (39.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.664     1.557    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/clk
    SLICE_X66Y100        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/data_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.164     1.721 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/data_reg_reg[50]/Q
                         net (fo=6, routed)           0.138     1.860    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/addroundkey_data_reg_reg[127]_1[50]
    SLICE_X67Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.905 r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/data_reg[18]_i_1__25/O
                         net (fo=1, routed)           0.000     1.905    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/data_reg[18]_i_1__25_n_0
    SLICE_X67Y99         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/data_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.851     1.992    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/clk
    SLICE_X67Y99         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/data_reg_reg[18]/C
                         clock pessimism             -0.253     1.739    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.091     1.830    design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/sub1/data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.071%)  route 0.246ns (56.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.552     1.445    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/clk
    SLICE_X53Y35         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[35]/Q
                         net (fo=6, routed)           0.246     1.832    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/addroundkey_data_reg_reg[127]_1[35]
    SLICE_X49Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.877 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.877    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg[3]_i_1__7_n_0
    SLICE_X49Y34         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.821     1.962    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/clk
    SLICE_X49Y34         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[3]/C
                         clock pessimism             -0.253     1.709    
    SLICE_X49Y34         FDCE (Hold_fdce_C_D)         0.091     1.800    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sub1/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_0_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y23   design_1_i/coproc_0/inst/enb_AESD_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X62Y23   design_1_i/coproc_0/inst/enb_AESE_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X60Y34   design_1_i/coproc_0/inst/load_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X37Y88   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[45]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X37Y88   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[46]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X49Y88   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[47]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y87   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[48]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X53Y82   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[49]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X35Y82   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y87   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[48]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X53Y82   design_1_i/coproc_0/inst/qmaes/genblk1[15].aes_inst/sub1/data_reg_reg[49]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X71Y22   design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/mix1/data_reg_reg[44]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X71Y22   design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/mix1/data_reg_reg[45]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X68Y22   design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/mix1/data_reg_reg[46]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X71Y22   design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/mix1/data_reg_reg[52]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X71Y22   design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/mix1/data_reg_reg[53]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X71Y22   design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/mix1/data_reg_reg[54]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X71Y22   design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/mix1/data_reg_reg[62]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X87Y113  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X82Y22   design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/mix1/data_reg_reg[57]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X82Y22   design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/mix1/data_reg_reg[61]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X97Y5    design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/mix1/data_o_reg_reg[40]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y5    design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/mix1/data_o_reg_reg[47]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X97Y5    design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/mix1/data_o_reg_reg[48]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y5    design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/mix1/data_o_reg_reg[55]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X96Y5    design_1_i/coproc_0/inst/qmaes/genblk1[3].aes_inst/mix1/data_o_reg_reg[72]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X83Y123  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[56]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X62Y77   design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/mix1/data_reg_reg[108]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X62Y77   design_1_i/coproc_0/inst/qmaes/genblk1[26].aes_inst/mix1/data_reg_reg[115]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg4_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.221ns  (logic 1.450ns (15.725%)  route 7.771ns (84.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=135, routed)         7.771    12.252    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[18]
    SLICE_X87Y22         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg4_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.549    12.729    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y22         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg4_reg[18]/C
                         clock pessimism              0.115    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X87Y22         FDRE (Setup_fdre_C_D)       -0.058    12.631    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg4_reg[18]
  -------------------------------------------------------------------
                         required time                         12.631    
                         arrival time                         -12.252    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 1.450ns (15.546%)  route 7.877ns (84.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=135, routed)         7.877    12.358    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[30]
    SLICE_X98Y16         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.618    12.797    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X98Y16         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[30]/C
                         clock pessimism              0.115    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X98Y16         FDRE (Setup_fdre_C_D)       -0.016    12.742    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg10_reg[30]
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg27_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.134ns  (logic 1.450ns (15.875%)  route 7.684ns (84.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.675ns = ( 12.675 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=135, routed)         7.684    12.165    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[30]
    SLICE_X35Y6          FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg27_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.496    12.675    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y6          FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg27_reg[30]/C
                         clock pessimism              0.115    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X35Y6          FDRE (Setup_fdre_C_D)       -0.081    12.555    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg27_reg[30]
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg115_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 1.450ns (15.598%)  route 7.846ns (84.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 12.806 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=135, routed)         7.846    12.327    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[28]
    SLICE_X102Y47        FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg115_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.626    12.806    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y47        FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg115_reg[28]/C
                         clock pessimism              0.115    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X102Y47        FDRE (Setup_fdre_C_D)       -0.045    12.721    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg115_reg[28]
  -------------------------------------------------------------------
                         required time                         12.721    
                         arrival time                         -12.327    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg28_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 1.450ns (15.823%)  route 7.714ns (84.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=135, routed)         7.714    12.195    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[30]
    SLICE_X34Y7          FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg28_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.495    12.675    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y7          FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg28_reg[30]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)       -0.045    12.590    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg28_reg[30]
  -------------------------------------------------------------------
                         required time                         12.590    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg29_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.213ns  (logic 1.450ns (15.739%)  route 7.763ns (84.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=135, routed)         7.763    12.243    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[30]
    SLICE_X23Y8          FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg29_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.577    12.757    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y8          FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg29_reg[30]/C
                         clock pessimism              0.115    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)       -0.058    12.659    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg29_reg[30]
  -------------------------------------------------------------------
                         required time                         12.659    
                         arrival time                         -12.243    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg14_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.174ns  (logic 1.450ns (15.806%)  route 7.724ns (84.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=135, routed)         7.724    12.204    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[18]
    SLICE_X87Y19         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg14_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.552    12.731    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X87Y19         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg14_reg[18]/C
                         clock pessimism              0.115    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X87Y19         FDRE (Setup_fdre_C_D)       -0.067    12.625    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg14_reg[18]
  -------------------------------------------------------------------
                         required time                         12.625    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg123_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 1.450ns (15.812%)  route 7.720ns (84.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=135, routed)         7.720    12.201    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[19]
    SLICE_X76Y44         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg123_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.561    12.740    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X76Y44         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg123_reg[19]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X76Y44         FDRE (Setup_fdre_C_D)       -0.067    12.634    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg123_reg[19]
  -------------------------------------------------------------------
                         required time                         12.634    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg19_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.450ns (15.967%)  route 7.631ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=135, routed)         7.631    12.112    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[30]
    SLICE_X41Y6          FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg19_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.495    12.674    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y6          FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg19_reg[30]/C
                         clock pessimism              0.115    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X41Y6          FDRE (Setup_fdre_C_D)       -0.067    12.568    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg19_reg[30]
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.177ns  (logic 1.450ns (15.800%)  route 7.727ns (84.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=135, routed)         7.727    12.208    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_wdata[2]
    SLICE_X91Y20         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.611    12.790    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X91Y20         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg12_reg[2]/C
                         clock pessimism              0.115    12.905    
                         clock uncertainty           -0.154    12.751    
    SLICE_X91Y20         FDRE (Setup_fdre_C_D)       -0.067    12.684    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg12_reg[2]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                         -12.208    
  -------------------------------------------------------------------
                         slack                                  0.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.645%)  route 0.179ns (58.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.179     1.299    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.751%)  route 0.233ns (62.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.233     1.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.664%)  route 0.179ns (58.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.179     1.299    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.215    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.900%)  route 0.331ns (72.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[61]/Q
                         net (fo=1, routed)           0.331     1.371    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[31]
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y102        FDRE (Hold_fdre_C_D)         0.017     1.279    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.091    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[5]
    SLICE_X32Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1/O
                         net (fo=1, routed)           0.000     1.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[5]_i_1_n_0
    SLICE_X32Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y96         FDRE (Hold_fdre_C_D)         0.120     1.027    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.077%)  route 0.227ns (63.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.227     1.350    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.239    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.517%)  route 0.177ns (54.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.177     1.317    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[29]
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.025     1.200    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.517%)  route 0.205ns (52.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=5, routed)           0.205     1.341    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X28Y98         LUT4 (Prop_lut4_I0_O)        0.045     1.386 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     1.386    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i0
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.242%)  route 0.271ns (65.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.271     1.404    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.653     0.989    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y139        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y139        FDRE (Prop_fdre_C_Q)         0.141     1.130 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.186    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X27Y139        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.927     1.293    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X27Y139        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.304     0.989    
    SLICE_X27Y139        FDRE (Hold_fdre_C_D)         0.075     1.064    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y84    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__1/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X27Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X27Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__0/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y83    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        10.470ns  (logic 1.786ns (17.059%)  route 8.684ns (82.941%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 104.560 - 100.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 93.010 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.716    93.010    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y86         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    93.466 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/Q
                         net (fo=65, routed)          3.952    97.418    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/key[8]
    SLICE_X16Y1          LUT6 (Prop_lut6_I3_O)        0.124    97.542 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/key_reg[8]_i_2/O
                         net (fo=2, routed)           0.606    98.148    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/keysched_last_key_i[8]
    SLICE_X16Y2          LUT4 (Prop_lut4_I0_O)        0.124    98.272 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/ah_reg[2]_i_5__6/O
                         net (fo=1, routed)           0.663    98.935    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1_n_151
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124    99.059 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ah_reg[2]_i_4/O
                         net (fo=5, routed)           1.047   100.106    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox_data_i[0]
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.146   100.252 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/ah_reg[2]_i_3__6/O
                         net (fo=1, routed)           0.834   101.085    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox1/p_2_in60_in
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.328   101.413 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/ah_reg[2]_i_1__6/O
                         net (fo=6, routed)           1.081   102.494    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/p_4_in
    SLICE_X6Y6           LUT5 (Prop_lut5_I2_O)        0.153   102.647 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[2]_i_4__6/O
                         net (fo=1, routed)           0.501   103.149    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[2]_i_4__6_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.331   103.480 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[2]_i_1__6/O
                         net (fo=1, routed)           0.000   103.480    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/FSM_onehot_state_reg[1][2]
    SLICE_X7Y6           FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.655   104.560    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/clk
    SLICE_X7Y6           FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[2]/C
                         clock pessimism              0.000   104.560    
                         clock uncertainty           -0.154   104.406    
    SLICE_X7Y6           FDCE (Setup_fdce_C_D)        0.031   104.437    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[2]
  -------------------------------------------------------------------
                         required time                        104.437    
                         arrival time                        -103.480    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.972ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        10.496ns  (logic 1.788ns (17.034%)  route 8.708ns (82.966%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 104.600 - 100.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 93.009 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.715    93.009    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y50         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456    93.465 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/Q
                         net (fo=65, routed)          3.659    97.124    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/key[25]
    SLICE_X36Y132        LUT6 (Prop_lut6_I3_O)        0.124    97.248 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/key_reg[25]_i_2/O
                         net (fo=2, routed)           0.448    97.696    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/keysched_last_key_i[25]
    SLICE_X36Y131        LUT5 (Prop_lut5_I1_O)        0.124    97.820 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/alph[3]_i_11__15/O
                         net (fo=1, routed)           1.056    98.875    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1_n_144
    SLICE_X36Y123        LUT6 (Prop_lut6_I1_O)        0.124    98.999 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/alph[3]_i_5/O
                         net (fo=4, routed)           1.351   100.351    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/sbox_data_i[1]
    SLICE_X29Y132        LUT5 (Prop_lut5_I1_O)        0.124   100.475 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/ah_reg[2]_i_2__15/O
                         net (fo=3, routed)           0.657   101.132    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/sbox1/p_0_in43_in
    SLICE_X29Y132        LUT2 (Prop_lut2_I0_O)        0.152   101.284 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/alph[3]_i_4__15/O
                         net (fo=10, routed)          0.712   101.997    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/sbox1/p_7_in
    SLICE_X29Y133        LUT2 (Prop_lut2_I0_O)        0.358   102.355 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/to_invert[1]_i_3__15/O
                         net (fo=1, routed)           0.825   103.179    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/sbox1/to_invert331_out
    SLICE_X28Y133        LUT6 (Prop_lut6_I4_O)        0.326   103.505 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/to_invert[1]_i_1__15/O
                         net (fo=1, routed)           0.000   103.505    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/FSM_onehot_state_reg[1][1]
    SLICE_X28Y133        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.695   104.600    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/clk
    SLICE_X28Y133        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[1]/C
                         clock pessimism              0.000   104.600    
                         clock uncertainty           -0.154   104.446    
    SLICE_X28Y133        FDCE (Setup_fdce_C_D)        0.032   104.478    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[1]
  -------------------------------------------------------------------
                         required time                        104.478    
                         arrival time                        -103.505    
  -------------------------------------------------------------------
                         slack                                  0.972    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        10.383ns  (logic 1.790ns (17.240%)  route 8.593ns (82.760%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 104.601 - 100.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 93.009 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.715    93.009    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y50         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456    93.465 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/Q
                         net (fo=65, routed)          3.659    97.124    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/key[25]
    SLICE_X36Y132        LUT6 (Prop_lut6_I3_O)        0.124    97.248 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/key_reg[25]_i_2/O
                         net (fo=2, routed)           0.448    97.696    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/keysched_last_key_i[25]
    SLICE_X36Y131        LUT5 (Prop_lut5_I1_O)        0.124    97.820 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/alph[3]_i_11__15/O
                         net (fo=1, routed)           1.056    98.875    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1_n_144
    SLICE_X36Y123        LUT6 (Prop_lut6_I1_O)        0.124    98.999 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/alph[3]_i_5/O
                         net (fo=4, routed)           1.303   100.302    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/sbox_data_i[1]
    SLICE_X29Y132        LUT5 (Prop_lut5_I1_O)        0.124   100.426 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/alph[3]_i_2__15/O
                         net (fo=10, routed)          0.702   101.128    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/sbox1/p_0_in55_in
    SLICE_X29Y132        LUT2 (Prop_lut2_I0_O)        0.152   101.280 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/alph[2]_i_2__15/O
                         net (fo=6, routed)           0.843   102.124    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/sbox1/p_5_in
    SLICE_X28Y133        LUT5 (Prop_lut5_I4_O)        0.354   102.478 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/to_invert[2]_i_3__15/O
                         net (fo=1, routed)           0.582   103.060    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/to_invert[2]_i_3__15_n_0
    SLICE_X28Y134        LUT6 (Prop_lut6_I4_O)        0.332   103.392 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/to_invert[2]_i_1__15/O
                         net (fo=1, routed)           0.000   103.392    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/FSM_onehot_state_reg[1][2]
    SLICE_X28Y134        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.696   104.601    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/clk
    SLICE_X28Y134        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[2]/C
                         clock pessimism              0.000   104.601    
                         clock uncertainty           -0.154   104.447    
    SLICE_X28Y134        FDCE (Setup_fdce_C_D)        0.031   104.478    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[2]
  -------------------------------------------------------------------
                         required time                        104.478    
                         arrival time                        -103.392    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sbox1/to_invert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        10.180ns  (logic 1.792ns (17.604%)  route 8.388ns (82.396%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 104.398 - 100.000 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 93.006 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.712    93.006    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y82         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.456    93.462 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[2]/Q
                         net (fo=65, routed)          2.948    96.410    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/key[2]
    SLICE_X42Y22         LUT6 (Prop_lut6_I3_O)        0.124    96.534 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/key_reg[2]_i_2/O
                         net (fo=2, routed)           1.033    97.567    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/keysched_last_key_i[2]
    SLICE_X42Y27         LUT4 (Prop_lut4_I2_O)        0.124    97.691 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/alph[3]_i_19__7/O
                         net (fo=1, routed)           0.809    98.500    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1_n_153
    SLICE_X39Y27         LUT6 (Prop_lut6_I0_O)        0.124    98.624 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/alph[3]_i_8/O
                         net (fo=3, routed)           1.176    99.800    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/sbox_data_i[2]
    SLICE_X41Y47         LUT5 (Prop_lut5_I3_O)        0.124    99.924 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/ah_reg[2]_i_2__7/O
                         net (fo=3, routed)           0.707   100.631    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/sbox1/p_0_in43_in
    SLICE_X41Y48         LUT2 (Prop_lut2_I0_O)        0.153   100.784 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/alph[3]_i_4__7/O
                         net (fo=10, routed)          1.045   101.829    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/sbox1/p_7_in
    SLICE_X40Y48         LUT5 (Prop_lut5_I3_O)        0.355   102.184 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/to_invert[2]_i_4__7/O
                         net (fo=1, routed)           0.670   102.854    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/to_invert[2]_i_4__7_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I5_O)        0.332   103.186 r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/ks1/to_invert[2]_i_1__7/O
                         net (fo=1, routed)           0.000   103.186    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sbox1/FSM_onehot_state_reg[1][2]
    SLICE_X39Y48         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sbox1/to_invert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.493   104.398    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sbox1/clk
    SLICE_X39Y48         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sbox1/to_invert_reg[2]/C
                         clock pessimism              0.000   104.398    
                         clock uncertainty           -0.154   104.244    
    SLICE_X39Y48         FDCE (Setup_fdce_C_D)        0.031   104.275    design_1_i/coproc_0/inst/qmaes/genblk1[8].aes_inst/sbox1/to_invert_reg[2]
  -------------------------------------------------------------------
                         required time                        104.275    
                         arrival time                        -103.186    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        10.344ns  (logic 1.746ns (16.880%)  route 8.598ns (83.120%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.559ns = ( 104.559 - 100.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 93.010 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.716    93.010    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y86         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    93.466 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/Q
                         net (fo=65, routed)          3.952    97.418    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/key[8]
    SLICE_X16Y1          LUT6 (Prop_lut6_I3_O)        0.124    97.542 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/key_reg[8]_i_2/O
                         net (fo=2, routed)           0.606    98.148    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/keysched_last_key_i[8]
    SLICE_X16Y2          LUT4 (Prop_lut4_I0_O)        0.124    98.272 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/ah_reg[2]_i_5__6/O
                         net (fo=1, routed)           0.663    98.935    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1_n_151
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.124    99.059 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ah_reg[2]_i_4/O
                         net (fo=5, routed)           1.047   100.106    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox_data_i[0]
    SLICE_X8Y9           LUT5 (Prop_lut5_I1_O)        0.146   100.252 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/ah_reg[2]_i_3__6/O
                         net (fo=1, routed)           0.834   101.085    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox1/p_2_in60_in
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.328   101.413 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/ah_reg[2]_i_1__6/O
                         net (fo=6, routed)           0.824   102.237    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/p_4_in
    SLICE_X7Y7           LUT2 (Prop_lut2_I1_O)        0.118   102.355 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[3]_i_3__6/O
                         net (fo=1, routed)           0.672   103.028    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox1/to_invert311_out
    SLICE_X6Y7           LUT6 (Prop_lut6_I3_O)        0.326   103.354 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[3]_i_1__6/O
                         net (fo=1, routed)           0.000   103.354    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/FSM_onehot_state_reg[1][3]
    SLICE_X6Y7           FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.654   104.559    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/clk
    SLICE_X6Y7           FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[3]/C
                         clock pessimism              0.000   104.559    
                         clock uncertainty           -0.154   104.405    
    SLICE_X6Y7           FDCE (Setup_fdce_C_D)        0.079   104.484    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[3]
  -------------------------------------------------------------------
                         required time                        104.484    
                         arrival time                        -103.354    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        10.164ns  (logic 1.756ns (17.277%)  route 8.408ns (82.723%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 104.482 - 100.000 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 93.010 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.716    93.010    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X83Y86         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.456    93.466 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[8]/Q
                         net (fo=65, routed)          3.362    96.828    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/key[8]
    SLICE_X56Y2          LUT6 (Prop_lut6_I3_O)        0.124    96.952 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/key_reg[8]_i_2/O
                         net (fo=2, routed)           0.590    97.543    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/keysched_last_key_i[8]
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    97.667 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/ah_reg[2]_i_5__5/O
                         net (fo=1, routed)           0.653    98.319    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1_n_151
    SLICE_X50Y3          LUT6 (Prop_lut6_I0_O)        0.124    98.443 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ah_reg[2]_i_4/O
                         net (fo=5, routed)           1.359    99.802    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/sbox_data_i[0]
    SLICE_X25Y5          LUT5 (Prop_lut5_I1_O)        0.118    99.920 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/ah_reg[2]_i_3__5/O
                         net (fo=1, routed)           1.149   101.069    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/sbox1/p_2_in60_in
    SLICE_X21Y3          LUT4 (Prop_lut4_I1_O)        0.326   101.395 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/ah_reg[2]_i_1__5/O
                         net (fo=6, routed)           0.887   102.282    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/p_4_in
    SLICE_X21Y3          LUT5 (Prop_lut5_I2_O)        0.152   102.434 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/to_invert[2]_i_4__5/O
                         net (fo=1, routed)           0.408   102.842    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/to_invert[2]_i_4__5_n_0
    SLICE_X21Y2          LUT6 (Prop_lut6_I5_O)        0.332   103.174 r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/ks1/to_invert[2]_i_1__5/O
                         net (fo=1, routed)           0.000   103.174    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/FSM_onehot_state_reg[1][2]
    SLICE_X21Y2          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.577   104.482    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/clk
    SLICE_X21Y2          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[2]/C
                         clock pessimism              0.000   104.482    
                         clock uncertainty           -0.154   104.328    
    SLICE_X21Y2          FDCE (Setup_fdce_C_D)        0.031   104.359    design_1_i/coproc_0/inst/qmaes/genblk1[6].aes_inst/sbox1/to_invert_reg[2]
  -------------------------------------------------------------------
                         required time                        104.359    
                         arrival time                        -103.174    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        10.244ns  (logic 1.541ns (15.044%)  route 8.703ns (84.956%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 104.560 - 100.000 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 93.006 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.712    93.006    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y82         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.456    93.462 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[2]/Q
                         net (fo=65, routed)          3.968    97.430    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/key[2]
    SLICE_X7Y14          LUT6 (Prop_lut6_I3_O)        0.124    97.554 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/key_reg[2]_i_2/O
                         net (fo=2, routed)           0.795    98.349    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/keysched_last_key_i[2]
    SLICE_X4Y12          LUT4 (Prop_lut4_I2_O)        0.124    98.473 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/alph[3]_i_19__6/O
                         net (fo=1, routed)           0.593    99.066    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1_n_153
    SLICE_X4Y11          LUT6 (Prop_lut6_I0_O)        0.124    99.190 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/alph[3]_i_8/O
                         net (fo=3, routed)           0.875   100.065    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox_data_i[2]
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.124   100.189 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/ah_reg[2]_i_2__6/O
                         net (fo=3, routed)           0.616   100.806    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox1/p_0_in43_in
    SLICE_X8Y8           LUT2 (Prop_lut2_I0_O)        0.117   100.923 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/alph[3]_i_4__6/O
                         net (fo=10, routed)          1.281   102.204    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/sbox1/p_7_in
    SLICE_X6Y7           LUT6 (Prop_lut6_I3_O)        0.348   102.552 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[1]_i_4__6/O
                         net (fo=1, routed)           0.574   103.126    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[1]_i_4__6_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.124   103.250 r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/ks1/to_invert[1]_i_1__6/O
                         net (fo=1, routed)           0.000   103.250    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/FSM_onehot_state_reg[1][1]
    SLICE_X7Y6           FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.655   104.560    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/clk
    SLICE_X7Y6           FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[1]/C
                         clock pessimism              0.000   104.560    
                         clock uncertainty           -0.154   104.406    
    SLICE_X7Y6           FDCE (Setup_fdce_C_D)        0.029   104.435    design_1_i/coproc_0/inst/qmaes/genblk1[7].aes_inst/sbox1/to_invert_reg[1]
  -------------------------------------------------------------------
                         required time                        104.435    
                         arrival time                        -103.250    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg259_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/addroundkey_data_reg_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        10.156ns  (logic 0.715ns (7.040%)  route 9.441ns (92.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.472ns = ( 104.472 - 100.000 ) 
    Source Clock Delay      (SCD):    3.006ns = ( 93.006 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.712    93.006    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y93         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg259_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.419    93.425 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg259_reg[15]/Q
                         net (fo=65, routed)          9.441   102.866    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/sub1/key[79]
    SLICE_X13Y31         LUT6 (Prop_lut6_I3_O)        0.296   103.162 r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/sub1/addroundkey_data_reg[79]_i_1__8/O
                         net (fo=1, routed)           0.000   103.162    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/next_addroundkey_data_reg[79]
    SLICE_X13Y31         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/addroundkey_data_reg_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.567   104.472    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/clk
    SLICE_X13Y31         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/addroundkey_data_reg_reg[79]/C
                         clock pessimism              0.000   104.472    
                         clock uncertainty           -0.154   104.318    
    SLICE_X13Y31         FDCE (Setup_fdce_C_D)        0.031   104.349    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/addroundkey_data_reg_reg[79]
  -------------------------------------------------------------------
                         required time                        104.349    
                         arrival time                        -103.162    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        10.259ns  (logic 1.790ns (17.449%)  route 8.469ns (82.551%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 104.600 - 100.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 93.009 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.715    93.009    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y50         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456    93.465 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg257_reg[25]/Q
                         net (fo=65, routed)          3.659    97.124    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/key[25]
    SLICE_X36Y132        LUT6 (Prop_lut6_I3_O)        0.124    97.248 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/key_reg[25]_i_2/O
                         net (fo=2, routed)           0.448    97.696    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/keysched_last_key_i[25]
    SLICE_X36Y131        LUT5 (Prop_lut5_I1_O)        0.124    97.820 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/alph[3]_i_11__15/O
                         net (fo=1, routed)           1.056    98.875    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1_n_144
    SLICE_X36Y123        LUT6 (Prop_lut6_I1_O)        0.124    98.999 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/alph[3]_i_5/O
                         net (fo=4, routed)           1.303   100.302    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/sbox_data_i[1]
    SLICE_X29Y132        LUT5 (Prop_lut5_I1_O)        0.124   100.426 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/alph[3]_i_2__15/O
                         net (fo=10, routed)          0.702   101.128    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/sbox1/p_0_in55_in
    SLICE_X29Y132        LUT2 (Prop_lut2_I0_O)        0.152   101.280 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/alph[2]_i_2__15/O
                         net (fo=6, routed)           1.002   102.283    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/sbox1/p_5_in
    SLICE_X29Y133        LUT4 (Prop_lut4_I3_O)        0.354   102.637 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/to_invert[3]_i_4__15/O
                         net (fo=1, routed)           0.299   102.936    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/to_invert[3]_i_4__15_n_0
    SLICE_X30Y133        LUT6 (Prop_lut6_I4_O)        0.332   103.268 r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/ks1/to_invert[3]_i_1__15/O
                         net (fo=1, routed)           0.000   103.268    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/FSM_onehot_state_reg[1][3]
    SLICE_X30Y133        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.695   104.600    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/clk
    SLICE_X30Y133        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[3]/C
                         clock pessimism              0.000   104.600    
                         clock uncertainty           -0.154   104.446    
    SLICE_X30Y133        FDCE (Setup_fdce_C_D)        0.081   104.527    design_1_i/coproc_0/inst/qmaes/genblk1[16].aes_inst/sbox1/to_invert_reg[3]
  -------------------------------------------------------------------
                         required time                        104.527    
                         arrival time                        -103.268    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg258_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@100.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        10.204ns  (logic 0.642ns (6.292%)  route 9.562ns (93.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 104.601 - 100.000 ) 
    Source Clock Delay      (SCD):    3.004ns = ( 93.004 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    91.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    91.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.710    93.004    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y92         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg258_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518    93.522 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg258_reg[27]/Q
                         net (fo=65, routed)          9.562   103.084    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/key[59]
    SLICE_X107Y8         LUT6 (Prop_lut6_I3_O)        0.124   103.208 r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/addroundkey_data_reg[59]_i_1__1/O
                         net (fo=1, routed)           0.000   103.208    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/next_addroundkey_data_reg[59]
    SLICE_X107Y8         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.696   104.601    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/clk
    SLICE_X107Y8         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[59]/C
                         clock pessimism              0.000   104.601    
                         clock uncertainty           -0.154   104.447    
    SLICE_X107Y8         FDCE (Setup_fdce_C_D)        0.031   104.478    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[59]
  -------------------------------------------------------------------
                         required time                        104.478    
                         arrival time                        -103.208    
  -------------------------------------------------------------------
                         slack                                  1.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg39_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/addroundkey_data_reg_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.567ns (19.716%)  route 2.309ns (80.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.067ns
    Source Clock Delay      (SCD):    2.734ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.555     2.734    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y24         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg39_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y24         FDRE (Prop_fdre_C_Q)         0.367     3.101 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg39_reg[16]/Q
                         net (fo=2, routed)           1.417     4.519    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/input_data[80]
    SLICE_X6Y22          LUT5 (Prop_lut5_I4_O)        0.100     4.619 r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/addroundkey_data_reg[80]_i_3/O
                         net (fo=2, routed)           0.892     5.510    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/sub1/data_reg_reg[80]_1
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.100     5.610 r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/sub1/addroundkey_data_reg[80]_i_1__8/O
                         net (fo=1, routed)           0.000     5.610    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/next_addroundkey_data_reg[80]
    SLICE_X6Y21          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/addroundkey_data_reg_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.820     5.067    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/clk
    SLICE_X6Y21          FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/addroundkey_data_reg_reg[80]/C
                         clock pessimism              0.000     5.067    
                         clock uncertainty            0.154     5.222    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.330     5.552    design_1_i/coproc_0/inst/qmaes/genblk1[9].aes_inst/addroundkey_data_reg_reg[80]
  -------------------------------------------------------------------
                         required time                         -5.552    
                         arrival time                           5.610    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg12_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[113]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.567ns (20.238%)  route 2.235ns (79.762%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.045ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.553     2.732    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y18         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg12_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y18         FDRE (Prop_fdre_C_Q)         0.367     3.099 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg12_reg[17]/Q
                         net (fo=2, routed)           1.450     4.549    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/input_data[113]
    SLICE_X102Y10        LUT5 (Prop_lut5_I4_O)        0.100     4.649 r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg[113]_i_3/O
                         net (fo=2, routed)           0.785     5.434    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/data_reg_reg[113]_1
    SLICE_X105Y9         LUT6 (Prop_lut6_I2_O)        0.100     5.534 r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/sub1/addroundkey_data_reg[113]_i_1__1/O
                         net (fo=1, routed)           0.000     5.534    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/next_addroundkey_data_reg[113]
    SLICE_X105Y9         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.798     5.045    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/clk
    SLICE_X105Y9         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[113]/C
                         clock pessimism              0.000     5.045    
                         clock uncertainty            0.154     5.200    
    SLICE_X105Y9         FDCE (Hold_fdce_C_D)         0.269     5.469    design_1_i/coproc_0/inst/qmaes/genblk1[2].aes_inst/addroundkey_data_reg_reg[113]
  -------------------------------------------------------------------
                         required time                         -5.469    
                         arrival time                           5.534    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg260_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/addroundkey_data_reg_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.577ns (20.177%)  route 2.283ns (79.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    2.644ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.465     2.644    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y91         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg260_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.337     2.981 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg260_reg[6]/Q
                         net (fo=65, routed)          2.283     5.263    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/sub1/key[102]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.240     5.503 r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/sub1/addroundkey_data_reg[102]_i_1__11/O
                         net (fo=1, routed)           0.000     5.503    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/next_addroundkey_data_reg[102]
    SLICE_X62Y68         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/addroundkey_data_reg_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.706     4.953    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/clk
    SLICE_X62Y68         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/addroundkey_data_reg_reg[102]/C
                         clock pessimism              0.000     4.953    
                         clock uncertainty            0.154     5.108    
    SLICE_X62Y68         FDCE (Hold_fdce_C_D)         0.330     5.438    design_1_i/coproc_0/inst/qmaes/genblk1[12].aes_inst/addroundkey_data_reg_reg[102]
  -------------------------------------------------------------------
                         required time                         -5.438    
                         arrival time                           5.503    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg102_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/addroundkey_data_reg_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 0.567ns (19.717%)  route 2.309ns (80.283%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.532     2.711    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X88Y77         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg102_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.367     3.078 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg102_reg[4]/Q
                         net (fo=2, routed)           1.408     4.485    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/input_data[36]
    SLICE_X106Y77        LUT5 (Prop_lut5_I4_O)        0.100     4.585 r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/addroundkey_data_reg[36]_i_3/O
                         net (fo=2, routed)           0.901     5.487    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/sub1/data_reg_reg[36]_1
    SLICE_X107Y77        LUT6 (Prop_lut6_I2_O)        0.100     5.587 r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/sub1/addroundkey_data_reg[36]_i_1__24/O
                         net (fo=1, routed)           0.000     5.587    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/next_addroundkey_data_reg[36]
    SLICE_X107Y77        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/addroundkey_data_reg_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.849     5.096    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/clk
    SLICE_X107Y77        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/addroundkey_data_reg_reg[36]/C
                         clock pessimism              0.000     5.096    
                         clock uncertainty            0.154     5.251    
    SLICE_X107Y77        FDCE (Hold_fdce_C_D)         0.269     5.520    design_1_i/coproc_0/inst/qmaes/genblk1[25].aes_inst/addroundkey_data_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         -5.520    
                         arrival time                           5.587    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg82_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.254ns (18.087%)  route 1.150ns (81.913%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.658     0.994    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y118        FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg82_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y118        FDRE (Prop_fdre_C_Q)         0.164     1.158 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg82_reg[7]/Q
                         net (fo=2, routed)           0.718     1.876    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/input_data[39]
    SLICE_X81Y136        LUT5 (Prop_lut5_I4_O)        0.045     1.921 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg[39]_i_3/O
                         net (fo=2, routed)           0.432     2.353    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sub1/data_reg_reg[39]_1
    SLICE_X83Y136        LUT6 (Prop_lut6_I2_O)        0.045     2.398 r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sub1/addroundkey_data_reg[39]_i_1__19/O
                         net (fo=1, routed)           0.000     2.398    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/next_addroundkey_data_reg[39]
    SLICE_X83Y136        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.935     2.076    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/clk
    SLICE_X83Y136        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[39]/C
                         clock pessimism              0.000     2.076    
                         clock uncertainty            0.154     2.230    
    SLICE_X83Y136        FDCE (Hold_fdce_C_D)         0.092     2.322    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg88_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[102]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.231ns (16.577%)  route 1.163ns (83.423%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.658     0.994    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X81Y118        FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg88_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg88_reg[6]/Q
                         net (fo=2, routed)           0.471     1.606    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/input_data[102]
    SLICE_X65Y119        LUT5 (Prop_lut5_I4_O)        0.045     1.651 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg[102]_i_3/O
                         net (fo=2, routed)           0.691     2.343    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/data_reg_reg[102]_1
    SLICE_X65Y120        LUT6 (Prop_lut6_I2_O)        0.045     2.388 r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/sub1/addroundkey_data_reg[102]_i_1__20/O
                         net (fo=1, routed)           0.000     2.388    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/next_addroundkey_data_reg[102]
    SLICE_X65Y120        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.925     2.066    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/clk
    SLICE_X65Y120        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[102]/C
                         clock pessimism              0.000     2.066    
                         clock uncertainty            0.154     2.220    
    SLICE_X65Y120        FDCE (Hold_fdce_C_D)         0.091     2.311    design_1_i/coproc_0/inst/qmaes/genblk1[21].aes_inst/addroundkey_data_reg_reg[102]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[0].aes_inst/addroundkey_data_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.618ns (22.019%)  route 2.189ns (77.981%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    2.788ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.609     2.788    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X94Y26         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDRE (Prop_fdre_C_Q)         0.418     3.206 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg1_reg[19]/Q
                         net (fo=2, routed)           1.265     4.472    design_1_i/coproc_0/inst/qmaes/genblk1[0].aes_inst/input_data[19]
    SLICE_X93Y28         LUT5 (Prop_lut5_I4_O)        0.100     4.572 r  design_1_i/coproc_0/inst/qmaes/genblk1[0].aes_inst/addroundkey_data_reg[19]_i_3/O
                         net (fo=2, routed)           0.924     5.495    design_1_i/coproc_0/inst/qmaes/genblk1[0].aes_inst/sub1/data_reg_reg[19]_2
    SLICE_X92Y29         LUT6 (Prop_lut6_I2_O)        0.100     5.595 r  design_1_i/coproc_0/inst/qmaes/genblk1[0].aes_inst/sub1/addroundkey_data_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     5.595    design_1_i/coproc_0/inst/qmaes/genblk1[0].aes_inst/next_addroundkey_data_reg[19]
    SLICE_X92Y29         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[0].aes_inst/addroundkey_data_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.784     5.031    design_1_i/coproc_0/inst/qmaes/genblk1[0].aes_inst/clk
    SLICE_X92Y29         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[0].aes_inst/addroundkey_data_reg_reg[19]/C
                         clock pessimism              0.000     5.031    
                         clock uncertainty            0.154     5.186    
    SLICE_X92Y29         FDCE (Hold_fdce_C_D)         0.333     5.519    design_1_i/coproc_0/inst/qmaes/genblk1[0].aes_inst/addroundkey_data_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.519    
                         arrival time                           5.595    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg258_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/addroundkey_data_reg_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.518ns (19.414%)  route 2.150ns (80.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        1.533     2.712    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y87         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg258_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.418     3.130 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg258_reg[6]/Q
                         net (fo=65, routed)          2.150     5.280    design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/sub1/key[38]
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.100     5.380 r  design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/sub1/addroundkey_data_reg[38]_i_1__12/O
                         net (fo=1, routed)           0.000     5.380    design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/next_addroundkey_data_reg[38]
    SLICE_X52Y81         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/addroundkey_data_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.631     4.878    design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/clk
    SLICE_X52Y81         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/addroundkey_data_reg_reg[38]/C
                         clock pessimism              0.000     4.878    
                         clock uncertainty            0.154     5.033    
    SLICE_X52Y81         FDCE (Hold_fdce_C_D)         0.270     5.303    design_1_i/coproc_0/inst/qmaes/genblk1[13].aes_inst/addroundkey_data_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -5.303    
                         arrival time                           5.380    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg78_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/addroundkey_data_reg_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.231ns (16.444%)  route 1.174ns (83.556%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.658     0.994    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y108        FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg78_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y108        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg78_reg[3]/Q
                         net (fo=2, routed)           0.435     1.570    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/input_data[35]
    SLICE_X58Y107        LUT5 (Prop_lut5_I4_O)        0.045     1.615 r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/addroundkey_data_reg[35]_i_3/O
                         net (fo=2, routed)           0.739     2.354    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/data_reg_reg[35]_1
    SLICE_X60Y107        LUT6 (Prop_lut6_I2_O)        0.045     2.399 r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/sub1/addroundkey_data_reg[35]_i_1__18/O
                         net (fo=1, routed)           0.000     2.399    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/next_addroundkey_data_reg[35]
    SLICE_X60Y107        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/addroundkey_data_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.935     2.076    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/clk
    SLICE_X60Y107        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/addroundkey_data_reg_reg[35]/C
                         clock pessimism              0.000     2.076    
                         clock uncertainty            0.154     2.230    
    SLICE_X60Y107        FDCE (Hold_fdce_C_D)         0.091     2.321    design_1_i/coproc_0/inst/qmaes/genblk1[19].aes_inst/addroundkey_data_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg20_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/addroundkey_data_reg_reg[98]/D
                            (rising edge-triggered cell FDCE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.254ns (18.191%)  route 1.142ns (81.809%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5077, routed)        0.558     0.894    design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y14         FDRE                                         r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg20_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/qmaxi_0/inst/qmaxi_v1_0_S00_AXI_inst/slv_reg20_reg[2]/Q
                         net (fo=2, routed)           0.620     1.677    design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/input_data[98]
    SLICE_X48Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.722 r  design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/addroundkey_data_reg[98]_i_3/O
                         net (fo=2, routed)           0.523     2.245    design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/sub1/data_reg_reg[98]_1
    SLICE_X48Y11         LUT6 (Prop_lut6_I2_O)        0.045     2.290 r  design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/sub1/addroundkey_data_reg[98]_i_1__3/O
                         net (fo=1, routed)           0.000     2.290    design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/next_addroundkey_data_reg[98]
    SLICE_X48Y11         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/addroundkey_data_reg_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.825     1.966    design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/clk
    SLICE_X48Y11         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/addroundkey_data_reg_reg[98]/C
                         clock pessimism              0.000     1.966    
                         clock uncertainty            0.154     2.120    
    SLICE_X48Y11         FDCE (Hold_fdce_C_D)         0.092     2.212    design_1_i/coproc_0/inst/qmaes/genblk1[4].aes_inst/addroundkey_data_reg_reg[98]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       86.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             86.626ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sub1/ready_o_reg/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.004ns  (logic 0.518ns (3.983%)  route 12.486ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 104.685 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.518     5.475 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      12.486    17.962    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sub1/reset_reg
    SLICE_X97Y135        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sub1/ready_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.780   104.685    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sub1/clk
    SLICE_X97Y135        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sub1/ready_o_reg/C
                         clock pessimism              0.343   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X97Y135        FDCE (Recov_fdce_C_CLR)     -0.405   104.587    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/sub1/ready_o_reg
  -------------------------------------------------------------------
                         required time                        104.587    
                         arrival time                         -17.962    
  -------------------------------------------------------------------
                         slack                                 86.626    

Slack (MET) :             86.679ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[106]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.945ns  (logic 0.518ns (4.002%)  route 12.427ns (95.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 104.679 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.518     5.475 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      12.427    17.902    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/reset_reg
    SLICE_X97Y130        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.774   104.679    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/clk
    SLICE_X97Y130        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[106]/C
                         clock pessimism              0.343   105.022    
                         clock uncertainty           -0.035   104.986    
    SLICE_X97Y130        FDCE (Recov_fdce_C_CLR)     -0.405   104.581    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[106]
  -------------------------------------------------------------------
                         required time                        104.581    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                 86.679    

Slack (MET) :             86.679ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[42]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.945ns  (logic 0.518ns (4.002%)  route 12.427ns (95.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 104.679 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.518     5.475 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      12.427    17.902    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/reset_reg
    SLICE_X97Y130        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.774   104.679    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/clk
    SLICE_X97Y130        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[42]/C
                         clock pessimism              0.343   105.022    
                         clock uncertainty           -0.035   104.986    
    SLICE_X97Y130        FDCE (Recov_fdce_C_CLR)     -0.405   104.581    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[42]
  -------------------------------------------------------------------
                         required time                        104.581    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                 86.679    

Slack (MET) :             86.679ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[74]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.945ns  (logic 0.518ns (4.002%)  route 12.427ns (95.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.679ns = ( 104.679 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.518     5.475 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      12.427    17.902    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/reset_reg
    SLICE_X97Y130        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[74]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.774   104.679    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/clk
    SLICE_X97Y130        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[74]/C
                         clock pessimism              0.343   105.022    
                         clock uncertainty           -0.035   104.986    
    SLICE_X97Y130        FDCE (Recov_fdce_C_CLR)     -0.405   104.581    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[74]
  -------------------------------------------------------------------
                         required time                        104.581    
                         arrival time                         -17.902    
  -------------------------------------------------------------------
                         slack                                 86.679    

Slack (MET) :             86.707ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.968ns  (logic 0.518ns (3.994%)  route 12.450ns (96.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 104.686 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.518     5.475 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      12.450    17.926    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/reset_reg
    SLICE_X96Y112        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.781   104.686    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/clk
    SLICE_X96Y112        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[3]/C
                         clock pessimism              0.343   105.029    
                         clock uncertainty           -0.035   104.993    
    SLICE_X96Y112        FDCE (Recov_fdce_C_CLR)     -0.361   104.632    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        104.632    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                 86.707    

Slack (MET) :             86.707ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.968ns  (logic 0.518ns (3.994%)  route 12.450ns (96.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 104.686 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.518     5.475 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      12.450    17.926    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/reset_reg
    SLICE_X96Y112        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.781   104.686    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/clk
    SLICE_X96Y112        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[6]/C
                         clock pessimism              0.343   105.029    
                         clock uncertainty           -0.035   104.993    
    SLICE_X96Y112        FDCE (Recov_fdce_C_CLR)     -0.361   104.632    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        104.632    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                 86.707    

Slack (MET) :             86.707ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[70]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.968ns  (logic 0.518ns (3.994%)  route 12.450ns (96.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 104.686 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.518     5.475 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      12.450    17.926    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/reset_reg
    SLICE_X96Y112        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.781   104.686    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/clk
    SLICE_X96Y112        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[70]/C
                         clock pessimism              0.343   105.029    
                         clock uncertainty           -0.035   104.993    
    SLICE_X96Y112        FDCE (Recov_fdce_C_CLR)     -0.361   104.632    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[70]
  -------------------------------------------------------------------
                         required time                        104.632    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                 86.707    

Slack (MET) :             86.707ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[99]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        12.968ns  (logic 0.518ns (3.994%)  route 12.450ns (96.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.686ns = ( 104.686 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.518     5.475 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      12.450    17.926    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/reset_reg
    SLICE_X96Y112        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[99]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.781   104.686    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/clk
    SLICE_X96Y112        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[99]/C
                         clock pessimism              0.343   105.029    
                         clock uncertainty           -0.035   104.993    
    SLICE_X96Y112        FDCE (Recov_fdce_C_CLR)     -0.361   104.632    design_1_i/coproc_0/inst/qmaes/genblk1[22].aes_inst/ks1/key_reg_reg[99]
  -------------------------------------------------------------------
                         required time                        104.632    
                         arrival time                         -17.926    
  -------------------------------------------------------------------
                         slack                                 86.707    

Slack (MET) :             86.712ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[45]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.004ns  (logic 0.518ns (3.983%)  route 12.486ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 104.685 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.518     5.475 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      12.486    17.962    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/reset_reg
    SLICE_X96Y135        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.780   104.685    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/clk
    SLICE_X96Y135        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[45]/C
                         clock pessimism              0.343   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X96Y135        FDCE (Recov_fdce_C_CLR)     -0.319   104.673    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[45]
  -------------------------------------------------------------------
                         required time                        104.673    
                         arrival time                         -17.962    
  -------------------------------------------------------------------
                         slack                                 86.712    

Slack (MET) :             86.712ns  (required time - arrival time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.004ns  (logic 0.518ns (3.983%)  route 12.486ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 104.685 - 100.000 ) 
    Source Clock Delay      (SCD):    4.957ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.975     0.975 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.146    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.247 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.710     4.957    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.518     5.475 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)      12.486    17.962    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/reset_reg
    SLICE_X96Y135        FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_0 (IN)
                         net (fo=0)                   0.000   100.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.842   100.842 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           1.972   102.814    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.905 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       1.780   104.685    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/clk
    SLICE_X96Y135        FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[5]/C
                         clock pessimism              0.343   105.028    
                         clock uncertainty           -0.035   104.992    
    SLICE_X96Y135        FDCE (Recov_fdce_C_CLR)     -0.319   104.673    design_1_i/coproc_0/inst/qmaes/genblk1[20].aes_inst/addroundkey_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        104.673    
                         arrival time                         -17.962    
  -------------------------------------------------------------------
                         slack                                 86.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/data_reg_reg[85]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.879%)  route 0.247ns (60.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.571     1.464    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.247     1.875    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/reset_reg
    SLICE_X58Y19         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/data_reg_reg[85]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.840     1.981    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/clk
    SLICE_X58Y19         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/data_reg_reg[85]/C
                         clock pessimism             -0.481     1.500    
    SLICE_X58Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.433    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/data_reg_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/data_reg_reg[125]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.879%)  route 0.247ns (60.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.571     1.464    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.247     1.875    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/reset_reg
    SLICE_X59Y19         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/data_reg_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.840     1.981    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/clk
    SLICE_X59Y19         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/data_reg_reg[125]/C
                         clock pessimism             -0.481     1.500    
    SLICE_X59Y19         FDCE (Remov_fdce_C_CLR)     -0.092     1.408    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/data_reg_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[102]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.174%)  route 0.255ns (60.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.571     1.464    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.255     1.882    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/reset_reg
    SLICE_X62Y22         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[102]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.838     1.979    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/clk
    SLICE_X62Y22         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[102]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X62Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[38]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.174%)  route 0.255ns (60.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.571     1.464    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.255     1.882    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/reset_reg
    SLICE_X62Y22         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.838     1.979    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/clk
    SLICE_X62Y22         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[38]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X62Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.174%)  route 0.255ns (60.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.571     1.464    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.255     1.882    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/reset_reg
    SLICE_X62Y22         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.838     1.979    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/clk
    SLICE_X62Y22         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[6]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X62Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[70]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.174%)  route 0.255ns (60.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.571     1.464    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.255     1.882    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/reset_reg
    SLICE_X62Y22         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[70]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.838     1.979    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/clk
    SLICE_X62Y22         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[70]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X62Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.412    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/ks1/key_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.671%)  route 0.230ns (58.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.571     1.464    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.230     1.857    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/reset_reg
    SLICE_X60Y23         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.836     1.977    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/clk
    SLICE_X60Y23         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/state_reg[0]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X60Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/state_reg[4]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.671%)  route 0.230ns (58.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.571     1.464    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.230     1.857    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/reset_reg
    SLICE_X60Y23         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.836     1.977    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/clk
    SLICE_X60Y23         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/state_reg[4]/C
                         clock pessimism             -0.500     1.477    
    SLICE_X60Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    design_1_i/coproc_0/inst/qmaes/genblk1[5].aes_inst/sub1/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/addroundkey_data_reg_reg[101]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.852%)  route 0.258ns (61.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.571     1.464    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.258     1.886    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/reset_reg
    SLICE_X64Y23         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/addroundkey_data_reg_reg[101]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.836     1.977    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/clk
    SLICE_X64Y23         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/addroundkey_data_reg_reg[101]/C
                         clock pessimism             -0.481     1.496    
    SLICE_X64Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.404    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/addroundkey_data_reg_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 design_1_i/coproc_0/inst/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/addroundkey_data_reg_reg[97]/CLR
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.852%)  route 0.258ns (61.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.867    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.893 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.571     1.464    design_1_i/coproc_0/inst/clk
    SLICE_X62Y23         FDRE                                         r  design_1_i/coproc_0/inst/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  design_1_i/coproc_0/inst/reset_reg/Q
                         net (fo=21473, routed)       0.258     1.886    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/reset_reg
    SLICE_X64Y23         FDCE                                         f  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/addroundkey_data_reg_reg[97]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_0 (IN)
                         net (fo=0)                   0.000     0.000    clk_0
    Y9                   IBUF (Prop_ibuf_I_O)         0.393     0.393 r  clk_0_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.112    clk_0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.141 r  clk_0_IBUF_BUFG_inst/O
                         net (fo=21476, routed)       0.836     1.977    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/clk
    SLICE_X64Y23         FDCE                                         r  design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/addroundkey_data_reg_reg[97]/C
                         clock pessimism             -0.481     1.496    
    SLICE_X64Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.404    design_1_i/coproc_0/inst/qmaes/genblk1[1].aes_inst/addroundkey_data_reg_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.482    





