$comment
	File created using the following command:
		vcd file Problem_3.msim.vcd -direction
$end
$date
	Mon Dec 07 11:38:26 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Problem_3_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 8 " B [7:0] $end
$var reg 1 # Clock $end
$var reg 1 $ data_in $end
$var reg 1 % Enable_decode $end
$var reg 1 & FSM_reset $end
$var reg 1 ' Reset_A $end
$var reg 1 ( Reset_B $end
$var wire 1 ) Result [0] $end
$var wire 1 * Result [1] $end
$var wire 1 + Result [2] $end
$var wire 1 , Result [3] $end
$var wire 1 - Result [4] $end
$var wire 1 . Result [5] $end
$var wire 1 / Result [6] $end
$var wire 1 0 Student_ID [0] $end
$var wire 1 1 Student_ID [1] $end
$var wire 1 2 Student_ID [2] $end
$var wire 1 3 Student_ID [3] $end
$var wire 1 4 Student_ID [4] $end
$var wire 1 5 Student_ID [5] $end
$var wire 1 6 Student_ID [6] $end
$var wire 1 7 sampler $end
$scope module i1 $end
$var wire 1 8 gnd $end
$var wire 1 9 vcc $end
$var wire 1 : unknown $end
$var tri1 1 ; devclrn $end
$var tri1 1 < devpor $end
$var tri1 1 = devoe $end
$var wire 1 > Reset_A~input_o $end
$var wire 1 ? A[7]~input_o $end
$var wire 1 @ A[6]~input_o $end
$var wire 1 A A[5]~input_o $end
$var wire 1 B A[4]~input_o $end
$var wire 1 C A[3]~input_o $end
$var wire 1 D A[2]~input_o $end
$var wire 1 E A[1]~input_o $end
$var wire 1 F A[0]~input_o $end
$var wire 1 G Reset_B~input_o $end
$var wire 1 H B[7]~input_o $end
$var wire 1 I B[6]~input_o $end
$var wire 1 J B[5]~input_o $end
$var wire 1 K B[4]~input_o $end
$var wire 1 L B[3]~input_o $end
$var wire 1 M B[2]~input_o $end
$var wire 1 N B[1]~input_o $end
$var wire 1 O B[0]~input_o $end
$var wire 1 P Enable_decode~input_o $end
$var wire 1 Q Result[0]~output_o $end
$var wire 1 R Result[1]~output_o $end
$var wire 1 S Result[2]~output_o $end
$var wire 1 T Result[3]~output_o $end
$var wire 1 U Result[4]~output_o $end
$var wire 1 V Result[5]~output_o $end
$var wire 1 W Result[6]~output_o $end
$var wire 1 X Student_ID[0]~output_o $end
$var wire 1 Y Student_ID[1]~output_o $end
$var wire 1 Z Student_ID[2]~output_o $end
$var wire 1 [ Student_ID[3]~output_o $end
$var wire 1 \ Student_ID[4]~output_o $end
$var wire 1 ] Student_ID[5]~output_o $end
$var wire 1 ^ Student_ID[6]~output_o $end
$var wire 1 _ Clock~input_o $end
$var wire 1 ` Clock~inputclkctrl_outclk $end
$var wire 1 a inst3|yfsm.s1~0_combout $end
$var wire 1 b FSM_reset~input_o $end
$var wire 1 c FSM_reset~inputclkctrl_outclk $end
$var wire 1 d data_in~input_o $end
$var wire 1 e inst3|yfsm.s1~q $end
$var wire 1 f inst3|yfsm.s2~q $end
$var wire 1 g inst3|yfsm.s3~feeder_combout $end
$var wire 1 h inst3|yfsm.s3~q $end
$var wire 1 i inst3|yfsm.s4~q $end
$var wire 1 j inst3|yfsm.s5~feeder_combout $end
$var wire 1 k inst3|yfsm.s5~q $end
$var wire 1 l inst3|yfsm.s6~feeder_combout $end
$var wire 1 m inst3|yfsm.s6~q $end
$var wire 1 n inst3|yfsm.s7~feeder_combout $end
$var wire 1 o inst3|yfsm.s7~q $end
$var wire 1 p inst3|yfsm.s8~feeder_combout $end
$var wire 1 q inst3|yfsm.s8~q $end
$var wire 1 r inst3|yfsm.s0~0_combout $end
$var wire 1 s inst3|yfsm.s0~q $end
$var wire 1 t inst3|Selector12~0_combout $end
$var wire 1 u inst3|Selector10~0_combout $end
$var wire 1 v inst3|Selector12~1_combout $end
$var wire 1 w inst3|Selector10~1_combout $end
$var wire 1 x inst3|Selector10~2_combout $end
$var wire 1 y inst3|Selector11~0_combout $end
$var wire 1 z inst3|Selector11~1_combout $end
$var wire 1 { inst3|Selector11~2_combout $end
$var wire 1 | inst3|Selector9~0_combout $end
$var wire 1 } inst7|Mux0~0_combout $end
$var wire 1 ~ inst7|Mux1~0_combout $end
$var wire 1 !! inst7|Mux2~0_combout $end
$var wire 1 "! inst7|Mux3~0_combout $end
$var wire 1 #! inst7|Mux4~0_combout $end
$var wire 1 $! inst7|Mux5~0_combout $end
$var wire 1 %! inst7|Mux6~0_combout $end
$var wire 1 &! inst5|Result [3] $end
$var wire 1 '! inst5|Result [2] $end
$var wire 1 (! inst5|Result [1] $end
$var wire 1 )! inst5|Result [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010110 !
b110110 "
0#
1$
1%
0&
1'
1(
1/
0.
1-
0,
1+
0*
0)
16
15
04
13
12
01
10
x7
08
19
x:
1;
1<
1=
1>
1?
0@
0A
1B
0C
1D
1E
0F
1G
0H
0I
1J
1K
0L
1M
1N
0O
1P
0Q
0R
1S
0T
1U
0V
1W
1X
0Y
1Z
1[
0\
1]
1^
0_
0`
1a
0b
0c
1d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
1r
0s
0t
1u
1v
1w
1x
0y
1z
0{
0|
0}
1~
0!!
0"!
1#!
0$!
1%!
0)!
z(!
z'!
z&!
$end
#40000
1#
1_
1`
07
1s
1e
1)!
0w
0v
0a
1V
1T
1R
0U
1.
1,
1*
0-
0x
1"!
0~
1}
0#!
0"!
0}
0[
1Y
0X
03
11
00
0%!
1\
1[
1X
0^
14
13
10
06
#80000
0#
0_
0`
17
#120000
1#
1_
1`
07
1f
0e
0)!
1t
1g
0V
0T
0R
1U
0.
0,
0*
1-
#160000
0#
0_
0`
17
#200000
1#
1_
1`
07
1h
0f
0z
0u
0t
0g
1|
1v
1#!
1"!
1%!
0\
0[
1^
04
03
16
#240000
0#
0_
0`
17
#280000
1#
1_
1`
07
1i
0h
1)!
1y
1w
1t
1j
1z
1u
1V
1T
1R
0U
1.
1,
1*
0-
1{
1x
0v
0|
0#!
0"!
1~
1\
1[
0Y
14
13
01
#320000
0#
0_
0`
17
#360000
1#
1_
1`
07
1k
0i
0)!
0z
0u
1l
0y
0w
0t
0j
0V
0T
0R
1U
0.
0,
0*
1-
1|
0{
0x
1v
1#!
1"!
0~
0\
0[
1Y
04
03
11
#400000
0#
0_
0`
17
#440000
1#
1_
1`
07
1m
0k
1)!
1y
1w
1t
1n
1z
1u
0l
1V
1T
1R
0U
1.
1,
1*
0-
1{
1x
0v
0|
0#!
0"!
1~
1\
1[
0Y
14
13
01
#480000
0#
0_
0`
17
#520000
1#
1_
1`
07
1o
0m
0)!
0u
1p
0y
0w
0t
0n
0V
0T
0R
1U
0.
0,
0*
1-
0x
1v
1$!
1#!
0~
0]
0\
1Y
05
04
11
#560000
0#
0_
0`
17
#600000
1#
1_
1`
07
1q
0o
1)!
1y
1x
1t
0r
0{
1u
0p
1V
1T
1R
0U
1.
1,
1*
0-
1{
0$!
1~
0v
0#!
1]
0Y
15
01
1\
14
#640000
0#
0_
0`
17
#680000
1#
1_
1`
07
0s
0q
0)!
1w
1v
1a
0y
0x
0t
1r
0V
0T
0R
1U
0.
0,
0*
1-
1x
1$!
1#!
0~
0{
0$!
1~
0]
0\
1Y
05
04
11
1]
0Y
15
01
#720000
0#
0_
0`
17
#760000
1#
1_
1`
07
1s
1e
1)!
0w
0v
0a
1V
1T
1R
0U
1.
1,
1*
0-
0x
1"!
0~
1}
0#!
0"!
0}
0[
1Y
0X
03
11
00
0%!
1\
1[
1X
0^
14
13
10
06
#800000
0#
0_
0`
17
#840000
1#
1_
1`
07
1f
0e
0)!
1t
1g
0V
0T
0R
1U
0.
0,
0*
1-
#880000
0#
0_
0`
17
#920000
1#
1_
1`
07
1h
0f
0z
0u
0t
0g
1|
1v
1#!
1"!
1%!
0\
0[
1^
04
03
16
#960000
0#
0_
0`
17
#1000000
