

================================================================
== Vitis HLS Report for 'conv1_Pipeline_4'
================================================================
* Date:           Thu Nov  2 21:47:42 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      257|      257|         4|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_urem2525 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_urem2525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%loop_index_i_1 = alloca i32 1"   --->   Operation 8 'alloca' 'loop_index_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln102_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln102_1"   --->   Operation 9 'read' 'trunc_ln102_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln114_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln114_1"   --->   Operation 10 'read' 'mul_ln114_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln108_3_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln108_3"   --->   Operation 11 'read' 'sext_ln108_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln108_3_cast = sext i62 %sext_ln108_3_read"   --->   Operation 12 'sext' 'sext_ln108_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty, i32 0, i32 0, void @empty_37, i32 0, i32 512, void @empty_16, void @empty_36, void @empty_37, i32 16, i32 16, i32 256, i32 256, void @empty_37, void @empty_37, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_i_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem2525"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.1"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%phi_urem2525_load = load i8 %phi_urem2525"   --->   Operation 17 'load' 'phi_urem2525_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index_i_1_load = load i8 %loop_index_i_1"   --->   Operation 18 'load' 'loop_index_i_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%exitcond87_113 = icmp_eq  i8 %loop_index_i_1_load, i8 255"   --->   Operation 19 'icmp' 'exitcond87_113' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.76ns)   --->   "%empty = add i8 %loop_index_i_1_load, i8 1"   --->   Operation 20 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond87_113, void %load-store-loop.i.1.split, void %for.inc42.i.1.exitStub"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%loop_index_i_1_cast = zext i8 %loop_index_i_1_load"   --->   Operation 22 'zext' 'loop_index_i_1_cast' <Predicate = (!exitcond87_113)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.39ns) (grouped into DSP with root node mul90)   --->   "%arrayidx36612_sum_i_1 = add i9 %loop_index_i_1_cast, i9 4"   --->   Operation 23 'add' 'arrayidx36612_sum_i_1' <Predicate = (!exitcond87_113)> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into DSP with root node mul90)   --->   "%arrayidx36612_sum_i_1_cast = zext i9 %arrayidx36612_sum_i_1"   --->   Operation 24 'zext' 'arrayidx36612_sum_i_1_cast' <Predicate = (!exitcond87_113)> <Delay = 0.00>
ST_1 : Operation 25 [4/4] (0.99ns) (root node of the DSP)   --->   "%mul90 = mul i19 %arrayidx36612_sum_i_1_cast, i19 683"   --->   Operation 25 'mul' 'mul90' <Predicate = (!exitcond87_113)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_240 = trunc i8 %phi_urem2525_load"   --->   Operation 26 'trunc' 'empty_240' <Predicate = (!exitcond87_113)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %trunc_ln102_1_read, void %.case.2.1, i2 0, void %.case.0.1, i2 1, void %.case.1.1"   --->   Operation 27 'switch' 'switch_ln0' <Predicate = (!exitcond87_113)> <Delay = 0.73>
ST_1 : Operation 28 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_240, void %.case.041.1, i2 1, void %.case.243.1, i2 0, void %.case.142.1"   --->   Operation 28 'switch' 'switch_ln0' <Predicate = (!exitcond87_113 & trunc_ln102_1_read == 1)> <Delay = 0.73>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!exitcond87_113 & trunc_ln102_1_read == 1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_240, void %.case.036.1, i2 1, void %.case.238.1, i2 0, void %.case.137.1"   --->   Operation 30 'switch' 'switch_ln0' <Predicate = (!exitcond87_113 & trunc_ln102_1_read == 0)> <Delay = 0.73>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!exitcond87_113 & trunc_ln102_1_read == 0)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i2 %empty_240, void %.case.046.1, i2 1, void %.case.248.1, i2 0, void %.case.147.1"   --->   Operation 32 'switch' 'switch_ln0' <Predicate = (!exitcond87_113 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1)> <Delay = 0.73>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit.1"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!exitcond87_113 & trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.76ns)   --->   "%next_urem2526 = add i8 %phi_urem2525_load, i8 1"   --->   Operation 34 'add' 'next_urem2526' <Predicate = (!exitcond87_113)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%empty_237 = icmp_ult  i8 %next_urem2526, i8 3"   --->   Operation 35 'icmp' 'empty_237' <Predicate = (!exitcond87_113)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%idx_urem2527 = select i1 %empty_237, i8 %next_urem2526, i8 0"   --->   Operation 36 'select' 'idx_urem2527' <Predicate = (!exitcond87_113)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %empty, i8 %loop_index_i_1"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond87_113)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %idx_urem2527, i8 %phi_urem2525"   --->   Operation 38 'store' 'store_ln0' <Predicate = (!exitcond87_113)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.1"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!exitcond87_113)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 40 [3/4] (0.99ns) (root node of the DSP)   --->   "%mul90 = mul i19 %arrayidx36612_sum_i_1_cast, i19 683"   --->   Operation 40 'mul' 'mul90' <Predicate = (!exitcond87_113)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%i1_addr = getelementptr i32 %i1, i64 %sext_ln108_3_cast" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 41 'getelementptr' 'i1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (7.30ns)   --->   "%i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 43 'read' 'i1_addr_read' <Predicate = (!exitcond87_113)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 44 [2/4] (0.99ns) (root node of the DSP)   --->   "%mul90 = mul i19 %arrayidx36612_sum_i_1_cast, i19 683"   --->   Operation 44 'mul' 'mul90' <Predicate = (!exitcond87_113)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (exitcond87_113)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.02>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_238 = bitcast i32 %i1_addr_read" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 46 'bitcast' 'empty_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul90 = mul i19 %arrayidx36612_sum_i_1_cast, i19 683"   --->   Operation 47 'mul' 'mul90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul90, i32 11, i32 18"   --->   Operation 48 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_271_cast = zext i8 %tmp"   --->   Operation 49 'zext' 'tmp_271_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.78ns)   --->   "%empty_239 = add i10 %mul_ln114_1_read, i10 %tmp_271_cast"   --->   Operation 50 'add' 'empty_239' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_239"   --->   Operation 51 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i64 0, i64 %p_cast"   --->   Operation 52 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i64 0, i64 %p_cast"   --->   Operation 53 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i64 0, i64 %p_cast"   --->   Operation 54 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i64 0, i64 %p_cast"   --->   Operation 55 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i64 0, i64 %p_cast"   --->   Operation 56 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i64 0, i64 %p_cast"   --->   Operation 57 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i64 0, i64 %p_cast"   --->   Operation 58 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i64 0, i64 %p_cast"   --->   Operation 59 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i64 0, i64 %p_cast"   --->   Operation 60 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_238, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_5" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 61 'store' 'store_ln108' <Predicate = (trunc_ln102_1_read == 1 & empty_240 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit40.1"   --->   Operation 62 'br' 'br_ln0' <Predicate = (trunc_ln102_1_read == 1 & empty_240 == 0)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_238, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_5" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 63 'store' 'store_ln108' <Predicate = (trunc_ln102_1_read == 1 & empty_240 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit40.1"   --->   Operation 64 'br' 'br_ln0' <Predicate = (trunc_ln102_1_read == 1 & empty_240 == 1)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_238, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_5" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 65 'store' 'store_ln108' <Predicate = (trunc_ln102_1_read == 1 & empty_240 != 1 & empty_240 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit40.1"   --->   Operation 66 'br' 'br_ln0' <Predicate = (trunc_ln102_1_read == 1 & empty_240 != 1 & empty_240 != 0)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_238, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_5" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 67 'store' 'store_ln108' <Predicate = (trunc_ln102_1_read == 0 & empty_240 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit35.1"   --->   Operation 68 'br' 'br_ln0' <Predicate = (trunc_ln102_1_read == 0 & empty_240 == 0)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_238, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_5" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 69 'store' 'store_ln108' <Predicate = (trunc_ln102_1_read == 0 & empty_240 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit35.1"   --->   Operation 70 'br' 'br_ln0' <Predicate = (trunc_ln102_1_read == 0 & empty_240 == 1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_238, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_5" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 71 'store' 'store_ln108' <Predicate = (trunc_ln102_1_read == 0 & empty_240 != 1 & empty_240 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit35.1"   --->   Operation 72 'br' 'br_ln0' <Predicate = (trunc_ln102_1_read == 0 & empty_240 != 1 & empty_240 != 0)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_238, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_5" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 73 'store' 'store_ln108' <Predicate = (trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & empty_240 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit45.1"   --->   Operation 74 'br' 'br_ln0' <Predicate = (trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & empty_240 == 0)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_238, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_5" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 75 'store' 'store_ln108' <Predicate = (trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & empty_240 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit45.1"   --->   Operation 76 'br' 'br_ln0' <Predicate = (trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & empty_240 == 1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln108 = store i32 %empty_238, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_5" [src/conv1.cpp:108->src/conv1.cpp:34]   --->   Operation 77 'store' 'store_ln108' <Predicate = (trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & empty_240 != 1 & empty_240 != 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit45.1"   --->   Operation 78 'br' 'br_ln0' <Predicate = (trunc_ln102_1_read != 0 & trunc_ln102_1_read != 1 & empty_240 != 1 & empty_240 != 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln108_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln114_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln102_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem2525                                                          (alloca           ) [ 01000]
loop_index_i_1                                                        (alloca           ) [ 01000]
trunc_ln102_1_read                                                    (read             ) [ 01111]
mul_ln114_1_read                                                      (read             ) [ 01111]
sext_ln108_3_read                                                     (read             ) [ 00000]
sext_ln108_3_cast                                                     (sext             ) [ 01110]
specinterface_ln0                                                     (specinterface    ) [ 00000]
store_ln0                                                             (store            ) [ 00000]
store_ln0                                                             (store            ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
phi_urem2525_load                                                     (load             ) [ 00000]
loop_index_i_1_load                                                   (load             ) [ 00000]
exitcond87_113                                                        (icmp             ) [ 01110]
empty                                                                 (add              ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
loop_index_i_1_cast                                                   (zext             ) [ 00000]
arrayidx36612_sum_i_1                                                 (add              ) [ 00000]
arrayidx36612_sum_i_1_cast                                            (zext             ) [ 01111]
empty_240                                                             (trunc            ) [ 01111]
switch_ln0                                                            (switch           ) [ 00000]
switch_ln0                                                            (switch           ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
switch_ln0                                                            (switch           ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
switch_ln0                                                            (switch           ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
next_urem2526                                                         (add              ) [ 00000]
empty_237                                                             (icmp             ) [ 00000]
idx_urem2527                                                          (select           ) [ 00000]
store_ln0                                                             (store            ) [ 00000]
store_ln0                                                             (store            ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
i1_addr                                                               (getelementptr    ) [ 00000]
specpipeline_ln0                                                      (specpipeline     ) [ 00000]
i1_addr_read                                                          (read             ) [ 01001]
speclooptripcount_ln0                                                 (speclooptripcount) [ 00000]
empty_238                                                             (bitcast          ) [ 00000]
mul90                                                                 (mul              ) [ 00000]
tmp                                                                   (partselect       ) [ 00000]
tmp_271_cast                                                          (zext             ) [ 00000]
empty_239                                                             (add              ) [ 00000]
p_cast                                                                (zext             ) [ 00000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_5 (getelementptr    ) [ 00000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_5 (getelementptr    ) [ 00000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_5 (getelementptr    ) [ 00000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_5 (getelementptr    ) [ 00000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_5 (getelementptr    ) [ 00000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_5 (getelementptr    ) [ 00000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_5 (getelementptr    ) [ 00000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_5 (getelementptr    ) [ 00000]
p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_5 (getelementptr    ) [ 00000]
store_ln108                                                           (store            ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
store_ln108                                                           (store            ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
store_ln108                                                           (store            ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
store_ln108                                                           (store            ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
store_ln108                                                           (store            ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
store_ln108                                                           (store            ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
store_ln108                                                           (store            ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
store_ln108                                                           (store            ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
store_ln108                                                           (store            ) [ 00000]
br_ln0                                                                (br               ) [ 00000]
ret_ln0                                                               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln108_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln108_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul_ln114_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln114_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln102_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln102_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="phi_urem2525_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem2525/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="loop_index_i_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_i_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln102_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln102_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mul_ln114_1_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="0" index="1" bw="10" slack="0"/>
<pin id="105" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln114_1_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln108_3_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="62" slack="0"/>
<pin id="110" dir="0" index="1" bw="62" slack="0"/>
<pin id="111" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln108_3_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i1_addr_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i1_addr_read/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_5_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_5/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_5_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_5/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_5_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_5/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_5_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_5/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_5_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_5/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_5_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="10" slack="0"/>
<pin id="158" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_5/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_5_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_5/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_5_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_5/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_5_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="10" slack="0"/>
<pin id="179" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_5/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln108_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln108_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln108_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln108_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln108_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln108_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln108_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln108_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln108_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sext_ln108_3_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="62" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln108_3_cast/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln0_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="phi_urem2525_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem2525_load/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="loop_index_i_1_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_i_1_load/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exitcond87_113_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond87_113/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="empty_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="loop_index_i_1_cast_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i_1_cast/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="empty_240_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_240/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="next_urem2526_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem2526/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="empty_237_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="3" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_237/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="idx_urem2527_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem2527/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln0_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln0_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="i1_addr_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="62" slack="2"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i1_addr/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="empty_238_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_238/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="19" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_271_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_271_cast/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="empty_239_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="3"/>
<pin id="339" dir="0" index="1" bw="8" slack="0"/>
<pin id="340" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_239/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="355" class="1007" name="grp_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="3" slack="0"/>
<pin id="358" dir="0" index="2" bw="10" slack="0"/>
<pin id="359" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="arrayidx36612_sum_i_1/1 arrayidx36612_sum_i_1_cast/1 mul90/1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="phi_urem2525_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem2525 "/>
</bind>
</comp>

<comp id="371" class="1005" name="loop_index_i_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_i_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="trunc_ln102_1_read_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="3"/>
<pin id="380" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln102_1_read "/>
</bind>
</comp>

<comp id="382" class="1005" name="mul_ln114_1_read_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="3"/>
<pin id="384" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="mul_ln114_1_read "/>
</bind>
</comp>

<comp id="387" class="1005" name="sext_ln108_3_cast_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="2"/>
<pin id="389" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln108_3_cast "/>
</bind>
</comp>

<comp id="392" class="1005" name="exitcond87_113_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond87_113 "/>
</bind>
</comp>

<comp id="396" class="1005" name="empty_240_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="3"/>
<pin id="398" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_240 "/>
</bind>
</comp>

<comp id="400" class="1005" name="i1_addr_read_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="30" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="74" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="86" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="86" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="86" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="86" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="86" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="86" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="86" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="86" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="86" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="147" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="154" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="140" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="126" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="133" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="119" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="168" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="175" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="161" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="108" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="56" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="253" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="58" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="253" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="250" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="250" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="68" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="276" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="300"><net_src comp="262" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="288" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="306" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="321"><net_src comp="312" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="323"><net_src comp="312" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="330"><net_src comp="80" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="82" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="332"><net_src comp="84" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="336"><net_src comp="324" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="351"><net_src comp="342" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="353"><net_src comp="342" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="354"><net_src comp="342" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="360"><net_src comp="268" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="60" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="62" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="355" pin="3"/><net_sink comp="324" pin=1"/></net>

<net id="367"><net_src comp="88" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="374"><net_src comp="92" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="381"><net_src comp="96" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="102" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="390"><net_src comp="236" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="395"><net_src comp="256" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="272" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="114" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="312" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1 | {4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2 | {4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0 | {4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1 | {4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2 | {4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0 | {4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1 | {4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2 | {4 }
	Port: p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0 | {4 }
 - Input state : 
	Port: conv1_Pipeline_4 : i1 | {3 }
	Port: conv1_Pipeline_4 : sext_ln108_3 | {1 }
	Port: conv1_Pipeline_4 : mul_ln114_1 | {1 }
	Port: conv1_Pipeline_4 : trunc_ln102_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem2525_load : 1
		loop_index_i_1_load : 1
		exitcond87_113 : 2
		empty : 2
		br_ln0 : 3
		loop_index_i_1_cast : 2
		arrayidx36612_sum_i_1 : 3
		arrayidx36612_sum_i_1_cast : 4
		mul90 : 5
		empty_240 : 2
		switch_ln0 : 3
		switch_ln0 : 3
		switch_ln0 : 3
		next_urem2526 : 2
		empty_237 : 3
		idx_urem2527 : 4
		store_ln0 : 3
		store_ln0 : 5
	State 2
	State 3
		i1_addr_read : 1
	State 4
		tmp : 1
		tmp_271_cast : 2
		empty_239 : 3
		p_cast : 4
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_5 : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_5 : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_5 : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_5 : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_5 : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_5 : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_5 : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_5 : 5
		p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_5 : 5
		store_ln108 : 6
		store_ln108 : 6
		store_ln108 : 6
		store_ln108 : 6
		store_ln108 : 6
		store_ln108 : 6
		store_ln108 : 6
		store_ln108 : 6
		store_ln108 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_262         |    0    |    0    |    15   |
|    add   |      next_urem2526_fu_276     |    0    |    0    |    15   |
|          |        empty_239_fu_337       |    0    |    0    |    17   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |     exitcond87_113_fu_256     |    0    |    0    |    15   |
|          |        empty_237_fu_282       |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|  select  |      idx_urem2527_fu_288      |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|  addmul  |           grp_fu_355          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          | trunc_ln102_1_read_read_fu_96 |    0    |    0    |    0    |
|   read   |  mul_ln114_1_read_read_fu_102 |    0    |    0    |    0    |
|          | sext_ln108_3_read_read_fu_108 |    0    |    0    |    0    |
|          |    i1_addr_read_read_fu_114   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |    sext_ln108_3_cast_fu_236   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |   loop_index_i_1_cast_fu_268  |    0    |    0    |    0    |
|   zext   |      tmp_271_cast_fu_333      |    0    |    0    |    0    |
|          |         p_cast_fu_342         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |        empty_240_fu_272       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|           tmp_fu_324          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |    85   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     empty_240_reg_396    |    2   |
|  exitcond87_113_reg_392  |    1   |
|   i1_addr_read_reg_400   |   32   |
|  loop_index_i_1_reg_371  |    8   |
| mul_ln114_1_read_reg_382 |   10   |
|   phi_urem2525_reg_364   |    8   |
| sext_ln108_3_cast_reg_387|   64   |
|trunc_ln102_1_read_reg_378|    2   |
+--------------------------+--------+
|           Total          |   127  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   85   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   127  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   127  |   85   |
+-----------+--------+--------+--------+
