// Generated by CIRCT unknown git version
module sm3_cmprss_ceil_comb(	// file.cleaned.mlir:2:3
  input         cmprss_round_sm_16_i,	// file.cleaned.mlir:2:38
  input  [31:0] tj_i,	// file.cleaned.mlir:2:69
                reg_a_i,	// file.cleaned.mlir:2:85
                reg_b_i,	// file.cleaned.mlir:2:104
                reg_c_i,	// file.cleaned.mlir:2:123
                reg_d_i,	// file.cleaned.mlir:2:142
                reg_e_i,	// file.cleaned.mlir:2:161
                reg_f_i,	// file.cleaned.mlir:2:180
                reg_g_i,	// file.cleaned.mlir:2:199
                reg_h_i,	// file.cleaned.mlir:2:218
                wj_i,	// file.cleaned.mlir:2:237
                wjj_i,	// file.cleaned.mlir:2:253
  output [31:0] reg_a_o,	// file.cleaned.mlir:2:271
                reg_b_o,	// file.cleaned.mlir:2:290
                reg_c_o,	// file.cleaned.mlir:2:309
                reg_d_o,	// file.cleaned.mlir:2:328
                reg_e_o,	// file.cleaned.mlir:2:347
                reg_f_o,	// file.cleaned.mlir:2:366
                reg_g_o,	// file.cleaned.mlir:2:385
                reg_h_o	// file.cleaned.mlir:2:404
);

  wire [31:0] _GEN = {reg_a_i[19:0], reg_a_i[31:20]};	// file.cleaned.mlir:4:10, :5:10, :6:10
  wire [31:0] tmp_for_ss1_2 = _GEN + reg_e_i + tj_i;	// file.cleaned.mlir:6:10, :7:10
  wire [31:0] ss1 = {tmp_for_ss1_2[24:0], tmp_for_ss1_2[31:25]};	// file.cleaned.mlir:7:10, :8:10, :9:10, :10:10
  wire [31:0] tt2 =
    (cmprss_round_sm_16_i
       ? reg_e_i ^ reg_f_i ^ reg_g_i
       : reg_e_i & reg_f_i | ~reg_e_i & reg_g_i) + reg_h_i + ss1 + wj_i;	// file.cleaned.mlir:10:10, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11
  assign reg_a_o =
    (cmprss_round_sm_16_i
       ? reg_a_i ^ reg_b_i ^ reg_c_i
       : reg_a_i & reg_b_i | reg_a_i & reg_c_i | reg_b_i & reg_c_i) + reg_d_i
    + (ss1 ^ _GEN) + wjj_i;	// file.cleaned.mlir:6:10, :10:10, :11:10, :12:10, :13:10, :14:11, :15:11, :16:11, :17:11, :18:11, :39:5
  assign reg_b_o = reg_a_i;	// file.cleaned.mlir:39:5
  assign reg_c_o = {reg_b_i[22:0], reg_b_i[31:23]};	// file.cleaned.mlir:33:11, :34:11, :35:11, :39:5
  assign reg_d_o = reg_c_i;	// file.cleaned.mlir:39:5
  assign reg_e_o = tt2 ^ {tt2[22:0], tt2[31:23]} ^ {tt2[14:0], tt2[31:15]};	// file.cleaned.mlir:25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :39:5
  assign reg_f_o = reg_e_i;	// file.cleaned.mlir:39:5
  assign reg_g_o = {reg_f_i[12:0], reg_f_i[31:13]};	// file.cleaned.mlir:36:11, :37:11, :38:11, :39:5
  assign reg_h_o = reg_g_i;	// file.cleaned.mlir:39:5
endmodule

