[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  17296       tick       2059945        928584        872188       2059945 
      2  17296       tick       4251978       2070421       2026575       4251978 
      3  17296       tick       4247706       2068862       2053874       4247706 
      4  17296       tick       4248265       2068848       2049849       4248265 
      5  17296       tick       4249007       2068996       2051409       4249007 
      6  17296       tick       4254087       2072024       2049913       4254087 
      7  17296       tick       4245133       2067478       2050757       4245133 
      8  17296       tick       4252231       2069727       2049793       4252231 
      9  17296       tick       4247660       2068981       2051294       4247660 
     10  17296       tick       4246797       2068205       2052254       4246797 
     11  17296       tick       4253119       2070857       2054307       4253119 
     12  17296       tick       4248867       2068670       2051846       4248867 
     13  17296       tick       4247806       2068662       2052811       4247806 
     14  17296       tick       4251314       2070303       2051315       4251314 
     15  17296       tick       4250364       2069169       2051001       4250364 
     16  17296       tick       4235550       2062700       2040396       4235550 
     17  17296       tick       4243442       2067356       2049324       4243442 
     18  17296       tick       4250191       2069594       2051225       4250191 
     19  17296       tick       4250442       2069638       2054590       4250442 
     20  17296       exit       3630273       1766048       1752910       3630273 
