---
structs:
  scu_general:
    description: System Control Unit
    instances:
      - name: SCU_GENERAL
        address: '0x50004000'
    fields:
      - name: ID
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        const: true
        description: (read-only) SCU Module ID Register
        fields:
          - name: MOD_NUMBER
            description: Module Number
            index: 16
            width: 16
            read: true
            write: false
          - name: MOD_TYPE
            description: Module Type
            index: 8
            width: 8
            read: true
            write: false
          - name: MOD_REV
            description: Module Revision
            index: 0
            width: 8
            read: true
            write: false
      - name: IDCHIP
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        const: true
        description: (read-only) Chip ID Register
        fields:
          - name: IDCHIP
            description: Chip ID
            index: 0
            width: 32
            read: true
            write: false
      - name: IDMANUF
        type: uint32_t
        expected_size: 4
        expected_offset: 8
        const: true
        description: (read-only) Manufactory ID Register
        fields:
          - name: MANUF
            description: Manufacturer Identification Number
            index: 5
            width: 11
            read: true
            write: false
          - name: DEPT
            description: Department Identification Number
            index: 0
            width: 5
            read: true
            write: false
      - name: STCON
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) Startup Configuration Register
        fields:
          - name: SWCON
            description: SW Configuration
            index: 8
            width: 4
            read: true
            write: true
            type: SCU_GENERAL_STCON_SWCON
          - name: HWCON
            description: HW Configuration
            index: 0
            width: 2
            read: true
            write: false
            type: SCU_GENERAL_STCON_HWCON
      - name: GPR0
        type: uint32_t
        expected_size: 4
        expected_offset: 44
        description: (read-write) General Purpose Register 0
        fields:
          - name: DAT
            description: User Data
            index: 0
            width: 32
            read: true
            write: true
      - name: GPR1
        type: uint32_t
        expected_size: 4
        expected_offset: 48
        description: (read-write) General Purpose Register 1
        fields:
          - name: DAT
            description: User Data
            index: 0
            width: 32
            read: true
            write: true
      - name: CCUCON
        type: uint32_t
        expected_size: 4
        expected_offset: 76
        description: (read-write) CCU Control Register
        fields:
          - name: GSC81
            description: Global Start Control CCU81
            index: 9
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_CCUCON_GSC81
          - name: GSC80
            description: Global Start Control CCU80
            index: 8
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_CCUCON_GSC80
          - name: GSC43
            description: Global Start Control CCU43
            index: 3
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_CCUCON_GSC43
          - name: GSC42
            description: Global Start Control CCU42
            index: 2
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_CCUCON_GSC42
          - name: GSC41
            description: Global Start Control CCU41
            index: 1
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_CCUCON_GSC41
          - name: GSC40
            description: Global Start Control CCU40
            index: 0
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_CCUCON_GSC40
      - name: DTSCON
        type: uint32_t
        expected_size: 4
        expected_offset: 140
        description: (read-write) Die Temperature Sensor Control Register
        fields:
          - name: BGTRIM
            description: Bandgap Trim Calibration Value
            index: 20
            width: 4
            read: true
            write: true
          - name: REFTRIM
            description: Reference Trim Calibration Value
            index: 17
            width: 3
            read: true
            write: true
          - name: GAIN
            description: Gain Calibration Value
            index: 11
            width: 6
            read: true
            write: true
          - name: OFFSET
            description: Offset Calibration Value
            index: 4
            width: 7
            read: true
            write: true
          - name: START
            description: Sensor Measurement Start
            index: 1
            width: 1
            read: false
            write: true
            type: SCU_GENERAL_DTSCON_START
          - name: PWD
            description: Sensor Power Down
            index: 0
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_DTSCON_PWD
      - name: DTSSTAT
        type: uint32_t
        expected_size: 4
        expected_offset: 144
        const: true
        description: (read-only) Die Temperature Sensor Status Register
        fields:
          - name: BUSY
            description: Sensor Busy Status
            index: 15
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_DTSSTAT_BUSY
          - name: RDY
            description: Sensor Ready Status
            index: 14
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_DTSSTAT_RDY
          - name: RESULT
            description: Result of the DTS Measurement
            index: 0
            width: 10
            read: true
            write: false
      - name: SDMMCDEL
        type: uint32_t
        expected_size: 4
        expected_offset: 156
        description: (read-write) SD-MMC Delay Control Register
        fields:
          - name: TAPDEL
            description: Number of Delay Elements Select
            index: 4
            width: 4
            read: true
            write: true
          - name: TAPEN
            description: Enable delay on the CMD/DAT out lines
            index: 0
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_SDMMCDEL_TAPEN
      - name: G0ORCEN
        type: uint32_t
        expected_size: 4
        expected_offset: 160
        description: (read-write) Out of Range Comparator Enable Register 0
        fields:
          - name: ENORC7
            description: Enable Out of Range Comparator, Channel 7
            index: 7
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_G0ORCEN_ENORC7
          - name: ENORC6
            description: Enable Out of Range Comparator, Channel 6
            index: 6
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_G0ORCEN_ENORC6
      - name: G1ORCEN
        type: uint32_t
        expected_size: 4
        expected_offset: 164
        description: (read-write) Out of Range Comparator Enable Register 1
        fields:
          - name: ENORC7
            description: Enable Out of Range Comparator, Channel 7
            index: 7
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_G1ORCEN_ENORC7
          - name: ENORC6
            description: Enable Out of Range Comparator, Channel 6
            index: 6
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_G1ORCEN_ENORC6
      - name: MIRRSTS
        type: uint32_t
        expected_size: 4
        expected_offset: 196
        const: true
        description: (read-only) Mirror Write Status Register
        fields:
          - name: RTC_CLRSR
            description: RTC CLRSR Mirror Register Write Status
            index: 15
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_RTC_CLRSR
          - name: RTC_MSKSR
            description: RTC MSKSSR Mirror Register Write Status
            index: 14
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_RTC_MSKSR
          - name: RMX
            description: Retention Memory Access Register Update Status
            index: 13
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_RMX
          - name: RTC_TIM1
            description: RTC TIM1 Mirror Register Write Status
            index: 12
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_RTC_TIM1
          - name: RTC_TIM0
            description: RTC TIM0 Mirror Register Write Status
            index: 11
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_RTC_TIM0
          - name: RTC_ATIM1
            description: RTC ATIM1 Mirror Register Write Status
            index: 10
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_RTC_ATIM1
          - name: RTC_ATIM0
            description: RTC ATIM0 Mirror Register Write Status
            index: 9
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_RTC_ATIM0
          - name: RTC_CTR
            description: RTC CTR Mirror Register Write Status
            index: 8
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_RTC_CTR
          - name: OSCULCTRL
            description: OSCULCTRL Mirror Register Write Status
            index: 7
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_OSCULCTRL
          - name: OSCSICTRL
            description: OSCSICTRL Mirror Register Write Status
            index: 5
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_OSCSICTRL
          - name: HDCR
            description: HDCR Mirror Register Write Status
            index: 3
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_HDCR
          - name: HDSET
            description: HDSET Mirror Register Write Status
            index: 2
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_HDSET
          - name: HDCLR
            description: HDCLR Mirror Register Write Status
            index: 1
            width: 1
            read: true
            write: false
            type: SCU_GENERAL_MIRRSTS_HDCLR
      - name: RMACR
        type: uint32_t
        expected_size: 4
        expected_offset: 200
        description: (read-write) Retention Memory Access Control Register
        fields:
          - name: ADDR
            description: Hibernate Retention Memory Register Address Select
            index: 16
            width: 4
            read: true
            write: true
          - name: RDWR
            description: Hibernate Retention Memory Register Update Control
            index: 0
            width: 1
            read: true
            write: true
            type: SCU_GENERAL_RMACR_RDWR
      - name: RMDATA
        type: uint32_t
        expected_size: 4
        expected_offset: 204
        description: (read-write) Retention Memory Access Data Register
        fields:
          - name: DATA
            description: Hibernate Retention Memory Data
            index: 0
            width: 32
            read: true
            write: true
    stream: false
    codec: false
    methods: false
    unit_test: false
enums:
  SCU_GENERAL_STCON_SWCON:
    enum:
      value1:
        description: Normal mode, boot from Boot ROM
        value: 0
      value2:
        description: ASC BSL enabled
        value: 1
      value3:
        description: BMI customized boot enabled
        value: 2
      value4:
        description: CAN BSL enabled
        value: 3
      value5:
        description: Boot from Code SRAM
        value: 4
      value6:
        description: Boot from alternate Flash Address 0
        value: 8
      value7:
        description: Boot from alternate Flash Address 1
        value: 12
      value8:
        description: Enable fallback Alternate Boot Mode (ABM)
        value: 14
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_STCON_HWCON:
    enum:
      value1:
        description: Normal mode, JTAG
        value: 0
      value2:
        description: ASC BSL enabled
        value: 1
      value3:
        description: BMI customized boot enabled
        value: 2
      value4:
        description: CAN BSL enabled
        value: 3
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_CCUCON_GSC81:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_CCUCON_GSC80:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_CCUCON_GSC43:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_CCUCON_GSC42:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_CCUCON_GSC41:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_CCUCON_GSC40:
    enum:
      value1:
        description: Disable
        value: 0
      value2:
        description: Enable
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_DTSCON_START:
    enum:
      value1:
        description: No DTS measurement is started
        value: 0
      value2:
        description: A DTS measurement is started
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_DTSCON_PWD:
    enum:
      value1:
        description: The DTS is powered
        value: 0
      value2:
        description: The DTS is not powered
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_DTSSTAT_BUSY:
    enum:
      value1:
        description: not busy
        value: 0
      value2:
        description: busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_DTSSTAT_RDY:
    enum:
      value1:
        description: The DTS is not ready
        value: 0
      value2:
        description: The DTS is ready
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_SDMMCDEL_TAPEN:
    enum:
      value1:
        description: Disabled
        value: 0
      value2:
        description: Enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_G0ORCEN_ENORC7:
    enum:
      value1:
        description: Disabled
        value: 0
      value2:
        description: Enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_G0ORCEN_ENORC6:
    enum:
      value1:
        description: Disabled
        value: 0
      value2:
        description: Enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_G1ORCEN_ENORC7:
    enum:
      value1:
        description: Disabled
        value: 0
      value2:
        description: Enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_G1ORCEN_ENORC6:
    enum:
      value1:
        description: Disabled
        value: 0
      value2:
        description: Enabled
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_RTC_CLRSR:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_RTC_MSKSR:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_RMX:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_RTC_TIM1:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_RTC_TIM0:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_RTC_ATIM1:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_RTC_ATIM0:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_RTC_CTR:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_OSCULCTRL:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_OSCSICTRL:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_HDCR:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_HDSET:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_MIRRSTS_HDCLR:
    enum:
      value1:
        description: Ready
        value: 0
      value2:
        description: Busy
        value: 1
    unit_test: false
    json: false
    use_map: false
  SCU_GENERAL_RMACR_RDWR:
    enum:
      value1:
        description: transfer data from Retention Memory in Hibernate domain to RMDATA
          register
        value: 0
      value2:
        description: transfer data from RMDATA into Retention Memory in Hibernate
          domain
        value: 1
    unit_test: false
    json: false
    use_map: false
