Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto d642fde468e5450d930132b6bee7363b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot DHT11_SV_behav xil_defaultlib.DHT11_SV xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_DHT11_SV_sv
Compiling package std.std
Compiling module xil_defaultlib.dht11_interface
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.count_5sec
Compiling module xil_defaultlib.start_signal
Compiling module xil_defaultlib.DHT11_control
Compiling module xil_defaultlib.DHT11_SV
Compiling module xil_defaultlib.glbl
Built simulation snapshot DHT11_SV_behav
