\doxysection{DMA\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_d_m_a___type_def}{}\label{struct_d_m_a___type_def}\index{DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a0f22bb23d7c29ce7d23c307ea9d1271c}{STATUS}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_abccb19ce1cad85565abacf014a292c64}{CONFIG}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ad72cc73950c7666a2bda5389127bd435}{CTRLBASE}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_af4b27429351984d7628e90dd258a8b64}{ALTCTRLBASE}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a34e364e74b87c0e8fba688851da9d8cf}{CHWAITSTATUS}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_abc28cb5e355644d04fe3c3042c4b1b0a}{CHSWREQ}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ae713011f4de1ba42c16264de4bf4ecce}{CHUSEBURSTS}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a63b03e4fa0dae1a23e2de25e7b48f637}{CHUSEBURSTC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ad9ef6a23d2b8b1847b65beda5272eb6e}{CHREQMASKS}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_acf2bf9282af3f4975b0dfa5c2c128e33}{CHREQMASKC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a86e31fd508beca25d6ee7957a77cce03}{CHENS}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a3657d6378f89470e6f8f79ae42ce01ee}{CHENC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_aecec5fb98e55de21f93e143f30806ee7}{CHALTS}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a458ebee94ae357140e443052b6f9582f}{CHALTC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a5fad8e8fae06ff00b22cd633ee9d2ce1}{CHPRIS}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a3268a6efb80a027e01b76cd756e48922}{CHPRIC}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_abbe75a43ff1cf5913d6f458819630ee5}{RESERVED0}} \mbox{[}3U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a420743314b82d619209fde3d388f4e05}{ERRORC}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_adeb324efa5a48dc30cd55b56563385f9}{RESERVED1}} \mbox{[}880U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ac208259f586b63c8f25aa3820bb5a312}{CHREQSTATUS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a54950bccb1621d3727def01cd94e6ed2}{RESERVED2}} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a36aa6366f7bf6af0e43487cfa15b3100}{CHSREQSTATUS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a3a268e3a7b4aa8a6233dee76fd59ebb3}{RESERVED3}} \mbox{[}121U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a6ba2cf66ff816cefc0e22b86ae117edd}{IF}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a3f2f165d58bbc067e2d14910006c4e5d}{IFS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ade29db9339e4ca3edaa987bf490712c1}{IFC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ac72aee75e86573973628a4928ceb187e}{IEN}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_ab44ffab4df75d24dc2609dc14be6ad9c}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a8ded38a532d33827af8b017645d0060e}{RDS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a3713ba8059cdc4da68ae0a6b3eb58bd7}{RESERVED4}} \mbox{[}2U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a721f24aa333ce9057509b48c8d610bde}{LOOP0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a0f55f54ed15e3fbef24dd13fbe97012d}{LOOP1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_aa3485204fd443d60ba8ba75a216163d8}{RESERVED5}} \mbox{[}14U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a5ac83781d6069b4bfb6caf92f16ce9ab}{RECT0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_def_a7c7b444c031355e304ccc68775cf6f1c}{RESERVED6}} \mbox{[}39U\mbox{]}
\item 
\mbox{\hyperlink{struct_d_m_a___c_h___type_def}{DMA\+\_\+\+CH\+\_\+\+Type\+Def}} \mbox{\hyperlink{struct_d_m_a___type_def_a660a388e483be3d359e92085ced913f4}{CH}} \mbox{[}12U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_d_m_a___type_def_af4b27429351984d7628e90dd258a8b64}\index{DMA\_TypeDef@{DMA\_TypeDef}!ALTCTRLBASE@{ALTCTRLBASE}}
\index{ALTCTRLBASE@{ALTCTRLBASE}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALTCTRLBASE}{ALTCTRLBASE}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_af4b27429351984d7628e90dd258a8b64} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+ALTCTRLBASE}

Channel Alternate Control Data Base Pointer Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a660a388e483be3d359e92085ced913f4}\index{DMA\_TypeDef@{DMA\_TypeDef}!CH@{CH}}
\index{CH@{CH}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH}{CH}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a660a388e483be3d359e92085ced913f4} 
\mbox{\hyperlink{struct_d_m_a___c_h___type_def}{DMA\+\_\+\+CH\+\_\+\+Type\+Def}} DMA\+\_\+\+Type\+Def\+::\+CH\mbox{[}12U\mbox{]}}

Channel registers \Hypertarget{struct_d_m_a___type_def_a458ebee94ae357140e443052b6f9582f}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHALTC@{CHALTC}}
\index{CHALTC@{CHALTC}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHALTC}{CHALTC}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a458ebee94ae357140e443052b6f9582f} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHALTC}

Channel Alternate Clear Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_aecec5fb98e55de21f93e143f30806ee7}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHALTS@{CHALTS}}
\index{CHALTS@{CHALTS}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHALTS}{CHALTS}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_aecec5fb98e55de21f93e143f30806ee7} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHALTS}

Channel Alternate Set Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a3657d6378f89470e6f8f79ae42ce01ee}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHENC@{CHENC}}
\index{CHENC@{CHENC}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHENC}{CHENC}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a3657d6378f89470e6f8f79ae42ce01ee} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHENC}

Channel Enable Clear Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a86e31fd508beca25d6ee7957a77cce03}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHENS@{CHENS}}
\index{CHENS@{CHENS}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHENS}{CHENS}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a86e31fd508beca25d6ee7957a77cce03} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHENS}

Channel Enable Set Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a3268a6efb80a027e01b76cd756e48922}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHPRIC@{CHPRIC}}
\index{CHPRIC@{CHPRIC}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHPRIC}{CHPRIC}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a3268a6efb80a027e01b76cd756e48922} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHPRIC}

Channel Priority Clear Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a5fad8e8fae06ff00b22cd633ee9d2ce1}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHPRIS@{CHPRIS}}
\index{CHPRIS@{CHPRIS}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHPRIS}{CHPRIS}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a5fad8e8fae06ff00b22cd633ee9d2ce1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHPRIS}

Channel Priority Set Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_acf2bf9282af3f4975b0dfa5c2c128e33}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHREQMASKC@{CHREQMASKC}}
\index{CHREQMASKC@{CHREQMASKC}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHREQMASKC}{CHREQMASKC}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_acf2bf9282af3f4975b0dfa5c2c128e33} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHREQMASKC}

Channel Request Mask Clear Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_ad9ef6a23d2b8b1847b65beda5272eb6e}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHREQMASKS@{CHREQMASKS}}
\index{CHREQMASKS@{CHREQMASKS}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHREQMASKS}{CHREQMASKS}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_ad9ef6a23d2b8b1847b65beda5272eb6e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHREQMASKS}

Channel Request Mask Set Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_ac208259f586b63c8f25aa3820bb5a312}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHREQSTATUS@{CHREQSTATUS}}
\index{CHREQSTATUS@{CHREQSTATUS}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHREQSTATUS}{CHREQSTATUS}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_ac208259f586b63c8f25aa3820bb5a312} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHREQSTATUS}

Channel Request Status ~\newline
 \Hypertarget{struct_d_m_a___type_def_a36aa6366f7bf6af0e43487cfa15b3100}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHSREQSTATUS@{CHSREQSTATUS}}
\index{CHSREQSTATUS@{CHSREQSTATUS}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHSREQSTATUS}{CHSREQSTATUS}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a36aa6366f7bf6af0e43487cfa15b3100} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHSREQSTATUS}

Channel Single Request Status ~\newline
 \Hypertarget{struct_d_m_a___type_def_abc28cb5e355644d04fe3c3042c4b1b0a}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHSWREQ@{CHSWREQ}}
\index{CHSWREQ@{CHSWREQ}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHSWREQ}{CHSWREQ}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_abc28cb5e355644d04fe3c3042c4b1b0a} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHSWREQ}

Channel Software Request Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a63b03e4fa0dae1a23e2de25e7b48f637}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHUSEBURSTC@{CHUSEBURSTC}}
\index{CHUSEBURSTC@{CHUSEBURSTC}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHUSEBURSTC}{CHUSEBURSTC}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a63b03e4fa0dae1a23e2de25e7b48f637} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHUSEBURSTC}

Channel Useburst Clear Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_ae713011f4de1ba42c16264de4bf4ecce}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHUSEBURSTS@{CHUSEBURSTS}}
\index{CHUSEBURSTS@{CHUSEBURSTS}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHUSEBURSTS}{CHUSEBURSTS}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_ae713011f4de1ba42c16264de4bf4ecce} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHUSEBURSTS}

Channel Useburst Set Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a34e364e74b87c0e8fba688851da9d8cf}\index{DMA\_TypeDef@{DMA\_TypeDef}!CHWAITSTATUS@{CHWAITSTATUS}}
\index{CHWAITSTATUS@{CHWAITSTATUS}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHWAITSTATUS}{CHWAITSTATUS}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a34e364e74b87c0e8fba688851da9d8cf} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CHWAITSTATUS}

Channel Wait on Request Status Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_abccb19ce1cad85565abacf014a292c64}\index{DMA\_TypeDef@{DMA\_TypeDef}!CONFIG@{CONFIG}}
\index{CONFIG@{CONFIG}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CONFIG}{CONFIG}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_abccb19ce1cad85565abacf014a292c64} 
\+\_\+\+\_\+\+OM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CONFIG}

DMA Configuration Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_ab44ffab4df75d24dc2609dc14be6ad9c}\index{DMA\_TypeDef@{DMA\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_ab44ffab4df75d24dc2609dc14be6ad9c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CTRL}

DMA Control Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_ad72cc73950c7666a2bda5389127bd435}\index{DMA\_TypeDef@{DMA\_TypeDef}!CTRLBASE@{CTRLBASE}}
\index{CTRLBASE@{CTRLBASE}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRLBASE}{CTRLBASE}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_ad72cc73950c7666a2bda5389127bd435} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+CTRLBASE}

Channel Control Data Base Pointer Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a420743314b82d619209fde3d388f4e05}\index{DMA\_TypeDef@{DMA\_TypeDef}!ERRORC@{ERRORC}}
\index{ERRORC@{ERRORC}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ERRORC}{ERRORC}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a420743314b82d619209fde3d388f4e05} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+ERRORC}

Bus Error Clear Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_ac72aee75e86573973628a4928ceb187e}\index{DMA\_TypeDef@{DMA\_TypeDef}!IEN@{IEN}}
\index{IEN@{IEN}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IEN}{IEN}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_ac72aee75e86573973628a4928ceb187e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+IEN}

Interrupt Enable register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a6ba2cf66ff816cefc0e22b86ae117edd}\index{DMA\_TypeDef@{DMA\_TypeDef}!IF@{IF}}
\index{IF@{IF}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IF}{IF}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a6ba2cf66ff816cefc0e22b86ae117edd} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+IF}

Interrupt Flag Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_ade29db9339e4ca3edaa987bf490712c1}\index{DMA\_TypeDef@{DMA\_TypeDef}!IFC@{IFC}}
\index{IFC@{IFC}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFC}{IFC}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_ade29db9339e4ca3edaa987bf490712c1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+IFC}

Interrupt Flag Clear Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a3f2f165d58bbc067e2d14910006c4e5d}\index{DMA\_TypeDef@{DMA\_TypeDef}!IFS@{IFS}}
\index{IFS@{IFS}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFS}{IFS}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a3f2f165d58bbc067e2d14910006c4e5d} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+IFS}

Interrupt Flag Set Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a721f24aa333ce9057509b48c8d610bde}\index{DMA\_TypeDef@{DMA\_TypeDef}!LOOP0@{LOOP0}}
\index{LOOP0@{LOOP0}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LOOP0}{LOOP0}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a721f24aa333ce9057509b48c8d610bde} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+LOOP0}

Channel 0 Loop Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a0f55f54ed15e3fbef24dd13fbe97012d}\index{DMA\_TypeDef@{DMA\_TypeDef}!LOOP1@{LOOP1}}
\index{LOOP1@{LOOP1}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LOOP1}{LOOP1}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a0f55f54ed15e3fbef24dd13fbe97012d} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+LOOP1}

Channel 1 Loop Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_a8ded38a532d33827af8b017645d0060e}\index{DMA\_TypeDef@{DMA\_TypeDef}!RDS@{RDS}}
\index{RDS@{RDS}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RDS}{RDS}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a8ded38a532d33827af8b017645d0060e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+RDS}

DMA Retain Descriptor State ~\newline
 \Hypertarget{struct_d_m_a___type_def_a5ac83781d6069b4bfb6caf92f16ce9ab}\index{DMA\_TypeDef@{DMA\_TypeDef}!RECT0@{RECT0}}
\index{RECT0@{RECT0}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RECT0}{RECT0}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a5ac83781d6069b4bfb6caf92f16ce9ab} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+RECT0}

Channel 0 Rectangle Register ~\newline
 \Hypertarget{struct_d_m_a___type_def_abbe75a43ff1cf5913d6f458819630ee5}\index{DMA\_TypeDef@{DMA\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_abbe75a43ff1cf5913d6f458819630ee5} 
uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}3U\mbox{]}}

Reserved for future use \Hypertarget{struct_d_m_a___type_def_adeb324efa5a48dc30cd55b56563385f9}\index{DMA\_TypeDef@{DMA\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_adeb324efa5a48dc30cd55b56563385f9} 
uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+RESERVED1\mbox{[}880U\mbox{]}}

Reserved for future use \Hypertarget{struct_d_m_a___type_def_a54950bccb1621d3727def01cd94e6ed2}\index{DMA\_TypeDef@{DMA\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a54950bccb1621d3727def01cd94e6ed2} 
uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+RESERVED2\mbox{[}1U\mbox{]}}

Reserved for future use \Hypertarget{struct_d_m_a___type_def_a3a268e3a7b4aa8a6233dee76fd59ebb3}\index{DMA\_TypeDef@{DMA\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a3a268e3a7b4aa8a6233dee76fd59ebb3} 
uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+RESERVED3\mbox{[}121U\mbox{]}}

Reserved for future use \Hypertarget{struct_d_m_a___type_def_a3713ba8059cdc4da68ae0a6b3eb58bd7}\index{DMA\_TypeDef@{DMA\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a3713ba8059cdc4da68ae0a6b3eb58bd7} 
uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+RESERVED4\mbox{[}2U\mbox{]}}

Reserved for future use \Hypertarget{struct_d_m_a___type_def_aa3485204fd443d60ba8ba75a216163d8}\index{DMA\_TypeDef@{DMA\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_aa3485204fd443d60ba8ba75a216163d8} 
uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+RESERVED5\mbox{[}14U\mbox{]}}

Reserved for future use \Hypertarget{struct_d_m_a___type_def_a7c7b444c031355e304ccc68775cf6f1c}\index{DMA\_TypeDef@{DMA\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a7c7b444c031355e304ccc68775cf6f1c} 
uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+RESERVED6\mbox{[}39U\mbox{]}}

Reserved registers \Hypertarget{struct_d_m_a___type_def_a0f22bb23d7c29ce7d23c307ea9d1271c}\index{DMA\_TypeDef@{DMA\_TypeDef}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!DMA\_TypeDef@{DMA\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \label{struct_d_m_a___type_def_a0f22bb23d7c29ce7d23c307ea9d1271c} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DMA\+\_\+\+Type\+Def\+::\+STATUS}

DMA Status Registers ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__dma_8h}{efm32gg\+\_\+dma.\+h}}\end{DoxyCompactItemize}
