// Seed: 2027875811
`timescale 1ps / 1ps
module module_0 (
    input wire id_0,
    input id_1,
    output id_2
);
  logic id_3;
  assign id_2 = id_0;
  logic id_4 = 1;
  assign id_4 = !id_1;
  assign id_2[1] = 1;
endmodule
