// Seed: 1661389882
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    output supply0 id_8,
    output wor id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12,
    input wire id_13,
    input uwire id_14,
    output tri id_15,
    input supply1 id_16,
    output tri id_17
);
  supply1 id_19 = 1, id_20;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input tri id_7,
    input supply1 id_8,
    input wand id_9,
    input tri1 id_10,
    input supply0 id_11,
    output wire id_12,
    output tri0 id_13,
    input tri1 id_14,
    input tri0 id_15
);
  wire id_17;
  assign id_12 = id_8;
  module_0(
      id_13,
      id_11,
      id_13,
      id_5,
      id_1,
      id_4,
      id_13,
      id_1,
      id_13,
      id_13,
      id_9,
      id_9,
      id_10,
      id_0,
      id_1,
      id_12,
      id_2,
      id_5
  );
  assign id_12 = id_8;
endmodule
