module VerilogLock(switches,seg1);
input [8:0] switches;
output [6:0] seg1;
wire [3:0] num;

inputproc in1 (switches,num);

hexdisplay h1 (num,seg1);



endmodule



include "inputproc.v"