{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 02:02:39 2010 " "Info: Processing started: Tue Aug 17 02:02:39 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off beep1 -c beep1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off beep1 -c beep1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 6 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CARRIER " "Info: Detected ripple clock \"CARRIER\" as buffer" {  } { { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CARRIER" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_4HZ " "Info: Detected ripple clock \"CLK_4HZ\" as buffer" {  } { { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_4HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_4MHZ " "Info: Detected ripple clock \"CLK_4MHZ\" as buffer" {  } { { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 18 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_4MHZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register COUNTER\[3\] register DRIVER\[8\] 110.51 MHz 9.049 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 110.51 MHz between source register \"COUNTER\[3\]\" and destination register \"DRIVER\[8\]\" (period= 9.049 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.404 ns + Longest register register " "Info: + Longest register to register delay is 10.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COUNTER\[3\] 1 REG LCFF_X25_Y7_N25 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 31; REG Node = 'COUNTER\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[3] } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.254 ns) + CELL(0.370 ns) 1.624 ns Mux0~0 2 COMB LCCOMB_X26_Y6_N0 2 " "Info: 2: + IC(1.254 ns) + CELL(0.370 ns) = 1.624 ns; Loc. = LCCOMB_X26_Y6_N0; Fanout = 2; COMB Node = 'Mux0~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { COUNTER[3] Mux0~0 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.370 ns) 2.672 ns Mux0~1 3 COMB LCCOMB_X25_Y6_N8 2 " "Info: 3: + IC(0.678 ns) + CELL(0.370 ns) = 2.672 ns; Loc. = LCCOMB_X25_Y6_N8; Fanout = 2; COMB Node = 'Mux0~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.206 ns) 4.278 ns Mux1~4 4 COMB LCCOMB_X26_Y9_N6 1 " "Info: 4: + IC(1.400 ns) + CELL(0.206 ns) = 4.278 ns; Loc. = LCCOMB_X26_Y9_N6; Fanout = 1; COMB Node = 'Mux1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { Mux0~1 Mux1~4 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.852 ns Mux1~5 5 COMB LCCOMB_X26_Y9_N24 20 " "Info: 5: + IC(0.368 ns) + CELL(0.206 ns) = 4.852 ns; Loc. = LCCOMB_X26_Y9_N24; Fanout = 20; COMB Node = 'Mux1~5'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { Mux1~4 Mux1~5 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.370 ns) 5.621 ns Mux8~0 6 COMB LCCOMB_X26_Y9_N26 4 " "Info: 6: + IC(0.399 ns) + CELL(0.370 ns) = 5.621 ns; Loc. = LCCOMB_X26_Y9_N26; Fanout = 4; COMB Node = 'Mux8~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { Mux1~5 Mux8~0 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.370 ns) 7.418 ns Mux19~2 7 COMB LCCOMB_X27_Y7_N8 4 " "Info: 7: + IC(1.427 ns) + CELL(0.370 ns) = 7.418 ns; Loc. = LCCOMB_X27_Y7_N8; Fanout = 4; COMB Node = 'Mux19~2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { Mux8~0 Mux19~2 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.319 ns) 8.132 ns Mux11~18 8 COMB LCCOMB_X27_Y7_N4 1 " "Info: 8: + IC(0.395 ns) + CELL(0.319 ns) = 8.132 ns; Loc. = LCCOMB_X27_Y7_N4; Fanout = 1; COMB Node = 'Mux11~18'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { Mux19~2 Mux11~18 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.460 ns) 10.404 ns DRIVER\[8\] 9 REG LCFF_X26_Y8_N23 3 " "Info: 9: + IC(1.812 ns) + CELL(0.460 ns) = 10.404 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 3; REG Node = 'DRIVER\[8\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { Mux11~18 DRIVER[8] } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.671 ns ( 25.67 % ) " "Info: Total cell delay = 2.671 ns ( 25.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.733 ns ( 74.33 % ) " "Info: Total interconnect delay = 7.733 ns ( 74.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.404 ns" { COUNTER[3] Mux0~0 Mux0~1 Mux1~4 Mux1~5 Mux8~0 Mux19~2 Mux11~18 DRIVER[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.404 ns" { COUNTER[3] {} Mux0~0 {} Mux0~1 {} Mux1~4 {} Mux1~5 {} Mux8~0 {} Mux19~2 {} Mux11~18 {} DRIVER[8] {} } { 0.000ns 1.254ns 0.678ns 1.400ns 0.368ns 0.399ns 1.427ns 0.395ns 1.812ns } { 0.000ns 0.370ns 0.370ns 0.206ns 0.206ns 0.370ns 0.370ns 0.319ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.619 ns - Smallest " "Info: - Smallest clock skew is 1.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 9.440 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 9.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.368 ns) + CELL(0.970 ns) 4.478 ns CLK_4MHZ 2 REG LCFF_X25_Y11_N31 2 " "Info: 2: + IC(2.368 ns) + CELL(0.970 ns) = 4.478 ns; Loc. = LCFF_X25_Y11_N31; Fanout = 2; REG Node = 'CLK_4MHZ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { CLK CLK_4MHZ } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.448 ns) + CELL(0.000 ns) 7.926 ns CLK_4MHZ~clkctrl 3 COMB CLKCTRL_G4 13 " "Info: 3: + IC(3.448 ns) + CELL(0.000 ns) = 7.926 ns; Loc. = CLKCTRL_G4; Fanout = 13; COMB Node = 'CLK_4MHZ~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.448 ns" { CLK_4MHZ CLK_4MHZ~clkctrl } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.666 ns) 9.440 ns DRIVER\[8\] 4 REG LCFF_X26_Y8_N23 3 " "Info: 4: + IC(0.848 ns) + CELL(0.666 ns) = 9.440 ns; Loc. = LCFF_X26_Y8_N23; Fanout = 3; REG Node = 'DRIVER\[8\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.514 ns" { CLK_4MHZ~clkctrl DRIVER[8] } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 29.41 % ) " "Info: Total cell delay = 2.776 ns ( 29.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.664 ns ( 70.59 % ) " "Info: Total interconnect delay = 6.664 ns ( 70.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.440 ns" { CLK CLK_4MHZ CLK_4MHZ~clkctrl DRIVER[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.440 ns" { CLK {} CLK~combout {} CLK_4MHZ {} CLK_4MHZ~clkctrl {} DRIVER[8] {} } { 0.000ns 0.000ns 2.368ns 3.448ns 0.848ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.821 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.821 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.970 ns) 4.119 ns CLK_4HZ 2 REG LCFF_X19_Y12_N17 2 " "Info: 2: + IC(2.009 ns) + CELL(0.970 ns) = 4.119 ns; Loc. = LCFF_X19_Y12_N17; Fanout = 2; REG Node = 'CLK_4HZ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.979 ns" { CLK CLK_4HZ } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.204 ns) + CELL(0.000 ns) 6.323 ns CLK_4HZ~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(2.204 ns) + CELL(0.000 ns) = 6.323 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK_4HZ~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.204 ns" { CLK_4HZ CLK_4HZ~clkctrl } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 7.821 ns COUNTER\[3\] 4 REG LCFF_X25_Y7_N25 31 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 7.821 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 31; REG Node = 'COUNTER\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { CLK_4HZ~clkctrl COUNTER[3] } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 35.49 % ) " "Info: Total cell delay = 2.776 ns ( 35.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.045 ns ( 64.51 % ) " "Info: Total interconnect delay = 5.045 ns ( 64.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.821 ns" { CLK CLK_4HZ CLK_4HZ~clkctrl COUNTER[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.821 ns" { CLK {} CLK~combout {} CLK_4HZ {} CLK_4HZ~clkctrl {} COUNTER[3] {} } { 0.000ns 0.000ns 2.009ns 2.204ns 0.832ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.440 ns" { CLK CLK_4MHZ CLK_4MHZ~clkctrl DRIVER[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.440 ns" { CLK {} CLK~combout {} CLK_4MHZ {} CLK_4MHZ~clkctrl {} DRIVER[8] {} } { 0.000ns 0.000ns 2.368ns 3.448ns 0.848ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.821 ns" { CLK CLK_4HZ CLK_4HZ~clkctrl COUNTER[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.821 ns" { CLK {} CLK~combout {} CLK_4HZ {} CLK_4HZ~clkctrl {} COUNTER[3] {} } { 0.000ns 0.000ns 2.009ns 2.204ns 0.832ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.404 ns" { COUNTER[3] Mux0~0 Mux0~1 Mux1~4 Mux1~5 Mux8~0 Mux19~2 Mux11~18 DRIVER[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.404 ns" { COUNTER[3] {} Mux0~0 {} Mux0~1 {} Mux1~4 {} Mux1~5 {} Mux8~0 {} Mux19~2 {} Mux11~18 {} DRIVER[8] {} } { 0.000ns 1.254ns 0.678ns 1.400ns 0.368ns 0.399ns 1.427ns 0.395ns 1.812ns } { 0.000ns 0.370ns 0.370ns 0.206ns 0.206ns 0.370ns 0.370ns 0.319ns 0.460ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.440 ns" { CLK CLK_4MHZ CLK_4MHZ~clkctrl DRIVER[8] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.440 ns" { CLK {} CLK~combout {} CLK_4MHZ {} CLK_4MHZ~clkctrl {} DRIVER[8] {} } { 0.000ns 0.000ns 2.368ns 3.448ns 0.848ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.821 ns" { CLK CLK_4HZ CLK_4HZ~clkctrl COUNTER[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.821 ns" { CLK {} CLK~combout {} CLK_4HZ {} CLK_4HZ~clkctrl {} COUNTER[3] {} } { 0.000ns 0.000ns 2.009ns 2.204ns 0.832ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK SPEAKER SPEAKER~reg0 14.296 ns register " "Info: tco from clock \"CLK\" to destination pin \"SPEAKER\" through register \"SPEAKER~reg0\" is 14.296 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 9.895 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 9.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 3 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 3; CLK Node = 'CLK'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.368 ns) + CELL(0.970 ns) 4.478 ns CLK_4MHZ 2 REG LCFF_X25_Y11_N31 2 " "Info: 2: + IC(2.368 ns) + CELL(0.970 ns) = 4.478 ns; Loc. = LCFF_X25_Y11_N31; Fanout = 2; REG Node = 'CLK_4MHZ'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { CLK CLK_4MHZ } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.970 ns) 5.840 ns CARRIER 3 REG LCFF_X25_Y11_N19 1 " "Info: 3: + IC(0.392 ns) + CELL(0.970 ns) = 5.840 ns; Loc. = LCFF_X25_Y11_N19; Fanout = 1; REG Node = 'CARRIER'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { CLK_4MHZ CARRIER } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.000 ns) 8.386 ns CARRIER~clkctrl 4 COMB CLKCTRL_G0 3 " "Info: 4: + IC(2.546 ns) + CELL(0.000 ns) = 8.386 ns; Loc. = CLKCTRL_G0; Fanout = 3; COMB Node = 'CARRIER~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { CARRIER CARRIER~clkctrl } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.666 ns) 9.895 ns SPEAKER~reg0 5 REG LCFF_X2_Y12_N9 1 " "Info: 5: + IC(0.843 ns) + CELL(0.666 ns) = 9.895 ns; Loc. = LCFF_X2_Y12_N9; Fanout = 1; REG Node = 'SPEAKER~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.509 ns" { CARRIER~clkctrl SPEAKER~reg0 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 54 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 37.86 % ) " "Info: Total cell delay = 3.746 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.149 ns ( 62.14 % ) " "Info: Total interconnect delay = 6.149 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.895 ns" { CLK CLK_4MHZ CARRIER CARRIER~clkctrl SPEAKER~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.895 ns" { CLK {} CLK~combout {} CLK_4MHZ {} CARRIER {} CARRIER~clkctrl {} SPEAKER~reg0 {} } { 0.000ns 0.000ns 2.368ns 0.392ns 2.546ns 0.843ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 54 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.097 ns + Longest register pin " "Info: + Longest register to pin delay is 4.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SPEAKER~reg0 1 REG LCFF_X2_Y12_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N9; Fanout = 1; REG Node = 'SPEAKER~reg0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPEAKER~reg0 } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 54 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(3.086 ns) 4.097 ns SPEAKER 2 PIN PIN_10 0 " "Info: 2: + IC(1.011 ns) + CELL(3.086 ns) = 4.097 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'SPEAKER'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { SPEAKER~reg0 SPEAKER } "NODE_NAME" } } { "beep1.vhd" "" { Text "E:/ep2c5q208/demo6-beep/beep1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.086 ns ( 75.32 % ) " "Info: Total cell delay = 3.086 ns ( 75.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 24.68 % ) " "Info: Total interconnect delay = 1.011 ns ( 24.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { SPEAKER~reg0 SPEAKER } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.097 ns" { SPEAKER~reg0 {} SPEAKER {} } { 0.000ns 1.011ns } { 0.000ns 3.086ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.895 ns" { CLK CLK_4MHZ CARRIER CARRIER~clkctrl SPEAKER~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.895 ns" { CLK {} CLK~combout {} CLK_4MHZ {} CARRIER {} CARRIER~clkctrl {} SPEAKER~reg0 {} } { 0.000ns 0.000ns 2.368ns 0.392ns 2.546ns 0.843ns } { 0.000ns 1.140ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { SPEAKER~reg0 SPEAKER } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.097 ns" { SPEAKER~reg0 {} SPEAKER {} } { 0.000ns 1.011ns } { 0.000ns 3.086ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 02:02:41 2010 " "Info: Processing ended: Tue Aug 17 02:02:41 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
