/**
 * Copyright (c) 2026 Tianjin University, Ltd.
 * CANN Open Software License Agreement Version 2.0.
 */
#include "chunk_gdn_core_fwd_tiling.h"

#include "../../chunk_fwd_o/op_kernel/chunk_fwd_o_struct.h"
#include "../../chunk_gated_delta_rule_fwd_h/op_host/chunk_gated_delta_rule_fwd_h_tiling.h"
#include "../../chunk_recompute_wu_fwd_ho/op_kernel/chunk_recompute_wu_fwd_ho_struct.h"
#include "../op_kernel/chunk_gdn_core_fwd_struct.h"

#include "securec.h"
#include "tiling/platform/platform_ascendc.h"
#include "tiling_base/tiling_templates_registry.h"
#include <algorithm>
#include <register/op_impl_registry.h>

namespace optiling {

ge::graphStatus Tiling4ChunkRecomputeWUFwdHO(gert::TilingContext *context);

namespace {

constexpr size_t INPUT_Q = 0;
constexpr size_t INPUT_K = 1;
constexpr size_t INPUT_V = 2;
constexpr size_t INPUT_BETA = 3;
constexpr size_t INPUT_A_STORAGE = 4;
constexpr size_t INPUT_RAW_G = 5;
constexpr size_t INPUT_GK = 6;
constexpr size_t INPUT_INITIAL_STATE = 7;
constexpr size_t INPUT_CU_SEQLENS = 8;
constexpr size_t INPUT_CHUNK_INDICES = 9;

constexpr size_t ATTR_OUTPUT_FINAL_STATE = 0;
constexpr size_t ATTR_CHUNK_SIZE = 1;

constexpr int64_t P0_BATCH = 1;
constexpr int64_t P0_HEADS = 8;
constexpr int64_t P0_SHORT_TOKENS = 128;
constexpr int64_t P0_FP16_LONG_TOKENS = 1025;
constexpr int64_t P0_BF16_LONG_TOKENS = 1024;
constexpr int64_t P0_DIM = 128;
constexpr int64_t CHUNK_64 = 64;
constexpr int64_t CHUNK_128 = 128;
constexpr uint64_t WORKSPACE_ALIGNMENT = 512;
constexpr uint64_t TILING_ALIGNMENT = 8;
constexpr uint64_t FP32_BLOCK_ELEMS = 8;

uint64_t CeilDiv(uint64_t value, uint64_t divisor)
{
    return divisor == 0 ? 0 : (value + divisor - 1) / divisor;
}

uint64_t AlignUp(uint64_t value, uint64_t alignment)
{
    return alignment == 0 ? value : CeilDiv(value, alignment) * alignment;
}

bool IsShape(const gert::StorageShape *shape, std::initializer_list<int64_t> dims)
{
    if (shape == nullptr || shape->GetStorageShape().GetDimNum() != dims.size()) {
        return false;
    }
    size_t index = 0;
    for (int64_t dim : dims) {
        if (shape->GetStorageShape().GetDim(index++) != dim) {
            return false;
        }
    }
    return true;
}

bool GetChunkCount(const gert::StorageShape *shape, uint64_t *count)
{
    if (shape == nullptr || count == nullptr) {
        return false;
    }
    const auto &storage = shape->GetStorageShape();
    if (storage.GetDimNum() == 1 && storage.GetDim(0) > 0 && storage.GetDim(0) % 2 == 0) {
        *count = static_cast<uint64_t>(storage.GetDim(0) / 2);
        return true;
    }
    if (storage.GetDimNum() == 2 && storage.GetDim(0) > 0 && storage.GetDim(1) == 2) {
        *count = static_cast<uint64_t>(storage.GetDim(0));
        return true;
    }
    return false;
}

} // namespace

ge::graphStatus Tiling4ChunkGdnCoreFwd(gert::TilingContext *context)
{
    OP_CHECK_IF(context == nullptr || context->GetAttrs() == nullptr,
                OP_LOGE("ChunkGdnCoreFwd", "Invalid tiling context."),
                return ge::GRAPH_FAILED);
    const auto *qShape = context->GetOptionalInputShape(INPUT_Q);
    const auto *kShape = context->GetOptionalInputShape(INPUT_K);
    const auto *vShape = context->GetOptionalInputShape(INPUT_V);
    const auto *betaShape = context->GetOptionalInputShape(INPUT_BETA);
    const auto *aShape = context->GetOptionalInputShape(INPUT_A_STORAGE);
    const auto *gShape = context->GetOptionalInputShape(INPUT_RAW_G);
    OP_CHECK_IF(qShape == nullptr || qShape->GetStorageShape().GetDimNum() != 4,
                OP_LOGE(context->GetNodeName(), "Phase 6 P0 requires rank-4 q."),
                return ge::GRAPH_FAILED);
    const auto *qDesc = context->GetInputDesc(INPUT_Q);
    const auto *kDesc = context->GetInputDesc(INPUT_K);
    const auto *vDesc = context->GetInputDesc(INPUT_V);
    const auto *betaDesc = context->GetInputDesc(INPUT_BETA);
    const auto *aDesc = context->GetInputDesc(INPUT_A_STORAGE);
    const auto *gDesc = context->GetInputDesc(INPUT_RAW_G);
    OP_CHECK_IF(qDesc == nullptr || kDesc == nullptr || vDesc == nullptr || betaDesc == nullptr ||
                    aDesc == nullptr || gDesc == nullptr,
                OP_LOGE(context->GetNodeName(), "Phase 6 requires valid input descriptors."),
                return ge::GRAPH_FAILED);
    const ge::DataType inputDtype = qDesc->GetDataType();
    const bool isFp16 = inputDtype == ge::DT_FLOAT16;
    const bool isBf16 = inputDtype == ge::DT_BF16;
    const int64_t tokens = qShape->GetStorageShape().GetDim(2);
    const int64_t longTokens = isBf16 ? P0_BF16_LONG_TOKENS : P0_FP16_LONG_TOKENS;
    const auto *cuShape = context->GetOptionalInputShape(INPUT_CU_SEQLENS);
    const auto *chunkShape = context->GetOptionalInputShape(INPUT_CHUNK_INDICES);
    const auto *cuDesc = context->GetOptionalInputDesc(INPUT_CU_SEQLENS);
    const auto *chunkDesc = context->GetOptionalInputDesc(INPUT_CHUNK_INDICES);
    const bool hasCu = cuDesc != nullptr && cuShape != nullptr;
    const bool hasChunks = chunkDesc != nullptr && chunkShape != nullptr;
    const bool isVarlen = hasCu || hasChunks;
    OP_CHECK_IF((!isFp16 && !isBf16) ||
                    (!isVarlen && tokens != P0_SHORT_TOKENS && tokens != longTokens),
                OP_LOGE(context->GetNodeName(),
                        "Phase 6 requires FP16 T=128/1025 or BF16 T=128/1024 for dense input."),
                return ge::GRAPH_FAILED);
    OP_CHECK_IF(!IsShape(qShape, {P0_BATCH, P0_HEADS, tokens, P0_DIM}),
                OP_LOGE(context->GetNodeName(), "Phase 6 P0 requires q=[1,8,T,128]."),
                return ge::GRAPH_FAILED);
    OP_CHECK_IF(!IsShape(kShape, {P0_BATCH, P0_HEADS, tokens, P0_DIM}),
                OP_LOGE(context->GetNodeName(), "Phase 6 P0 requires k=[1,8,T,128]."),
                return ge::GRAPH_FAILED);
    OP_CHECK_IF(!IsShape(vShape, {P0_BATCH, P0_HEADS, tokens, P0_DIM}),
                OP_LOGE(context->GetNodeName(), "Phase 6 P0 requires v=[1,8,T,128]."),
                return ge::GRAPH_FAILED);
    OP_CHECK_IF(!IsShape(betaShape, {P0_BATCH, P0_HEADS, tokens}),
                OP_LOGE(context->GetNodeName(), "Phase 6 P0 requires beta=[1,8,T]."),
                return ge::GRAPH_FAILED);
    OP_CHECK_IF(!IsShape(gShape, {P0_BATCH, P0_HEADS, tokens}),
                OP_LOGE(context->GetNodeName(), "Phase 6 P0 requires raw_g=[1,8,T]."),
                return ge::GRAPH_FAILED);
    OP_CHECK_IF(kDesc->GetDataType() != inputDtype ||
                    vDesc->GetDataType() != inputDtype ||
                    aDesc->GetDataType() != inputDtype ||
                    betaDesc->GetDataType() != ge::DT_FLOAT ||
                    gDesc->GetDataType() != ge::DT_FLOAT,
                OP_LOGE(context->GetNodeName(),
                        "Phase 6 requires matching FP16/BF16 inputs/A and FP32 beta/g."),
                return ge::GRAPH_FAILED);

    const bool *outputFinalState =
        context->GetAttrs()->GetAttrPointer<bool>(ATTR_OUTPUT_FINAL_STATE);
    const int64_t *chunkSize = context->GetAttrs()->GetAttrPointer<int64_t>(ATTR_CHUNK_SIZE);
    uint64_t varlenChunks = 0;
    OP_CHECK_IF(outputFinalState == nullptr || chunkSize == nullptr ||
                    (*chunkSize != CHUNK_64 && *chunkSize != CHUNK_128) ||
                    context->GetOptionalInputDesc(INPUT_GK) != nullptr || hasCu != hasChunks ||
                    (isVarlen && (cuDesc->GetDataType() != ge::DT_INT64 ||
                                  chunkDesc->GetDataType() != ge::DT_INT64 ||
                                  cuShape->GetStorageShape().GetDimNum() != 1 ||
                                  cuShape->GetStorageShape().GetDim(0) < 2 ||
                                  !GetChunkCount(chunkShape, &varlenChunks))),
                OP_LOGE(context->GetNodeName(),
                        "Phase 6 requires chunk_size=64/128 and paired valid varlen metadata."),
                return ge::GRAPH_FAILED);
    OP_CHECK_IF(!IsShape(aShape, {P0_BATCH, P0_HEADS, tokens, *chunkSize}),
                OP_LOGE(context->GetNodeName(),
                        "Phase 6 dense requires a_storage=[1,8,T,chunk_size]."),
                return ge::GRAPH_FAILED);

    OP_CHECK_IF(Tiling4ChunkRecomputeWUFwdHO(context) != ge::GRAPH_SUCCESS,
                OP_LOGE(context->GetNodeName(), "Reuse of the accepted Phase 5 suffix tiling failed."),
                return ge::GRAPH_FAILED);

    const platform_ascendc::PlatformAscendC platform(context->GetPlatformInfo());
    const uint64_t aicCoreNum = std::max<uint64_t>(1, platform.GetCoreNumAic());
    const uint64_t aivCoreNum = std::max<uint64_t>(1, platform.GetCoreNumAiv());
    const uint64_t systemWorkspace = platform.GetLibApiWorkSpaceSize();
    size_t *workspaceSizes = context->GetWorkspaceSizes(1);
    OP_CHECK_NULL_WITH_CONTEXT(context, workspaceSizes);
    OP_CHECK_IF(workspaceSizes[0] < systemWorkspace,
                OP_LOGE(context->GetNodeName(), "Phase 5 workspace is smaller than system workspace."),
                return ge::GRAPH_FAILED);

    GDN::ChunkGdnCoreFwdTrailer trailer{};
    auto &abc = trailer.abc;
    abc.B = P0_BATCH;
    abc.Hk = P0_HEADS;
    abc.Hv = P0_HEADS;
    abc.hvPerHk = 1;
    abc.T = static_cast<uint64_t>(tokens);
    abc.K = P0_DIM;
    abc.BT = static_cast<uint64_t>(*chunkSize);
    abc.NT = isVarlen ? varlenChunks : CeilDiv(abc.T, abc.BT);
    abc.taskNum = abc.B * abc.Hk * abc.NT;
    abc.usedAicNum = aicCoreNum;
    abc.usedAivNum = std::min<uint64_t>(aivCoreNum, aicCoreNum * 2);
    abc.btAlign = AlignUp(abc.BT, FP32_BLOCK_ELEMS);
    abc.isVarlen = isVarlen ? 1 : 0;
    abc.scoreWorkspaceBytes =
        AlignUp(abc.taskNum * abc.BT * abc.BT * sizeof(float), WORKSPACE_ALIGNMENT);
    abc.aWorkspaceBytes = AlignUp(
        abc.B * abc.Hk * abc.T * abc.BT * sizeof(uint16_t), WORKSPACE_ALIGNMENT);
    abc.solveWorkspacePerCoreBytes = AlignUp(
        5 * abc.BT * abc.BT * sizeof(uint16_t), WORKSPACE_ALIGNMENT);
    abc.totalTiles = static_cast<int64_t>(abc.taskNum);
    abc.matrixSize = *chunkSize;
    abc.numHeads = P0_HEADS;
    abc.seqLen = tokens;
    abc.batchSize = P0_BATCH;
    abc.isLower = 1;
    abc.hasCuSeqlens = isVarlen ? 1 : 0;
    abc.tilesPerCore = static_cast<int64_t>(CeilDiv(abc.taskNum, aicCoreNum));
    abc.chunkSize = *chunkSize;
    abc.numChunks = isVarlen ? 0 : static_cast<int64_t>(abc.NT);
    abc.lastChunkValidSize = isVarlen ? 0 :
        (tokens % *chunkSize == 0 ? *chunkSize : tokens % *chunkSize);
    abc.totalChunks = static_cast<int64_t>(abc.NT);
    abc.layoutMode = isVarlen ? 3 : 0;
    abc.dtypeMode = isBf16 ? 1 : 0;
    uint64_t workspaceOffset = AlignUp(workspaceSizes[0] - systemWorkspace, WORKSPACE_ALIGNMENT);
    trailer.scoreWorkspaceOffset = workspaceOffset;
    workspaceOffset += abc.scoreWorkspaceBytes;
    trailer.aWorkspaceOffset = workspaceOffset;
    workspaceOffset += abc.aWorkspaceBytes;
    trailer.solveWorkspaceOffset = workspaceOffset;
    workspaceOffset += aicCoreNum * abc.solveWorkspacePerCoreBytes;
    trailer.gCumsumBhtOffset = workspaceOffset;
    workspaceOffset += AlignUp(abc.B * abc.Hv * abc.T * sizeof(float), WORKSPACE_ALIGNMENT);
    workspaceSizes[0] = systemWorkspace + workspaceOffset;

    ChunkGatedDeltaRuleFwdHTilingData hTiling;
    const uint64_t oTilingOffset = AlignUp(hTiling.GetDataSize(), TILING_ALIGNMENT);
    const uint64_t phase5TrailerEnd = oTilingOffset + sizeof(GDN::ChunkFwdOTilingData) +
                                      sizeof(GDN::ChunkRecomputeWUFwdHOTrailer);
    const uint64_t phase6TrailerOffset = AlignUp(phase5TrailerEnd, TILING_ALIGNMENT);
    auto *rawTiling = context->GetRawTilingData();
    OP_CHECK_NULL_WITH_CONTEXT(context, rawTiling);
    const uint64_t rawTilingSize = phase6TrailerOffset + sizeof(trailer);
    OP_CHECK_IF(rawTilingSize > rawTiling->GetCapacity(),
                OP_LOGE(context->GetNodeName(), "Phase 6 combined tiling exceeds raw tiling capacity."),
                return ge::GRAPH_FAILED);
    OP_CHECK_IF(memcpy_s(static_cast<uint8_t *>(rawTiling->GetData()) + phase6TrailerOffset,
                         rawTiling->GetCapacity() - phase6TrailerOffset,
                         &trailer, sizeof(trailer)) != EOK,
                OP_LOGE(context->GetNodeName(), "Serialize Phase 6 ABC trailer failed."),
                return ge::GRAPH_FAILED);
    rawTiling->SetDataSize(rawTilingSize);
    context->SetScheduleMode(1);
    OP_LOGD(context->GetNodeName(),
            "Phase 6 P0a tiling: blocks=%lu, tasks=%lu, suffix=%zu, total=%zu.",
            aicCoreNum, abc.taskNum, workspaceSizes[0] - systemWorkspace,
            workspaceSizes[0]);
    return ge::GRAPH_SUCCESS;
}

ge::graphStatus TilingPrepareForChunkGdnCoreFwd(gert::TilingParseContext *context)
{
    (void)context;
    return ge::GRAPH_SUCCESS;
}

IMPL_OP_OPTILING(ChunkGdnCoreFwd)
    .Tiling(Tiling4ChunkGdnCoreFwd)
    .TilingParse<ChunkGdnCoreFwdCompileInfo>(TilingPrepareForChunkGdnCoreFwd);

} // namespace optiling
