
---------- Begin Simulation Statistics ----------
final_tick                                  410696000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102638                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705088                       # Number of bytes of host memory used
host_op_rate                                   161331                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.74                       # Real time elapsed on the host
host_tick_rate                               42152160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1571874                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000411                       # Number of seconds simulated
sim_ticks                                   410696000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    813687                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   672738                       # number of cc regfile writes
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1571874                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.821391                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.821391                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     12487                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     6553                       # number of floating regfile writes
system.cpu.idleCycles                           61092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                14158                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   157024                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.370871                       # Inst execution rate
system.cpu.iew.exec_refs                       665824                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     134752                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  124077                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                563164                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  4                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               204                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               153974                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2121581                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                531072                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             32040                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1947417                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    610                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  3253                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12917                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  4111                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             55                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7511                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6647                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2109570                       # num instructions consuming a value
system.cpu.iew.wb_count                       1922452                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.747523                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1576953                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.340478                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1933594                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2949850                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1631860                       # number of integer regfile writes
system.cpu.ipc                               1.217446                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.217446                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2255      0.11%      0.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1286393     64.99%     65.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   22      0.00%     65.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1338      0.07%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 292      0.01%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  697      0.04%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1456      0.07%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1627      0.08%     65.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 825      0.04%     65.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                412      0.02%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               540993     27.33%     92.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              139919      7.07%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2320      0.12%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            908      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1979457                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    8799                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               17484                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         8073                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              15431                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       28872                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014586                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    8801     30.48%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.03%     30.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     30.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    102      0.35%     30.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.01%     30.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    5      0.02%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     30.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15966     55.30%     86.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3930     13.61%     99.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                21      0.07%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               35      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1997275                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4733396                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1914379                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2655903                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2121573                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1979457                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   8                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          549700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2793                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              8                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       644070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        760301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.603518                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.500731                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              267139     35.14%     35.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               67264      8.85%     43.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               69389      9.13%     53.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               71680      9.43%     62.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               69522      9.14%     71.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               83059     10.92%     82.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               80224     10.55%     93.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               32544      4.28%     97.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               19480      2.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          760301                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.409878                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             52763                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1069                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               563164                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              153974                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  996523                       # number of misc regfile reads
system.cpu.numCycles                           821393                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2378                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1072                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3606                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  203211                       # Number of BP lookups
system.cpu.branchPred.condPredicted            180344                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             13056                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                94651                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   93501                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.785010                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    5982                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             848                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                129                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              719                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          201                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          548805                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             12783                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       683173                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.300843                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.012332                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          310447     45.44%     45.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          107060     15.67%     61.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           41676      6.10%     67.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           52194      7.64%     74.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           20335      2.98%     77.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            4162      0.61%     78.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           25356      3.71%     82.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            4950      0.72%     82.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          116993     17.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       683173                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              1000002                       # Number of instructions committed
system.cpu.commit.opsCommitted                1571874                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      530414                       # Number of memory references committed
system.cpu.commit.loads                        411687                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     140172                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       5357                       # Number of committed floating point instructions.
system.cpu.commit.integer                     1564300                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  3919                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         1380      0.09%      0.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      1035506     65.88%     65.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           15      0.00%     65.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         1234      0.08%     66.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          119      0.01%     66.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     66.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          490      0.03%     66.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          854      0.05%     66.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     66.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         1054      0.07%     66.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          642      0.04%     66.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     66.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          166      0.01%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       410417     26.11%     92.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       118033      7.51%     99.88% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         1270      0.08%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          694      0.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      1571874                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        116993                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       480948                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           480948                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       480948                       # number of overall hits
system.cpu.dcache.overall_hits::total          480948                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6307                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6307                       # number of overall misses
system.cpu.dcache.overall_misses::total          6307                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    403352000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    403352000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    403352000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    403352000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       487255                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       487255                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       487255                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       487255                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012944                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012944                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012944                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63953.068020                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63953.068020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63953.068020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63953.068020                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16075                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               317                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    50.709779                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          295                       # number of writebacks
system.cpu.dcache.writebacks::total               295                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4615                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4615                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4615                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1692                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    125276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    125276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    125276000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    125276000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003473                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003473                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003473                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003473                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74040.189125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74040.189125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74040.189125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74040.189125                       # average overall mshr miss latency
system.cpu.dcache.replacements                    707                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       362703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          362703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    367174500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    367174500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       368528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       368528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015806                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015806                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63034.248927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63034.248927                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4614                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     89643000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     89643000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003286                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74023.947151                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74023.947151                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       118245                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         118245                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36177500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36177500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       118727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       118727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004060                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75057.053942                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75057.053942                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          481                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          481                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35633000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35633000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004051                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004051                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74081.081081                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74081.081081                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           876.133555                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              482640                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1692                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            285.248227                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   876.133555                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.855599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.855599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          985                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          985                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.961914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            976202                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           976202                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   223835                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                171834                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    335198                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 16517                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  12917                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                90644                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   382                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                2261368                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1865                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      530437                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      134753                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           378                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            79                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             261090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        1489606                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      203211                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              99612                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        485036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   26580                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           767                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                    226499                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  5736                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             760301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.058991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.462754                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   380537     50.05%     50.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    43128      5.67%     55.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                     3067      0.40%     56.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                     6843      0.90%     57.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    13061      1.72%     58.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    37375      4.92%     63.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    95105     12.51%     76.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                     3266      0.43%     76.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   177919     23.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               760301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.247398                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.813512                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       225373                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           225373                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       225373                       # number of overall hits
system.cpu.icache.overall_hits::total          225373                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1126                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1126                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1126                       # number of overall misses
system.cpu.icache.overall_misses::total          1126                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     80521000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     80521000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     80521000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     80521000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       226499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       226499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       226499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       226499                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004971                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004971                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004971                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004971                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71510.657194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71510.657194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71510.657194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71510.657194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          362                       # number of writebacks
system.cpu.icache.writebacks::total               362                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          281                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          845                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63140000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63140000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63140000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63140000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003731                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003731                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003731                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003731                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74721.893491                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74721.893491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74721.893491                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74721.893491                       # average overall mshr miss latency
system.cpu.icache.replacements                    362                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       225373                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          225373                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1126                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1126                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     80521000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     80521000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       226499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       226499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004971                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004971                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71510.657194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71510.657194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63140000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63140000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74721.893491                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74721.893491                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.401875                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              226218                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            267.713609                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.401875                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          483                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            453843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           453843                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      226612                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           199                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      161584                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  151476                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  349                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  55                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  35247                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    241                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    410696000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  12917                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   232304                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  140692                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1816                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    341394                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 31178                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                2218095                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   848                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9400                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    705                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19919                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands             2665581                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     5603910                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  3446423                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     17895                       # Number of floating rename lookups
system.cpu.rename.committedMaps               1874847                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   790720                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      16                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     35996                       # count of insts added to the skid buffer
system.cpu.rob.reads                          2685689                       # The number of ROB reads
system.cpu.rob.writes                         4318794                       # The number of ROB writes
system.cpu.thread_0.numInsts                  1000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                    1571874                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   38                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  121                       # number of demand (read+write) hits
system.l2.demand_hits::total                      159                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  38                       # number of overall hits
system.l2.overall_hits::.cpu.data                 121                       # number of overall hits
system.l2.overall_hits::total                     159                       # number of overall hits
system.l2.demand_misses::.cpu.inst                807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1571                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2378                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               807                       # number of overall misses
system.l2.overall_misses::.cpu.data              1571                       # number of overall misses
system.l2.overall_misses::total                  2378                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61455500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    121431000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        182886500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61455500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    121431000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       182886500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1692                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2537                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1692                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2537                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.955030                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.928487                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.937328                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.955030                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.928487                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.937328                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76153.035936                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77295.353278                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76907.695542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76153.035936                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77295.353278                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76907.695542                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2378                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2378                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53385500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    105721000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    159106500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53385500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    105721000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    159106500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.955030                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.928487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.937328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.955030                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.928487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.937328                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66153.035936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67295.353278                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66907.695542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66153.035936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67295.353278                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66907.695542                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          295                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              295                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          295                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          361                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              361                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          361                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          361                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                20                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    20                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             461                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 461                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     34695000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34695000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.958420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.958420                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75260.303688                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75260.303688                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            461                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     30085000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     30085000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.958420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.958420                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65260.303688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65260.303688                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 38                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              807                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61455500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61455500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.955030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.955030                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76153.035936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76153.035936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          807                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53385500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53385500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.955030                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.955030                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66153.035936                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66153.035936                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1110                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     86736000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     86736000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.916598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.916598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78140.540541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78140.540541                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1110                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     75636000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     75636000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.916598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.916598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68140.540541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68140.540541                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2062.381743                       # Cycle average of tags in use
system.l2.tags.total_refs                        3604                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2378                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.515559                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       714.834165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1347.547578                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.021815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.041124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.062939                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2378                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2378                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.072571                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     31210                       # Number of tag accesses
system.l2.tags.data_accesses                    31210                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4841                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2378                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2378                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2378                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  152192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    370.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     128041500                       # Total gap between requests
system.mem_ctrls.avgGap                      53844.20                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        51648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       100544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 125757251.105440527201                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 244813682.139587432146                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          807                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         1571                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20234000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     41173750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25073.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26208.63                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        51648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       100544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        152192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        51648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          807                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1571                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2378                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    125757251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    244813682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        370570933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    125757251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    125757251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    125757251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    244813682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       370570933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 2378                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           94                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           97                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          123                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          211                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          226                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                16820250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              11890000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           61407750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7073.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25823.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                2011                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.57                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          367                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   414.692098                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   260.662668                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   362.001525                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           86     23.43%     23.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           81     22.07%     45.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           49     13.35%     58.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           30      8.17%     67.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           21      5.72%     72.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           10      2.72%     75.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           12      3.27%     78.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            7      1.91%     80.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           71     19.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          367                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                152192                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              370.570933                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1242360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          660330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        7261380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     59569560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    107543520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     208238430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   507.037882                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    279037500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     13520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    118138500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         1378020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          732435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        9717540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 31961280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     63045990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    104616000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     211451265                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   514.860785                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    271472500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     13520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    125703500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1917                       # Transaction distribution
system.membus.trans_dist::ReadExReq               461                       # Transaction distribution
system.membus.trans_dist::ReadExResp              461                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1917                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         4756                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         4756                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   4756                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       152192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       152192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  152192                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2378                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             2886500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12581250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          295                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          362                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              481                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             481                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           845                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1211                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2052                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         4091                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  6143                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        77248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       127168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 204416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2537                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001971                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.044359                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2532     99.80%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2537                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    410696000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            2460000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1267500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2538000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
