Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Oct 11 17:50:54 2018
| Host         : DESKTOP-KLFS1F0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mipsfpga_nexys4_ddr_timing_summary_routed.rpt -rpx mipsfpga_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mipsfpga_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 167 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 334 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7475 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.668        0.000                      0                17762        0.032        0.000                      0                17762        3.000        0.000                       0                  7481  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 10.000}     20.000          50.000          
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.668        0.000                      0                17746        0.140        0.000                      0                17746        8.750        0.000                       0                  7477  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.673        0.000                      0                17746        0.140        0.000                      0                17746        8.750        0.000                       0                  7477  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.668        0.000                      0                17746        0.032        0.000                      0                17746  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.668        0.000                      0                17746        0.032        0.000                      0                17746  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         16.030        0.000                      0                   16        0.400        0.000                      0                   16  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         16.030        0.000                      0                   16        0.292        0.000                      0                   16  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       16.030        0.000                      0                   16        0.292        0.000                      0                   16  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       16.035        0.000                      0                   16        0.400        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 3.289ns (18.710%)  route 14.290ns (81.290%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.072    13.270    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.394 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.951    15.345    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[6]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.345    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 3.289ns (18.710%)  route 14.290ns (81.290%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.072    13.270    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.394 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.951    15.345    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[6]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.345    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.610ns  (logic 3.224ns (18.308%)  route 14.386ns (81.692%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.829    13.000    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_18
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.124 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           1.263    14.387    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    14.511 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.852    15.363    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.610ns  (logic 3.224ns (18.308%)  route 14.386ns (81.692%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.829    13.000    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_18
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.124 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           1.263    14.387    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    14.511 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.852    15.363    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.504ns  (logic 3.289ns (18.790%)  route 14.215ns (81.210%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.056    13.255    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.379 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.892    15.271    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[3]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.504ns  (logic 3.289ns (18.790%)  route 14.215ns (81.210%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.056    13.255    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.379 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.892    15.271    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[3]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.481ns  (logic 3.289ns (18.815%)  route 14.192ns (81.185%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.071    13.269    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.393 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.854    15.247    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[4]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.481ns  (logic 3.289ns (18.815%)  route 14.192ns (81.185%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.071    13.269    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.393 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.854    15.247    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[4]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.224ns (18.440%)  route 14.260ns (81.560%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.948    13.119    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.243 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.063    14.306    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[1]_3
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.124    14.430 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.807    15.237    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[1][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.224ns (18.440%)  route 14.260ns (81.560%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.948    13.119    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.243 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.063    14.306    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[1]_3
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.124    14.430 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.807    15.237    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[1][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                  1.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.632    -0.480    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/clk_out1
    SLICE_X35Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.252    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_17[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.207 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[4]_i_1__86/O
                         net (fo=1, routed)           0.000    -0.207    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[4]
    SLICE_X34Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.904    -0.248    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism             -0.218    -0.467    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.120    -0.347    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.801%)  route 0.242ns (63.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.591    -0.521    mipsfpga_sys/mipsfpga_ahb/adrreg/clk_out1
    SLICE_X73Y65         FDRE                                         r  mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/Q
                         net (fo=24, routed)          0.242    -0.138    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ADDRARDADDR[8]
    RAMB36_X2Y13         RAMB36E1                                     r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.900    -0.252    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/clk_out1
    RAMB36_X2Y13         RAMB36E1                                     r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/CLKARDCLK
                         clock pessimism             -0.216    -0.468    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.285    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.630    -0.482    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X65Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.240    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_11[1]
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.195 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[9]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.195    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[9]
    SLICE_X66Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.905    -0.247    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X66Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism             -0.219    -0.467    
    SLICE_X66Y13         FDRE (Hold_fdre_C_D)         0.121    -0.346    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.733%)  route 0.117ns (45.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.638    -0.474    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X23Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.117    -0.216    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/D[27]
    SLICE_X24Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.913    -0.239    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/clk_out1
    SLICE_X24Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism             -0.197    -0.437    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.070    -0.367    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.062%)  route 0.115ns (44.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.634    -0.478    mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y37         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.222    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[31]_0[17]
    SLICE_X32Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.907    -0.245    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism             -0.197    -0.443    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.070    -0.373    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.627    -0.485    mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/clk_out1
    SLICE_X47Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/Q
                         net (fo=2, routed)           0.098    -0.245    mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/Q[82]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.048    -0.197 r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q[106]_i_1/O
                         net (fo=2, routed)           0.000    -0.197    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/D[106]
    SLICE_X46Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.900    -0.252    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/clk_out1
    SLICE_X46Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/C
                         clock pessimism             -0.219    -0.472    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.123    -0.349    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.283%)  route 0.118ns (38.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.629    -0.483    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X37Y19         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.224    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_24[2]
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.179 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[26]_i_1__77/O
                         net (fo=1, routed)           0.000    -0.179    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[26]
    SLICE_X38Y20         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.899    -0.253    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y20         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.197    -0.451    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.120    -0.331    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.624    -0.488    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X40Y28         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.103    -0.244    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X39Y29         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.899    -0.253    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X39Y29         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism             -0.219    -0.473    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.075    -0.398    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.637    -0.475    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/clk_out1
    SLICE_X35Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/Q
                         net (fo=2, routed)           0.102    -0.231    mipsfpga_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ejt_dcrnmie
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.186 r  mipsfpga_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[3]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.186    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/D[3]
    SLICE_X34Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.911    -0.241    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism             -0.220    -0.462    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121    -0.341    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.652%)  route 0.278ns (66.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.622    -0.490    mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y27         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.278    -0.071    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X60Y25         RAMS64E                                      r  mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.891    -0.261    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y25         RAMS64E                                      r  mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.218    -0.480    
    SLICE_X60Y25         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.226    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y17    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y18    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_25/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y0     mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y14    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y24    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y22    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_29/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y11    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y19    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y27    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_26/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y6     mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y25    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y25    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y25    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y25    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 3.289ns (18.710%)  route 14.290ns (81.290%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.072    13.270    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.394 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.951    15.345    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[6]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.103    17.584    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    17.018    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                         -15.345    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 3.289ns (18.710%)  route 14.290ns (81.290%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.072    13.270    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.394 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.951    15.345    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[6]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.103    17.584    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    17.018    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                         -15.345    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.610ns  (logic 3.224ns (18.308%)  route 14.386ns (81.692%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.829    13.000    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_18
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.124 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           1.263    14.387    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    14.511 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.852    15.363    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.103    17.579    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.047    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.610ns  (logic 3.224ns (18.308%)  route 14.386ns (81.692%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.829    13.000    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_18
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.124 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           1.263    14.387    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    14.511 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.852    15.363    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.103    17.579    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.047    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.504ns  (logic 3.289ns (18.790%)  route 14.215ns (81.210%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.056    13.255    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.379 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.892    15.271    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[3]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.103    17.584    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    17.018    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.504ns  (logic 3.289ns (18.790%)  route 14.215ns (81.210%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.056    13.255    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.379 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.892    15.271    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[3]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.103    17.584    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    17.018    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.481ns  (logic 3.289ns (18.815%)  route 14.192ns (81.185%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.071    13.269    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.393 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.854    15.247    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[4]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.103    17.584    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    17.018    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.481ns  (logic 3.289ns (18.815%)  route 14.192ns (81.185%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.071    13.269    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.393 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.854    15.247    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[4]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.103    17.584    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    17.018    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.018    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.224ns (18.440%)  route 14.260ns (81.560%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.948    13.119    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.243 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.063    14.306    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[1]_3
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.124    14.430 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.807    15.237    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[1][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.103    17.579    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.047    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                  1.810    

Slack (MET) :             1.810ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.224ns (18.440%)  route 14.260ns (81.560%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.948    13.119    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.243 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.063    14.306    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[1]_3
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.124    14.430 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.807    15.237    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[1][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.103    17.579    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.047    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.047    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                  1.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.632    -0.480    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/clk_out1
    SLICE_X35Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.252    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_17[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.207 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[4]_i_1__86/O
                         net (fo=1, routed)           0.000    -0.207    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[4]
    SLICE_X34Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.904    -0.248    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism             -0.218    -0.467    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.120    -0.347    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.801%)  route 0.242ns (63.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.591    -0.521    mipsfpga_sys/mipsfpga_ahb/adrreg/clk_out1
    SLICE_X73Y65         FDRE                                         r  mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/Q
                         net (fo=24, routed)          0.242    -0.138    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ADDRARDADDR[8]
    RAMB36_X2Y13         RAMB36E1                                     r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.900    -0.252    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/clk_out1
    RAMB36_X2Y13         RAMB36E1                                     r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/CLKARDCLK
                         clock pessimism             -0.216    -0.468    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.285    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.630    -0.482    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X65Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.240    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_11[1]
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.195 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[9]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.195    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[9]
    SLICE_X66Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.905    -0.247    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X66Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism             -0.219    -0.467    
    SLICE_X66Y13         FDRE (Hold_fdre_C_D)         0.121    -0.346    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.733%)  route 0.117ns (45.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.638    -0.474    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X23Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.117    -0.216    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/D[27]
    SLICE_X24Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.913    -0.239    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/clk_out1
    SLICE_X24Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism             -0.197    -0.437    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.070    -0.367    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.062%)  route 0.115ns (44.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.634    -0.478    mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y37         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.222    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[31]_0[17]
    SLICE_X32Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.907    -0.245    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism             -0.197    -0.443    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.070    -0.373    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.627    -0.485    mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/clk_out1
    SLICE_X47Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/Q
                         net (fo=2, routed)           0.098    -0.245    mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/Q[82]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.048    -0.197 r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q[106]_i_1/O
                         net (fo=2, routed)           0.000    -0.197    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/D[106]
    SLICE_X46Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.900    -0.252    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/clk_out1
    SLICE_X46Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/C
                         clock pessimism             -0.219    -0.472    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.123    -0.349    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.283%)  route 0.118ns (38.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.629    -0.483    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X37Y19         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.224    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_24[2]
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.179 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[26]_i_1__77/O
                         net (fo=1, routed)           0.000    -0.179    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[26]
    SLICE_X38Y20         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.899    -0.253    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y20         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.197    -0.451    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.120    -0.331    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.624    -0.488    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X40Y28         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.103    -0.244    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X39Y29         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.899    -0.253    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X39Y29         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism             -0.219    -0.473    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.075    -0.398    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.637    -0.475    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/clk_out1
    SLICE_X35Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/Q
                         net (fo=2, routed)           0.102    -0.231    mipsfpga_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ejt_dcrnmie
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.186 r  mipsfpga_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[3]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.186    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/D[3]
    SLICE_X34Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.911    -0.241    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism             -0.220    -0.462    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121    -0.341    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.652%)  route 0.278ns (66.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.622    -0.490    mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y27         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.278    -0.071    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X60Y25         RAMS64E                                      r  mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.891    -0.261    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y25         RAMS64E                                      r  mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.218    -0.480    
    SLICE_X60Y25         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.226    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y17    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y18    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_25/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y0     mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y14    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y24    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_20/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y22    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_29/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y11    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y19    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y27    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_26/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y6     mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_0_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y25    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y25    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y24    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y25    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X60Y25    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 3.289ns (18.710%)  route 14.290ns (81.290%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.072    13.270    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.394 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.951    15.345    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[6]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.345    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 3.289ns (18.710%)  route 14.290ns (81.290%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.072    13.270    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.394 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.951    15.345    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[6]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.345    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.610ns  (logic 3.224ns (18.308%)  route 14.386ns (81.692%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.829    13.000    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_18
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.124 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           1.263    14.387    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    14.511 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.852    15.363    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.610ns  (logic 3.224ns (18.308%)  route 14.386ns (81.692%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.829    13.000    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_18
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.124 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           1.263    14.387    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    14.511 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.852    15.363    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.504ns  (logic 3.289ns (18.790%)  route 14.215ns (81.210%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.056    13.255    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.379 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.892    15.271    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[3]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.504ns  (logic 3.289ns (18.790%)  route 14.215ns (81.210%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.056    13.255    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.379 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.892    15.271    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[3]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.481ns  (logic 3.289ns (18.815%)  route 14.192ns (81.185%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.071    13.269    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.393 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.854    15.247    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[4]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.481ns  (logic 3.289ns (18.815%)  route 14.192ns (81.185%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.071    13.269    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.393 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.854    15.247    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[4]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.224ns (18.440%)  route 14.260ns (81.560%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.948    13.119    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.243 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.063    14.306    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[1]_3
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.124    14.430 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.807    15.237    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[1][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.224ns (18.440%)  route 14.260ns (81.560%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.948    13.119    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.243 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.063    14.306    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[1]_3
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.124    14.430 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.807    15.237    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[1][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                  1.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.632    -0.480    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/clk_out1
    SLICE_X35Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.252    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_17[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.207 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[4]_i_1__86/O
                         net (fo=1, routed)           0.000    -0.207    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[4]
    SLICE_X34Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.904    -0.248    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism             -0.218    -0.467    
                         clock uncertainty            0.108    -0.359    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.120    -0.239    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.801%)  route 0.242ns (63.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.591    -0.521    mipsfpga_sys/mipsfpga_ahb/adrreg/clk_out1
    SLICE_X73Y65         FDRE                                         r  mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/Q
                         net (fo=24, routed)          0.242    -0.138    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ADDRARDADDR[8]
    RAMB36_X2Y13         RAMB36E1                                     r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.900    -0.252    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/clk_out1
    RAMB36_X2Y13         RAMB36E1                                     r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/CLKARDCLK
                         clock pessimism             -0.216    -0.468    
                         clock uncertainty            0.108    -0.360    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.177    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.630    -0.482    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X65Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.240    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_11[1]
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.195 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[9]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.195    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[9]
    SLICE_X66Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.905    -0.247    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X66Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism             -0.219    -0.467    
                         clock uncertainty            0.108    -0.359    
    SLICE_X66Y13         FDRE (Hold_fdre_C_D)         0.121    -0.238    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.733%)  route 0.117ns (45.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.638    -0.474    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X23Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.117    -0.216    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/D[27]
    SLICE_X24Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.913    -0.239    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/clk_out1
    SLICE_X24Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism             -0.197    -0.437    
                         clock uncertainty            0.108    -0.329    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.070    -0.259    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.062%)  route 0.115ns (44.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.634    -0.478    mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y37         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.222    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[31]_0[17]
    SLICE_X32Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.907    -0.245    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism             -0.197    -0.443    
                         clock uncertainty            0.108    -0.335    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.070    -0.265    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.627    -0.485    mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/clk_out1
    SLICE_X47Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/Q
                         net (fo=2, routed)           0.098    -0.245    mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/Q[82]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.048    -0.197 r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q[106]_i_1/O
                         net (fo=2, routed)           0.000    -0.197    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/D[106]
    SLICE_X46Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.900    -0.252    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/clk_out1
    SLICE_X46Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/C
                         clock pessimism             -0.219    -0.472    
                         clock uncertainty            0.108    -0.364    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.123    -0.241    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.283%)  route 0.118ns (38.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.629    -0.483    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X37Y19         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.224    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_24[2]
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.179 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[26]_i_1__77/O
                         net (fo=1, routed)           0.000    -0.179    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[26]
    SLICE_X38Y20         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.899    -0.253    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y20         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.197    -0.451    
                         clock uncertainty            0.108    -0.343    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.120    -0.223    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.624    -0.488    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X40Y28         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.103    -0.244    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X39Y29         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.899    -0.253    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X39Y29         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism             -0.219    -0.473    
                         clock uncertainty            0.108    -0.365    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.075    -0.290    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.637    -0.475    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/clk_out1
    SLICE_X35Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/Q
                         net (fo=2, routed)           0.102    -0.231    mipsfpga_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ejt_dcrnmie
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.186 r  mipsfpga_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[3]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.186    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/D[3]
    SLICE_X34Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.911    -0.241    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism             -0.220    -0.462    
                         clock uncertainty            0.108    -0.354    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121    -0.233    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.652%)  route 0.278ns (66.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.622    -0.490    mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y27         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.278    -0.071    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X60Y25         RAMS64E                                      r  mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.891    -0.261    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y25         RAMS64E                                      r  mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.218    -0.480    
                         clock uncertainty            0.108    -0.372    
    SLICE_X60Y25         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.118    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 3.289ns (18.710%)  route 14.290ns (81.290%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.072    13.270    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.394 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.951    15.345    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[6]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.345    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.579ns  (logic 3.289ns (18.710%)  route 14.290ns (81.290%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.072    13.270    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.394 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_3/O
                         net (fo=12, routed)          1.951    15.345    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[6]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.345    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.610ns  (logic 3.224ns (18.308%)  route 14.386ns (81.692%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.829    13.000    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_18
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.124 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           1.263    14.387    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    14.511 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.852    15.363    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.610ns  (logic 3.224ns (18.308%)  route 14.386ns (81.692%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.829    13.000    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_18
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.124 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           1.263    14.387    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_50_n_0
    SLICE_X61Y19         LUT3 (Prop_lut3_I1_O)        0.124    14.511 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.852    15.363    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/q_reg[1][0]
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_out1
    RAMB18_X1Y4          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.504ns  (logic 3.289ns (18.790%)  route 14.215ns (81.210%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.056    13.255    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.379 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.892    15.271    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[3]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.742ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.504ns  (logic 3.289ns (18.790%)  route 14.215ns (81.210%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.056    13.255    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124    13.379 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_6/O
                         net (fo=12, routed)          1.892    15.271    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[3]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.271    
  -------------------------------------------------------------------
                         slack                                  1.742    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.481ns  (logic 3.289ns (18.815%)  route 14.192ns (81.185%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.071    13.269    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.393 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.854    15.247    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/ADDRARDADDR[4]
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y0          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.481ns  (logic 3.289ns (18.815%)  route 14.192ns (81.185%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=4 LUT5=8 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.820ns = ( 18.180 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.234ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.813    -2.234    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.778 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[31]/Q
                         net (fo=23, routed)          1.354    -0.424    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/Q[31]
    SLICE_X46Y39         LUT5 (Prop_lut5_I3_O)        0.124    -0.300 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16/O
                         net (fo=1, routed)           0.707     0.407    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_3__16_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124     0.531 r  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q[1]_i_2__20/O
                         net (fo=3, routed)           0.654     1.185    mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/jmemi__13
    SLICE_X52Y34         LUT5 (Prop_lut5_I4_O)        0.124     1.309 f  mipsfpga_sys/top/cpu/core/edp/_edp_iva_i_31_0_/cregister/cregister/q_reg[0]_srl2_i_3/O
                         net (fo=4, routed)           0.586     1.894    mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/imap
    SLICE_X52Y33         LUT4 (Prop_lut4_I3_O)        0.119     2.013 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_raw_run_ied/i__i_4__0/O
                         net (fo=9, routed)           0.980     2.993    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[0]_6
    SLICE_X52Y38         LUT4 (Prop_lut4_I3_O)        0.332     3.325 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[22]_i_3__4/O
                         net (fo=23, routed)          1.213     4.539    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/utlb_pah4__1
    SLICE_X68Y38         LUT5 (Prop_lut5_I2_O)        0.124     4.663 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8/O
                         net (fo=1, routed)           0.159     4.822    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_5__8_n_0
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     4.946 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20/O
                         net (fo=2, routed)           0.631     5.576    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_2__20_n_0
    SLICE_X69Y38         LUT4 (Prop_lut4_I0_O)        0.124     5.700 f  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q[3]_i_1__40/O
                         net (fo=4, routed)           0.667     6.367    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/q_reg[23][2]
    SLICE_X69Y31         LUT5 (Prop_lut5_I0_O)        0.124     6.491 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14/O
                         net (fo=2, routed)           0.609     7.100    mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/compare1_carry_i_14_n_0
    SLICE_X67Y31         LUT6 (Prop_lut6_I0_O)        0.124     7.224 r  mipsfpga_sys/top/cpu/core/mmu/tlb_itlb/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.224    mipsfpga_sys/top/cpu/core/icc/tagcmp/mem_reg[0]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.756 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.756    mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry_n_0
    SLICE_X67Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.870 r  mipsfpga_sys/top/cpu/core/icc/tagcmp/compare1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           1.180     9.050    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/CO[0]
    SLICE_X56Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.174 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[1]_i_2__15/O
                         net (fo=5, routed)           0.767     9.941    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q_reg[1]
    SLICE_X53Y29         LUT4 (Prop_lut4_I0_O)        0.124    10.065 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__53/O
                         net (fo=7, routed)           0.642    10.707    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/cache_hit
    SLICE_X47Y27         LUT5 (Prop_lut5_I2_O)        0.124    10.831 r  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209/O
                         net (fo=1, routed)           0.263    11.094    mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_2__209_n_0
    SLICE_X47Y27         LUT5 (Prop_lut5_I3_O)        0.124    11.218 f  mipsfpga_sys/top/cpu/core/icc/_icache_read_i/q[0]_i_1__111/O
                         net (fo=10, routed)          0.856    12.074    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/icc_imiss_i
    SLICE_X37Y24         LUT3 (Prop_lut3_I2_O)        0.124    12.198 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[12]_i_1__55/O
                         net (fo=24, routed)          1.071    13.269    mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_38
    SLICE_X51Y33         LUT5 (Prop_lut5_I3_O)        0.124    13.393 r  mipsfpga_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_5/O
                         net (fo=12, routed)          1.854    15.247    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/ADDRARDADDR[4]
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.718    18.180    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y1          RAMB18E1                                     r  mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.687    
                         clock uncertainty           -0.108    17.579    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    17.013    mipsfpga_sys/top/cpu/icache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         17.013    
                         arrival time                         -15.247    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.224ns (18.440%)  route 14.260ns (81.560%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.948    13.119    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.243 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.063    14.306    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[1]_3
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.124    14.430 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.807    15.237    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[1][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.484ns  (logic 3.224ns (18.440%)  route 14.260ns (81.560%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.825ns = ( 18.175 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.247ns
    Clock Pessimism Removal (CPR):    -0.493ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.800    -2.247    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X51Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.419    -1.828 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[22]/Q
                         net (fo=14, routed)          1.313    -0.515    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry3/_utlbentry_pipe_out/cregister/cregister/q_reg[26][9]
    SLICE_X44Y41         LUT5 (Prop_lut5_I0_O)        0.299    -0.216 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25/O
                         net (fo=1, routed)           0.669     0.453    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_25_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124     0.577 r  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_20/O
                         net (fo=5, routed)           0.554     1.131    mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/jmemd__12
    SLICE_X50Y36         LUT6 (Prop_lut6_I5_O)        0.124     1.255 f  mipsfpga_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_9/O
                         net (fo=10, routed)          0.983     2.239    mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/dmap
    SLICE_X54Y30         LUT3 (Prop_lut3_I2_O)        0.124     2.363 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[2]_i_6__7/O
                         net (fo=22, routed)          1.253     3.616    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_7
    SLICE_X63Y37         LUT5 (Prop_lut5_I4_O)        0.124     3.740 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9/O
                         net (fo=1, routed)           0.433     4.173    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_5__9_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.124     4.297 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10/O
                         net (fo=2, routed)           0.320     4.617    mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_4__10_n_0
    SLICE_X64Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.741 r  mipsfpga_sys/top/cpu/core/mmu/tlb_dtlb/q[1]_i_1__57/O
                         net (fo=11, routed)          1.294     6.035    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[51][1]
    SLICE_X74Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.159 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6/O
                         net (fo=1, routed)           0.455     6.613    mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_19__6_n_0
    SLICE_X73Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.737 r  mipsfpga_sys/top/cpu/core/dcc/fb/_dmiss_tag_31_10_/cregister/cregister/q[0]_i_12__12/O
                         net (fo=1, routed)           0.000     6.737    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/S[0]
    SLICE_X73Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.269 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_4__0_n_0
    SLICE_X73Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.383 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_tag_h_31_10_/cregister/cregister/q_reg[0]_i_3__2/CO[3]
                         net (fo=1, routed)           1.081     8.464    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/CO[0]
    SLICE_X68Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.588 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q[0]_i_2__127/O
                         net (fo=2, routed)           0.579     9.167    mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q_reg[11]
    SLICE_X68Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.291 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[0]_i_3__83/O
                         net (fo=10, routed)          1.289    10.580    mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[1]
    SLICE_X48Y23         LUT6 (Prop_lut6_I2_O)        0.124    10.704 r  mipsfpga_sys/top/cpu/core/dcc/_dstore_m_reg/q[20]_i_4__5/O
                         net (fo=2, routed)           0.561    11.265    mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q_reg[0]_21
    SLICE_X47Y24         LUT6 (Prop_lut6_I1_O)        0.124    11.389 f  mipsfpga_sys/top/cpu/core/dcc/_killable_m_reg/q[20]_i_2__14/O
                         net (fo=5, routed)           0.658    12.047    mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_52
    SLICE_X47Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.171 r  mipsfpga_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__301/O
                         net (fo=37, routed)          0.948    13.119    mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dcc_advance_m
    SLICE_X52Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.243 r  mipsfpga_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_49/O
                         net (fo=8, routed)           1.063    14.306    mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[1]_3
    SLICE_X61Y19         LUT3 (Prop_lut3_I0_O)        0.124    14.430 r  mipsfpga_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.807    15.237    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/q_reg[1][0]
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.713    18.175    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_out1
    RAMB18_X1Y5          RAMB18E1                                     r  mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism             -0.493    17.682    
                         clock uncertainty           -0.108    17.574    
    RAMB18_X1Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    17.042    mipsfpga_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         17.042    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                  1.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.632    -0.480    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/clk_out1
    SLICE_X35Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back3_7_0_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.252    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_17[4]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.045    -0.207 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[4]_i_1__86/O
                         net (fo=1, routed)           0.000    -0.207    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/D[4]
    SLICE_X34Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.904    -0.248    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]/C
                         clock pessimism             -0.218    -0.467    
                         clock uncertainty            0.108    -0.359    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.120    -0.239    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data3_31_0_/cregister/cregister/q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.801%)  route 0.242ns (63.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.591    -0.521    mipsfpga_sys/mipsfpga_ahb/adrreg/clk_out1
    SLICE_X73Y65         FDRE                                         r  mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  mipsfpga_sys/mipsfpga_ahb/adrreg/q_reg[10]_rep/Q
                         net (fo=24, routed)          0.242    -0.138    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ADDRARDADDR[8]
    RAMB36_X2Y13         RAMB36E1                                     r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.900    -0.252    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/clk_out1
    RAMB36_X2Y13         RAMB36E1                                     r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13/CLKARDCLK
                         clock pessimism             -0.216    -0.468    
                         clock uncertainty            0.108    -0.360    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.177    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_ram/ram_dual_port/ram_reg_1_13
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.630    -0.482    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/clk_out1
    SLICE_X65Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_15_8_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.100    -0.240    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_11[1]
    SLICE_X66Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.195 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[9]_i_1__65/O
                         net (fo=1, routed)           0.000    -0.195    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[9]
    SLICE_X66Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.905    -0.247    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X66Y13         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]/C
                         clock pessimism             -0.219    -0.467    
                         clock uncertainty            0.108    -0.359    
    SLICE_X66Y13         FDRE (Hold_fdre_C_D)         0.121    -0.238    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.733%)  route 0.117ns (45.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.638    -0.474    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X23Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.117    -0.216    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/D[27]
    SLICE_X24Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.913    -0.239    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/clk_out1
    SLICE_X24Y39         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism             -0.197    -0.437    
                         clock uncertainty            0.108    -0.329    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.070    -0.259    mipsfpga_sys/top/cpu/core/cpz/_epc_w_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.062%)  route 0.115ns (44.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.245ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.634    -0.478    mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/clk_out1
    SLICE_X35Y37         FDRE                                         r  mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  mipsfpga_sys/top/cpu/core/edp/_edp_epc_e_31_0_/cregister/cregister/q_reg[17]/Q
                         net (fo=1, routed)           0.115    -0.222    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[31]_0[17]
    SLICE_X32Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.907    -0.245    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/clk_out1
    SLICE_X32Y36         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism             -0.197    -0.443    
                         clock uncertainty            0.108    -0.335    
    SLICE_X32Y36         FDRE (Hold_fdre_C_D)         0.070    -0.265    mipsfpga_sys/top/cpu/core/cpz/_epc_m_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.627    -0.485    mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/clk_out1
    SLICE_X47Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q_reg[106]/Q
                         net (fo=2, routed)           0.098    -0.245    mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/Q[82]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.048    -0.197 r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_f_127_0_/cregister/cregister/q[106]_i_1/O
                         net (fo=2, routed)           0.000    -0.197    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/D[106]
    SLICE_X46Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.900    -0.252    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/clk_out1
    SLICE_X46Y16         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]/C
                         clock pessimism             -0.219    -0.472    
                         clock uncertainty            0.108    -0.364    
    SLICE_X46Y16         FDRE (Hold_fdre_C_D)         0.123    -0.241    mipsfpga_sys/top/cpu/core/biu/_wr_buf_b_reg_127_0_/cregister/cregister/q_reg[106]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.283%)  route 0.118ns (38.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.629    -0.483    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/clk_out1
    SLICE_X37Y19         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data_back0_31_24_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.118    -0.224    mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_24[2]
    SLICE_X38Y20         LUT6 (Prop_lut6_I2_O)        0.045    -0.179 r  mipsfpga_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[26]_i_1__77/O
                         net (fo=1, routed)           0.000    -0.179    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[26]
    SLICE_X38Y20         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.899    -0.253    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_out1
    SLICE_X38Y20         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]/C
                         clock pessimism             -0.197    -0.451    
                         clock uncertainty            0.108    -0.343    
    SLICE_X38Y20         FDRE (Hold_fdre_C_D)         0.120    -0.223    mipsfpga_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.624    -0.488    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/clk_out1
    SLICE_X40Y28         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_en_mask_xx/q_reg[0]/Q
                         net (fo=1, routed)           0.103    -0.244    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]_0
    SLICE_X39Y29         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.899    -0.253    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/clk_out1
    SLICE_X39Y29         FDRE                                         r  mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]/C
                         clock pessimism             -0.219    -0.473    
                         clock uncertainty            0.108    -0.365    
    SLICE_X39Y29         FDRE (Hold_fdre_C_D)         0.075    -0.290    mipsfpga_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_any_tc_enabled/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.637    -0.475    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/clk_out1
    SLICE_X35Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_dcrnmie/q_reg[0]/Q
                         net (fo=2, routed)           0.102    -0.231    mipsfpga_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/ejt_dcrnmie
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.045    -0.186 r  mipsfpga_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[3]_i_1__58/O
                         net (fo=1, routed)           0.000    -0.186    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/D[3]
    SLICE_X34Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.911    -0.241    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/clk_out1
    SLICE_X34Y46         FDRE                                         r  mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism             -0.220    -0.462    
                         clock uncertainty            0.108    -0.354    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.121    -0.233    mipsfpga_sys/top/cpu/core/ejt/ejt_area/_ejt_eadata_ej_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.652%)  route 0.278ns (66.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.622    -0.490    mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X61Y27         FDRE                                         r  mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  mipsfpga_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.278    -0.071    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X60Y25         RAMS64E                                      r  mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.891    -0.261    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X60Y25         RAMS64E                                      r  mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism             -0.218    -0.480    
                         clock uncertainty            0.108    -0.372    
    SLICE_X60Y25         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.118    mipsfpga_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.047    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.030ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.518ns (15.911%)  route 2.738ns (84.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 17.978 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.738     1.020    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y67         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.516    17.978    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y67         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/C
                         clock pessimism             -0.502    17.476    
                         clock uncertainty           -0.108    17.369    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.319    17.050    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 16.030    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.518ns (16.673%)  route 2.589ns (83.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 17.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.589     0.871    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X10Y68         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.517    17.979    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X10Y68         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/C
                         clock pessimism             -0.502    17.477    
                         clock uncertainty           -0.108    17.370    
    SLICE_X10Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.051    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                 16.179    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.518ns (17.367%)  route 2.465ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.465     0.747    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y68          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.514    17.976    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y68          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/C
                         clock pessimism             -0.502    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X8Y68          FDCE (Recov_fdce_C_CLR)     -0.319    17.048    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]
  -------------------------------------------------------------------
                         required time                         17.048    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.518ns (17.367%)  route 2.465ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.465     0.747    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y68          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.514    17.976    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y68          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/C
                         clock pessimism             -0.502    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X8Y68          FDCE (Recov_fdce_C_CLR)     -0.319    17.048    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]
  -------------------------------------------------------------------
                         required time                         17.048    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.108    17.363    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.044    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.108    17.363    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.044    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.108    17.363    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.044    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.518ns (19.983%)  route 2.074ns (80.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.074     0.357    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y59         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.522    17.984    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y59         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/C
                         clock pessimism             -0.502    17.482    
                         clock uncertainty           -0.108    17.375    
    SLICE_X12Y59         FDCE (Recov_fdce_C_CLR)     -0.319    17.056    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.786ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.518ns (20.760%)  route 1.977ns (79.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.977     0.259    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y71          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.512    17.974    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y71          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/C
                         clock pessimism             -0.502    17.472    
                         clock uncertainty           -0.108    17.365    
    SLICE_X8Y71          FDCE (Recov_fdce_C_CLR)     -0.319    17.046    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                 16.786    

Slack (MET) :             16.839ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.518ns (21.110%)  route 1.936ns (78.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.936     0.218    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y58         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.523    17.985    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y58         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/C
                         clock pessimism             -0.502    17.483    
                         clock uncertainty           -0.108    17.376    
    SLICE_X12Y58         FDCE (Recov_fdce_C_CLR)     -0.319    17.057    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]
  -------------------------------------------------------------------
                         required time                         17.057    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                 16.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.197%)  route 0.345ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.345     0.033    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X32Y55         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.842    -0.310    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X32Y55         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/C
                         clock pessimism              0.035    -0.275    
    SLICE_X32Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.367    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.164ns (19.174%)  route 0.691ns (80.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.691     0.379    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y55         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.846    -0.306    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y55         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/C
                         clock pessimism              0.035    -0.271    
    SLICE_X12Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.338    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.164ns (17.729%)  route 0.761ns (82.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.761     0.448    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y58          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y58          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/C
                         clock pessimism              0.035    -0.272    
    SLICE_X8Y58          FDCE (Remov_fdce_C_CLR)     -0.067    -0.339    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.164ns (17.729%)  route 0.761ns (82.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.761     0.448    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y58          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y58          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/C
                         clock pessimism              0.035    -0.272    
    SLICE_X8Y58          FDCE (Remov_fdce_C_CLR)     -0.067    -0.339    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.164ns (16.983%)  route 0.802ns (83.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.802     0.489    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y65          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.840    -0.312    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y65          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/C
                         clock pessimism              0.035    -0.277    
    SLICE_X8Y65          FDCE (Remov_fdce_C_CLR)     -0.067    -0.344    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.829%)  route 0.811ns (83.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.811     0.498    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y57         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y57         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/C
                         clock pessimism              0.035    -0.272    
    SLICE_X12Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.339    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.164ns (15.803%)  route 0.874ns (84.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.874     0.561    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y58         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y58         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/C
                         clock pessimism              0.035    -0.272    
    SLICE_X12Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.339    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.164ns (15.267%)  route 0.910ns (84.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.910     0.598    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y71          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.834    -0.318    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y71          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/C
                         clock pessimism              0.035    -0.283    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067    -0.350    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.164ns (15.029%)  route 0.927ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.927     0.615    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y59         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y59         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/C
                         clock pessimism              0.035    -0.272    
    SLICE_X12Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.339    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.164ns (13.879%)  route 1.018ns (86.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.018     0.705    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.833    -0.319    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/C
                         clock pessimism              0.035    -0.284    
    SLICE_X8Y77          FDCE (Remov_fdce_C_CLR)     -0.067    -0.351    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  1.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.030ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.518ns (15.911%)  route 2.738ns (84.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 17.978 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.738     1.020    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y67         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.516    17.978    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y67         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/C
                         clock pessimism             -0.502    17.476    
                         clock uncertainty           -0.108    17.369    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.319    17.050    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 16.030    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.518ns (16.673%)  route 2.589ns (83.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 17.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.589     0.871    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X10Y68         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.517    17.979    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X10Y68         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/C
                         clock pessimism             -0.502    17.477    
                         clock uncertainty           -0.108    17.370    
    SLICE_X10Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.051    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                 16.179    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.518ns (17.367%)  route 2.465ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.465     0.747    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y68          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.514    17.976    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y68          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/C
                         clock pessimism             -0.502    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X8Y68          FDCE (Recov_fdce_C_CLR)     -0.319    17.048    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]
  -------------------------------------------------------------------
                         required time                         17.048    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.518ns (17.367%)  route 2.465ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.465     0.747    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y68          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.514    17.976    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y68          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/C
                         clock pessimism             -0.502    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X8Y68          FDCE (Recov_fdce_C_CLR)     -0.319    17.048    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]
  -------------------------------------------------------------------
                         required time                         17.048    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.108    17.363    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.044    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.108    17.363    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.044    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.108    17.363    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.044    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.518ns (19.983%)  route 2.074ns (80.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.074     0.357    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y59         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.522    17.984    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y59         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/C
                         clock pessimism             -0.502    17.482    
                         clock uncertainty           -0.108    17.375    
    SLICE_X12Y59         FDCE (Recov_fdce_C_CLR)     -0.319    17.056    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.786ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.518ns (20.760%)  route 1.977ns (79.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.977     0.259    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y71          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.512    17.974    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y71          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/C
                         clock pessimism             -0.502    17.472    
                         clock uncertainty           -0.108    17.365    
    SLICE_X8Y71          FDCE (Recov_fdce_C_CLR)     -0.319    17.046    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                 16.786    

Slack (MET) :             16.839ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.518ns (21.110%)  route 1.936ns (78.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.936     0.218    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y58         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.523    17.985    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y58         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/C
                         clock pessimism             -0.502    17.483    
                         clock uncertainty           -0.108    17.376    
    SLICE_X12Y58         FDCE (Recov_fdce_C_CLR)     -0.319    17.057    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]
  -------------------------------------------------------------------
                         required time                         17.057    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                 16.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.197%)  route 0.345ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.345     0.033    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X32Y55         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.842    -0.310    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X32Y55         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/C
                         clock pessimism              0.035    -0.275    
                         clock uncertainty            0.108    -0.168    
    SLICE_X32Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.260    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.164ns (19.174%)  route 0.691ns (80.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.691     0.379    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y55         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.846    -0.306    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y55         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/C
                         clock pessimism              0.035    -0.271    
                         clock uncertainty            0.108    -0.164    
    SLICE_X12Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.231    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.164ns (17.729%)  route 0.761ns (82.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.761     0.448    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y58          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y58          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/C
                         clock pessimism              0.035    -0.272    
                         clock uncertainty            0.108    -0.165    
    SLICE_X8Y58          FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.164ns (17.729%)  route 0.761ns (82.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.761     0.448    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y58          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y58          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/C
                         clock pessimism              0.035    -0.272    
                         clock uncertainty            0.108    -0.165    
    SLICE_X8Y58          FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.164ns (16.983%)  route 0.802ns (83.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.802     0.489    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y65          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.840    -0.312    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y65          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/C
                         clock pessimism              0.035    -0.277    
                         clock uncertainty            0.108    -0.170    
    SLICE_X8Y65          FDCE (Remov_fdce_C_CLR)     -0.067    -0.237    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.829%)  route 0.811ns (83.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.811     0.498    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y57         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y57         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/C
                         clock pessimism              0.035    -0.272    
                         clock uncertainty            0.108    -0.165    
    SLICE_X12Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.164ns (15.803%)  route 0.874ns (84.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.874     0.561    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y58         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y58         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/C
                         clock pessimism              0.035    -0.272    
                         clock uncertainty            0.108    -0.165    
    SLICE_X12Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.164ns (15.267%)  route 0.910ns (84.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.910     0.598    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y71          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.834    -0.318    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y71          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/C
                         clock pessimism              0.035    -0.283    
                         clock uncertainty            0.108    -0.176    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067    -0.243    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.164ns (15.029%)  route 0.927ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.927     0.615    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y59         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y59         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/C
                         clock pessimism              0.035    -0.272    
                         clock uncertainty            0.108    -0.165    
    SLICE_X12Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.164ns (13.879%)  route 1.018ns (86.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.018     0.705    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.833    -0.319    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/C
                         clock pessimism              0.035    -0.284    
                         clock uncertainty            0.108    -0.177    
    SLICE_X8Y77          FDCE (Remov_fdce_C_CLR)     -0.067    -0.244    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.949    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.030ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.518ns (15.911%)  route 2.738ns (84.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 17.978 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.738     1.020    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y67         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.516    17.978    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y67         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/C
                         clock pessimism             -0.502    17.476    
                         clock uncertainty           -0.108    17.369    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.319    17.050    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]
  -------------------------------------------------------------------
                         required time                         17.050    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 16.030    

Slack (MET) :             16.179ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.518ns (16.673%)  route 2.589ns (83.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 17.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.589     0.871    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X10Y68         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.517    17.979    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X10Y68         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/C
                         clock pessimism             -0.502    17.477    
                         clock uncertainty           -0.108    17.370    
    SLICE_X10Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.051    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                 16.179    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.518ns (17.367%)  route 2.465ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.465     0.747    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y68          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.514    17.976    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y68          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/C
                         clock pessimism             -0.502    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X8Y68          FDCE (Recov_fdce_C_CLR)     -0.319    17.048    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]
  -------------------------------------------------------------------
                         required time                         17.048    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.301ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.518ns (17.367%)  route 2.465ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.465     0.747    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y68          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.514    17.976    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y68          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/C
                         clock pessimism             -0.502    17.474    
                         clock uncertainty           -0.108    17.367    
    SLICE_X8Y68          FDCE (Recov_fdce_C_CLR)     -0.319    17.048    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]
  -------------------------------------------------------------------
                         required time                         17.048    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 16.301    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.108    17.363    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.044    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.108    17.363    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.044    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.561ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.108    17.363    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.044    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]
  -------------------------------------------------------------------
                         required time                         17.044    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.561    

Slack (MET) :             16.699ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.518ns (19.983%)  route 2.074ns (80.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.074     0.357    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y59         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.522    17.984    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y59         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/C
                         clock pessimism             -0.502    17.482    
                         clock uncertainty           -0.108    17.375    
    SLICE_X12Y59         FDCE (Recov_fdce_C_CLR)     -0.319    17.056    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                 16.699    

Slack (MET) :             16.786ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.518ns (20.760%)  route 1.977ns (79.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.977     0.259    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y71          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.512    17.974    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y71          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/C
                         clock pessimism             -0.502    17.472    
                         clock uncertainty           -0.108    17.365    
    SLICE_X8Y71          FDCE (Recov_fdce_C_CLR)     -0.319    17.046    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]
  -------------------------------------------------------------------
                         required time                         17.046    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                 16.786    

Slack (MET) :             16.839ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.518ns (21.110%)  route 1.936ns (78.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.936     0.218    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y58         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.523    17.985    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y58         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/C
                         clock pessimism             -0.502    17.483    
                         clock uncertainty           -0.108    17.376    
    SLICE_X12Y58         FDCE (Recov_fdce_C_CLR)     -0.319    17.057    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]
  -------------------------------------------------------------------
                         required time                         17.057    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                 16.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.197%)  route 0.345ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.345     0.033    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X32Y55         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.842    -0.310    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X32Y55         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/C
                         clock pessimism              0.035    -0.275    
                         clock uncertainty            0.108    -0.168    
    SLICE_X32Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.260    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.164ns (19.174%)  route 0.691ns (80.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.691     0.379    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y55         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.846    -0.306    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y55         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/C
                         clock pessimism              0.035    -0.271    
                         clock uncertainty            0.108    -0.164    
    SLICE_X12Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.231    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.164ns (17.729%)  route 0.761ns (82.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.761     0.448    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y58          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y58          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/C
                         clock pessimism              0.035    -0.272    
                         clock uncertainty            0.108    -0.165    
    SLICE_X8Y58          FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.164ns (17.729%)  route 0.761ns (82.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.761     0.448    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y58          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y58          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/C
                         clock pessimism              0.035    -0.272    
                         clock uncertainty            0.108    -0.165    
    SLICE_X8Y58          FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.164ns (16.983%)  route 0.802ns (83.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.802     0.489    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y65          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.840    -0.312    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y65          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/C
                         clock pessimism              0.035    -0.277    
                         clock uncertainty            0.108    -0.170    
    SLICE_X8Y65          FDCE (Remov_fdce_C_CLR)     -0.067    -0.237    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.829%)  route 0.811ns (83.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.811     0.498    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y57         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y57         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/C
                         clock pessimism              0.035    -0.272    
                         clock uncertainty            0.108    -0.165    
    SLICE_X12Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.164ns (15.803%)  route 0.874ns (84.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.874     0.561    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y58         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y58         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/C
                         clock pessimism              0.035    -0.272    
                         clock uncertainty            0.108    -0.165    
    SLICE_X12Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.164ns (15.267%)  route 0.910ns (84.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.910     0.598    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y71          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.834    -0.318    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y71          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/C
                         clock pessimism              0.035    -0.283    
                         clock uncertainty            0.108    -0.176    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067    -0.243    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.164ns (15.029%)  route 0.927ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.927     0.615    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y59         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y59         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/C
                         clock pessimism              0.035    -0.272    
                         clock uncertainty            0.108    -0.165    
    SLICE_X12Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.232    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.164ns (13.879%)  route 1.018ns (86.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.018     0.705    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.833    -0.319    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/C
                         clock pessimism              0.035    -0.284    
                         clock uncertainty            0.108    -0.177    
    SLICE_X8Y77          FDCE (Remov_fdce_C_CLR)     -0.067    -0.244    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.949    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.035ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.518ns (15.911%)  route 2.738ns (84.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.022ns = ( 17.978 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.738     1.020    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y67         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.516    17.978    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y67         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]/C
                         clock pessimism             -0.502    17.476    
                         clock uncertainty           -0.103    17.374    
    SLICE_X12Y67         FDCE (Recov_fdce_C_CLR)     -0.319    17.055    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[12]
  -------------------------------------------------------------------
                         required time                         17.055    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                 16.035    

Slack (MET) :             16.184ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.518ns (16.673%)  route 2.589ns (83.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 17.979 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.589     0.871    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X10Y68         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.517    17.979    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X10Y68         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]/C
                         clock pessimism             -0.502    17.477    
                         clock uncertainty           -0.103    17.375    
    SLICE_X10Y68         FDCE (Recov_fdce_C_CLR)     -0.319    17.056    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[9]
  -------------------------------------------------------------------
                         required time                         17.056    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                 16.184    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.518ns (17.367%)  route 2.465ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.465     0.747    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y68          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.514    17.976    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y68          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]/C
                         clock pessimism             -0.502    17.474    
                         clock uncertainty           -0.103    17.372    
    SLICE_X8Y68          FDCE (Recov_fdce_C_CLR)     -0.319    17.053    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[11]
  -------------------------------------------------------------------
                         required time                         17.053    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.306ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 0.518ns (17.367%)  route 2.465ns (82.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 17.976 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.465     0.747    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y68          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.514    17.976    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y68          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]/C
                         clock pessimism             -0.502    17.474    
                         clock uncertainty           -0.103    17.372    
    SLICE_X8Y68          FDCE (Recov_fdce_C_CLR)     -0.319    17.053    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[2]
  -------------------------------------------------------------------
                         required time                         17.053    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 16.306    

Slack (MET) :             16.566ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.103    17.368    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.049    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]
  -------------------------------------------------------------------
                         required time                         17.049    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.566    

Slack (MET) :             16.566ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.103    17.368    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.049    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[3]
  -------------------------------------------------------------------
                         required time                         17.049    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.566    

Slack (MET) :             16.566ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.518ns (19.053%)  route 2.201ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 17.972 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.201     0.483    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.510    17.972    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]/C
                         clock pessimism             -0.502    17.470    
                         clock uncertainty           -0.103    17.368    
    SLICE_X8Y77          FDCE (Recov_fdce_C_CLR)     -0.319    17.049    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[4]
  -------------------------------------------------------------------
                         required time                         17.049    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                 16.566    

Slack (MET) :             16.704ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.592ns  (logic 0.518ns (19.983%)  route 2.074ns (80.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 17.984 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          2.074     0.357    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y59         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.522    17.984    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y59         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/C
                         clock pessimism             -0.502    17.482    
                         clock uncertainty           -0.103    17.380    
    SLICE_X12Y59         FDCE (Recov_fdce_C_CLR)     -0.319    17.061    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]
  -------------------------------------------------------------------
                         required time                         17.061    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                 16.704    

Slack (MET) :             16.791ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.518ns (20.760%)  route 1.977ns (79.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 17.974 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.977     0.259    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y71          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.512    17.974    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y71          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/C
                         clock pessimism             -0.502    17.472    
                         clock uncertainty           -0.103    17.370    
    SLICE_X8Y71          FDCE (Recov_fdce_C_CLR)     -0.319    17.051    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]
  -------------------------------------------------------------------
                         required time                         17.051    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                 16.791    

Slack (MET) :             16.843ns  (required time - arrival time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 0.518ns (21.110%)  route 1.936ns (78.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 17.985 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.811    -2.236    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.518    -1.718 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.936     0.218    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y58         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        1.523    17.985    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y58         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/C
                         clock pessimism             -0.502    17.483    
                         clock uncertainty           -0.103    17.381    
    SLICE_X12Y58         FDCE (Recov_fdce_C_CLR)     -0.319    17.062    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]
  -------------------------------------------------------------------
                         required time                         17.062    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                 16.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.164ns (32.197%)  route 0.345ns (67.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.310ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.345     0.033    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X32Y55         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.842    -0.310    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X32Y55         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]/C
                         clock pessimism              0.035    -0.275    
    SLICE_X32Y55         FDCE (Remov_fdce_C_CLR)     -0.092    -0.367    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[10]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.164ns (19.174%)  route 0.691ns (80.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.306ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.691     0.379    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y55         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.846    -0.306    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y55         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]/C
                         clock pessimism              0.035    -0.271    
    SLICE_X12Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.338    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[13]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.164ns (17.729%)  route 0.761ns (82.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.761     0.448    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y58          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y58          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]/C
                         clock pessimism              0.035    -0.272    
    SLICE_X8Y58          FDCE (Remov_fdce_C_CLR)     -0.067    -0.339    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.164ns (17.729%)  route 0.761ns (82.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.761     0.448    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y58          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y58          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]/C
                         clock pessimism              0.035    -0.272    
    SLICE_X8Y58          FDCE (Remov_fdce_C_CLR)     -0.067    -0.339    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[7]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.164ns (16.983%)  route 0.802ns (83.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.802     0.489    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y65          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.840    -0.312    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y65          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]/C
                         clock pessimism              0.035    -0.277    
    SLICE_X8Y65          FDCE (Remov_fdce_C_CLR)     -0.067    -0.344    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.164ns (16.829%)  route 0.811ns (83.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.811     0.498    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y57         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y57         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]/C
                         clock pessimism              0.035    -0.272    
    SLICE_X12Y57         FDCE (Remov_fdce_C_CLR)     -0.067    -0.339    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[15]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.164ns (15.803%)  route 0.874ns (84.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.874     0.561    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y58         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y58         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]/C
                         clock pessimism              0.035    -0.272    
    SLICE_X12Y58         FDCE (Remov_fdce_C_CLR)     -0.067    -0.339    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[8]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.561    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.164ns (15.267%)  route 0.910ns (84.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.910     0.598    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y71          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.834    -0.318    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y71          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]/C
                         clock pessimism              0.035    -0.283    
    SLICE_X8Y71          FDCE (Remov_fdce_C_CLR)     -0.067    -0.350    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           0.598    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.164ns (15.029%)  route 0.927ns (84.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          0.927     0.615    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X12Y59         FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.845    -0.307    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X12Y59         FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]/C
                         clock pessimism              0.035    -0.272    
    SLICE_X12Y59         FDCE (Remov_fdce_C_CLR)     -0.067    -0.339    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[14]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.164ns (13.879%)  route 1.018ns (86.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.635    -0.477    mipsfpga_sys/top/cpu/core/biu/_greset_n/clk_out1
    SLICE_X42Y49         FDRE                                         r  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.313 f  mipsfpga_sys/top/cpu/core/biu/_greset_n/q_reg[0]_inv/Q
                         net (fo=16, routed)          1.018     0.705    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/HRESETn
    SLICE_X8Y77          FDCE                                         f  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=7475, routed)        0.833    -0.319    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/clk_out1
    SLICE_X8Y77          FDCE                                         r  mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]/C
                         clock pessimism              0.035    -0.284    
    SLICE_X8Y77          FDCE (Remov_fdce_C_CLR)     -0.067    -0.351    mipsfpga_sys/mipsfpga_ahb/mipsfpga_ahb_gpio/IO_LEDR_reg[0]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  1.056    





