/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module b02(reset, clock, linea, u);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  input clock;
  wire clock;
  input linea;
  wire linea;
  input reset;
  wire reset;
  output u;
  wire u;
  dffsre _08_ (
    .C(clock),
    .D(_00_),
    .E(1'b1),
    .Q(_04_),
    .R(_07_),
    .S(1'b1)
  );
  dffsre _09_ (
    .C(clock),
    .D(_01_),
    .E(1'b1),
    .Q(_05_),
    .R(_07_),
    .S(1'b1)
  );
  dffsre _10_ (
    .C(clock),
    .D(_02_),
    .E(1'b1),
    .Q(_06_),
    .R(_07_),
    .S(1'b1)
  );
  dffsre _11_ (
    .C(clock),
    .D(_03_),
    .E(1'b1),
    .Q(u),
    .R(_07_),
    .S(1'b1)
  );
  assign _03_ = 8'b00010000 >> { _06_, _05_, _04_ };
  assign _02_ = 16'b0010111011101000 >> { _06_, linea, _05_, _04_ };
  assign _00_ = 16'b0001010100010011 >> { linea, _06_, _04_, _05_ };
  assign _01_ = 16'b0000001111010000 >> { _05_, _04_, _06_, linea };
  assign _07_ = 2'b01 >> reset;
endmodule
