// Seed: 854536260
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri1 id_2,
    output wand id_3
);
  wire ["" : 1  <  -1 'b0] id_5;
  assign module_1.id_15 = 0;
endmodule
module module_1 #(
    parameter id_25 = 32'd75
) (
    input tri1 id_0,
    output wand id_1,
    input supply1 id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wor id_9,
    output tri id_10
    , id_23,
    input tri id_11,
    output wire id_12,
    output supply0 id_13,
    input uwire id_14,
    input tri0 id_15
    , id_24,
    output tri id_16,
    output supply1 id_17,
    output supply1 id_18,
    input tri0 id_19,
    input wand id_20,
    output tri1 id_21
);
  _id_25 :
  assert property (@(posedge id_23) id_14#(
      .id_6 (1 & -1),
      .id_25(-1),
      .id_0 (~1)
  ))
  else $unsigned(35);
  ;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_13
  );
endmodule
