#define ENABLED 1
#define DISABLED 0
#define IS_ENABLED(func) func>DISABLED
#define KERNEL_DEBUGGER ENABLED
#define DEBUGGER_SLEEP_START 0
#define DBG_CMD_LEN 16
#define DBG_ALIAS_LEN 6
#define DBG_NAME_LEN MOD_NAME_LEN
#define DBG_MAX_CMD_LEN 256
#define MOD_NAME_LEN 16
#define IPI_PAUSE_CORES 0x20
#define INT_TIMER 0x30
#define INT_SPURIOUS 0xff
#define INT_GET_INTERNAL 0x000
#define INT_SET_INTERNAL 0x001
#define INT_GET_VECTOR 0x002
#define INT_SET_VECTOR 0x003
#define INT_GET_SERVICE 0x004
#define INT_SET_SERVICE 0x005
#define INT_PRINTF 0x008
#define INT_KRN_SPIN_LOCK 0x010
#define INT_KRN_SPIN_TRY 0x011
#define INT_KRN_SPIN_UNLOCK 0x012
#define INT_KRN_MMU_MAP 0x018
#define INT_KRN_MMU_UNMAP 0x019
#define INT_KRN_MMU_IS_MAPPED 0x01a
#define INT_KRN_MMU_DUMP 0x01b
#define INT_KRN_MMU_MAP_EX 0x01c
#define INT_KRN_MMU_UNMAP_EX 0x01d
#define INT_KRN_COPY_MEM 0x020
#define INT_KRN_RLS_MEM 0x021
#define INT_KRN_CORES_ACTIVE 0x022
#define INT_KRN_PAUSE_CORES 0x023
#define INT_KRN_RELEASE_CORES 0x024
#define INT_TMR_CURRENT_COUNT 0x040
#define INT_TMR_TICK 0x041
#define INT_TMR_EOI 0x042
#define INT_TMR_REINIT 0x043
#define INT_PMM_ALLOC 0x050
#define INT_PMM_RELEASE 0x051
#define INT_SCH_TICK 0x060
#define INT_SCH_CREATE 0x061
#define INT_SCH_READY 0x062
#define INT_SCH_BLOCK 0x063
#define INT_SCH_UNBLOCK 0x064
#define INT_SCH_SLEEP_UNTIL 0x065
#define INT_DBG_INSTALLED 0x070
#define INT_DBG_REGISTER 0x071
#define INT_DBG_OUTPUT 0x072
#define INT_DBG_PROMPT_GENERIC 0x073
#define INT_IPI_CURRENT_CPU 0x080
#define INT_IPI_SEND_INIT 0x081
#define INT_IPI_SEND_SIPI 0x082
#define INT_IPI_SEND_IPI 0x083
#define DEBUGGER_INT 0xe1
#define MAGIC1 0x1badb002
#define MAGIC2 0xe85250d6
#define MB1SIG 0x2badb002
#define MB2SIG 0x36d76289
#define MBFLAGS ((1<<1)|(1<<2))
#define SCRUB_LIMIT 16
#define TRAMP_OFF 0x3000
#define PAGE_SIZE 0x1000
#define PML4_ENTRY_ADDRESS ((Addr_t)0xfffffffffffff000)
#define PDPT_ENTRY_ADDRESS ((Addr_t)0xffffffffffe00000)
#define PD_ENTRY_ADDRESS ((Addr_t)0xffffffffc0000000)
#define PT_ENTRY_ADDRESS ((Addr_t)0xffffff8000000000)
#define TEMP_MAP ((Addr_t)0xffffff0000000000)
#define LOW_STACK ((Addr_t)0xffffff0000001000)
#define NORM_STACK ((Addr_t)0xffffff0000002000)
#define SCRUB_STACK ((Addr_t)0xffffff0000003000)
#define TEMP_INSERT ((Addr_t)0xffffff0000004000)
#define CLEAR_ADDR ((Addr_t)0xffffff0000005000)
#define INTERFACE_LOCATION ((Addr_t)0xffff9ffffffff000)
#define KERNEL_STACK ((Addr_t)0xfffff80000000000)
#define MODE_TYPE 0
#define WIDTH 1024
#define HEIGHT 768
#define DEPTH 16
#define EBDA 0x80000
#define BIOS 0xe0000
#define BIOS_END 0xfffff
#define COM1_BASE 0x3f8
#define LAPIC_MMIO 0xffffaffffffff000
#define APIC_SOFTWARE_ENABLE (1<<8)
#define IA32_APIC_BASE_MSR__BSP (1<<8)
#define IA32_APIC_BASE_MSR__EN (1<<11)
#define IA32_APIC_BASE_MSR__EXTD (1<<10)
#define APIC_LVT_MASKED (1<<16)
#define APIC_LVT_TIMER_PERIODIC (0b01<<17)
