{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680946820579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680946820593 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 08 11:40:20 2023 " "Processing started: Sat Apr 08 11:40:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680946820593 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946820593 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processeurMonocycle -c processeurMonocycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off processeurMonocycle -c processeurMonocycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946820593 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1680946821581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/unite_de_traitement_avance.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/unite_de_traitement_avance.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unite_de_traitement_avance-struct " "Found design unit 1: unite_de_traitement_avance-struct" {  } { { "../src/unite_de_traitement_avance.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_traitement_avance.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834582 ""} { "Info" "ISGN_ENTITY_NAME" "1 unite_de_traitement_avance " "Found entity 1: unite_de_traitement_avance" {  } { { "../src/unite_de_traitement_avance.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_traitement_avance.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/unite_de_traitement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/unite_de_traitement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unite_de_traitement-struct " "Found design unit 1: unite_de_traitement-struct" {  } { { "../src/unite_de_traitement.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_traitement.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834596 ""} { "Info" "ISGN_ENTITY_NAME" "1 unite_de_traitement " "Found entity 1: unite_de_traitement" {  } { { "../src/unite_de_traitement.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_traitement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/unite_de_gestion_des_instructions.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/unite_de_gestion_des_instructions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unite_de_gestion_des_instructions-struct " "Found design unit 1: unite_de_gestion_des_instructions-struct" {  } { { "../src/unite_de_gestion_des_instructions.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_gestion_des_instructions.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834612 ""} { "Info" "ISGN_ENTITY_NAME" "1 unite_de_gestion_des_instructions " "Found entity 1: unite_de_gestion_des_instructions" {  } { { "../src/unite_de_gestion_des_instructions.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_gestion_des_instructions.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/ual.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/ual.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ual-RTL " "Found design unit 1: ual-RTL" {  } { { "../src/ual.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/ual.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834612 ""} { "Info" "ISGN_ENTITY_NAME" "1 ual " "Found entity 1: ual" {  } { { "../src/ual.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/ual.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-RTL " "Found design unit 1: top_level-RTL" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834627 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-behavioral " "Found design unit 1: sign_extend-behavioral" {  } { { "../src/sign_extend.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/sign_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834627 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../src/sign_extend.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/sign_extend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/sept_segments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/sept_segments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sept_Segments-COMB " "Found design unit 1: Sept_Segments-COMB" {  } { { "../src/Sept_Segments.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/Sept_Segments.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834627 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sept_Segments " "Found entity 1: Sept_Segments" {  } { { "../src/Sept_Segments.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/Sept_Segments.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/registrepsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/registrepsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrePSR-behavioral " "Found design unit 1: registrePSR-behavioral" {  } { { "../src/registrePSR.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/registrePSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834643 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrePSR " "Found entity 1: registrePSR" {  } { { "../src/registrePSR.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/registrePSR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/registrepc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/registrepc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrePC-behavioral " "Found design unit 1: registrePC-behavioral" {  } { { "../src/registrePC.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/registrePC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834643 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrePC " "Found entity 1: registrePC" {  } { { "../src/registrePC.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/registrePC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/registreafficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/registreafficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registreAfficheur-behavioral " "Found design unit 1: registreAfficheur-behavioral" {  } { { "../src/registreAfficheur.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/registreAfficheur.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834643 ""} { "Info" "ISGN_ENTITY_NAME" "1 registreAfficheur " "Found entity 1: registreAfficheur" {  } { { "../src/registreAfficheur.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/registreAfficheur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/processeur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/processeur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processeur-struct " "Found design unit 1: processeur-struct" {  } { { "../src/processeur.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/processeur.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834660 ""} { "Info" "ISGN_ENTITY_NAME" "1 processeur " "Found entity 1: processeur" {  } { { "../src/processeur.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/processeur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/mux2v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/mux2v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2v1-behavioral " "Found design unit 1: Mux2v1-behavioral" {  } { { "../src/mux2v1.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/mux2v1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834660 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2v1 " "Found entity 1: Mux2v1" {  } { { "../src/mux2v1.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/mux2v1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/memoire_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/memoire_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-RTL " "Found design unit 1: instruction_memory-RTL" {  } { { "../src/memoire_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/memoire_instruction.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834660 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../src/memoire_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/memoire_instruction.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/decod_instruction.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/decod_instruction.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_instruction-behavioral " "Found design unit 1: decod_instruction-behavioral" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834675 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_instruction " "Found entity 1: decod_instruction" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavioral " "Found design unit 1: data_memory-behavioral" {  } { { "../src/data_memory.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/data_memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834675 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../src/data_memory.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/banc_registre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lucas/onedrive - etu.sorbonne-universite.fr/ei-se/semestre 6/projet vhdl/projet/projet/processeur-monocycle/src/banc_registre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banc_registre-RTL " "Found design unit 1: banc_registre-RTL" {  } { { "../src/banc_registre.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/banc_registre.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834692 ""} { "Info" "ISGN_ENTITY_NAME" "1 banc_registre " "Found entity 1: banc_registre" {  } { { "../src/banc_registre.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/banc_registre.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680946834692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946834692 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680946834864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "processeur processeur:Processeur A:struct " "Elaborating entity \"processeur\" using architecture \"A:struct\" for hierarchy \"processeur:Processeur\"" {  } { { "../src/top_level.vhd" "Processeur" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946834944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "unite_de_traitement_avance processeur:Processeur\|unite_de_traitement_avance:UTA A:struct " "Elaborating entity \"unite_de_traitement_avance\" using architecture \"A:struct\" for hierarchy \"processeur:Processeur\|unite_de_traitement_avance:UTA\"" {  } { { "../src/processeur.vhd" "UTA" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/processeur.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946834960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "banc_registre processeur:Processeur\|unite_de_traitement_avance:UTA\|banc_registre:banc_registre A:rtl " "Elaborating entity \"banc_registre\" using architecture \"A:rtl\" for hierarchy \"processeur:Processeur\|unite_de_traitement_avance:UTA\|banc_registre:banc_registre\"" {  } { { "../src/unite_de_traitement_avance.vhd" "banc_registre" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_traitement_avance.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946834991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sign_extend processeur:Processeur\|unite_de_traitement_avance:UTA\|sign_extend:Extender A:behavioral " "Elaborating entity \"sign_extend\" using architecture \"A:behavioral\" for hierarchy \"processeur:Processeur\|unite_de_traitement_avance:UTA\|sign_extend:Extender\"" {  } { { "../src/unite_de_traitement_avance.vhd" "Extender" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_traitement_avance.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2v1 processeur:Processeur\|unite_de_traitement_avance:UTA\|Mux2v1:Mux1 A:behavioral " "Elaborating entity \"Mux2v1\" using architecture \"A:behavioral\" for hierarchy \"processeur:Processeur\|unite_de_traitement_avance:UTA\|Mux2v1:Mux1\"" {  } { { "../src/unite_de_traitement_avance.vhd" "Mux1" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_traitement_avance.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2v1 processeur:Processeur\|unite_de_traitement_avance:UTA\|Mux2v1:MUXRb A:behavioral " "Elaborating entity \"Mux2v1\" using architecture \"A:behavioral\" for hierarchy \"processeur:Processeur\|unite_de_traitement_avance:UTA\|Mux2v1:MUXRb\"" {  } { { "../src/unite_de_traitement_avance.vhd" "MUXRb" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_traitement_avance.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ual processeur:Processeur\|unite_de_traitement_avance:UTA\|ual:UAL A:rtl " "Elaborating entity \"ual\" using architecture \"A:rtl\" for hierarchy \"processeur:Processeur\|unite_de_traitement_avance:UTA\|ual:UAL\"" {  } { { "../src/unite_de_traitement_avance.vhd" "UAL" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_traitement_avance.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "data_memory processeur:Processeur\|unite_de_traitement_avance:UTA\|data_memory:DataMemory A:behavioral " "Elaborating entity \"data_memory\" using architecture \"A:behavioral\" for hierarchy \"processeur:Processeur\|unite_de_traitement_avance:UTA\|data_memory:DataMemory\"" {  } { { "../src/unite_de_traitement_avance.vhd" "DataMemory" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_traitement_avance.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registreAfficheur processeur:Processeur\|unite_de_traitement_avance:UTA\|registreAfficheur:Aff A:behavioral " "Elaborating entity \"registreAfficheur\" using architecture \"A:behavioral\" for hierarchy \"processeur:Processeur\|unite_de_traitement_avance:UTA\|registreAfficheur:Aff\"" {  } { { "../src/unite_de_traitement_avance.vhd" "Aff" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_traitement_avance.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "unite_de_gestion_des_instructions processeur:Processeur\|unite_de_gestion_des_instructions:UGI A:struct " "Elaborating entity \"unite_de_gestion_des_instructions\" using architecture \"A:struct\" for hierarchy \"processeur:Processeur\|unite_de_gestion_des_instructions:UGI\"" {  } { { "../src/processeur.vhd" "UGI" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/processeur.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sign_extend processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|sign_extend:PC_Extend A:behavioral " "Elaborating entity \"sign_extend\" using architecture \"A:behavioral\" for hierarchy \"processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|sign_extend:PC_Extend\"" {  } { { "../src/unite_de_gestion_des_instructions.vhd" "PC_Extend" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_gestion_des_instructions.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registrePC processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|registrePC:PC A:behavioral " "Elaborating entity \"registrePC\" using architecture \"A:behavioral\" for hierarchy \"processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|registrePC:PC\"" {  } { { "../src/unite_de_gestion_des_instructions.vhd" "PC" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_gestion_des_instructions.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "instruction_memory processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|instruction_memory:instr A:rtl " "Elaborating entity \"instruction_memory\" using architecture \"A:rtl\" for hierarchy \"processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|instruction_memory:instr\"" {  } { { "../src/unite_de_gestion_des_instructions.vhd" "instr" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/unite_de_gestion_des_instructions.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decod_instruction processeur:Processeur\|decod_instruction:Decodeur A:behavioral " "Elaborating entity \"decod_instruction\" using architecture \"A:behavioral\" for hierarchy \"processeur:Processeur\|decod_instruction:Decodeur\"" {  } { { "../src/processeur.vhd" "Decodeur" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/processeur.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835480 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr_courante decod_instruction.vhd(23) " "VHDL Process Statement warning at decod_instruction.vhd(23): inferring latch(es) for signal or variable \"instr_courante\", which holds its previous value in one or more paths through the process" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1680946835495 "|top_level|processeur:Processeur|decod_instruction:Decodeur"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "flags decod_instruction.vhd(87) " "VHDL Process Statement warning at decod_instruction.vhd(87): signal \"flags\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680946835495 "|top_level|processeur:Processeur|decod_instruction:Decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.BLT decod_instruction.vhd(23) " "Inferred latch for \"instr_courante.BLT\" at decod_instruction.vhd(23)" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946835495 "|top_level|processeur:Processeur|decod_instruction:Decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.BAL decod_instruction.vhd(23) " "Inferred latch for \"instr_courante.BAL\" at decod_instruction.vhd(23)" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946835495 "|top_level|processeur:Processeur|decod_instruction:Decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.STR decod_instruction.vhd(23) " "Inferred latch for \"instr_courante.STR\" at decod_instruction.vhd(23)" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946835495 "|top_level|processeur:Processeur|decod_instruction:Decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.LDR decod_instruction.vhd(23) " "Inferred latch for \"instr_courante.LDR\" at decod_instruction.vhd(23)" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946835495 "|top_level|processeur:Processeur|decod_instruction:Decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.CMP decod_instruction.vhd(23) " "Inferred latch for \"instr_courante.CMP\" at decod_instruction.vhd(23)" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946835495 "|top_level|processeur:Processeur|decod_instruction:Decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.ADDr decod_instruction.vhd(23) " "Inferred latch for \"instr_courante.ADDr\" at decod_instruction.vhd(23)" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946835495 "|top_level|processeur:Processeur|decod_instruction:Decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.ADDi decod_instruction.vhd(23) " "Inferred latch for \"instr_courante.ADDi\" at decod_instruction.vhd(23)" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946835495 "|top_level|processeur:Processeur|decod_instruction:Decodeur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr_courante.MOV decod_instruction.vhd(23) " "Inferred latch for \"instr_courante.MOV\" at decod_instruction.vhd(23)" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946835495 "|top_level|processeur:Processeur|decod_instruction:Decodeur"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "registrePSR processeur:Processeur\|registrePSR:PSR A:behavioral " "Elaborating entity \"registrePSR\" using architecture \"A:behavioral\" for hierarchy \"processeur:Processeur\|registrePSR:PSR\"" {  } { { "../src/processeur.vhd" "PSR" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/processeur.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Sept_Segments Sept_Segments:SEVEN_SEG1 A:comb " "Elaborating entity \"Sept_Segments\" using architecture \"A:comb\" for hierarchy \"Sept_Segments:SEVEN_SEG1\"" {  } { { "../src/top_level.vhd" "SEVEN_SEG1" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946835526 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|instruction_memory:instr\|mem " "RAM logic \"processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|instruction_memory:instr\|mem\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/memoire_instruction.vhd" "mem" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/memoire_instruction.vhd" 33 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1680946836595 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1680946836595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processeur:Processeur\|decod_instruction:Decodeur\|RegAff " "Latch processeur:Processeur\|decod_instruction:Decodeur\|RegAff has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processeur:Processeur\|decod_instruction:Decodeur\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal processeur:Processeur\|decod_instruction:Decodeur\|WideNor0" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680946839555 ""}  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680946839555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processeur:Processeur\|decod_instruction:Decodeur\|instr_courante.BLT_291 " "Latch processeur:Processeur\|decod_instruction:Decodeur\|instr_courante.BLT_291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|registrePC:PC\|S\[0\] " "Ports D and ENA on the latch are fed by the same signal processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|registrePC:PC\|S\[0\]" {  } { { "../src/registrePC.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/registrePC.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680946839555 ""}  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680946839555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processeur:Processeur\|decod_instruction:Decodeur\|instr_courante.BAL_301 " "Latch processeur:Processeur\|decod_instruction:Decodeur\|instr_courante.BAL_301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|registrePC:PC\|S\[0\] " "Ports D and ENA on the latch are fed by the same signal processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|registrePC:PC\|S\[0\]" {  } { { "../src/registrePC.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/registrePC.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680946839555 ""}  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680946839555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processeur:Processeur\|decod_instruction:Decodeur\|ALUctr\[1\] " "Latch processeur:Processeur\|decod_instruction:Decodeur\|ALUctr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processeur:Processeur\|decod_instruction:Decodeur\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal processeur:Processeur\|decod_instruction:Decodeur\|WideNor0" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680946839555 ""}  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680946839555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processeur:Processeur\|decod_instruction:Decodeur\|instr_courante.ADDi_356 " "Latch processeur:Processeur\|decod_instruction:Decodeur\|instr_courante.ADDi_356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|registrePC:PC\|S\[4\] " "Ports D and ENA on the latch are fed by the same signal processeur:Processeur\|unite_de_gestion_des_instructions:UGI\|registrePC:PC\|S\[4\]" {  } { { "../src/registrePC.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/registrePC.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680946839555 ""}  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680946839555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processeur:Processeur\|decod_instruction:Decodeur\|ALUctr\[0\] " "Latch processeur:Processeur\|decod_instruction:Decodeur\|ALUctr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processeur:Processeur\|decod_instruction:Decodeur\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal processeur:Processeur\|decod_instruction:Decodeur\|WideNor0" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680946839555 ""}  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680946839555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processeur:Processeur\|decod_instruction:Decodeur\|instr_courante.ADDr_345 " "Latch processeur:Processeur\|decod_instruction:Decodeur\|instr_courante.ADDr_345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processeur:Processeur\|decod_instruction:Decodeur\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal processeur:Processeur\|decod_instruction:Decodeur\|WideNor0" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680946839555 ""}  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 23 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680946839555 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processeur:Processeur\|decod_instruction:Decodeur\|WrRsc " "Latch processeur:Processeur\|decod_instruction:Decodeur\|WrRsc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processeur:Processeur\|decod_instruction:Decodeur\|WideNor0 " "Ports D and ENA on the latch are fed by the same signal processeur:Processeur\|decod_instruction:Decodeur\|WideNor0" {  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680946839555 ""}  } { { "../src/decod_instruction.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/decod_instruction.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680946839555 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/banc_registre.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/banc_registre.vhd" 41 -1 0 } } { "../src/data_memory.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/data_memory.vhd" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1680946839571 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1680946839571 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680946841002 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Golden_Top 24 " "Ignored 24 assignments for entity \"DE10_LITE_Golden_Top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Golden_Top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1680946844256 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1680946844256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680946844714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680946844714 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680946845129 "|top_level|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680946845129 "|top_level|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680946845129 "|top_level|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680946845129 "|top_level|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680946845129 "|top_level|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680946845129 "|top_level|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680946845129 "|top_level|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680946845129 "|top_level|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680946845129 "|top_level|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../src/top_level.vhd" "" { Text "C:/Users/Lucas/OneDrive - etu.sorbonne-universite.fr/EI-SE/Semestre 6/Projet VHDL/Projet/projet/Processeur-monocycle/src/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680946845129 "|top_level|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680946845129 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4439 " "Implemented 4439 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680946845129 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680946845129 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4398 " "Implemented 4398 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680946845129 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680946845129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680946845174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 08 11:40:45 2023 " "Processing ended: Sat Apr 08 11:40:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680946845174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680946845174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680946845174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680946845174 ""}
