FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/****************************************************************************/

/*
 *	mcfslt.h -- ColdFire internal Slice (SLT) timer support defines.
 *
 *	(C) Copyright 2004, Greg Ungerer (gerg@snapgear.com)
/* bench 3058.0.0 174ff5dedbd0 */
/* bench 3058.0.1 52f9ab9c2bc8 */
/* bench 3058.0.2 1fc422361729 */
/* bench 3058.0.3 17e233bc96e1 */
/* bench 3058.0.4 8d2e9ef89efa */
/* bench 3058.0.5 3d73495488e7 */
/* bench 3058.0.6 628185e77150 */
/* bench 3058.0.7 719057a036b2 */
/* bench 3058.0.8 ad9a1bd58d00 */
/* bench 3058.0.9 9c156cdac747 */
/* bench 3058.0.10 44e088377c09 */
/* bench 3058.0.11 764b5c5161ca */
/* bench 3058.0.12 f7a55a2173e4 */
/****************************************************************************/
#ifndef mcfslt_h
#define mcfslt_h
/****************************************************************************/

/*
 *	Define the SLT timer register set addresses.
 */
#define MCFSLT_STCNT		0x00	/* Terminal count */
#define MCFSLT_SCR		0x04	/* Control */
#define MCFSLT_SCNT		0x08	/* Current count */
#define MCFSLT_SSR		0x0C	/* Status */

/*
 *	Bit definitions for the SCR control register.
 */
#define MCFSLT_SCR_RUN		0x04000000	/* Run mode (continuous) */
#define MCFSLT_SCR_IEN		0x02000000	/* Interrupt enable */
#define MCFSLT_SCR_TEN		0x01000000	/* Timer enable */

/*
 *	Bit definitions for the SSR status register.
 */
#define MCFSLT_SSR_BE		0x02000000	/* Bus error condition */
#define MCFSLT_SSR_TE		0x01000000	/* Timeout condition */

/****************************************************************************/
#endif	/* mcfslt_h */
