INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling decrypt.cpp_pre.cpp.tb.cpp
   Compiling helper.cpp_pre.cpp.tb.cpp
   Compiling decrypt_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_decrypt_dut.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Ciphertext: 72 e5 db 87 94 7e 05 97 4b 22 17 fd c6 b1 8a 29 
Decrypted plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Expected plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Decryption successful! The output matches the expected plaintext.
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_decrypt_dut_top glbl -prj decrypt_dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s decrypt_dut 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_decrypt_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/AESL_automem_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/expandKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/createRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module createRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/addRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addRoundKey
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/galois_multiplicatio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module galois_multiplicatio
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/invMixColumn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module invMixColumn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_invRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invRound
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_invMain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invMain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_decrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decrypt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/expandKey_sbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandKey_sbox_rom
INFO: [VRFC 10-311] analyzing module expandKey_sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/expandKey_Rcon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module expandKey_Rcon_rom
INFO: [VRFC 10-311] analyzing module expandKey_Rcon
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_invRound_rsbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invRound_rsbox_rom
INFO: [VRFC 10-311] analyzing module aes_invRound_rsbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_invMain_rsbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_invMain_rsbox_rom
INFO: [VRFC 10-311] analyzing module aes_invMain_rsbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut_mux_1cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decrypt_dut_mux_1cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_decrypt_expanbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decrypt_expanbkb_ram
INFO: [VRFC 10-311] analyzing module aes_decrypt_expanbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/aes_decrypt_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_decrypt_block_ram
INFO: [VRFC 10-311] analyzing module aes_decrypt_block
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.aes_decrypt_expanbkb_ram
Compiling module xil_defaultlib.aes_decrypt_expanbkb(DataWidth=8...
Compiling module xil_defaultlib.aes_decrypt_block_ram
Compiling module xil_defaultlib.aes_decrypt_block(DataWidth=8,Ad...
Compiling module xil_defaultlib.aes_invMain_rsbox_rom
Compiling module xil_defaultlib.aes_invMain_rsbox(DataWidth=8,Ad...
Compiling module xil_defaultlib.aes_invRound_rsbox_rom
Compiling module xil_defaultlib.aes_invRound_rsbox(DataWidth=8,A...
Compiling module xil_defaultlib.galois_multiplicatio
Compiling module xil_defaultlib.invMixColumn
Compiling module xil_defaultlib.aes_invRound
Compiling module xil_defaultlib.createRoundKey
Compiling module xil_defaultlib.addRoundKey
Compiling module xil_defaultlib.aes_invMain
Compiling module xil_defaultlib.expandKey_sbox_rom
Compiling module xil_defaultlib.expandKey_sbox(DataWidth=8,Addre...
Compiling module xil_defaultlib.expandKey_Rcon_rom
Compiling module xil_defaultlib.expandKey_Rcon(DataWidth=8,Addre...
Compiling module xil_defaultlib.expandKey
Compiling module xil_defaultlib.decrypt_dut_mux_1cud(ID=1,din0_W...
Compiling module xil_defaultlib.aes_decrypt
Compiling module xil_defaultlib.decrypt_dut
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.AESL_automem_key
Compiling module xil_defaultlib.apatb_decrypt_dut_top
Compiling module work.glbl
Built simulation snapshot decrypt_dut

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/xsim.dir/decrypt_dut/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec  9 19:19:54 2024...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/decrypt_dut/xsim_script.tcl
# xsim {decrypt_dut} -autoloadwcfg -tclbatch {decrypt_dut.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source decrypt_dut.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "5975000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6015 ns : File "/home/npr29/hls6775/ece6775Final/refactored/decrypt.prj/solution1/sim/verilog/decrypt_dut.autotb.v" Line 1225
## quit
INFO: [Common 17-206] Exiting xsim at Mon Dec  9 19:20:02 2024...
Ciphertext: 72 e5 db 87 94 7e 05 97 4b 22 17 fd c6 b1 8a 29 
Decrypted plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Expected plaintext: 64 65 61 64 62 65 65 66 62 65 65 66 64 65 61 64 
Decryption successful! The output matches the expected plaintext.
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
