<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › platforms › cell › celleb_scc_epci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>celleb_scc_epci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Support for SCC external PCI</span>
<span class="cm"> *</span>
<span class="cm"> * (C) Copyright 2004-2007 TOSHIBA CORPORATION</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along</span>
<span class="cm"> * with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.</span>
<span class="cm"> */</span>

<span class="cp">#undef DEBUG</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/threads.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/pci_regs.h&gt;</span>
<span class="cp">#include &lt;linux/bootmem.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>
<span class="cp">#include &lt;asm/pci-bridge.h&gt;</span>
<span class="cp">#include &lt;asm/ppc-pci.h&gt;</span>

<span class="cp">#include &quot;celleb_scc.h&quot;</span>
<span class="cp">#include &quot;celleb_pci.h&quot;</span>

<span class="cp">#define MAX_PCI_DEVICES   32</span>
<span class="cp">#define MAX_PCI_FUNCTIONS  8</span>

<span class="cp">#define iob()  __asm__ __volatile__(&quot;eieio; sync&quot;:::&quot;memory&quot;)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">PCI_IO_ADDR</span> <span class="nf">celleb_epci_get_epci_base</span><span class="p">(</span>
					<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Note:</span>
<span class="cm">	 * Celleb epci uses cfg_addr as a base address for</span>
<span class="cm">	 * epci control registers.</span>
<span class="cm">	 */</span>

	<span class="k">return</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_addr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">PCI_IO_ADDR</span> <span class="nf">celleb_epci_get_epci_cfg</span><span class="p">(</span>
					<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Note:</span>
<span class="cm">	 * Celleb epci uses cfg_data as a base address for</span>
<span class="cm">	 * configuration area for epci devices.</span>
<span class="cm">	 */</span>

	<span class="k">return</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">clear_and_disable_master_abort_interrupt</span><span class="p">(</span>
					<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">PCI_IO_ADDR</span> <span class="n">epci_base</span><span class="p">;</span>
	<span class="n">PCI_IO_ADDR</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">epci_base</span> <span class="o">=</span> <span class="n">celleb_epci_get_epci_base</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">PCI_COMMAND</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">PCI_STATUS_REC_MASTER_ABORT</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">celleb_epci_check_abort</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span>
				   <span class="n">PCI_IO_ADDR</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">PCI_IO_ADDR</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">PCI_IO_ADDR</span> <span class="n">epci_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">iob</span><span class="p">();</span>
	<span class="n">epci_base</span> <span class="o">=</span> <span class="n">celleb_epci_get_epci_base</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">PCI_COMMAND</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">PCI_STATUS_REC_MASTER_ABORT</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span>
			 <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">PCI_STATUS_REC_MASTER_ABORT</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

		<span class="cm">/* clear PCI Controller error, FRE, PMFE */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_STATUS</span><span class="p">;</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">SCC_EPCI_INT_PAI</span><span class="p">);</span>

		<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_VCSR</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">SCC_EPCI_VCSR_FRE</span><span class="p">;</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_VISTAT</span><span class="p">;</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">SCC_EPCI_VISTAT_PMFE</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">PCI_IO_ADDR</span> <span class="nf">celleb_epci_make_config_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">PCI_IO_ADDR</span> <span class="n">addr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span> <span class="o">!=</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">)</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">celleb_epci_get_epci_cfg</span><span class="p">(</span><span class="n">hose</span><span class="p">)</span> <span class="o">+</span>
		       <span class="p">(((</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
			<span class="o">|</span> <span class="p">((</span><span class="n">devfn</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span>
			<span class="o">|</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span>
			<span class="o">|</span> <span class="mh">0x01000000</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">celleb_epci_get_epci_cfg</span><span class="p">(</span><span class="n">hose</span><span class="p">)</span> <span class="o">+</span>
		       <span class="p">(((</span><span class="n">devfn</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">));</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;EPCI: config_addr = 0x%p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">addr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">celleb_epci_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">PCI_IO_ADDR</span> <span class="n">epci_base</span><span class="p">;</span>
	<span class="n">PCI_IO_ADDR</span> <span class="n">addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">pci_bus_to_host</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>

	<span class="cm">/* allignment check */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">where</span> <span class="o">%</span> <span class="n">size</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">celleb_epci_get_epci_cfg</span><span class="p">(</span><span class="n">hose</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">==</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">first_busno</span> <span class="o">&amp;&amp;</span> <span class="n">devfn</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* EPCI controller self */</span>

		<span class="n">epci_base</span> <span class="o">=</span> <span class="n">celleb_epci_get_epci_base</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">where</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">in_8</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">in_be16</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>:
			<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>

		<span class="n">clear_and_disable_master_abort_interrupt</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">celleb_epci_make_config_addr</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">hose</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">in_8</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">in_le16</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>:
			<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">in_le32</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;EPCI: &quot;</span>
		 <span class="s">&quot;addr=0x%p, devfn=0x%x, where=0x%x, size=0x%x, val=0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">addr</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">celleb_epci_check_abort</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">celleb_epci_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">PCI_IO_ADDR</span> <span class="n">epci_base</span><span class="p">;</span>
	<span class="n">PCI_IO_ADDR</span> <span class="n">addr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span> <span class="o">=</span> <span class="n">pci_bus_to_host</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>

	<span class="cm">/* allignment check */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">where</span> <span class="o">%</span> <span class="n">size</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">celleb_epci_get_epci_cfg</span><span class="p">(</span><span class="n">hose</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">==</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">first_busno</span> <span class="o">&amp;&amp;</span> <span class="n">devfn</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* EPCI controller self */</span>

		<span class="n">epci_base</span> <span class="o">=</span> <span class="n">celleb_epci_get_epci_base</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">where</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">out_8</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">out_be16</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>:
			<span class="n">out_be32</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>

		<span class="n">clear_and_disable_master_abort_interrupt</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="n">celleb_epci_make_config_addr</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">hose</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">);</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">out_8</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="n">out_le16</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>:
			<span class="n">out_le32</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">return</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">celleb_epci_check_abort</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">celleb_epci_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span> <span class="o">=</span> <span class="n">celleb_epci_read_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span> <span class="o">=</span> <span class="n">celleb_epci_write_config</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* to be moved in FW */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">celleb_epci_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">PCI_IO_ADDR</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">PCI_IO_ADDR</span> <span class="n">epci_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hwres</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">epci_base</span> <span class="o">=</span> <span class="n">celleb_epci_get_epci_base</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>

	<span class="cm">/* PCI core reset(Internal bus and PCI clock) */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_CKCTRL</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mh">0x00030101</span><span class="p">)</span>
		<span class="n">hwres</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SCC_EPCI_CKCTRL_CRST0</span> <span class="o">|</span> <span class="n">SCC_EPCI_CKCTRL_CRST1</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* set PCI core clock */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">SCC_EPCI_CKCTRL_OCLKEN</span> <span class="o">|</span> <span class="n">SCC_EPCI_CKCTRL_LCLKEN</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* release PCI core reset (internal bus) */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">SCC_EPCI_CKCTRL_CRST0</span><span class="p">;</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* set PCI clock select */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_CLKRST</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SCC_EPCI_CLKRST_CKS_MASK</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">SCC_EPCI_CLKRST_CKS_2</span><span class="p">;</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* set arbiter */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_ABTSET</span><span class="p">;</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mh">0x0f1f001f</span><span class="p">);</span>	<span class="cm">/* temporary value */</span>

		<span class="cm">/* buffer on */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_CLKRST</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">SCC_EPCI_CLKRST_BC</span><span class="p">;</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* PCI clock enable */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">SCC_EPCI_CLKRST_PCKEN</span><span class="p">;</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* release PCI core reset (all) */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_CKCTRL</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">SCC_EPCI_CKCTRL_CRST0</span> <span class="o">|</span> <span class="n">SCC_EPCI_CKCTRL_CRST1</span><span class="p">);</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* set base translation registers. (already set by Beat) */</span>

		<span class="cm">/* set base address masks. (already set by Beat) */</span>
	<span class="p">}</span>

	<span class="cm">/* release interrupt masks and clear all interrupts */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_INTSET</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mh">0x013f011f</span><span class="p">);</span>	<span class="cm">/* all interrupts enable */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_VIENAB</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">SCC_EPCI_VIENAB_PMPEE</span> <span class="o">|</span> <span class="n">SCC_EPCI_VIENAB_PMFEE</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_STATUS</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_VISTAT</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mh">0xffffffff</span><span class="p">);</span>

	<span class="cm">/* disable PCI-&gt;IB address translation */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_VCSR</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">SCC_EPCI_VCSR_DR</span> <span class="o">|</span> <span class="n">SCC_EPCI_VCSR_AT</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* set base addresses. (no need to set?) */</span>

	<span class="cm">/* memory space, bus master enable */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">PCI_COMMAND</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">PCI_COMMAND_MEMORY</span> <span class="o">|</span> <span class="n">PCI_COMMAND_MASTER</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* endian mode setup */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_ECMODE</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="mh">0x00550155</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* set control option */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_CNTOPT</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">SCC_EPCI_CNTOPT_O2PMB</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* XXX: temporay: set registers for address conversion setup */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_CNF10_REG</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mh">0x80000008</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_CNF14_REG</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mh">0x40000008</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_BAM0</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_BAM1</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mh">0xe0000000</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_PVBAT</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mh">0x80000000</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hwres</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* release external PCI reset */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">epci_base</span> <span class="o">+</span> <span class="n">SCC_EPCI_CLKRST</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">SCC_EPCI_CLKRST_PCIRST</span><span class="p">;</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">celleb_setup_epci</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;PCI: celleb_setup_epci()</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Note:</span>
<span class="cm">	 * Celleb epci uses cfg_addr and cfg_data member of</span>
<span class="cm">	 * pci_controller structure in irregular way.</span>
<span class="cm">	 *</span>
<span class="cm">	 * cfg_addr is used to map for control registers of</span>
<span class="cm">	 * celleb epci.</span>
<span class="cm">	 *</span>
<span class="cm">	 * cfg_data is used for configuration area of devices</span>
<span class="cm">	 * on Celleb epci buses.</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_addr</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">r</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_addr</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;EPCI: cfg_addr map 0x%016llx-&gt;0x%016lx + 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">r</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_addr</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">r</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;EPCI: cfg_data map 0x%016llx-&gt;0x%016lx + 0x%016llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">r</span><span class="p">.</span><span class="n">start</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">r</span><span class="p">));</span>

	<span class="n">hose</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">celleb_epci_ops</span><span class="p">;</span>
	<span class="n">celleb_epci_init</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_addr</span><span class="p">)</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_addr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span><span class="p">)</span>
		<span class="n">iounmap</span><span class="p">(</span><span class="n">hose</span><span class="o">-&gt;</span><span class="n">cfg_data</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">celleb_phb_spec</span> <span class="n">celleb_epci_spec</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">setup</span> <span class="o">=</span> <span class="n">celleb_setup_epci</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">spiderpci_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iowa_init</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">spiderpci_iowa_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">iowa_data</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
