Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct  4 14:40:43 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             265 |           65 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              57 |           20 |
| Yes          | No                    | No                     |             180 |           55 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             468 |          122 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|            Clock Signal            |                                                                                       Enable Signal                                                                                       |                                                                                                   Set/Reset Signal                                                                                                  | Slice Load Count | Bel Load Count |
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/mul_ln29_reg_4550                                                                                                    |                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/mul_ln35_reg_4500                                                                                                    |                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_25  |                                                                                                                                                                                           | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_100 |                                                                                                                                                                                           | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_25  |                                                                                                                                                                                           | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                        |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_50  | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_2_n_0                                                                                                        |                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_50  | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[6]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                     |                4 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_25  | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                        | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_25  | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                       | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[1][0]                                                                                                  |                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_0[0]                                                                                                | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/SR[0]                                                                                                                                          |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int[8]_i_2_n_0                                                                                                 |                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_25  |                                                                                                                                                                                           | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100 |                                                                                                                                                                                           | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_50  | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr[28]_i_1_n_0                                                                                                                | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_1_n_0                                                                                                                                  |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_25  | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                            | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                  |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_50  | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_rep[5]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_25  | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                             | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                  |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_25  | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                    | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                      |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_50  | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_2_n_0                                                                                                        | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_1_n_0                                                                                                                                  |                3 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_50  | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr[28]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_25  | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                             | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                              |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/icmp_ln12_reg_399_reg[0]                                                                                             |                                                                                                                                                                                                                     |                6 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_25  | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                               | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                        |                6 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_25  | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                          | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_50  |                                                                                                                                                                                           |                                                                                                                                                                                                                     |                9 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_50  | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause[22]_i_2_n_0                                                                                                          | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause[22]_i_1_n_0                                                                                                                                    |                7 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_25  |                                                                                                                                                                                           | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                7 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_50  | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_0                                                                                                                | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_0                                                                                                                                  |                5 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_50  | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_0                                                                                                                | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr[28]_i_1_n_0                                                                                                                                          |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_1230                                                                                              |                                                                                                                                                                                                                     |                8 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/E[0]                                                                                                                 | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_enable_reg_pp0_iter1_reg[0]                                                                                                                 |                5 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_25  | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                            | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                  |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/p_11_in                                                                                                              |                                                                                                                                                                                                                     |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/mire_0/U0/ap_CS_fsm_reg_n_0_[0]                                                                                                                                                |                                                                                                                                                                                                                     |               13 |             42 |
|  design_1_i/clk_wiz_0/inst/clk_25  | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                             | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                  |               20 |             56 |
|  design_1_i/clk_wiz_0/inst/clk_100 | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_1230                                                                                              | design_1_i/mire_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/indvar_flatten_reg_123                                                                                                                         |               25 |             95 |
|  design_1_i/clk_wiz_0/inst/clk_100 |                                                                                                                                                                                           |                                                                                                                                                                                                                     |               22 |             97 |
|  design_1_i/clk_wiz_0/inst/clk_25  |                                                                                                                                                                                           |                                                                                                                                                                                                                     |               34 |            147 |
+------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


