{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574267985671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574267985672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 13:39:45 2019 " "Processing started: Wed Nov 20 13:39:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574267985672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574267985672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DivideConquer -c DivideConquer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DivideConquer -c DivideConquer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574267985672 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574267985899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAdder-Behavioral " "Found design unit 1: nBitAdder-Behavioral" {  } { { "nBitAdder.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/nBitAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986222 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAdder " "Found entity 1: nBitAdder" {  } { { "nBitAdder.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/nBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574267986222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 functions " "Found design unit 1: functions" {  } { { "functions.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/functions.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 functions-body " "Found design unit 2: functions-body" {  } { { "functions.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/functions.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574267986225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Decod7seg.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/Decod7seg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/Decod7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574267986226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/ButtonSync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986228 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574267986228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divideconquer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divideconquer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivideConquer-Structural " "Found design unit 1: DivideConquer-Structural" {  } { { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986230 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivideConquer " "Found entity 1: DivideConquer" {  } { { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574267986230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-LogicalImplementation " "Found design unit 1: FullAdder-LogicalImplementation" {  } { { "FullAdder.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/FullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986232 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574267986232 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DivideConquer " "Elaborating entity \"DivideConquer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574267986268 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros_add DivideConquer.vhd(52) " "VHDL Signal Declaration warning at DivideConquer.vhd(52): used explicit default value for signal \"zeros_add\" because signal was never assigned a value" {  } { { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1574267986269 "|DivideConquer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitAdder nBitAdder:\\converter:adder1 " "Elaborating entity \"nBitAdder\" for hierarchy \"nBitAdder:\\converter:adder1\"" {  } { { "DivideConquer.vhd" "\\converter:adder1" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder nBitAdder:\\converter:adder1\|FullAdder:\\nBitLoop:0:jbit " "Elaborating entity \"FullAdder\" for hierarchy \"nBitAdder:\\converter:adder1\|FullAdder:\\nBitLoop:0:jbit\"" {  } { { "nBitAdder.vhd" "\\nBitLoop:0:jbit" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/nBitAdder.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986272 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574267986580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574267986580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574267986580 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574267986580 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1574267986580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574267986605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986606 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986606 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574267986606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986623 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ch " "Found entity 1: add_sub_3ch" {  } { { "db/add_sub_3ch.tdf" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/db/add_sub_3ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574267986690 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ch " "Found entity 1: add_sub_7ch" {  } { { "db/add_sub_7ch.tdf" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/db/add_sub_7ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574267986735 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574267986764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986764 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1574267986764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986766 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ch " "Found entity 1: add_sub_5ch" {  } { { "db/add_sub_5ch.tdf" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/db/add_sub_5ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574267986813 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ch " "Found entity 1: add_sub_9ch" {  } { { "db/add_sub_9ch.tdf" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/db/add_sub_9ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574267986858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574267986858 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "synopsys/ieee/syn_arit.vhd" "" { Text "d:/usuário/documents/quartus ii/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574267986862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S\[0\] GND " "Pin \"S\[0\]\" is stuck at GND" {  } { { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574267987134 "|DivideConquer|S[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574267987134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574267987337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574267987337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "242 " "Implemented 242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574267987388 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574267987388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "182 " "Implemented 182 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574267987388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574267987388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574267987418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 13:39:47 2019 " "Processing ended: Wed Nov 20 13:39:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574267987418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574267987418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574267987418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574267987418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574267988559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574267988559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 13:39:48 2019 " "Processing started: Wed Nov 20 13:39:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574267988559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574267988559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DivideConquer -c DivideConquer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DivideConquer -c DivideConquer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574267988560 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1574267988601 ""}
{ "Info" "0" "" "Project  = DivideConquer" {  } {  } 0 0 "Project  = DivideConquer" 0 0 "Fitter" 0 0 1574267988601 ""}
{ "Info" "0" "" "Revision = DivideConquer" {  } {  } 0 0 "Revision = DivideConquer" 0 0 "Fitter" 0 0 1574267988601 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1574267988654 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DivideConquer EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DivideConquer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574267988658 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574267988677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574267988677 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574267988719 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574267988726 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574267989089 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1574267989089 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574267989089 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574267989090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574267989090 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1574267989090 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574267989090 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 60 " "No exact pin location assignment(s) for 60 pins of 60 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[0] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[1] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Pin S\[2\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[2] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Pin S\[3\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[3] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[4\] " "Pin S\[4\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[4] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[5\] " "Pin S\[5\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[5] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[6\] " "Pin S\[6\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[6] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[7\] " "Pin S\[7\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[7] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[8\] " "Pin S\[8\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[8] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[9\] " "Pin S\[9\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[9] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[10\] " "Pin S\[10\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[10] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[11\] " "Pin S\[11\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[11] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[12\] " "Pin S\[12\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[12] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[13\] " "Pin S\[13\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[13] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[14\] " "Pin S\[14\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[14] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[15\] " "Pin S\[15\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[15] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[16\] " "Pin S\[16\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[16] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[17\] " "Pin S\[17\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[17] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[18\] " "Pin S\[18\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[18] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[19\] " "Pin S\[19\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[19] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[20\] " "Pin S\[20\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[20] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[21\] " "Pin S\[21\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[21] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[22\] " "Pin S\[22\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[22] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[23\] " "Pin S\[23\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[23] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[24\] " "Pin S\[24\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[24] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[25\] " "Pin S\[25\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[25] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[26\] " "Pin S\[26\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[26] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[27\] " "Pin S\[27\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[27] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[28\] " "Pin S\[28\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[28] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[29\] " "Pin S\[29\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[29] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[30\] " "Pin S\[30\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[30] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[31\] " "Pin S\[31\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[31] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[32\] " "Pin S\[32\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[32] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[33\] " "Pin S\[33\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[33] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[34\] " "Pin S\[34\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[34] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[35\] " "Pin S\[35\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[35] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[36\] " "Pin S\[36\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[36] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[37\] " "Pin S\[37\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[37] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[38\] " "Pin S\[38\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[38] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[39\] " "Pin S\[39\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { S[39] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 33 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[0\] " "Pin X\[0\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[0] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[1\] " "Pin X\[1\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[1] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[2\] " "Pin X\[2\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[2] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[3\] " "Pin X\[3\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[3] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[4\] " "Pin X\[4\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[4] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[5\] " "Pin X\[5\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[5] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[6\] " "Pin X\[6\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[6] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[7\] " "Pin X\[7\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[7] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[8\] " "Pin X\[8\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[8] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[9\] " "Pin X\[9\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[9] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[10\] " "Pin X\[10\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[10] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[11\] " "Pin X\[11\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[11] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[12\] " "Pin X\[12\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[12] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[13\] " "Pin X\[13\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[13] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[14\] " "Pin X\[14\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[14] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[15\] " "Pin X\[15\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[15] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[16\] " "Pin X\[16\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[16] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[17\] " "Pin X\[17\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[17] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[18\] " "Pin X\[18\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[18] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "X\[19\] " "Pin X\[19\] not assigned to an exact location on the device" {  } { { "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/usuário/documents/quartus ii/quartus/bin64/pin_planner.ppl" { X[19] } } } { "DivideConquer.vhd" "" { Text "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/DivideConquer.vhd" 32 0 0 } } { "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/usuário/documents/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { X[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1574267989168 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1574267989168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DivideConquer.sdc " "Synopsys Design Constraints File file not found: 'DivideConquer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574267989258 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1574267989259 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1574267989259 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1574267989259 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1574267989260 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574267989261 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574267989262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574267989262 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574267989262 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574267989262 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574267989262 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574267989263 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574267989263 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574267989263 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1574267989263 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574267989263 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "60 unused 3.3V 20 40 0 " "Number of I/O pins in group: 60 (unused VREF, 3.3V VCCIO, 20 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1574267989264 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1574267989264 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574267989264 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574267989265 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574267989265 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574267989265 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574267989265 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574267989265 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574267989265 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574267989265 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1574267989265 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1574267989265 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1574267989265 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574267989283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574267990572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574267990654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574267990659 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574267990800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574267990800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574267990844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X44_Y24 X54_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36" {  } { { "loc" "" { Generic "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36"} 44 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1574267992583 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574267992583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574267992655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1574267992657 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1574267992657 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574267992657 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1574267992664 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574267992666 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "40 " "Found 40 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[4\] 0 " "Pin \"S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[5\] 0 " "Pin \"S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[6\] 0 " "Pin \"S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[7\] 0 " "Pin \"S\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[8\] 0 " "Pin \"S\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[9\] 0 " "Pin \"S\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[10\] 0 " "Pin \"S\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[11\] 0 " "Pin \"S\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[12\] 0 " "Pin \"S\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[13\] 0 " "Pin \"S\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[14\] 0 " "Pin \"S\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[15\] 0 " "Pin \"S\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[16\] 0 " "Pin \"S\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[17\] 0 " "Pin \"S\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[18\] 0 " "Pin \"S\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[19\] 0 " "Pin \"S\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[20\] 0 " "Pin \"S\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[21\] 0 " "Pin \"S\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[22\] 0 " "Pin \"S\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[23\] 0 " "Pin \"S\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[24\] 0 " "Pin \"S\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[25\] 0 " "Pin \"S\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[26\] 0 " "Pin \"S\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[27\] 0 " "Pin \"S\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[28\] 0 " "Pin \"S\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[29\] 0 " "Pin \"S\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[30\] 0 " "Pin \"S\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[31\] 0 " "Pin \"S\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[32\] 0 " "Pin \"S\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[33\] 0 " "Pin \"S\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[34\] 0 " "Pin \"S\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[35\] 0 " "Pin \"S\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[36\] 0 " "Pin \"S\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[37\] 0 " "Pin \"S\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[38\] 0 " "Pin \"S\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[39\] 0 " "Pin \"S\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1574267992670 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1574267992670 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574267992745 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574267992754 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574267992830 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574267993036 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1574267993118 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/output_files/DivideConquer.fit.smsg " "Generated suppressed messages file D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/output_files/DivideConquer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574267993189 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574267993360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 13:39:53 2019 " "Processing ended: Wed Nov 20 13:39:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574267993360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574267993360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574267993360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574267993360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574267994418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574267994419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 13:39:54 2019 " "Processing started: Wed Nov 20 13:39:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574267994419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574267994419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DivideConquer -c DivideConquer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DivideConquer -c DivideConquer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574267994419 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574267995325 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574267995364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4573 " "Peak virtual memory: 4573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574267995785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 13:39:55 2019 " "Processing ended: Wed Nov 20 13:39:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574267995785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574267995785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574267995785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574267995785 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574267996345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574267996801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574267996802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 13:39:56 2019 " "Processing started: Wed Nov 20 13:39:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574267996802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574267996802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DivideConquer -c DivideConquer " "Command: quartus_sta DivideConquer -c DivideConquer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574267996802 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1574267996849 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574267996927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574267996952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1574267996952 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DivideConquer.sdc " "Synopsys Design Constraints File file not found: 'DivideConquer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1574267997039 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574267997039 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1574267997039 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1574267997040 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1574267997040 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1574267997045 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1574267997047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574267997048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574267997055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574267997057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574267997061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574267997064 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574267997066 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574267997095 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1574267997095 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1574267997103 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1574267997104 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1574267997104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574267997111 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574267997117 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574267997123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574267997129 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1574267997148 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1574267997176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574267997231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1574267997232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574267997318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 13:39:57 2019 " "Processing ended: Wed Nov 20 13:39:57 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574267997318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574267997318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574267997318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574267997318 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574267998344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574267998345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 13:39:58 2019 " "Processing started: Wed Nov 20 13:39:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574267998345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574267998345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DivideConquer -c DivideConquer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DivideConquer -c DivideConquer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574267998345 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DivideConquer.vho D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/simulation/modelsim/ simulation " "Generated file DivideConquer.vho in folder \"D:/Usuário/Documents/GitHub/EEL7123/Codigos/Projeto3/DivideConquer/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1574267998569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4527 " "Peak virtual memory: 4527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574267998610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 13:39:58 2019 " "Processing ended: Wed Nov 20 13:39:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574267998610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574267998610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574267998610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574267998610 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574267999176 ""}
