/***************************************************************************
 *             __________               __   ___.
 *   Open      \______   \ ____   ____ |  | _\_ |__   _______  ___
 *   Source     |       _//  _ \_/ ___\|  |/ /| __ \ /  _ \  \/  /
 *   Jukebox    |    |   (  <_> )  \___|    < | \_\ (  <_> > <  <
 *   Firmware   |____|_  /\____/ \___  >__|_ \|___  /\____/__/\_ \
 *                     \/            \/     \/    \/            \/
 * This file was automatically generated by headergen, DO NOT EDIT it.
 * headergen version: 3.0.0
 * jz4760b version: 1.0
 * jz4760b authors: Amaury Pouly
 *
 * Copyright (C) 2015 by the authors
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 *
 * This software is distributed on an "AS IS" basis, WITHOUT WARRANTY OF ANY
 * KIND, either express or implied.
 *
 ****************************************************************************/
#ifndef __HEADERGEN_TVE_H__
#define __HEADERGEN_TVE_H__

#include "macro.h"

#define REG_TVE_CTRL                    jz_reg(TVE_CTRL)
#define JA_TVE_CTRL                     (0xb3050100 + 0x40)
#define JT_TVE_CTRL                     JIO_32_RW
#define JN_TVE_CTRL                     TVE_CTRL
#define JI_TVE_CTRL                     
#define BP_TVE_CTRL_EYCBCR              25
#define BM_TVE_CTRL_EYCBCR              0x2000000
#define BF_TVE_CTRL_EYCBCR(v)           (((v) & 0x1) << 25)
#define BFM_TVE_CTRL_EYCBCR(v)          BM_TVE_CTRL_EYCBCR
#define BF_TVE_CTRL_EYCBCR_V(e)         BF_TVE_CTRL_EYCBCR(BV_TVE_CTRL_EYCBCR__##e)
#define BFM_TVE_CTRL_EYCBCR_V(v)        BM_TVE_CTRL_EYCBCR
#define BP_TVE_CTRL_ECVBS               24
#define BM_TVE_CTRL_ECVBS               0x1000000
#define BF_TVE_CTRL_ECVBS(v)            (((v) & 0x1) << 24)
#define BFM_TVE_CTRL_ECVBS(v)           BM_TVE_CTRL_ECVBS
#define BF_TVE_CTRL_ECVBS_V(e)          BF_TVE_CTRL_ECVBS(BV_TVE_CTRL_ECVBS__##e)
#define BFM_TVE_CTRL_ECVBS_V(v)         BM_TVE_CTRL_ECVBS
#define BP_TVE_CTRL_DAPD3               23
#define BM_TVE_CTRL_DAPD3               0x800000
#define BF_TVE_CTRL_DAPD3(v)            (((v) & 0x1) << 23)
#define BFM_TVE_CTRL_DAPD3(v)           BM_TVE_CTRL_DAPD3
#define BF_TVE_CTRL_DAPD3_V(e)          BF_TVE_CTRL_DAPD3(BV_TVE_CTRL_DAPD3__##e)
#define BFM_TVE_CTRL_DAPD3_V(v)         BM_TVE_CTRL_DAPD3
#define BP_TVE_CTRL_DAPD2               22
#define BM_TVE_CTRL_DAPD2               0x400000
#define BF_TVE_CTRL_DAPD2(v)            (((v) & 0x1) << 22)
#define BFM_TVE_CTRL_DAPD2(v)           BM_TVE_CTRL_DAPD2
#define BF_TVE_CTRL_DAPD2_V(e)          BF_TVE_CTRL_DAPD2(BV_TVE_CTRL_DAPD2__##e)
#define BFM_TVE_CTRL_DAPD2_V(v)         BM_TVE_CTRL_DAPD2
#define BP_TVE_CTRL_DAPD1               21
#define BM_TVE_CTRL_DAPD1               0x200000
#define BF_TVE_CTRL_DAPD1(v)            (((v) & 0x1) << 21)
#define BFM_TVE_CTRL_DAPD1(v)           BM_TVE_CTRL_DAPD1
#define BF_TVE_CTRL_DAPD1_V(e)          BF_TVE_CTRL_DAPD1(BV_TVE_CTRL_DAPD1__##e)
#define BFM_TVE_CTRL_DAPD1_V(v)         BM_TVE_CTRL_DAPD1
#define BP_TVE_CTRL_DAPD                20
#define BM_TVE_CTRL_DAPD                0x100000
#define BF_TVE_CTRL_DAPD(v)             (((v) & 0x1) << 20)
#define BFM_TVE_CTRL_DAPD(v)            BM_TVE_CTRL_DAPD
#define BF_TVE_CTRL_DAPD_V(e)           BF_TVE_CTRL_DAPD(BV_TVE_CTRL_DAPD__##e)
#define BFM_TVE_CTRL_DAPD_V(v)          BM_TVE_CTRL_DAPD
#define BP_TVE_CTRL_YCDLY               16
#define BM_TVE_CTRL_YCDLY               0x70000
#define BF_TVE_CTRL_YCDLY(v)            (((v) & 0x7) << 16)
#define BFM_TVE_CTRL_YCDLY(v)           BM_TVE_CTRL_YCDLY
#define BF_TVE_CTRL_YCDLY_V(e)          BF_TVE_CTRL_YCDLY(BV_TVE_CTRL_YCDLY__##e)
#define BFM_TVE_CTRL_YCDLY_V(v)         BM_TVE_CTRL_YCDLY
#define BP_TVE_CTRL_CGAIN               14
#define BM_TVE_CTRL_CGAIN               0xc000
#define BV_TVE_CTRL_CGAIN__FULL         0x0
#define BV_TVE_CTRL_CGAIN__QUTR         0x1
#define BV_TVE_CTRL_CGAIN__HALF         0x2
#define BV_TVE_CTRL_CGAIN__THREE_QURT   0x3
#define BF_TVE_CTRL_CGAIN(v)            (((v) & 0x3) << 14)
#define BFM_TVE_CTRL_CGAIN(v)           BM_TVE_CTRL_CGAIN
#define BF_TVE_CTRL_CGAIN_V(e)          BF_TVE_CTRL_CGAIN(BV_TVE_CTRL_CGAIN__##e)
#define BFM_TVE_CTRL_CGAIN_V(v)         BM_TVE_CTRL_CGAIN
#define BP_TVE_CTRL_CBW                 12
#define BM_TVE_CTRL_CBW                 0x3000
#define BV_TVE_CTRL_CBW__NARROW         0x0
#define BV_TVE_CTRL_CBW__WIDE           0x1
#define BV_TVE_CTRL_CBW__EXTRA          0x2
#define BV_TVE_CTRL_CBW__ULTRA          0x3
#define BF_TVE_CTRL_CBW(v)              (((v) & 0x3) << 12)
#define BFM_TVE_CTRL_CBW(v)             BM_TVE_CTRL_CBW
#define BF_TVE_CTRL_CBW_V(e)            BF_TVE_CTRL_CBW(BV_TVE_CTRL_CBW__##e)
#define BFM_TVE_CTRL_CBW_V(v)           BM_TVE_CTRL_CBW
#define BP_TVE_CTRL_SYNCT               9
#define BM_TVE_CTRL_SYNCT               0x200
#define BF_TVE_CTRL_SYNCT(v)            (((v) & 0x1) << 9)
#define BFM_TVE_CTRL_SYNCT(v)           BM_TVE_CTRL_SYNCT
#define BF_TVE_CTRL_SYNCT_V(e)          BF_TVE_CTRL_SYNCT(BV_TVE_CTRL_SYNCT__##e)
#define BFM_TVE_CTRL_SYNCT_V(v)         BM_TVE_CTRL_SYNCT
#define BP_TVE_CTRL_PAL                 8
#define BM_TVE_CTRL_PAL                 0x100
#define BF_TVE_CTRL_PAL(v)              (((v) & 0x1) << 8)
#define BFM_TVE_CTRL_PAL(v)             BM_TVE_CTRL_PAL
#define BF_TVE_CTRL_PAL_V(e)            BF_TVE_CTRL_PAL(BV_TVE_CTRL_PAL__##e)
#define BFM_TVE_CTRL_PAL_V(v)           BM_TVE_CTRL_PAL
#define BP_TVE_CTRL_FINV                7
#define BM_TVE_CTRL_FINV                0x80
#define BF_TVE_CTRL_FINV(v)             (((v) & 0x1) << 7)
#define BFM_TVE_CTRL_FINV(v)            BM_TVE_CTRL_FINV
#define BF_TVE_CTRL_FINV_V(e)           BF_TVE_CTRL_FINV(BV_TVE_CTRL_FINV__##e)
#define BFM_TVE_CTRL_FINV_V(v)          BM_TVE_CTRL_FINV
#define BP_TVE_CTRL_ZBLACK              6
#define BM_TVE_CTRL_ZBLACK              0x40
#define BF_TVE_CTRL_ZBLACK(v)           (((v) & 0x1) << 6)
#define BFM_TVE_CTRL_ZBLACK(v)          BM_TVE_CTRL_ZBLACK
#define BF_TVE_CTRL_ZBLACK_V(e)         BF_TVE_CTRL_ZBLACK(BV_TVE_CTRL_ZBLACK__##e)
#define BFM_TVE_CTRL_ZBLACK_V(v)        BM_TVE_CTRL_ZBLACK
#define BP_TVE_CTRL_CR1ST               5
#define BM_TVE_CTRL_CR1ST               0x20
#define BF_TVE_CTRL_CR1ST(v)            (((v) & 0x1) << 5)
#define BFM_TVE_CTRL_CR1ST(v)           BM_TVE_CTRL_CR1ST
#define BF_TVE_CTRL_CR1ST_V(e)          BF_TVE_CTRL_CR1ST(BV_TVE_CTRL_CR1ST__##e)
#define BFM_TVE_CTRL_CR1ST_V(v)         BM_TVE_CTRL_CR1ST
#define BP_TVE_CTRL_CLBAR               4
#define BM_TVE_CTRL_CLBAR               0x10
#define BF_TVE_CTRL_CLBAR(v)            (((v) & 0x1) << 4)
#define BFM_TVE_CTRL_CLBAR(v)           BM_TVE_CTRL_CLBAR
#define BF_TVE_CTRL_CLBAR_V(e)          BF_TVE_CTRL_CLBAR(BV_TVE_CTRL_CLBAR__##e)
#define BFM_TVE_CTRL_CLBAR_V(v)         BM_TVE_CTRL_CLBAR
#define BP_TVE_CTRL_SWRST               0
#define BM_TVE_CTRL_SWRST               0x1
#define BF_TVE_CTRL_SWRST(v)            (((v) & 0x1) << 0)
#define BFM_TVE_CTRL_SWRST(v)           BM_TVE_CTRL_SWRST
#define BF_TVE_CTRL_SWRST_V(e)          BF_TVE_CTRL_SWRST(BV_TVE_CTRL_SWRST__##e)
#define BFM_TVE_CTRL_SWRST_V(v)         BM_TVE_CTRL_SWRST

#define REG_TVE_FRCFG               jz_reg(TVE_FRCFG)
#define JA_TVE_FRCFG                (0xb3050100 + 0x44)
#define JT_TVE_FRCFG                JIO_32_RW
#define JN_TVE_FRCFG                TVE_FRCFG
#define JI_TVE_FRCFG                
#define BP_TVE_FRCFG_L1ST           16
#define BM_TVE_FRCFG_L1ST           0xff0000
#define BF_TVE_FRCFG_L1ST(v)        (((v) & 0xff) << 16)
#define BFM_TVE_FRCFG_L1ST(v)       BM_TVE_FRCFG_L1ST
#define BF_TVE_FRCFG_L1ST_V(e)      BF_TVE_FRCFG_L1ST(BV_TVE_FRCFG_L1ST__##e)
#define BFM_TVE_FRCFG_L1ST_V(v)     BM_TVE_FRCFG_L1ST
#define BP_TVE_FRCFG_NLINE          0
#define BM_TVE_FRCFG_NLINE          0x3ff
#define BF_TVE_FRCFG_NLINE(v)       (((v) & 0x3ff) << 0)
#define BFM_TVE_FRCFG_NLINE(v)      BM_TVE_FRCFG_NLINE
#define BF_TVE_FRCFG_NLINE_V(e)     BF_TVE_FRCFG_NLINE(BV_TVE_FRCFG_NLINE__##e)
#define BFM_TVE_FRCFG_NLINE_V(v)    BM_TVE_FRCFG_NLINE

#define REG_TVE_SLCFG1              jz_reg(TVE_SLCFG1)
#define JA_TVE_SLCFG1               (0xb3050100 + 0x50)
#define JT_TVE_SLCFG1               JIO_32_RW
#define JN_TVE_SLCFG1               TVE_SLCFG1
#define JI_TVE_SLCFG1               
#define BP_TVE_SLCFG1_WHITEL        16
#define BM_TVE_SLCFG1_WHITEL        0x3ff0000
#define BF_TVE_SLCFG1_WHITEL(v)     (((v) & 0x3ff) << 16)
#define BFM_TVE_SLCFG1_WHITEL(v)    BM_TVE_SLCFG1_WHITEL
#define BF_TVE_SLCFG1_WHITEL_V(e)   BF_TVE_SLCFG1_WHITEL(BV_TVE_SLCFG1_WHITEL__##e)
#define BFM_TVE_SLCFG1_WHITEL_V(v)  BM_TVE_SLCFG1_WHITEL
#define BP_TVE_SLCFG1_BLACKL        0
#define BM_TVE_SLCFG1_BLACKL        0x3ff
#define BF_TVE_SLCFG1_BLACKL(v)     (((v) & 0x3ff) << 0)
#define BFM_TVE_SLCFG1_BLACKL(v)    BM_TVE_SLCFG1_BLACKL
#define BF_TVE_SLCFG1_BLACKL_V(e)   BF_TVE_SLCFG1_BLACKL(BV_TVE_SLCFG1_BLACKL__##e)
#define BFM_TVE_SLCFG1_BLACKL_V(v)  BM_TVE_SLCFG1_BLACKL

#define REG_TVE_SLCFG2              jz_reg(TVE_SLCFG2)
#define JA_TVE_SLCFG2               (0xb3050100 + 0x54)
#define JT_TVE_SLCFG2               JIO_32_RW
#define JN_TVE_SLCFG2               TVE_SLCFG2
#define JI_TVE_SLCFG2               
#define BP_TVE_SLCFG2_VBLANKL       16
#define BM_TVE_SLCFG2_VBLANKL       0x3ff0000
#define BF_TVE_SLCFG2_VBLANKL(v)    (((v) & 0x3ff) << 16)
#define BFM_TVE_SLCFG2_VBLANKL(v)   BM_TVE_SLCFG2_VBLANKL
#define BF_TVE_SLCFG2_VBLANKL_V(e)  BF_TVE_SLCFG2_VBLANKL(BV_TVE_SLCFG2_VBLANKL__##e)
#define BFM_TVE_SLCFG2_VBLANKL_V(v) BM_TVE_SLCFG2_VBLANKL
#define BP_TVE_SLCFG2_BLANKL        0
#define BM_TVE_SLCFG2_BLANKL        0x3ff
#define BF_TVE_SLCFG2_BLANKL(v)     (((v) & 0x3ff) << 0)
#define BFM_TVE_SLCFG2_BLANKL(v)    BM_TVE_SLCFG2_BLANKL
#define BF_TVE_SLCFG2_BLANKL_V(e)   BF_TVE_SLCFG2_BLANKL(BV_TVE_SLCFG2_BLANKL__##e)
#define BFM_TVE_SLCFG2_BLANKL_V(v)  BM_TVE_SLCFG2_BLANKL

#define REG_TVE_SLCFG3              jz_reg(TVE_SLCFG3)
#define JA_TVE_SLCFG3               (0xb3050100 + 0x58)
#define JT_TVE_SLCFG3               JIO_32_RW
#define JN_TVE_SLCFG3               TVE_SLCFG3
#define JI_TVE_SLCFG3               
#define BP_TVE_SLCFG3_SYNCL         0
#define BM_TVE_SLCFG3_SYNCL         0xff
#define BF_TVE_SLCFG3_SYNCL(v)      (((v) & 0xff) << 0)
#define BFM_TVE_SLCFG3_SYNCL(v)     BM_TVE_SLCFG3_SYNCL
#define BF_TVE_SLCFG3_SYNCL_V(e)    BF_TVE_SLCFG3_SYNCL(BV_TVE_SLCFG3_SYNCL__##e)
#define BFM_TVE_SLCFG3_SYNCL_V(v)   BM_TVE_SLCFG3_SYNCL

#define REG_TVE_LTCFG1              jz_reg(TVE_LTCFG1)
#define JA_TVE_LTCFG1               (0xb3050100 + 0x60)
#define JT_TVE_LTCFG1               JIO_32_RW
#define JN_TVE_LTCFG1               TVE_LTCFG1
#define JI_TVE_LTCFG1               
#define BP_TVE_LTCFG1_FRONTP        16
#define BM_TVE_LTCFG1_FRONTP        0x1f0000
#define BF_TVE_LTCFG1_FRONTP(v)     (((v) & 0x1f) << 16)
#define BFM_TVE_LTCFG1_FRONTP(v)    BM_TVE_LTCFG1_FRONTP
#define BF_TVE_LTCFG1_FRONTP_V(e)   BF_TVE_LTCFG1_FRONTP(BV_TVE_LTCFG1_FRONTP__##e)
#define BFM_TVE_LTCFG1_FRONTP_V(v)  BM_TVE_LTCFG1_FRONTP
#define BP_TVE_LTCFG1_HSYNCW        8
#define BM_TVE_LTCFG1_HSYNCW        0x7f00
#define BF_TVE_LTCFG1_HSYNCW(v)     (((v) & 0x7f) << 8)
#define BFM_TVE_LTCFG1_HSYNCW(v)    BM_TVE_LTCFG1_HSYNCW
#define BF_TVE_LTCFG1_HSYNCW_V(e)   BF_TVE_LTCFG1_HSYNCW(BV_TVE_LTCFG1_HSYNCW__##e)
#define BFM_TVE_LTCFG1_HSYNCW_V(v)  BM_TVE_LTCFG1_HSYNCW
#define BP_TVE_LTCFG1_BACKP         0
#define BM_TVE_LTCFG1_BACKP         0x7f
#define BF_TVE_LTCFG1_BACKP(v)      (((v) & 0x7f) << 0)
#define BFM_TVE_LTCFG1_BACKP(v)     BM_TVE_LTCFG1_BACKP
#define BF_TVE_LTCFG1_BACKP_V(e)    BF_TVE_LTCFG1_BACKP(BV_TVE_LTCFG1_BACKP__##e)
#define BFM_TVE_LTCFG1_BACKP_V(v)   BM_TVE_LTCFG1_BACKP

#define REG_TVE_LTCFG2              jz_reg(TVE_LTCFG2)
#define JA_TVE_LTCFG2               (0xb3050100 + 0x64)
#define JT_TVE_LTCFG2               JIO_32_RW
#define JN_TVE_LTCFG2               TVE_LTCFG2
#define JI_TVE_LTCFG2               
#define BP_TVE_LTCFG2_ACTLIN        16
#define BM_TVE_LTCFG2_ACTLIN        0x7ff0000
#define BF_TVE_LTCFG2_ACTLIN(v)     (((v) & 0x7ff) << 16)
#define BFM_TVE_LTCFG2_ACTLIN(v)    BM_TVE_LTCFG2_ACTLIN
#define BF_TVE_LTCFG2_ACTLIN_V(e)   BF_TVE_LTCFG2_ACTLIN(BV_TVE_LTCFG2_ACTLIN__##e)
#define BFM_TVE_LTCFG2_ACTLIN_V(v)  BM_TVE_LTCFG2_ACTLIN
#define BP_TVE_LTCFG2_PREBW         8
#define BM_TVE_LTCFG2_PREBW         0x1f00
#define BF_TVE_LTCFG2_PREBW(v)      (((v) & 0x1f) << 8)
#define BFM_TVE_LTCFG2_PREBW(v)     BM_TVE_LTCFG2_PREBW
#define BF_TVE_LTCFG2_PREBW_V(e)    BF_TVE_LTCFG2_PREBW(BV_TVE_LTCFG2_PREBW__##e)
#define BFM_TVE_LTCFG2_PREBW_V(v)   BM_TVE_LTCFG2_PREBW
#define BP_TVE_LTCFG2_BURSTW        0
#define BM_TVE_LTCFG2_BURSTW        0x3f
#define BF_TVE_LTCFG2_BURSTW(v)     (((v) & 0x3f) << 0)
#define BFM_TVE_LTCFG2_BURSTW(v)    BM_TVE_LTCFG2_BURSTW
#define BF_TVE_LTCFG2_BURSTW_V(e)   BF_TVE_LTCFG2_BURSTW(BV_TVE_LTCFG2_BURSTW__##e)
#define BFM_TVE_LTCFG2_BURSTW_V(v)  BM_TVE_LTCFG2_BURSTW

#define REG_TVE_CFREQ   jz_reg(TVE_CFREQ)
#define JA_TVE_CFREQ    (0xb3050100 + 0x70)
#define JT_TVE_CFREQ    JIO_32_RW
#define JN_TVE_CFREQ    TVE_CFREQ
#define JI_TVE_CFREQ    

#define REG_TVE_CPHASE              jz_reg(TVE_CPHASE)
#define JA_TVE_CPHASE               (0xb3050100 + 0x74)
#define JT_TVE_CPHASE               JIO_32_RW
#define JN_TVE_CPHASE               TVE_CPHASE
#define JI_TVE_CPHASE               
#define BP_TVE_CPHASE_INITPH        24
#define BM_TVE_CPHASE_INITPH        0xff000000
#define BF_TVE_CPHASE_INITPH(v)     (((v) & 0xff) << 24)
#define BFM_TVE_CPHASE_INITPH(v)    BM_TVE_CPHASE_INITPH
#define BF_TVE_CPHASE_INITPH_V(e)   BF_TVE_CPHASE_INITPH(BV_TVE_CPHASE_INITPH__##e)
#define BFM_TVE_CPHASE_INITPH_V(v)  BM_TVE_CPHASE_INITPH
#define BP_TVE_CPHASE_ACTPH         16
#define BM_TVE_CPHASE_ACTPH         0xff0000
#define BF_TVE_CPHASE_ACTPH(v)      (((v) & 0xff) << 16)
#define BFM_TVE_CPHASE_ACTPH(v)     BM_TVE_CPHASE_ACTPH
#define BF_TVE_CPHASE_ACTPH_V(e)    BF_TVE_CPHASE_ACTPH(BV_TVE_CPHASE_ACTPH__##e)
#define BFM_TVE_CPHASE_ACTPH_V(v)   BM_TVE_CPHASE_ACTPH
#define BP_TVE_CPHASE_CCRSTP        0
#define BM_TVE_CPHASE_CCRSTP        0x3
#define BV_TVE_CPHASE_CCRSTP__8     0x0
#define BV_TVE_CPHASE_CCRSTP__4     0x1
#define BV_TVE_CPHASE_CCRSTP__2     0x2
#define BV_TVE_CPHASE_CCRSTP__0     0x3
#define BF_TVE_CPHASE_CCRSTP(v)     (((v) & 0x3) << 0)
#define BFM_TVE_CPHASE_CCRSTP(v)    BM_TVE_CPHASE_CCRSTP
#define BF_TVE_CPHASE_CCRSTP_V(e)   BF_TVE_CPHASE_CCRSTP(BV_TVE_CPHASE_CCRSTP__##e)
#define BFM_TVE_CPHASE_CCRSTP_V(v)  BM_TVE_CPHASE_CCRSTP

#define REG_TVE_CBCRCFG             jz_reg(TVE_CBCRCFG)
#define JA_TVE_CBCRCFG              (0xb3050100 + 0x78)
#define JT_TVE_CBCRCFG              JIO_32_RW
#define JN_TVE_CBCRCFG              TVE_CBCRCFG
#define JI_TVE_CBCRCFG              
#define BP_TVE_CBCRCFG_CBBA         24
#define BM_TVE_CBCRCFG_CBBA         0xff000000
#define BF_TVE_CBCRCFG_CBBA(v)      (((v) & 0xff) << 24)
#define BFM_TVE_CBCRCFG_CBBA(v)     BM_TVE_CBCRCFG_CBBA
#define BF_TVE_CBCRCFG_CBBA_V(e)    BF_TVE_CBCRCFG_CBBA(BV_TVE_CBCRCFG_CBBA__##e)
#define BFM_TVE_CBCRCFG_CBBA_V(v)   BM_TVE_CBCRCFG_CBBA
#define BP_TVE_CBCRCFG_CRBA         16
#define BM_TVE_CBCRCFG_CRBA         0xff0000
#define BF_TVE_CBCRCFG_CRBA(v)      (((v) & 0xff) << 16)
#define BFM_TVE_CBCRCFG_CRBA(v)     BM_TVE_CBCRCFG_CRBA
#define BF_TVE_CBCRCFG_CRBA_V(e)    BF_TVE_CBCRCFG_CRBA(BV_TVE_CBCRCFG_CRBA__##e)
#define BFM_TVE_CBCRCFG_CRBA_V(v)   BM_TVE_CBCRCFG_CRBA
#define BP_TVE_CBCRCFG_CBGAIN       8
#define BM_TVE_CBCRCFG_CBGAIN       0xff00
#define BF_TVE_CBCRCFG_CBGAIN(v)    (((v) & 0xff) << 8)
#define BFM_TVE_CBCRCFG_CBGAIN(v)   BM_TVE_CBCRCFG_CBGAIN
#define BF_TVE_CBCRCFG_CBGAIN_V(e)  BF_TVE_CBCRCFG_CBGAIN(BV_TVE_CBCRCFG_CBGAIN__##e)
#define BFM_TVE_CBCRCFG_CBGAIN_V(v) BM_TVE_CBCRCFG_CBGAIN
#define BP_TVE_CBCRCFG_CRGAIN       0
#define BM_TVE_CBCRCFG_CRGAIN       0xff
#define BF_TVE_CBCRCFG_CRGAIN(v)    (((v) & 0xff) << 0)
#define BFM_TVE_CBCRCFG_CRGAIN(v)   BM_TVE_CBCRCFG_CRGAIN
#define BF_TVE_CBCRCFG_CRGAIN_V(e)  BF_TVE_CBCRCFG_CRGAIN(BV_TVE_CBCRCFG_CRGAIN__##e)
#define BFM_TVE_CBCRCFG_CRGAIN_V(v) BM_TVE_CBCRCFG_CRGAIN

#define REG_TVE_WSSCR               jz_reg(TVE_WSSCR)
#define JA_TVE_WSSCR                (0xb3050100 + 0x80)
#define JT_TVE_WSSCR                JIO_32_RW
#define JN_TVE_WSSCR                TVE_WSSCR
#define JI_TVE_WSSCR                
#define BP_TVE_WSSCR_NCHFREQ        12
#define BM_TVE_WSSCR_NCHFREQ        0x7000
#define BF_TVE_WSSCR_NCHFREQ(v)     (((v) & 0x7) << 12)
#define BFM_TVE_WSSCR_NCHFREQ(v)    BM_TVE_WSSCR_NCHFREQ
#define BF_TVE_WSSCR_NCHFREQ_V(e)   BF_TVE_WSSCR_NCHFREQ(BV_TVE_WSSCR_NCHFREQ__##e)
#define BFM_TVE_WSSCR_NCHFREQ_V(v)  BM_TVE_WSSCR_NCHFREQ
#define BP_TVE_WSSCR_WSSEDGE        4
#define BM_TVE_WSSCR_WSSEDGE        0x70
#define BF_TVE_WSSCR_WSSEDGE(v)     (((v) & 0x7) << 4)
#define BFM_TVE_WSSCR_WSSEDGE(v)    BM_TVE_WSSCR_WSSEDGE
#define BF_TVE_WSSCR_WSSEDGE_V(e)   BF_TVE_WSSCR_WSSEDGE(BV_TVE_WSSCR_WSSEDGE__##e)
#define BFM_TVE_WSSCR_WSSEDGE_V(v)  BM_TVE_WSSCR_WSSEDGE

#define REG_TVE_WSSCFG1 jz_reg(TVE_WSSCFG1)
#define JA_TVE_WSSCFG1  (0xb3050100 + 0x84)
#define JT_TVE_WSSCFG1  JIO_32_RW
#define JN_TVE_WSSCFG1  TVE_WSSCFG1
#define JI_TVE_WSSCFG1  

#define REG_TVE_WSSCFG2 jz_reg(TVE_WSSCFG2)
#define JA_TVE_WSSCFG2  (0xb3050100 + 0x88)
#define JT_TVE_WSSCFG2  JIO_32_RW
#define JN_TVE_WSSCFG2  TVE_WSSCFG2
#define JI_TVE_WSSCFG2  

#define REG_TVE_WSSCFG3 jz_reg(TVE_WSSCFG3)
#define JA_TVE_WSSCFG3  (0xb3050100 + 0x8c)
#define JT_TVE_WSSCFG3  JIO_32_RW
#define JN_TVE_WSSCFG3  TVE_WSSCFG3
#define JI_TVE_WSSCFG3  

#endif /* __HEADERGEN_TVE_H__*/
