
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version S-2021.06-SP5-4 for linux64 - Aug 05, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.95;
0.95
set RST_NAME "reset";
reset
set TOP_MOD_NAME "matvec8_part4";
matvec8_part4
set SRC_FILE "matvec8_part4_parallel.sv";
matvec8_part4_parallel.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Compiling source file ./matvec8_part4_parallel.sv
Warning:  ./matvec8_part4_parallel.sv:84: the undeclared symbol 'reset' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/S-2021.06-SP5-4/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/S-2021.06-SP5-4/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/S-2021.06-SP5-4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (matvec8_part4)
Elaborated 1 design.
Current design is now 'matvec8_part4'.
Information: Building the design 'demux'. (HDL-193)

Inferred memory devices in process
	in routine demux line 865 in file
		'./matvec8_part4_parallel.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    done_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    out_data_reg     | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    valid_out_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (demux)
Information: Building the design 'control'. (HDL-193)
Warning:  ./matvec8_part4_parallel.sv:219: signed to unsigned assignment occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:282: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:281: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:322: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:321: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:321: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:362: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:361: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:361: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:402: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:401: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:401: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:442: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:441: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:441: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:482: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:481: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:481: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:522: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:521: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:521: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:209: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:578: signed to unsigned conversion occurs. (VER-318)
Warning:  ./matvec8_part4_parallel.sv:574: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine control line 130 in file
		'./matvec8_part4_parallel.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|     temp_valid3_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     local_ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     input_ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     local_valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     output_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   count_input_data_reg   | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|     count_w_addr_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     count_x_addr_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|    count_compute_reg     | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| count_pipe_acc_valid_reg | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        addr_x_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|        addr_w_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|    local_wr_en_x_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       wr_en_w1_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       wr_en_w2_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       wr_en_w3_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       wr_en_w4_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       wr_en_w5_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       wr_en_w6_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       wr_en_w7_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       wr_en_w8_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    local_wr_en_w1_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    local_wr_en_w2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    local_wr_en_w3_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    local_wr_en_w4_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    local_wr_en_w5_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    local_wr_en_w6_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    local_wr_en_w7_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    local_wr_en_w8_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       wr_en_x_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        en_acc_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       en_pipe_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      clear_acc_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   start_computing_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     temp_en_pipe_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    temp_clear_acc_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      temp_valid_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         t_p1_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         t_p2_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         t_p3_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         t_p4_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         t_p5_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       t_c_acc1_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       t_c_acc2_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       t_c_acc3_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       t_c_acc4_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       t_c_acc5_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   temp_clear_acc2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     temp_valid2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully. (control)
Information: Building the design 'datapath'. (HDL-193)
Warning:  ./matvec8_part4_parallel.sv:76: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine datapath line 75 in file
		'./matvec8_part4_parallel.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| input_data_holder_reg | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (datapath)
Information: Building the design 'memory' instantiated from design 'datapath' with
	the parameters "14,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH14_SIZE8 line 775 in file
		'./matvec8_part4_parallel.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  14   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  112  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
==============================================================
|     block name/line      | Inputs | Outputs | # sel inputs |
==============================================================
| memory_WIDTH14_SIZE8/776 |   8    |   14    |      3       |
==============================================================
Presto compilation completed successfully. (memory_WIDTH14_SIZE8)
Information: Building the design 'multiplier'. (HDL-193)
Presto compilation completed successfully. (multiplier)
Information: Building the design 'register28b'. (HDL-193)

Inferred memory devices in process
	in routine register28b line 831 in file
		'./matvec8_part4_parallel.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  28   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (register28b)
Information: Building the design 'adder'. (HDL-193)
Presto compilation completed successfully. (adder)
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset input_valid input_data[13] input_data[12] input_data[11] input_data[10] input_data[9] input_data[8] input_data[7] input_data[6] input_data[5] input_data[4] input_data[3] input_data[2] input_data[1] input_data[0] new_matrix output_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{input_valid input_data[13] input_data[12] input_data[11] input_data[10] input_data[9] input_data[8] input_data[7] input_data[6] input_data[5] input_data[4] input_data[3] input_data[2] input_data[1] input_data[0] new_matrix output_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.5 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.5 |     *     |
============================================================================

============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                       |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 3955           |
| Number of User Hierarchies                              | 58             |
| Sequential Cell Count                                   | 2681           |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 23 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 8 instances of design 'datapath'. (OPT-1056)
Information: Uniquified 16 instances of design 'memory_WIDTH14_SIZE8'. (OPT-1056)
Information: Uniquified 8 instances of design 'multiplier'. (OPT-1056)
Information: Uniquified 16 instances of design 'register28b'. (OPT-1056)
Information: Uniquified 8 instances of design 'adder'. (OPT-1056)
  Simplifying Design 'matvec8_part4'

Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy demux_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy control_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst1/memoryWInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst1/multiplier_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst1/pipelineReg_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst1/adder_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst8/memoryXInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst8/memoryWInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst7/memoryXInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst7/memoryWInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst6/memoryXInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst6/memoryWInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst5/memoryXInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst5/memoryWInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst4/memoryXInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst4/memoryWInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst3/memoryXInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst3/memoryWInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst2/memoryXInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst2/memoryWInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst1/memoryXInst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst8/multiplier_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst7/multiplier_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst6/multiplier_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst5/multiplier_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst4/multiplier_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst3/multiplier_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst2/multiplier_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst8/reg28b_add_to_out_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst8/pipelineReg_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst7/reg28b_add_to_out_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst7/pipelineReg_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst6/reg28b_add_to_out_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst6/pipelineReg_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst5/reg28b_add_to_out_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst5/pipelineReg_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst4/reg28b_add_to_out_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst4/pipelineReg_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst3/reg28b_add_to_out_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst3/pipelineReg_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst2/reg28b_add_to_out_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst2/pipelineReg_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst1/reg28b_add_to_out_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst8/adder_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst7/adder_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst6/adder_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst5/adder_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst4/adder_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst3/adder_inst before Pass 1 (OPT-776)
Information: Ungrouping hierarchy datapath_inst2/adder_inst before Pass 1 (OPT-776)
Information: Ungrouping 58 of 59 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'matvec8_part4'
Information: Added key list 'DesignWare' to design 'matvec8_part4'. (DDB-72)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[13]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[13]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[13]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[13]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[13]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[13]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[13]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[13]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[13]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[13]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[13]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[13]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[13]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[13]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[12]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[12]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[12]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[12]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[12]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[12]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[12]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[12]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[12]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[12]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[12]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[12]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[12]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[12]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[11]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[11]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[11]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[11]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[11]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[11]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[11]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[11]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[11]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[11]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[11]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[11]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[11]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[11]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[10]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[10]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[10]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[10]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[10]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[10]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[10]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[10]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[10]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[10]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[10]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[10]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[10]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[10]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[9]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[9]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[9]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[9]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[9]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[9]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[9]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[9]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[9]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[9]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[9]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[9]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[9]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[9]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[8]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[8]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[8]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[8]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[8]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[8]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[8]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[8]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[8]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[8]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[8]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[8]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[8]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[8]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[7]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[7]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[7]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[7]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[7]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[7]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[7]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[7]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[7]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[7]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[7]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[7]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[7]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[7]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[6]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[6]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[6]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[6]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[6]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[6]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[6]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[6]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[6]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[6]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[6]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[6]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[6]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[6]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[5]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[5]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[5]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[5]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[5]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[5]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[5]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[5]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[5]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[5]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[5]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[5]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[5]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[5]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[4]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[4]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[4]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[4]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[4]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[4]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[4]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[4]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[4]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[4]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[4]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[4]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[4]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[4]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[3]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[3]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[3]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[3]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[3]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[3]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[3]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[3]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[3]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[3]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[3]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[3]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[3]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[3]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[2]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[2]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[2]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[2]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[2]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[2]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[2]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[2]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[2]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[2]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[2]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[2]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[2]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[2]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[1]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[1]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[1]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[1]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[1]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[1]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[1]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[1]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[1]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[1]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[1]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[1]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[1]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[1]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst3/input_data_holder_reg[0]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[0]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst4/input_data_holder_reg[0]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[0]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst5/input_data_holder_reg[0]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[0]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst6/input_data_holder_reg[0]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[0]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst7/input_data_holder_reg[0]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[0]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst8/input_data_holder_reg[0]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[0]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'datapath_inst1/input_data_holder_reg[0]' is removed because it is merged to 'datapath_inst2/input_data_holder_reg[0]'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'control_inst/local_ready_reg' is removed because it is merged to 'control_inst/input_ready_reg'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'control_inst/wr_en_w8_reg' is removed because it is merged to 'control_inst/local_wr_en_w8_reg'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'control_inst/local_wr_en_w1_reg' is removed because it is merged to 'control_inst/wr_en_w1_reg'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'control_inst/local_wr_en_w2_reg' is removed because it is merged to 'control_inst/wr_en_w2_reg'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'control_inst/local_wr_en_w3_reg' is removed because it is merged to 'control_inst/wr_en_w3_reg'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'control_inst/local_wr_en_w4_reg' is removed because it is merged to 'control_inst/wr_en_w4_reg'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'control_inst/local_wr_en_w5_reg' is removed because it is merged to 'control_inst/wr_en_w5_reg'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'control_inst/local_wr_en_w6_reg' is removed because it is merged to 'control_inst/wr_en_w6_reg'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'control_inst/local_wr_en_w7_reg' is removed because it is merged to 'control_inst/wr_en_w7_reg'. (OPT-1215)
Information: In design 'matvec8_part4', the register 'control_inst/wr_en_x_reg' is removed because it is merged to 'control_inst/local_wr_en_x_reg'. (OPT-1215)
Information: The register 'control_inst/count_w_addr_reg[3]' will be removed. (OPT-1207)
Information: The register 'control_inst/count_x_addr_reg[3]' will be removed. (OPT-1207)
 Implement Synthetic for 'matvec8_part4'.
  Processing 'matvec8_part4_DW02_mult_6_stage_J1_0'
  Processing 'matvec8_part4_DW02_mult_6_stage_J1_1'
  Processing 'matvec8_part4_DW02_mult_6_stage_J1_2'
  Processing 'matvec8_part4_DW02_mult_6_stage_J1_3'
  Processing 'matvec8_part4_DW02_mult_6_stage_J1_4'
  Processing 'matvec8_part4_DW02_mult_6_stage_J1_5'
  Processing 'matvec8_part4_DW02_mult_6_stage_J1_6'
  Processing 'matvec8_part4_DW02_mult_6_stage_J1_7'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'control_inst/temp_clear_acc_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'control_inst/t_c_acc1_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'control_inst/t_c_acc2_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'control_inst/t_c_acc3_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'control_inst/t_c_acc4_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'control_inst/t_c_acc5_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'control_inst/temp_clear_acc2_reg' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Checking pipeline property of cell datapath_inst2/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_0). (RTDC-137)
Information: cell datapath_inst2/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath_inst3/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_1). (RTDC-137)
Information: cell datapath_inst3/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath_inst4/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_2). (RTDC-137)
Information: cell datapath_inst4/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath_inst5/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_3). (RTDC-137)
Information: cell datapath_inst5/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath_inst6/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_4). (RTDC-137)
Information: cell datapath_inst6/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath_inst7/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_5). (RTDC-137)
Information: cell datapath_inst7/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath_inst8/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_6). (RTDC-137)
Information: cell datapath_inst8/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell datapath_inst1/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_7). (RTDC-137)
Information: cell datapath_inst1/multiplier_inst/multinstance (design matvec8_part4_DW02_mult_6_stage_J1_7) is a pipeline. (RTDC-139)
  Mapping Optimization (Phase 1)
  Retiming matvec8_part4_DW02_mult_6_stage_J1_0 (datapath_inst2/multiplier_inst/multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming matvec8_part4_DW02_mult_6_stage_J1_1 (datapath_inst3/multiplier_inst/multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming matvec8_part4_DW02_mult_6_stage_J1_2 (datapath_inst4/multiplier_inst/multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming matvec8_part4_DW02_mult_6_stage_J1_3 (datapath_inst5/multiplier_inst/multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming matvec8_part4_DW02_mult_6_stage_J1_4 (datapath_inst6/multiplier_inst/multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming matvec8_part4_DW02_mult_6_stage_J1_5 (datapath_inst7/multiplier_inst/multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming matvec8_part4_DW02_mult_6_stage_J1_6 (datapath_inst8/multiplier_inst/multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Retiming matvec8_part4_DW02_mult_6_stage_J1_7 (datapath_inst1/multiplier_inst/multinstance)
  Preferred flip-flop is DFFS_X1 with setup = 0.04


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100% 
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  10% 20% 30% 40% 50% 60% ... 100% 
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 0.82
  Critical path length = 0.82
  Clock correction = 0.13 (clock-to-Q delay = 0.09, setup = 0.04, uncertainty = 0.00)
  Mapping Optimization (Phase 2)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:23   41202.9      0.19     245.3       2.2                           1057069.7500
    0:00:23   41088.8      0.30     263.4       2.2                           1054233.2500

  Beginning Constant Register Removal
  -----------------------------------
    0:00:23   42229.1      0.98     408.1       2.2                           1114733.7500
    0:00:23   42210.5      0.98     410.0       2.2                           1114258.5000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'matvec8_part4_DW01_add_8'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:27   33438.3      0.27      52.6       9.4                           678672.3750
    0:00:29   33682.5      0.16      35.3       9.4                           688884.2500
    0:00:29   33682.5      0.16      35.3       9.4                           688884.2500
    0:00:29   33687.8      0.16      35.3       9.4                           689006.5625
    0:00:30   33575.8      0.16      34.9       9.4                           686003.6875
    0:00:30   33572.9      0.16      34.9       8.4                           685948.1875

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:32   33254.5      0.16      34.4       1.2                           671758.5000
    0:00:32   33249.5      0.16      33.2       1.2                           671444.3750
    0:00:32   33249.5      0.16      33.2       1.2                           671444.3750
    0:00:33   32916.7      0.16      32.7       1.2                           652070.6250
    0:00:33   32916.7      0.16      32.7       1.2                           652070.6250
    0:00:35   33025.0      0.13      28.4       1.2                           656156.1250
    0:00:35   33025.0      0.13      28.4       1.2                           656156.1250
    0:00:35   33032.4      0.13      28.2       1.2                           656699.0625
    0:00:35   33032.4      0.13      28.2       1.2                           656699.0625
    0:00:41   33242.0      0.09      18.6       1.2                           664069.6250
    0:00:41   33242.0      0.09      18.6       1.2                           664069.6250
    0:00:43   33230.8      0.06      12.2       1.2                           663687.5000
    0:00:43   33230.8      0.06      12.2       1.2                           663687.5000
    0:00:44   33247.3      0.06      11.8       1.2                           664257.9375
    0:00:44   33247.3      0.06      11.8       1.2                           664257.9375
    0:00:46   33244.4      0.05      11.0       1.2                           663972.2500
    0:00:46   33244.4      0.05      11.0       1.2                           663972.2500
    0:00:46   33244.4      0.05      11.0       1.2                           663972.2500
    0:00:46   33244.4      0.05      11.0       1.2                           663972.2500
    0:00:46   33244.4      0.05      11.0       1.2                           663972.2500
    0:00:46   33244.4      0.05      11.0       1.2                           663972.2500
    0:00:47   33244.4      0.05      11.0       1.2                           663972.2500


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:47   33244.4      0.05      11.0       1.2                           663972.2500
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:00:47   33252.1      0.03       3.7       0.0 datapath_inst1/reg28b_add_to_out_inst/out_reg[18]/D 663674.3750
    0:00:47   33252.4      0.02       3.7       0.0                           663678.2500
    0:00:48   33256.1      0.02       3.3       0.0                           663875.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:48   33256.1      0.02       3.3       0.0                           663875.5000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:00:50   32897.3      0.00       0.0       0.0                           649624.1250
    0:00:50   32897.3      0.00       0.0       0.0                           649624.1250
    0:00:50   32897.3      0.00       0.0       0.0                           649624.1250
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:51   32886.4      0.00       0.0       0.0                           648768.5000
    0:00:51   32833.4      0.00       0.1       0.0                           646531.8125
    0:00:51   32835.6      0.00       0.0       0.0                           646611.1250
    0:00:51   32835.6      0.00       0.0       0.0                           646611.1250
    0:00:52   32823.6      0.00       0.0       0.0                           646184.5000
    0:00:52   32784.0      0.00       0.0       0.0                           644918.4375
    0:00:52   32784.0      0.00       0.0       0.0                           644918.4375
    0:00:52   32784.0      0.00       0.0       0.0                           644918.4375
    0:00:52   32784.0      0.00       0.0       0.0                           644918.4375
    0:00:52   32784.0      0.00       0.0       0.0                           644918.4375
    0:00:52   32784.0      0.00       0.0       0.0                           644918.4375
    0:00:53   32741.1      0.00       0.0       1.2                           642214.1875
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'matvec8_part4' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'datapath_inst1/multiplier_inst/multinstance/CLK': 4060 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : matvec8_part4
Version: S-2021.06-SP5-4
Date   : Mon Oct 31 15:11:15 2022
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'matvec8_part4' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                          513
Number of nets:                         17954
Number of cells:                        15273
Number of combinational cells:          11201
Number of sequential cells:              4060
Number of macros/black boxes:               0
Number of buf/inv:                       1958
Number of references:                      53

Combinational area:              14365.330166
Buf/Inv area:                     1103.634007
Noncombinational area:           18375.811336
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 32741.141502
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : matvec8_part4
Version: S-2021.06-SP5-4
Date   : Mon Oct 31 15:11:15 2022
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
matvec8_part4          5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  22.4041 mW   (95%)
  Net Switching Power  =   1.0981 mW    (5%)
                         ---------
Total Dynamic Power    =  23.5021 mW  (100%)

Cell Leakage Power     = 641.9619 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.1716e+04          373.5073        3.1786e+05        2.2408e+04  (  92.81%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    687.7425          724.5549        3.2410e+05        1.7364e+03  (   7.19%)
--------------------------------------------------------------------------------------------------
Total          2.2404e+04 uW     1.0981e+03 uW     6.4196e+05 nW     2.4144e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : matvec8_part4
Version: S-2021.06-SP5-4
Date   : Mon Oct 31 15:11:15 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: datapath_inst2/reg28b_add_to_out_inst/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: datapath_inst2/reg28b_add_to_out_inst/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  matvec8_part4      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  datapath_inst2/reg28b_add_to_out_inst/out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  datapath_inst2/reg28b_add_to_out_inst/out_reg[0]/Q (DFF_X1)
                                                          0.10       0.10 r
  U9996/ZN (NAND2_X1)                                     0.04       0.14 f
  U7017/ZN (OAI21_X1)                                     0.06       0.19 r
  U10001/ZN (AOI21_X1)                                    0.04       0.23 f
  U10014/ZN (OAI21_X1)                                    0.05       0.28 r
  U7308/ZN (INV_X1)                                       0.04       0.32 f
  U10112/ZN (OAI21_X1)                                    0.06       0.38 r
  U10113/ZN (INV_X1)                                      0.03       0.41 f
  U10155/Z (XOR2_X1)                                      0.07       0.48 f
  U10156/ZN (OR2_X1)                                      0.06       0.54 f
  U10157/ZN (NOR4_X1)                                     0.08       0.63 r
  U6735/ZN (AND2_X1)                                      0.05       0.67 r
  U7178/ZN (NAND4_X1)                                     0.04       0.71 f
  U7177/ZN (NAND2_X1)                                     0.05       0.76 r
  U7075/ZN (NAND2_X1)                                     0.05       0.81 f
  U10566/ZN (OR2_X1)                                      0.07       0.88 f
  U10569/ZN (NAND2_X1)                                    0.03       0.91 r
  datapath_inst2/reg28b_add_to_out_inst/out_reg[1]/D (DFF_X1)
                                                          0.01       0.92 r
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.95       0.95
  clock network delay (ideal)                             0.00       0.95
  datapath_inst2/reg28b_add_to_out_inst/out_reg[1]/CK (DFF_X1)
                                                          0.00       0.95 r
  library setup time                                     -0.03       0.92
  data required time                                                 0.92
  --------------------------------------------------------------------------
  data required time                                                 0.92
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/jyin/ese507work/project2/part4/4_pipe_parallel/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Memory usage for this session 199 Mbytes.
Memory usage for this session including child processes 233 Mbytes.
CPU usage for this session 54 seconds ( 0.01 hours ).
Elapsed time for this session 57 seconds ( 0.02 hours ).

Thank you...
