{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09909,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09966,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000910538,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00241834,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00103141,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00241834,
	"finish__design__instance__count__class:buffer": 9,
	"finish__design__instance__area__class:buffer": 31.122,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 8.246,
	"finish__design__instance__count__class:timing_repair_buffer": 68,
	"finish__design__instance__area__class:timing_repair_buffer": 54.264,
	"finish__design__instance__count__class:inverter": 68,
	"finish__design__instance__area__class:inverter": 36.176,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.532,
	"finish__design__instance__count__class:sequential_cell": 32,
	"finish__design__instance__area__class:sequential_cell": 144.704,
	"finish__design__instance__count__class:multi_input_combinational_cell": 104,
	"finish__design__instance__area__class:multi_input_combinational_cell": 180.88,
	"finish__design__instance__count": 289,
	"finish__design__instance__area": 455.924,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.618329,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.835507,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.898688,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000341726,
	"finish__power__switching__total": 0.000137907,
	"finish__power__leakage__total": 1.08795e-05,
	"finish__power__total": 0.000490512,
	"finish__design__io": 74,
	"finish__design__die__area": 2133.05,
	"finish__design__core__area": 1904.83,
	"finish__design__instance__count": 351,
	"finish__design__instance__area": 472.416,
	"finish__design__instance__count__stdcell": 351,
	"finish__design__instance__area__stdcell": 472.416,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.24801,
	"finish__design__instance__utilization__stdcell": 0.24801,
	"finish__design__rows": 31,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 31,
	"finish__design__sites": 7161,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 7161,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}