
hypoxia_node_f411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b60  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000124c  08009d00  08009d00  0000ad00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af4c  0800af4c  0000c1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800af4c  0800af4c  0000bf4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af54  0800af54  0000c1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af54  0800af54  0000bf54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800af58  0800af58  0000bf58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800af5c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000006c4  200001e8  0800b144  0000c1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200008ac  0800b144  0000c8ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000da47  00000000  00000000  0000c218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002389  00000000  00000000  00019c5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000be8  00000000  00000000  0001bfe8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000933  00000000  00000000  0001cbd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a9a  00000000  00000000  0001d503  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ff44  00000000  00000000  00034f9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b7b0  00000000  00000000  00044ee1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d0691  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004510  00000000  00000000  000d06d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000d4be4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009ce8 	.word	0x08009ce8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	08009ce8 	.word	0x08009ce8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_frsub>:
 8000bb8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bbc:	e002      	b.n	8000bc4 <__addsf3>
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_fsub>:
 8000bc0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bc4 <__addsf3>:
 8000bc4:	0042      	lsls	r2, r0, #1
 8000bc6:	bf1f      	itttt	ne
 8000bc8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bcc:	ea92 0f03 	teqne	r2, r3
 8000bd0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bd4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bd8:	d06a      	beq.n	8000cb0 <__addsf3+0xec>
 8000bda:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bde:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000be2:	bfc1      	itttt	gt
 8000be4:	18d2      	addgt	r2, r2, r3
 8000be6:	4041      	eorgt	r1, r0
 8000be8:	4048      	eorgt	r0, r1
 8000bea:	4041      	eorgt	r1, r0
 8000bec:	bfb8      	it	lt
 8000bee:	425b      	neglt	r3, r3
 8000bf0:	2b19      	cmp	r3, #25
 8000bf2:	bf88      	it	hi
 8000bf4:	4770      	bxhi	lr
 8000bf6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bfa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bfe:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c02:	bf18      	it	ne
 8000c04:	4240      	negne	r0, r0
 8000c06:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c0a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c0e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c12:	bf18      	it	ne
 8000c14:	4249      	negne	r1, r1
 8000c16:	ea92 0f03 	teq	r2, r3
 8000c1a:	d03f      	beq.n	8000c9c <__addsf3+0xd8>
 8000c1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c20:	fa41 fc03 	asr.w	ip, r1, r3
 8000c24:	eb10 000c 	adds.w	r0, r0, ip
 8000c28:	f1c3 0320 	rsb	r3, r3, #32
 8000c2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c30:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__addsf3+0x78>
 8000c36:	4249      	negs	r1, r1
 8000c38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c3c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c40:	d313      	bcc.n	8000c6a <__addsf3+0xa6>
 8000c42:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c46:	d306      	bcc.n	8000c56 <__addsf3+0x92>
 8000c48:	0840      	lsrs	r0, r0, #1
 8000c4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c4e:	f102 0201 	add.w	r2, r2, #1
 8000c52:	2afe      	cmp	r2, #254	@ 0xfe
 8000c54:	d251      	bcs.n	8000cfa <__addsf3+0x136>
 8000c56:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c5e:	bf08      	it	eq
 8000c60:	f020 0001 	biceq.w	r0, r0, #1
 8000c64:	ea40 0003 	orr.w	r0, r0, r3
 8000c68:	4770      	bx	lr
 8000c6a:	0049      	lsls	r1, r1, #1
 8000c6c:	eb40 0000 	adc.w	r0, r0, r0
 8000c70:	3a01      	subs	r2, #1
 8000c72:	bf28      	it	cs
 8000c74:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c78:	d2ed      	bcs.n	8000c56 <__addsf3+0x92>
 8000c7a:	fab0 fc80 	clz	ip, r0
 8000c7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c82:	ebb2 020c 	subs.w	r2, r2, ip
 8000c86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c8a:	bfaa      	itet	ge
 8000c8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c90:	4252      	neglt	r2, r2
 8000c92:	4318      	orrge	r0, r3
 8000c94:	bfbc      	itt	lt
 8000c96:	40d0      	lsrlt	r0, r2
 8000c98:	4318      	orrlt	r0, r3
 8000c9a:	4770      	bx	lr
 8000c9c:	f092 0f00 	teq	r2, #0
 8000ca0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ca4:	bf06      	itte	eq
 8000ca6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000caa:	3201      	addeq	r2, #1
 8000cac:	3b01      	subne	r3, #1
 8000cae:	e7b5      	b.n	8000c1c <__addsf3+0x58>
 8000cb0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cb8:	bf18      	it	ne
 8000cba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cbe:	d021      	beq.n	8000d04 <__addsf3+0x140>
 8000cc0:	ea92 0f03 	teq	r2, r3
 8000cc4:	d004      	beq.n	8000cd0 <__addsf3+0x10c>
 8000cc6:	f092 0f00 	teq	r2, #0
 8000cca:	bf08      	it	eq
 8000ccc:	4608      	moveq	r0, r1
 8000cce:	4770      	bx	lr
 8000cd0:	ea90 0f01 	teq	r0, r1
 8000cd4:	bf1c      	itt	ne
 8000cd6:	2000      	movne	r0, #0
 8000cd8:	4770      	bxne	lr
 8000cda:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cde:	d104      	bne.n	8000cea <__addsf3+0x126>
 8000ce0:	0040      	lsls	r0, r0, #1
 8000ce2:	bf28      	it	cs
 8000ce4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000ce8:	4770      	bx	lr
 8000cea:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cee:	bf3c      	itt	cc
 8000cf0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bxcc	lr
 8000cf6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cfa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cfe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d02:	4770      	bx	lr
 8000d04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d08:	bf16      	itet	ne
 8000d0a:	4608      	movne	r0, r1
 8000d0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d10:	4601      	movne	r1, r0
 8000d12:	0242      	lsls	r2, r0, #9
 8000d14:	bf06      	itte	eq
 8000d16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d1a:	ea90 0f01 	teqeq	r0, r1
 8000d1e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d22:	4770      	bx	lr

08000d24 <__aeabi_ui2f>:
 8000d24:	f04f 0300 	mov.w	r3, #0
 8000d28:	e004      	b.n	8000d34 <__aeabi_i2f+0x8>
 8000d2a:	bf00      	nop

08000d2c <__aeabi_i2f>:
 8000d2c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d30:	bf48      	it	mi
 8000d32:	4240      	negmi	r0, r0
 8000d34:	ea5f 0c00 	movs.w	ip, r0
 8000d38:	bf08      	it	eq
 8000d3a:	4770      	bxeq	lr
 8000d3c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d40:	4601      	mov	r1, r0
 8000d42:	f04f 0000 	mov.w	r0, #0
 8000d46:	e01c      	b.n	8000d82 <__aeabi_l2f+0x2a>

08000d48 <__aeabi_ul2f>:
 8000d48:	ea50 0201 	orrs.w	r2, r0, r1
 8000d4c:	bf08      	it	eq
 8000d4e:	4770      	bxeq	lr
 8000d50:	f04f 0300 	mov.w	r3, #0
 8000d54:	e00a      	b.n	8000d6c <__aeabi_l2f+0x14>
 8000d56:	bf00      	nop

08000d58 <__aeabi_l2f>:
 8000d58:	ea50 0201 	orrs.w	r2, r0, r1
 8000d5c:	bf08      	it	eq
 8000d5e:	4770      	bxeq	lr
 8000d60:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d64:	d502      	bpl.n	8000d6c <__aeabi_l2f+0x14>
 8000d66:	4240      	negs	r0, r0
 8000d68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d6c:	ea5f 0c01 	movs.w	ip, r1
 8000d70:	bf02      	ittt	eq
 8000d72:	4684      	moveq	ip, r0
 8000d74:	4601      	moveq	r1, r0
 8000d76:	2000      	moveq	r0, #0
 8000d78:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d7c:	bf08      	it	eq
 8000d7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d82:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d86:	fabc f28c 	clz	r2, ip
 8000d8a:	3a08      	subs	r2, #8
 8000d8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d90:	db10      	blt.n	8000db4 <__aeabi_l2f+0x5c>
 8000d92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d96:	4463      	add	r3, ip
 8000d98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d9c:	f1c2 0220 	rsb	r2, r2, #32
 8000da0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000da4:	fa20 f202 	lsr.w	r2, r0, r2
 8000da8:	eb43 0002 	adc.w	r0, r3, r2
 8000dac:	bf08      	it	eq
 8000dae:	f020 0001 	biceq.w	r0, r0, #1
 8000db2:	4770      	bx	lr
 8000db4:	f102 0220 	add.w	r2, r2, #32
 8000db8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dbc:	f1c2 0220 	rsb	r2, r2, #32
 8000dc0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dc4:	fa21 f202 	lsr.w	r2, r1, r2
 8000dc8:	eb43 0002 	adc.w	r0, r3, r2
 8000dcc:	bf08      	it	eq
 8000dce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dd2:	4770      	bx	lr

08000dd4 <__aeabi_ldivmod>:
 8000dd4:	b97b      	cbnz	r3, 8000df6 <__aeabi_ldivmod+0x22>
 8000dd6:	b972      	cbnz	r2, 8000df6 <__aeabi_ldivmod+0x22>
 8000dd8:	2900      	cmp	r1, #0
 8000dda:	bfbe      	ittt	lt
 8000ddc:	2000      	movlt	r0, #0
 8000dde:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000de2:	e006      	blt.n	8000df2 <__aeabi_ldivmod+0x1e>
 8000de4:	bf08      	it	eq
 8000de6:	2800      	cmpeq	r0, #0
 8000de8:	bf1c      	itt	ne
 8000dea:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000dee:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000df2:	f000 b9d3 	b.w	800119c <__aeabi_idiv0>
 8000df6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000dfa:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	db09      	blt.n	8000e16 <__aeabi_ldivmod+0x42>
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	db1a      	blt.n	8000e3c <__aeabi_ldivmod+0x68>
 8000e06:	f000 f84d 	bl	8000ea4 <__udivmoddi4>
 8000e0a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e12:	b004      	add	sp, #16
 8000e14:	4770      	bx	lr
 8000e16:	4240      	negs	r0, r0
 8000e18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	db1b      	blt.n	8000e58 <__aeabi_ldivmod+0x84>
 8000e20:	f000 f840 	bl	8000ea4 <__udivmoddi4>
 8000e24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e2c:	b004      	add	sp, #16
 8000e2e:	4240      	negs	r0, r0
 8000e30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e34:	4252      	negs	r2, r2
 8000e36:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e3a:	4770      	bx	lr
 8000e3c:	4252      	negs	r2, r2
 8000e3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e42:	f000 f82f 	bl	8000ea4 <__udivmoddi4>
 8000e46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e4e:	b004      	add	sp, #16
 8000e50:	4240      	negs	r0, r0
 8000e52:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e56:	4770      	bx	lr
 8000e58:	4252      	negs	r2, r2
 8000e5a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e5e:	f000 f821 	bl	8000ea4 <__udivmoddi4>
 8000e62:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e6a:	b004      	add	sp, #16
 8000e6c:	4252      	negs	r2, r2
 8000e6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e72:	4770      	bx	lr

08000e74 <__aeabi_uldivmod>:
 8000e74:	b953      	cbnz	r3, 8000e8c <__aeabi_uldivmod+0x18>
 8000e76:	b94a      	cbnz	r2, 8000e8c <__aeabi_uldivmod+0x18>
 8000e78:	2900      	cmp	r1, #0
 8000e7a:	bf08      	it	eq
 8000e7c:	2800      	cmpeq	r0, #0
 8000e7e:	bf1c      	itt	ne
 8000e80:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000e84:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000e88:	f000 b988 	b.w	800119c <__aeabi_idiv0>
 8000e8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e94:	f000 f806 	bl	8000ea4 <__udivmoddi4>
 8000e98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ea0:	b004      	add	sp, #16
 8000ea2:	4770      	bx	lr

08000ea4 <__udivmoddi4>:
 8000ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ea8:	9d08      	ldr	r5, [sp, #32]
 8000eaa:	468e      	mov	lr, r1
 8000eac:	4604      	mov	r4, r0
 8000eae:	4688      	mov	r8, r1
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d14a      	bne.n	8000f4a <__udivmoddi4+0xa6>
 8000eb4:	428a      	cmp	r2, r1
 8000eb6:	4617      	mov	r7, r2
 8000eb8:	d962      	bls.n	8000f80 <__udivmoddi4+0xdc>
 8000eba:	fab2 f682 	clz	r6, r2
 8000ebe:	b14e      	cbz	r6, 8000ed4 <__udivmoddi4+0x30>
 8000ec0:	f1c6 0320 	rsb	r3, r6, #32
 8000ec4:	fa01 f806 	lsl.w	r8, r1, r6
 8000ec8:	fa20 f303 	lsr.w	r3, r0, r3
 8000ecc:	40b7      	lsls	r7, r6
 8000ece:	ea43 0808 	orr.w	r8, r3, r8
 8000ed2:	40b4      	lsls	r4, r6
 8000ed4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed8:	fa1f fc87 	uxth.w	ip, r7
 8000edc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ee0:	0c23      	lsrs	r3, r4, #16
 8000ee2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ee6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eea:	fb01 f20c 	mul.w	r2, r1, ip
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d909      	bls.n	8000f06 <__udivmoddi4+0x62>
 8000ef2:	18fb      	adds	r3, r7, r3
 8000ef4:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ef8:	f080 80ea 	bcs.w	80010d0 <__udivmoddi4+0x22c>
 8000efc:	429a      	cmp	r2, r3
 8000efe:	f240 80e7 	bls.w	80010d0 <__udivmoddi4+0x22c>
 8000f02:	3902      	subs	r1, #2
 8000f04:	443b      	add	r3, r7
 8000f06:	1a9a      	subs	r2, r3, r2
 8000f08:	b2a3      	uxth	r3, r4
 8000f0a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000f0e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f16:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f1a:	459c      	cmp	ip, r3
 8000f1c:	d909      	bls.n	8000f32 <__udivmoddi4+0x8e>
 8000f1e:	18fb      	adds	r3, r7, r3
 8000f20:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000f24:	f080 80d6 	bcs.w	80010d4 <__udivmoddi4+0x230>
 8000f28:	459c      	cmp	ip, r3
 8000f2a:	f240 80d3 	bls.w	80010d4 <__udivmoddi4+0x230>
 8000f2e:	443b      	add	r3, r7
 8000f30:	3802      	subs	r0, #2
 8000f32:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f36:	eba3 030c 	sub.w	r3, r3, ip
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	b11d      	cbz	r5, 8000f46 <__udivmoddi4+0xa2>
 8000f3e:	40f3      	lsrs	r3, r6
 8000f40:	2200      	movs	r2, #0
 8000f42:	e9c5 3200 	strd	r3, r2, [r5]
 8000f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d905      	bls.n	8000f5a <__udivmoddi4+0xb6>
 8000f4e:	b10d      	cbz	r5, 8000f54 <__udivmoddi4+0xb0>
 8000f50:	e9c5 0100 	strd	r0, r1, [r5]
 8000f54:	2100      	movs	r1, #0
 8000f56:	4608      	mov	r0, r1
 8000f58:	e7f5      	b.n	8000f46 <__udivmoddi4+0xa2>
 8000f5a:	fab3 f183 	clz	r1, r3
 8000f5e:	2900      	cmp	r1, #0
 8000f60:	d146      	bne.n	8000ff0 <__udivmoddi4+0x14c>
 8000f62:	4573      	cmp	r3, lr
 8000f64:	d302      	bcc.n	8000f6c <__udivmoddi4+0xc8>
 8000f66:	4282      	cmp	r2, r0
 8000f68:	f200 8105 	bhi.w	8001176 <__udivmoddi4+0x2d2>
 8000f6c:	1a84      	subs	r4, r0, r2
 8000f6e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000f72:	2001      	movs	r0, #1
 8000f74:	4690      	mov	r8, r2
 8000f76:	2d00      	cmp	r5, #0
 8000f78:	d0e5      	beq.n	8000f46 <__udivmoddi4+0xa2>
 8000f7a:	e9c5 4800 	strd	r4, r8, [r5]
 8000f7e:	e7e2      	b.n	8000f46 <__udivmoddi4+0xa2>
 8000f80:	2a00      	cmp	r2, #0
 8000f82:	f000 8090 	beq.w	80010a6 <__udivmoddi4+0x202>
 8000f86:	fab2 f682 	clz	r6, r2
 8000f8a:	2e00      	cmp	r6, #0
 8000f8c:	f040 80a4 	bne.w	80010d8 <__udivmoddi4+0x234>
 8000f90:	1a8a      	subs	r2, r1, r2
 8000f92:	0c03      	lsrs	r3, r0, #16
 8000f94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f98:	b280      	uxth	r0, r0
 8000f9a:	b2bc      	uxth	r4, r7
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000fa2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000fa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000faa:	fb04 f20c 	mul.w	r2, r4, ip
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	d907      	bls.n	8000fc2 <__udivmoddi4+0x11e>
 8000fb2:	18fb      	adds	r3, r7, r3
 8000fb4:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000fb8:	d202      	bcs.n	8000fc0 <__udivmoddi4+0x11c>
 8000fba:	429a      	cmp	r2, r3
 8000fbc:	f200 80e0 	bhi.w	8001180 <__udivmoddi4+0x2dc>
 8000fc0:	46c4      	mov	ip, r8
 8000fc2:	1a9b      	subs	r3, r3, r2
 8000fc4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000fc8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000fcc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000fd0:	fb02 f404 	mul.w	r4, r2, r4
 8000fd4:	429c      	cmp	r4, r3
 8000fd6:	d907      	bls.n	8000fe8 <__udivmoddi4+0x144>
 8000fd8:	18fb      	adds	r3, r7, r3
 8000fda:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000fde:	d202      	bcs.n	8000fe6 <__udivmoddi4+0x142>
 8000fe0:	429c      	cmp	r4, r3
 8000fe2:	f200 80ca 	bhi.w	800117a <__udivmoddi4+0x2d6>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	1b1b      	subs	r3, r3, r4
 8000fea:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000fee:	e7a5      	b.n	8000f3c <__udivmoddi4+0x98>
 8000ff0:	f1c1 0620 	rsb	r6, r1, #32
 8000ff4:	408b      	lsls	r3, r1
 8000ff6:	fa22 f706 	lsr.w	r7, r2, r6
 8000ffa:	431f      	orrs	r7, r3
 8000ffc:	fa0e f401 	lsl.w	r4, lr, r1
 8001000:	fa20 f306 	lsr.w	r3, r0, r6
 8001004:	fa2e fe06 	lsr.w	lr, lr, r6
 8001008:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800100c:	4323      	orrs	r3, r4
 800100e:	fa00 f801 	lsl.w	r8, r0, r1
 8001012:	fa1f fc87 	uxth.w	ip, r7
 8001016:	fbbe f0f9 	udiv	r0, lr, r9
 800101a:	0c1c      	lsrs	r4, r3, #16
 800101c:	fb09 ee10 	mls	lr, r9, r0, lr
 8001020:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8001024:	fb00 fe0c 	mul.w	lr, r0, ip
 8001028:	45a6      	cmp	lr, r4
 800102a:	fa02 f201 	lsl.w	r2, r2, r1
 800102e:	d909      	bls.n	8001044 <__udivmoddi4+0x1a0>
 8001030:	193c      	adds	r4, r7, r4
 8001032:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8001036:	f080 809c 	bcs.w	8001172 <__udivmoddi4+0x2ce>
 800103a:	45a6      	cmp	lr, r4
 800103c:	f240 8099 	bls.w	8001172 <__udivmoddi4+0x2ce>
 8001040:	3802      	subs	r0, #2
 8001042:	443c      	add	r4, r7
 8001044:	eba4 040e 	sub.w	r4, r4, lr
 8001048:	fa1f fe83 	uxth.w	lr, r3
 800104c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001050:	fb09 4413 	mls	r4, r9, r3, r4
 8001054:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001058:	fb03 fc0c 	mul.w	ip, r3, ip
 800105c:	45a4      	cmp	ip, r4
 800105e:	d908      	bls.n	8001072 <__udivmoddi4+0x1ce>
 8001060:	193c      	adds	r4, r7, r4
 8001062:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8001066:	f080 8082 	bcs.w	800116e <__udivmoddi4+0x2ca>
 800106a:	45a4      	cmp	ip, r4
 800106c:	d97f      	bls.n	800116e <__udivmoddi4+0x2ca>
 800106e:	3b02      	subs	r3, #2
 8001070:	443c      	add	r4, r7
 8001072:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001076:	eba4 040c 	sub.w	r4, r4, ip
 800107a:	fba0 ec02 	umull	lr, ip, r0, r2
 800107e:	4564      	cmp	r4, ip
 8001080:	4673      	mov	r3, lr
 8001082:	46e1      	mov	r9, ip
 8001084:	d362      	bcc.n	800114c <__udivmoddi4+0x2a8>
 8001086:	d05f      	beq.n	8001148 <__udivmoddi4+0x2a4>
 8001088:	b15d      	cbz	r5, 80010a2 <__udivmoddi4+0x1fe>
 800108a:	ebb8 0203 	subs.w	r2, r8, r3
 800108e:	eb64 0409 	sbc.w	r4, r4, r9
 8001092:	fa04 f606 	lsl.w	r6, r4, r6
 8001096:	fa22 f301 	lsr.w	r3, r2, r1
 800109a:	431e      	orrs	r6, r3
 800109c:	40cc      	lsrs	r4, r1
 800109e:	e9c5 6400 	strd	r6, r4, [r5]
 80010a2:	2100      	movs	r1, #0
 80010a4:	e74f      	b.n	8000f46 <__udivmoddi4+0xa2>
 80010a6:	fbb1 fcf2 	udiv	ip, r1, r2
 80010aa:	0c01      	lsrs	r1, r0, #16
 80010ac:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80010b0:	b280      	uxth	r0, r0
 80010b2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80010b6:	463b      	mov	r3, r7
 80010b8:	4638      	mov	r0, r7
 80010ba:	463c      	mov	r4, r7
 80010bc:	46b8      	mov	r8, r7
 80010be:	46be      	mov	lr, r7
 80010c0:	2620      	movs	r6, #32
 80010c2:	fbb1 f1f7 	udiv	r1, r1, r7
 80010c6:	eba2 0208 	sub.w	r2, r2, r8
 80010ca:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80010ce:	e766      	b.n	8000f9e <__udivmoddi4+0xfa>
 80010d0:	4601      	mov	r1, r0
 80010d2:	e718      	b.n	8000f06 <__udivmoddi4+0x62>
 80010d4:	4610      	mov	r0, r2
 80010d6:	e72c      	b.n	8000f32 <__udivmoddi4+0x8e>
 80010d8:	f1c6 0220 	rsb	r2, r6, #32
 80010dc:	fa2e f302 	lsr.w	r3, lr, r2
 80010e0:	40b7      	lsls	r7, r6
 80010e2:	40b1      	lsls	r1, r6
 80010e4:	fa20 f202 	lsr.w	r2, r0, r2
 80010e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010ec:	430a      	orrs	r2, r1
 80010ee:	fbb3 f8fe 	udiv	r8, r3, lr
 80010f2:	b2bc      	uxth	r4, r7
 80010f4:	fb0e 3318 	mls	r3, lr, r8, r3
 80010f8:	0c11      	lsrs	r1, r2, #16
 80010fa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010fe:	fb08 f904 	mul.w	r9, r8, r4
 8001102:	40b0      	lsls	r0, r6
 8001104:	4589      	cmp	r9, r1
 8001106:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800110a:	b280      	uxth	r0, r0
 800110c:	d93e      	bls.n	800118c <__udivmoddi4+0x2e8>
 800110e:	1879      	adds	r1, r7, r1
 8001110:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8001114:	d201      	bcs.n	800111a <__udivmoddi4+0x276>
 8001116:	4589      	cmp	r9, r1
 8001118:	d81f      	bhi.n	800115a <__udivmoddi4+0x2b6>
 800111a:	eba1 0109 	sub.w	r1, r1, r9
 800111e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001122:	fb09 f804 	mul.w	r8, r9, r4
 8001126:	fb0e 1119 	mls	r1, lr, r9, r1
 800112a:	b292      	uxth	r2, r2
 800112c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001130:	4542      	cmp	r2, r8
 8001132:	d229      	bcs.n	8001188 <__udivmoddi4+0x2e4>
 8001134:	18ba      	adds	r2, r7, r2
 8001136:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800113a:	d2c4      	bcs.n	80010c6 <__udivmoddi4+0x222>
 800113c:	4542      	cmp	r2, r8
 800113e:	d2c2      	bcs.n	80010c6 <__udivmoddi4+0x222>
 8001140:	f1a9 0102 	sub.w	r1, r9, #2
 8001144:	443a      	add	r2, r7
 8001146:	e7be      	b.n	80010c6 <__udivmoddi4+0x222>
 8001148:	45f0      	cmp	r8, lr
 800114a:	d29d      	bcs.n	8001088 <__udivmoddi4+0x1e4>
 800114c:	ebbe 0302 	subs.w	r3, lr, r2
 8001150:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001154:	3801      	subs	r0, #1
 8001156:	46e1      	mov	r9, ip
 8001158:	e796      	b.n	8001088 <__udivmoddi4+0x1e4>
 800115a:	eba7 0909 	sub.w	r9, r7, r9
 800115e:	4449      	add	r1, r9
 8001160:	f1a8 0c02 	sub.w	ip, r8, #2
 8001164:	fbb1 f9fe 	udiv	r9, r1, lr
 8001168:	fb09 f804 	mul.w	r8, r9, r4
 800116c:	e7db      	b.n	8001126 <__udivmoddi4+0x282>
 800116e:	4673      	mov	r3, lr
 8001170:	e77f      	b.n	8001072 <__udivmoddi4+0x1ce>
 8001172:	4650      	mov	r0, sl
 8001174:	e766      	b.n	8001044 <__udivmoddi4+0x1a0>
 8001176:	4608      	mov	r0, r1
 8001178:	e6fd      	b.n	8000f76 <__udivmoddi4+0xd2>
 800117a:	443b      	add	r3, r7
 800117c:	3a02      	subs	r2, #2
 800117e:	e733      	b.n	8000fe8 <__udivmoddi4+0x144>
 8001180:	f1ac 0c02 	sub.w	ip, ip, #2
 8001184:	443b      	add	r3, r7
 8001186:	e71c      	b.n	8000fc2 <__udivmoddi4+0x11e>
 8001188:	4649      	mov	r1, r9
 800118a:	e79c      	b.n	80010c6 <__udivmoddi4+0x222>
 800118c:	eba1 0109 	sub.w	r1, r1, r9
 8001190:	46c4      	mov	ip, r8
 8001192:	fbb1 f9fe 	udiv	r9, r1, lr
 8001196:	fb09 f804 	mul.w	r8, r9, r4
 800119a:	e7c4      	b.n	8001126 <__udivmoddi4+0x282>

0800119c <__aeabi_idiv0>:
 800119c:	4770      	bx	lr
 800119e:	bf00      	nop

080011a0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	607b      	str	r3, [r7, #4]
 80011aa:	4b10      	ldr	r3, [pc, #64]	@ (80011ec <MX_GPIO_Init+0x4c>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	4a0f      	ldr	r2, [pc, #60]	@ (80011ec <MX_GPIO_Init+0x4c>)
 80011b0:	f043 0301 	orr.w	r3, r3, #1
 80011b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b6:	4b0d      	ldr	r3, [pc, #52]	@ (80011ec <MX_GPIO_Init+0x4c>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	607b      	str	r3, [r7, #4]
 80011c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011c2:	2300      	movs	r3, #0
 80011c4:	603b      	str	r3, [r7, #0]
 80011c6:	4b09      	ldr	r3, [pc, #36]	@ (80011ec <MX_GPIO_Init+0x4c>)
 80011c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ca:	4a08      	ldr	r2, [pc, #32]	@ (80011ec <MX_GPIO_Init+0x4c>)
 80011cc:	f043 0302 	orr.w	r3, r3, #2
 80011d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d2:	4b06      	ldr	r3, [pc, #24]	@ (80011ec <MX_GPIO_Init+0x4c>)
 80011d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	603b      	str	r3, [r7, #0]
 80011dc:	683b      	ldr	r3, [r7, #0]

}
 80011de:	bf00      	nop
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr
 80011ea:	bf00      	nop
 80011ec:	40023800 	.word	0x40023800

080011f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011f4:	4b12      	ldr	r3, [pc, #72]	@ (8001240 <MX_I2C1_Init+0x50>)
 80011f6:	4a13      	ldr	r2, [pc, #76]	@ (8001244 <MX_I2C1_Init+0x54>)
 80011f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80011fa:	4b11      	ldr	r3, [pc, #68]	@ (8001240 <MX_I2C1_Init+0x50>)
 80011fc:	4a12      	ldr	r2, [pc, #72]	@ (8001248 <MX_I2C1_Init+0x58>)
 80011fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001200:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001202:	2200      	movs	r2, #0
 8001204:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001206:	4b0e      	ldr	r3, [pc, #56]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001208:	2200      	movs	r2, #0
 800120a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800120c:	4b0c      	ldr	r3, [pc, #48]	@ (8001240 <MX_I2C1_Init+0x50>)
 800120e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001212:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001214:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001216:	2200      	movs	r2, #0
 8001218:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800121a:	4b09      	ldr	r3, [pc, #36]	@ (8001240 <MX_I2C1_Init+0x50>)
 800121c:	2200      	movs	r2, #0
 800121e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001220:	4b07      	ldr	r3, [pc, #28]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001222:	2200      	movs	r2, #0
 8001224:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001226:	4b06      	ldr	r3, [pc, #24]	@ (8001240 <MX_I2C1_Init+0x50>)
 8001228:	2200      	movs	r2, #0
 800122a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800122c:	4804      	ldr	r0, [pc, #16]	@ (8001240 <MX_I2C1_Init+0x50>)
 800122e:	f003 fa1b 	bl	8004668 <HAL_I2C_Init>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001238:	f001 fd66 	bl	8002d08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800123c:	bf00      	nop
 800123e:	bd80      	pop	{r7, pc}
 8001240:	20000204 	.word	0x20000204
 8001244:	40005400 	.word	0x40005400
 8001248:	000186a0 	.word	0x000186a0

0800124c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08a      	sub	sp, #40	@ 0x28
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	60da      	str	r2, [r3, #12]
 8001262:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4a19      	ldr	r2, [pc, #100]	@ (80012d0 <HAL_I2C_MspInit+0x84>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d12b      	bne.n	80012c6 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800126e:	2300      	movs	r3, #0
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	4b18      	ldr	r3, [pc, #96]	@ (80012d4 <HAL_I2C_MspInit+0x88>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001276:	4a17      	ldr	r2, [pc, #92]	@ (80012d4 <HAL_I2C_MspInit+0x88>)
 8001278:	f043 0302 	orr.w	r3, r3, #2
 800127c:	6313      	str	r3, [r2, #48]	@ 0x30
 800127e:	4b15      	ldr	r3, [pc, #84]	@ (80012d4 <HAL_I2C_MspInit+0x88>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	613b      	str	r3, [r7, #16]
 8001288:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800128a:	23c0      	movs	r3, #192	@ 0xc0
 800128c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800128e:	2312      	movs	r3, #18
 8001290:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001292:	2300      	movs	r3, #0
 8001294:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001296:	2303      	movs	r3, #3
 8001298:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800129a:	2304      	movs	r3, #4
 800129c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	480c      	ldr	r0, [pc, #48]	@ (80012d8 <HAL_I2C_MspInit+0x8c>)
 80012a6:	f003 f85b 	bl	8004360 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80012aa:	2300      	movs	r3, #0
 80012ac:	60fb      	str	r3, [r7, #12]
 80012ae:	4b09      	ldr	r3, [pc, #36]	@ (80012d4 <HAL_I2C_MspInit+0x88>)
 80012b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b2:	4a08      	ldr	r2, [pc, #32]	@ (80012d4 <HAL_I2C_MspInit+0x88>)
 80012b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80012b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012ba:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <HAL_I2C_MspInit+0x88>)
 80012bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80012c6:	bf00      	nop
 80012c8:	3728      	adds	r7, #40	@ 0x28
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	40005400 	.word	0x40005400
 80012d4:	40023800 	.word	0x40023800
 80012d8:	40020400 	.word	0x40020400

080012dc <i2c_read_u8>:
static void OLED_ShowData(uint32_t ts, bool lost);
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
static uint8_t i2c_read_u8(uint8_t dev7, uint8_t reg)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af04      	add	r7, sp, #16
 80012e2:	4603      	mov	r3, r0
 80012e4:	460a      	mov	r2, r1
 80012e6:	71fb      	strb	r3, [r7, #7]
 80012e8:	4613      	mov	r3, r2
 80012ea:	71bb      	strb	r3, [r7, #6]
  uint8_t val = 0xFF;
 80012ec:	23ff      	movs	r3, #255	@ 0xff
 80012ee:	73fb      	strb	r3, [r7, #15]
  if (HAL_I2C_Mem_Read(&hi2c1, (dev7 << 1), reg, I2C_MEMADD_SIZE_8BIT, &val, 1, 100) != HAL_OK)
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	b299      	uxth	r1, r3
 80012f8:	79bb      	ldrb	r3, [r7, #6]
 80012fa:	b29a      	uxth	r2, r3
 80012fc:	2364      	movs	r3, #100	@ 0x64
 80012fe:	9302      	str	r3, [sp, #8]
 8001300:	2301      	movs	r3, #1
 8001302:	9301      	str	r3, [sp, #4]
 8001304:	f107 030f 	add.w	r3, r7, #15
 8001308:	9300      	str	r3, [sp, #0]
 800130a:	2301      	movs	r3, #1
 800130c:	4806      	ldr	r0, [pc, #24]	@ (8001328 <i2c_read_u8+0x4c>)
 800130e:	f003 fbe9 	bl	8004ae4 <HAL_I2C_Mem_Read>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <i2c_read_u8+0x40>
    return 0xFF;
 8001318:	23ff      	movs	r3, #255	@ 0xff
 800131a:	e000      	b.n	800131e <i2c_read_u8+0x42>
  return val;
 800131c:	7bfb      	ldrb	r3, [r7, #15]
}
 800131e:	4618      	mov	r0, r3
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000204 	.word	0x20000204

0800132c <i2c_read_buf>:

static int i2c_read_buf(uint8_t dev7, uint8_t reg, uint8_t *buf, uint16_t len)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b086      	sub	sp, #24
 8001330:	af04      	add	r7, sp, #16
 8001332:	603a      	str	r2, [r7, #0]
 8001334:	461a      	mov	r2, r3
 8001336:	4603      	mov	r3, r0
 8001338:	71fb      	strb	r3, [r7, #7]
 800133a:	460b      	mov	r3, r1
 800133c:	71bb      	strb	r3, [r7, #6]
 800133e:	4613      	mov	r3, r2
 8001340:	80bb      	strh	r3, [r7, #4]
  return (HAL_I2C_Mem_Read(&hi2c1, (dev7 << 1), reg, I2C_MEMADD_SIZE_8BIT, buf, len, 200) == HAL_OK);
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	b29b      	uxth	r3, r3
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	b299      	uxth	r1, r3
 800134a:	79bb      	ldrb	r3, [r7, #6]
 800134c:	b29a      	uxth	r2, r3
 800134e:	23c8      	movs	r3, #200	@ 0xc8
 8001350:	9302      	str	r3, [sp, #8]
 8001352:	88bb      	ldrh	r3, [r7, #4]
 8001354:	9301      	str	r3, [sp, #4]
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	9300      	str	r3, [sp, #0]
 800135a:	2301      	movs	r3, #1
 800135c:	4806      	ldr	r0, [pc, #24]	@ (8001378 <i2c_read_buf+0x4c>)
 800135e:	f003 fbc1 	bl	8004ae4 <HAL_I2C_Mem_Read>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	bf0c      	ite	eq
 8001368:	2301      	moveq	r3, #1
 800136a:	2300      	movne	r3, #0
 800136c:	b2db      	uxtb	r3, r3
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20000204 	.word	0x20000204

0800137c <i2c_write_u8>:

static int i2c_write_u8(uint8_t dev7, uint8_t reg, uint8_t val)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af04      	add	r7, sp, #16
 8001382:	4603      	mov	r3, r0
 8001384:	71fb      	strb	r3, [r7, #7]
 8001386:	460b      	mov	r3, r1
 8001388:	71bb      	strb	r3, [r7, #6]
 800138a:	4613      	mov	r3, r2
 800138c:	717b      	strb	r3, [r7, #5]
  return (HAL_I2C_Mem_Write(&hi2c1, (dev7 << 1), reg, I2C_MEMADD_SIZE_8BIT, &val, 1, 100) == HAL_OK);
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	b29b      	uxth	r3, r3
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	b299      	uxth	r1, r3
 8001396:	79bb      	ldrb	r3, [r7, #6]
 8001398:	b29a      	uxth	r2, r3
 800139a:	2364      	movs	r3, #100	@ 0x64
 800139c:	9302      	str	r3, [sp, #8]
 800139e:	2301      	movs	r3, #1
 80013a0:	9301      	str	r3, [sp, #4]
 80013a2:	1d7b      	adds	r3, r7, #5
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	2301      	movs	r3, #1
 80013a8:	4806      	ldr	r0, [pc, #24]	@ (80013c4 <i2c_write_u8+0x48>)
 80013aa:	f003 faa1 	bl	80048f0 <HAL_I2C_Mem_Write>
 80013ae:	4603      	mov	r3, r0
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	bf0c      	ite	eq
 80013b4:	2301      	moveq	r3, #1
 80013b6:	2300      	movne	r3, #0
 80013b8:	b2db      	uxtb	r3, r3
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3708      	adds	r7, #8
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000204 	.word	0x20000204

080013c8 <u16le>:

/* ===== BMP280/BME280 ===== */
static uint16_t u16le(const uint8_t *p){ return (uint16_t)p[0] | ((uint16_t)p[1] << 8); }
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	781b      	ldrb	r3, [r3, #0]
 80013d4:	b21a      	sxth	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	3301      	adds	r3, #1
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	b21b      	sxth	r3, r3
 80013de:	021b      	lsls	r3, r3, #8
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	4313      	orrs	r3, r2
 80013e4:	b21b      	sxth	r3, r3
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	4618      	mov	r0, r3
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr

080013f4 <s16le>:
static int16_t  s16le(const uint8_t *p){ return (int16_t)u16le(p); }
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f7ff ffe3 	bl	80013c8 <u16le>
 8001402:	4603      	mov	r3, r0
 8001404:	b21b      	sxth	r3, r3
 8001406:	4618      	mov	r0, r3
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
	...

08001410 <bmp280_read_calib>:

static int bmp280_read_calib(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b086      	sub	sp, #24
 8001414:	af00      	add	r7, sp, #0
  uint8_t c[24];
  if (!i2c_read_buf(BMP280_ADDR, BMP280_REG_CALIB, c, 24)) return 0;
 8001416:	463a      	mov	r2, r7
 8001418:	2318      	movs	r3, #24
 800141a:	2188      	movs	r1, #136	@ 0x88
 800141c:	2076      	movs	r0, #118	@ 0x76
 800141e:	f7ff ff85 	bl	800132c <i2c_read_buf>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d101      	bne.n	800142c <bmp280_read_calib+0x1c>
 8001428:	2300      	movs	r3, #0
 800142a:	e071      	b.n	8001510 <bmp280_read_calib+0x100>

  dig_T1 = u16le(&c[0]);  dig_T2 = s16le(&c[2]);  dig_T3 = s16le(&c[4]);
 800142c:	463b      	mov	r3, r7
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff ffca 	bl	80013c8 <u16le>
 8001434:	4603      	mov	r3, r0
 8001436:	461a      	mov	r2, r3
 8001438:	4b37      	ldr	r3, [pc, #220]	@ (8001518 <bmp280_read_calib+0x108>)
 800143a:	801a      	strh	r2, [r3, #0]
 800143c:	463b      	mov	r3, r7
 800143e:	3302      	adds	r3, #2
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff ffd7 	bl	80013f4 <s16le>
 8001446:	4603      	mov	r3, r0
 8001448:	461a      	mov	r2, r3
 800144a:	4b34      	ldr	r3, [pc, #208]	@ (800151c <bmp280_read_calib+0x10c>)
 800144c:	801a      	strh	r2, [r3, #0]
 800144e:	463b      	mov	r3, r7
 8001450:	3304      	adds	r3, #4
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff ffce 	bl	80013f4 <s16le>
 8001458:	4603      	mov	r3, r0
 800145a:	461a      	mov	r2, r3
 800145c:	4b30      	ldr	r3, [pc, #192]	@ (8001520 <bmp280_read_calib+0x110>)
 800145e:	801a      	strh	r2, [r3, #0]
  dig_P1 = u16le(&c[6]);  dig_P2 = s16le(&c[8]);  dig_P3 = s16le(&c[10]);
 8001460:	463b      	mov	r3, r7
 8001462:	3306      	adds	r3, #6
 8001464:	4618      	mov	r0, r3
 8001466:	f7ff ffaf 	bl	80013c8 <u16le>
 800146a:	4603      	mov	r3, r0
 800146c:	461a      	mov	r2, r3
 800146e:	4b2d      	ldr	r3, [pc, #180]	@ (8001524 <bmp280_read_calib+0x114>)
 8001470:	801a      	strh	r2, [r3, #0]
 8001472:	463b      	mov	r3, r7
 8001474:	3308      	adds	r3, #8
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff ffbc 	bl	80013f4 <s16le>
 800147c:	4603      	mov	r3, r0
 800147e:	461a      	mov	r2, r3
 8001480:	4b29      	ldr	r3, [pc, #164]	@ (8001528 <bmp280_read_calib+0x118>)
 8001482:	801a      	strh	r2, [r3, #0]
 8001484:	463b      	mov	r3, r7
 8001486:	330a      	adds	r3, #10
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff ffb3 	bl	80013f4 <s16le>
 800148e:	4603      	mov	r3, r0
 8001490:	461a      	mov	r2, r3
 8001492:	4b26      	ldr	r3, [pc, #152]	@ (800152c <bmp280_read_calib+0x11c>)
 8001494:	801a      	strh	r2, [r3, #0]
  dig_P4 = s16le(&c[12]); dig_P5 = s16le(&c[14]); dig_P6 = s16le(&c[16]);
 8001496:	463b      	mov	r3, r7
 8001498:	330c      	adds	r3, #12
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff ffaa 	bl	80013f4 <s16le>
 80014a0:	4603      	mov	r3, r0
 80014a2:	461a      	mov	r2, r3
 80014a4:	4b22      	ldr	r3, [pc, #136]	@ (8001530 <bmp280_read_calib+0x120>)
 80014a6:	801a      	strh	r2, [r3, #0]
 80014a8:	463b      	mov	r3, r7
 80014aa:	330e      	adds	r3, #14
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff ffa1 	bl	80013f4 <s16le>
 80014b2:	4603      	mov	r3, r0
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001534 <bmp280_read_calib+0x124>)
 80014b8:	801a      	strh	r2, [r3, #0]
 80014ba:	463b      	mov	r3, r7
 80014bc:	3310      	adds	r3, #16
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff ff98 	bl	80013f4 <s16le>
 80014c4:	4603      	mov	r3, r0
 80014c6:	461a      	mov	r2, r3
 80014c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001538 <bmp280_read_calib+0x128>)
 80014ca:	801a      	strh	r2, [r3, #0]
  dig_P7 = s16le(&c[18]); dig_P8 = s16le(&c[20]); dig_P9 = s16le(&c[22]);
 80014cc:	463b      	mov	r3, r7
 80014ce:	3312      	adds	r3, #18
 80014d0:	4618      	mov	r0, r3
 80014d2:	f7ff ff8f 	bl	80013f4 <s16le>
 80014d6:	4603      	mov	r3, r0
 80014d8:	461a      	mov	r2, r3
 80014da:	4b18      	ldr	r3, [pc, #96]	@ (800153c <bmp280_read_calib+0x12c>)
 80014dc:	801a      	strh	r2, [r3, #0]
 80014de:	463b      	mov	r3, r7
 80014e0:	3314      	adds	r3, #20
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff ff86 	bl	80013f4 <s16le>
 80014e8:	4603      	mov	r3, r0
 80014ea:	461a      	mov	r2, r3
 80014ec:	4b14      	ldr	r3, [pc, #80]	@ (8001540 <bmp280_read_calib+0x130>)
 80014ee:	801a      	strh	r2, [r3, #0]
 80014f0:	463b      	mov	r3, r7
 80014f2:	3316      	adds	r3, #22
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ff7d 	bl	80013f4 <s16le>
 80014fa:	4603      	mov	r3, r0
 80014fc:	461a      	mov	r2, r3
 80014fe:	4b11      	ldr	r3, [pc, #68]	@ (8001544 <bmp280_read_calib+0x134>)
 8001500:	801a      	strh	r2, [r3, #0]

  return (dig_P1 != 0);
 8001502:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <bmp280_read_calib+0x114>)
 8001504:	881b      	ldrh	r3, [r3, #0]
 8001506:	2b00      	cmp	r3, #0
 8001508:	bf14      	ite	ne
 800150a:	2301      	movne	r3, #1
 800150c:	2300      	moveq	r3, #0
 800150e:	b2db      	uxtb	r3, r3
}
 8001510:	4618      	mov	r0, r3
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000258 	.word	0x20000258
 800151c:	2000025a 	.word	0x2000025a
 8001520:	2000025c 	.word	0x2000025c
 8001524:	2000025e 	.word	0x2000025e
 8001528:	20000260 	.word	0x20000260
 800152c:	20000262 	.word	0x20000262
 8001530:	20000264 	.word	0x20000264
 8001534:	20000266 	.word	0x20000266
 8001538:	20000268 	.word	0x20000268
 800153c:	2000026a 	.word	0x2000026a
 8001540:	2000026c 	.word	0x2000026c
 8001544:	2000026e 	.word	0x2000026e

08001548 <bmp280_init>:

static int bmp280_init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
  uint8_t id = i2c_read_u8(BMP280_ADDR, BMP280_REG_ID);
 800154e:	21d0      	movs	r1, #208	@ 0xd0
 8001550:	2076      	movs	r0, #118	@ 0x76
 8001552:	f7ff fec3 	bl	80012dc <i2c_read_u8>
 8001556:	4603      	mov	r3, r0
 8001558:	71fb      	strb	r3, [r7, #7]
  if (id != 0x58 && id != 0x60) return 0;
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	2b58      	cmp	r3, #88	@ 0x58
 800155e:	d004      	beq.n	800156a <bmp280_init+0x22>
 8001560:	79fb      	ldrb	r3, [r7, #7]
 8001562:	2b60      	cmp	r3, #96	@ 0x60
 8001564:	d001      	beq.n	800156a <bmp280_init+0x22>
 8001566:	2300      	movs	r3, #0
 8001568:	e01c      	b.n	80015a4 <bmp280_init+0x5c>

  (void)i2c_write_u8(BMP280_ADDR, BMP280_REG_RESET, 0xB6);
 800156a:	22b6      	movs	r2, #182	@ 0xb6
 800156c:	21e0      	movs	r1, #224	@ 0xe0
 800156e:	2076      	movs	r0, #118	@ 0x76
 8001570:	f7ff ff04 	bl	800137c <i2c_write_u8>
  HAL_Delay(10);
 8001574:	200a      	movs	r0, #10
 8001576:	f002 fde9 	bl	800414c <HAL_Delay>

  if (!bmp280_read_calib()) return 0;
 800157a:	f7ff ff49 	bl	8001410 <bmp280_read_calib>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d101      	bne.n	8001588 <bmp280_init+0x40>
 8001584:	2300      	movs	r3, #0
 8001586:	e00d      	b.n	80015a4 <bmp280_init+0x5c>

  (void)i2c_write_u8(BMP280_ADDR, BMP280_REG_CONFIG, (5 << 5) | (0 << 2) | 0);
 8001588:	22a0      	movs	r2, #160	@ 0xa0
 800158a:	21f5      	movs	r1, #245	@ 0xf5
 800158c:	2076      	movs	r0, #118	@ 0x76
 800158e:	f7ff fef5 	bl	800137c <i2c_write_u8>
  (void)i2c_write_u8(BMP280_ADDR, BMP280_REG_CTRL_MEAS, (1 << 5) | (1 << 2) | 3);
 8001592:	2227      	movs	r2, #39	@ 0x27
 8001594:	21f4      	movs	r1, #244	@ 0xf4
 8001596:	2076      	movs	r0, #118	@ 0x76
 8001598:	f7ff fef0 	bl	800137c <i2c_write_u8>
  HAL_Delay(10);
 800159c:	200a      	movs	r0, #10
 800159e:	f002 fdd5 	bl	800414c <HAL_Delay>

  return 1;
 80015a2:	2301      	movs	r3, #1
}
 80015a4:	4618      	mov	r0, r3
 80015a6:	3708      	adds	r7, #8
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <bmp280_compensate_T_int32>:

static int32_t bmp280_compensate_T_int32(int32_t adc_T)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b087      	sub	sp, #28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  int32_t var1, var2, T;
  var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) * ((int32_t)dig_T2)) >> 11;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	10da      	asrs	r2, r3, #3
 80015b8:	4b19      	ldr	r3, [pc, #100]	@ (8001620 <bmp280_compensate_T_int32+0x74>)
 80015ba:	881b      	ldrh	r3, [r3, #0]
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	4a18      	ldr	r2, [pc, #96]	@ (8001624 <bmp280_compensate_T_int32+0x78>)
 80015c2:	f9b2 2000 	ldrsh.w	r2, [r2]
 80015c6:	fb02 f303 	mul.w	r3, r2, r3
 80015ca:	12db      	asrs	r3, r3, #11
 80015cc:	617b      	str	r3, [r7, #20]
  var2 = (((((adc_T >> 4) - ((int32_t)dig_T1)) * ((adc_T >> 4) - ((int32_t)dig_T1))) >> 12) * ((int32_t)dig_T3)) >> 14;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	111b      	asrs	r3, r3, #4
 80015d2:	4a13      	ldr	r2, [pc, #76]	@ (8001620 <bmp280_compensate_T_int32+0x74>)
 80015d4:	8812      	ldrh	r2, [r2, #0]
 80015d6:	1a9b      	subs	r3, r3, r2
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	1112      	asrs	r2, r2, #4
 80015dc:	4910      	ldr	r1, [pc, #64]	@ (8001620 <bmp280_compensate_T_int32+0x74>)
 80015de:	8809      	ldrh	r1, [r1, #0]
 80015e0:	1a52      	subs	r2, r2, r1
 80015e2:	fb02 f303 	mul.w	r3, r2, r3
 80015e6:	131b      	asrs	r3, r3, #12
 80015e8:	4a0f      	ldr	r2, [pc, #60]	@ (8001628 <bmp280_compensate_T_int32+0x7c>)
 80015ea:	f9b2 2000 	ldrsh.w	r2, [r2]
 80015ee:	fb02 f303 	mul.w	r3, r2, r3
 80015f2:	139b      	asrs	r3, r3, #14
 80015f4:	613b      	str	r3, [r7, #16]
  t_fine = var1 + var2;
 80015f6:	697a      	ldr	r2, [r7, #20]
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	4413      	add	r3, r2
 80015fc:	4a0b      	ldr	r2, [pc, #44]	@ (800162c <bmp280_compensate_T_int32+0x80>)
 80015fe:	6013      	str	r3, [r2, #0]
  T = (t_fine * 5 + 128) >> 8;
 8001600:	4b0a      	ldr	r3, [pc, #40]	@ (800162c <bmp280_compensate_T_int32+0x80>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	4613      	mov	r3, r2
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4413      	add	r3, r2
 800160a:	3380      	adds	r3, #128	@ 0x80
 800160c:	121b      	asrs	r3, r3, #8
 800160e:	60fb      	str	r3, [r7, #12]
  return T;
 8001610:	68fb      	ldr	r3, [r7, #12]
}
 8001612:	4618      	mov	r0, r3
 8001614:	371c      	adds	r7, #28
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	20000258 	.word	0x20000258
 8001624:	2000025a 	.word	0x2000025a
 8001628:	2000025c 	.word	0x2000025c
 800162c:	20000270 	.word	0x20000270

08001630 <bmp280_compensate_P_uint32>:

static uint32_t bmp280_compensate_P_uint32(int32_t adc_P)
{
 8001630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001634:	b0ca      	sub	sp, #296	@ 0x128
 8001636:	af00      	add	r7, sp, #0
 8001638:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  int64_t var1, var2, p;
  var1 = ((int64_t)t_fine) - 128000;
 800163c:	4baf      	ldr	r3, [pc, #700]	@ (80018fc <bmp280_compensate_P_uint32+0x2cc>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	17da      	asrs	r2, r3, #31
 8001642:	461c      	mov	r4, r3
 8001644:	4615      	mov	r5, r2
 8001646:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 800164a:	f145 3bff 	adc.w	fp, r5, #4294967295	@ 0xffffffff
 800164e:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
  var2 = var1 * var1 * (int64_t)dig_P6;
 8001652:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001656:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800165a:	fb03 f102 	mul.w	r1, r3, r2
 800165e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001662:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001666:	fb02 f303 	mul.w	r3, r2, r3
 800166a:	18ca      	adds	r2, r1, r3
 800166c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001670:	fba3 8903 	umull	r8, r9, r3, r3
 8001674:	eb02 0309 	add.w	r3, r2, r9
 8001678:	4699      	mov	r9, r3
 800167a:	4ba1      	ldr	r3, [pc, #644]	@ (8001900 <bmp280_compensate_P_uint32+0x2d0>)
 800167c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001680:	b21b      	sxth	r3, r3
 8001682:	17da      	asrs	r2, r3, #31
 8001684:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001688:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800168c:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001690:	4603      	mov	r3, r0
 8001692:	fb03 f209 	mul.w	r2, r3, r9
 8001696:	460b      	mov	r3, r1
 8001698:	fb08 f303 	mul.w	r3, r8, r3
 800169c:	4413      	add	r3, r2
 800169e:	4602      	mov	r2, r0
 80016a0:	fba8 1202 	umull	r1, r2, r8, r2
 80016a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80016a8:	460a      	mov	r2, r1
 80016aa:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 80016ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80016b2:	4413      	add	r3, r2
 80016b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80016b8:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 80016bc:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 80016c0:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
  var2 = var2 + ((var1*(int64_t)dig_P5) << 17);
 80016c4:	4b8f      	ldr	r3, [pc, #572]	@ (8001904 <bmp280_compensate_P_uint32+0x2d4>)
 80016c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ca:	b21b      	sxth	r3, r3
 80016cc:	17da      	asrs	r2, r3, #31
 80016ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80016d2:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80016d6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80016da:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 80016de:	462a      	mov	r2, r5
 80016e0:	fb02 f203 	mul.w	r2, r2, r3
 80016e4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80016e8:	4621      	mov	r1, r4
 80016ea:	fb01 f303 	mul.w	r3, r1, r3
 80016ee:	441a      	add	r2, r3
 80016f0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80016f4:	4621      	mov	r1, r4
 80016f6:	fba3 1301 	umull	r1, r3, r3, r1
 80016fa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80016fe:	460b      	mov	r3, r1
 8001700:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001704:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001708:	18d3      	adds	r3, r2, r3
 800170a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800170e:	f04f 0000 	mov.w	r0, #0
 8001712:	f04f 0100 	mov.w	r1, #0
 8001716:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800171a:	462b      	mov	r3, r5
 800171c:	0459      	lsls	r1, r3, #17
 800171e:	4623      	mov	r3, r4
 8001720:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001724:	4623      	mov	r3, r4
 8001726:	0458      	lsls	r0, r3, #17
 8001728:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800172c:	1814      	adds	r4, r2, r0
 800172e:	643c      	str	r4, [r7, #64]	@ 0x40
 8001730:	414b      	adcs	r3, r1
 8001732:	647b      	str	r3, [r7, #68]	@ 0x44
 8001734:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001738:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
  var2 = var2 + (((int64_t)dig_P4) << 35);
 800173c:	4b72      	ldr	r3, [pc, #456]	@ (8001908 <bmp280_compensate_P_uint32+0x2d8>)
 800173e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001742:	b21b      	sxth	r3, r3
 8001744:	17da      	asrs	r2, r3, #31
 8001746:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800174a:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800174e:	f04f 0000 	mov.w	r0, #0
 8001752:	f04f 0100 	mov.w	r1, #0
 8001756:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800175a:	00d9      	lsls	r1, r3, #3
 800175c:	2000      	movs	r0, #0
 800175e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001762:	1814      	adds	r4, r2, r0
 8001764:	63bc      	str	r4, [r7, #56]	@ 0x38
 8001766:	414b      	adcs	r3, r1
 8001768:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800176a:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800176e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
  var1 = ((var1 * var1 * (int64_t)dig_P3) >> 8) + ((var1 * (int64_t)dig_P2) << 12);
 8001772:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001776:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800177a:	fb03 f102 	mul.w	r1, r3, r2
 800177e:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8001782:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001786:	fb02 f303 	mul.w	r3, r2, r3
 800178a:	18ca      	adds	r2, r1, r3
 800178c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001790:	fba3 1303 	umull	r1, r3, r3, r3
 8001794:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001798:	460b      	mov	r3, r1
 800179a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800179e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80017a2:	18d3      	adds	r3, r2, r3
 80017a4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80017a8:	4b58      	ldr	r3, [pc, #352]	@ (800190c <bmp280_compensate_P_uint32+0x2dc>)
 80017aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	17da      	asrs	r2, r3, #31
 80017b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80017b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80017ba:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 80017be:	462b      	mov	r3, r5
 80017c0:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80017c4:	4642      	mov	r2, r8
 80017c6:	fb02 f203 	mul.w	r2, r2, r3
 80017ca:	464b      	mov	r3, r9
 80017cc:	4621      	mov	r1, r4
 80017ce:	fb01 f303 	mul.w	r3, r1, r3
 80017d2:	4413      	add	r3, r2
 80017d4:	4622      	mov	r2, r4
 80017d6:	4641      	mov	r1, r8
 80017d8:	fba2 1201 	umull	r1, r2, r2, r1
 80017dc:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80017e0:	460a      	mov	r2, r1
 80017e2:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 80017e6:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 80017ea:	4413      	add	r3, r2
 80017ec:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80017f0:	f04f 0000 	mov.w	r0, #0
 80017f4:	f04f 0100 	mov.w	r1, #0
 80017f8:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 80017fc:	4623      	mov	r3, r4
 80017fe:	0a18      	lsrs	r0, r3, #8
 8001800:	462b      	mov	r3, r5
 8001802:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001806:	462b      	mov	r3, r5
 8001808:	1219      	asrs	r1, r3, #8
 800180a:	4b41      	ldr	r3, [pc, #260]	@ (8001910 <bmp280_compensate_P_uint32+0x2e0>)
 800180c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001810:	b21b      	sxth	r3, r3
 8001812:	17da      	asrs	r2, r3, #31
 8001814:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001818:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800181c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001820:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001824:	464a      	mov	r2, r9
 8001826:	fb02 f203 	mul.w	r2, r2, r3
 800182a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800182e:	4644      	mov	r4, r8
 8001830:	fb04 f303 	mul.w	r3, r4, r3
 8001834:	441a      	add	r2, r3
 8001836:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800183a:	4644      	mov	r4, r8
 800183c:	fba3 4304 	umull	r4, r3, r3, r4
 8001840:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001844:	4623      	mov	r3, r4
 8001846:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800184a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800184e:	18d3      	adds	r3, r2, r3
 8001850:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8001854:	f04f 0200 	mov.w	r2, #0
 8001858:	f04f 0300 	mov.w	r3, #0
 800185c:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8001860:	464c      	mov	r4, r9
 8001862:	0323      	lsls	r3, r4, #12
 8001864:	4644      	mov	r4, r8
 8001866:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800186a:	4644      	mov	r4, r8
 800186c:	0322      	lsls	r2, r4, #12
 800186e:	1884      	adds	r4, r0, r2
 8001870:	633c      	str	r4, [r7, #48]	@ 0x30
 8001872:	eb41 0303 	adc.w	r3, r1, r3
 8001876:	637b      	str	r3, [r7, #52]	@ 0x34
 8001878:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 800187c:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
  var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)dig_P1) >> 33;
 8001880:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001884:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8001888:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 800188c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8001890:	4b20      	ldr	r3, [pc, #128]	@ (8001914 <bmp280_compensate_P_uint32+0x2e4>)
 8001892:	881b      	ldrh	r3, [r3, #0]
 8001894:	b29b      	uxth	r3, r3
 8001896:	2200      	movs	r2, #0
 8001898:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800189c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80018a0:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80018a4:	462b      	mov	r3, r5
 80018a6:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80018aa:	4642      	mov	r2, r8
 80018ac:	fb02 f203 	mul.w	r2, r2, r3
 80018b0:	464b      	mov	r3, r9
 80018b2:	4621      	mov	r1, r4
 80018b4:	fb01 f303 	mul.w	r3, r1, r3
 80018b8:	4413      	add	r3, r2
 80018ba:	4622      	mov	r2, r4
 80018bc:	4641      	mov	r1, r8
 80018be:	fba2 1201 	umull	r1, r2, r2, r1
 80018c2:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 80018c6:	460a      	mov	r2, r1
 80018c8:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 80018cc:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80018d0:	4413      	add	r3, r2
 80018d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80018d6:	f04f 0200 	mov.w	r2, #0
 80018da:	f04f 0300 	mov.w	r3, #0
 80018de:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 80018e2:	4629      	mov	r1, r5
 80018e4:	104a      	asrs	r2, r1, #1
 80018e6:	4629      	mov	r1, r5
 80018e8:	17cb      	asrs	r3, r1, #31
 80018ea:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
  if (var1 == 0) return 0;
 80018ee:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80018f2:	4313      	orrs	r3, r2
 80018f4:	d110      	bne.n	8001918 <bmp280_compensate_P_uint32+0x2e8>
 80018f6:	2300      	movs	r3, #0
 80018f8:	e154      	b.n	8001ba4 <bmp280_compensate_P_uint32+0x574>
 80018fa:	bf00      	nop
 80018fc:	20000270 	.word	0x20000270
 8001900:	20000268 	.word	0x20000268
 8001904:	20000266 	.word	0x20000266
 8001908:	20000264 	.word	0x20000264
 800190c:	20000262 	.word	0x20000262
 8001910:	20000260 	.word	0x20000260
 8001914:	2000025e 	.word	0x2000025e

  p = 1048576 - adc_P;
 8001918:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800191c:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001920:	17da      	asrs	r2, r3, #31
 8001922:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001924:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001926:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800192a:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
  p = (((p << 31) - var2) * 3125) / var1;
 800192e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001932:	105b      	asrs	r3, r3, #1
 8001934:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8001938:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800193c:	07db      	lsls	r3, r3, #31
 800193e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001942:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001946:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 800194a:	4621      	mov	r1, r4
 800194c:	1a89      	subs	r1, r1, r2
 800194e:	67b9      	str	r1, [r7, #120]	@ 0x78
 8001950:	4629      	mov	r1, r5
 8001952:	eb61 0303 	sbc.w	r3, r1, r3
 8001956:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001958:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800195c:	4622      	mov	r2, r4
 800195e:	462b      	mov	r3, r5
 8001960:	1891      	adds	r1, r2, r2
 8001962:	6239      	str	r1, [r7, #32]
 8001964:	415b      	adcs	r3, r3
 8001966:	627b      	str	r3, [r7, #36]	@ 0x24
 8001968:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800196c:	4621      	mov	r1, r4
 800196e:	1851      	adds	r1, r2, r1
 8001970:	61b9      	str	r1, [r7, #24]
 8001972:	4629      	mov	r1, r5
 8001974:	414b      	adcs	r3, r1
 8001976:	61fb      	str	r3, [r7, #28]
 8001978:	f04f 0200 	mov.w	r2, #0
 800197c:	f04f 0300 	mov.w	r3, #0
 8001980:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001984:	4649      	mov	r1, r9
 8001986:	018b      	lsls	r3, r1, #6
 8001988:	4641      	mov	r1, r8
 800198a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800198e:	4641      	mov	r1, r8
 8001990:	018a      	lsls	r2, r1, #6
 8001992:	4641      	mov	r1, r8
 8001994:	1889      	adds	r1, r1, r2
 8001996:	6139      	str	r1, [r7, #16]
 8001998:	4649      	mov	r1, r9
 800199a:	eb43 0101 	adc.w	r1, r3, r1
 800199e:	6179      	str	r1, [r7, #20]
 80019a0:	f04f 0200 	mov.w	r2, #0
 80019a4:	f04f 0300 	mov.w	r3, #0
 80019a8:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80019ac:	4649      	mov	r1, r9
 80019ae:	008b      	lsls	r3, r1, #2
 80019b0:	4641      	mov	r1, r8
 80019b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80019b6:	4641      	mov	r1, r8
 80019b8:	008a      	lsls	r2, r1, #2
 80019ba:	4610      	mov	r0, r2
 80019bc:	4619      	mov	r1, r3
 80019be:	4603      	mov	r3, r0
 80019c0:	4622      	mov	r2, r4
 80019c2:	189b      	adds	r3, r3, r2
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	460b      	mov	r3, r1
 80019c8:	462a      	mov	r2, r5
 80019ca:	eb42 0303 	adc.w	r3, r2, r3
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	f04f 0200 	mov.w	r2, #0
 80019d4:	f04f 0300 	mov.w	r3, #0
 80019d8:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80019dc:	4649      	mov	r1, r9
 80019de:	008b      	lsls	r3, r1, #2
 80019e0:	4641      	mov	r1, r8
 80019e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80019e6:	4641      	mov	r1, r8
 80019e8:	008a      	lsls	r2, r1, #2
 80019ea:	4610      	mov	r0, r2
 80019ec:	4619      	mov	r1, r3
 80019ee:	4603      	mov	r3, r0
 80019f0:	4622      	mov	r2, r4
 80019f2:	189b      	adds	r3, r3, r2
 80019f4:	673b      	str	r3, [r7, #112]	@ 0x70
 80019f6:	462b      	mov	r3, r5
 80019f8:	460a      	mov	r2, r1
 80019fa:	eb42 0303 	adc.w	r3, r2, r3
 80019fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8001a00:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001a04:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001a08:	f7ff f9e4 	bl	8000dd4 <__aeabi_ldivmod>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
  var1 = (((int64_t)dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8001a14:	4b66      	ldr	r3, [pc, #408]	@ (8001bb0 <bmp280_compensate_P_uint32+0x580>)
 8001a16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a1a:	b21b      	sxth	r3, r3
 8001a1c:	17da      	asrs	r2, r3, #31
 8001a1e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001a20:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001a22:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001a26:	f04f 0000 	mov.w	r0, #0
 8001a2a:	f04f 0100 	mov.w	r1, #0
 8001a2e:	0b50      	lsrs	r0, r2, #13
 8001a30:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a34:	1359      	asrs	r1, r3, #13
 8001a36:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8001a3a:	462b      	mov	r3, r5
 8001a3c:	fb00 f203 	mul.w	r2, r0, r3
 8001a40:	4623      	mov	r3, r4
 8001a42:	fb03 f301 	mul.w	r3, r3, r1
 8001a46:	4413      	add	r3, r2
 8001a48:	4622      	mov	r2, r4
 8001a4a:	fba2 1200 	umull	r1, r2, r2, r0
 8001a4e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001a52:	460a      	mov	r2, r1
 8001a54:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8001a58:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001a5c:	4413      	add	r3, r2
 8001a5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001a62:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8001a66:	f04f 0000 	mov.w	r0, #0
 8001a6a:	f04f 0100 	mov.w	r1, #0
 8001a6e:	0b50      	lsrs	r0, r2, #13
 8001a70:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001a74:	1359      	asrs	r1, r3, #13
 8001a76:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8001a7a:	462b      	mov	r3, r5
 8001a7c:	fb00 f203 	mul.w	r2, r0, r3
 8001a80:	4623      	mov	r3, r4
 8001a82:	fb03 f301 	mul.w	r3, r3, r1
 8001a86:	4413      	add	r3, r2
 8001a88:	4622      	mov	r2, r4
 8001a8a:	fba2 1200 	umull	r1, r2, r2, r0
 8001a8e:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8001a92:	460a      	mov	r2, r1
 8001a94:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8001a98:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001a9c:	4413      	add	r3, r2
 8001a9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001aa2:	f04f 0200 	mov.w	r2, #0
 8001aa6:	f04f 0300 	mov.w	r3, #0
 8001aaa:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001aae:	4621      	mov	r1, r4
 8001ab0:	0e4a      	lsrs	r2, r1, #25
 8001ab2:	4629      	mov	r1, r5
 8001ab4:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8001ab8:	4629      	mov	r1, r5
 8001aba:	164b      	asrs	r3, r1, #25
 8001abc:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
  var2 = (((int64_t)dig_P8) * p) >> 19;
 8001ac0:	4b3c      	ldr	r3, [pc, #240]	@ (8001bb4 <bmp280_compensate_P_uint32+0x584>)
 8001ac2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ac6:	b21b      	sxth	r3, r3
 8001ac8:	17da      	asrs	r2, r3, #31
 8001aca:	663b      	str	r3, [r7, #96]	@ 0x60
 8001acc:	667a      	str	r2, [r7, #100]	@ 0x64
 8001ace:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001ad2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001ad6:	462a      	mov	r2, r5
 8001ad8:	fb02 f203 	mul.w	r2, r2, r3
 8001adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001ae0:	4621      	mov	r1, r4
 8001ae2:	fb01 f303 	mul.w	r3, r1, r3
 8001ae6:	4413      	add	r3, r2
 8001ae8:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001aec:	4621      	mov	r1, r4
 8001aee:	fba2 1201 	umull	r1, r2, r2, r1
 8001af2:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001af6:	460a      	mov	r2, r1
 8001af8:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001afc:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001b00:	4413      	add	r3, r2
 8001b02:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8001b06:	f04f 0200 	mov.w	r2, #0
 8001b0a:	f04f 0300 	mov.w	r3, #0
 8001b0e:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001b12:	4621      	mov	r1, r4
 8001b14:	0cca      	lsrs	r2, r1, #19
 8001b16:	4629      	mov	r1, r5
 8001b18:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001b1c:	4629      	mov	r1, r5
 8001b1e:	14cb      	asrs	r3, r1, #19
 8001b20:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
  p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7) << 4);
 8001b24:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001b28:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001b2c:	1884      	adds	r4, r0, r2
 8001b2e:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001b30:	eb41 0303 	adc.w	r3, r1, r3
 8001b34:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001b36:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8001b3a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001b3e:	4621      	mov	r1, r4
 8001b40:	1889      	adds	r1, r1, r2
 8001b42:	6539      	str	r1, [r7, #80]	@ 0x50
 8001b44:	4629      	mov	r1, r5
 8001b46:	eb43 0101 	adc.w	r1, r3, r1
 8001b4a:	6579      	str	r1, [r7, #84]	@ 0x54
 8001b4c:	f04f 0000 	mov.w	r0, #0
 8001b50:	f04f 0100 	mov.w	r1, #0
 8001b54:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8001b58:	4623      	mov	r3, r4
 8001b5a:	0a18      	lsrs	r0, r3, #8
 8001b5c:	462b      	mov	r3, r5
 8001b5e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001b62:	462b      	mov	r3, r5
 8001b64:	1219      	asrs	r1, r3, #8
 8001b66:	4b14      	ldr	r3, [pc, #80]	@ (8001bb8 <bmp280_compensate_P_uint32+0x588>)
 8001b68:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b6c:	b21b      	sxth	r3, r3
 8001b6e:	17da      	asrs	r2, r3, #31
 8001b70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b72:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001b74:	f04f 0200 	mov.w	r2, #0
 8001b78:	f04f 0300 	mov.w	r3, #0
 8001b7c:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 8001b80:	464c      	mov	r4, r9
 8001b82:	0123      	lsls	r3, r4, #4
 8001b84:	4644      	mov	r4, r8
 8001b86:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001b8a:	4644      	mov	r4, r8
 8001b8c:	0122      	lsls	r2, r4, #4
 8001b8e:	1884      	adds	r4, r0, r2
 8001b90:	603c      	str	r4, [r7, #0]
 8001b92:	eb41 0303 	adc.w	r3, r1, r3
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001b9c:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
  return (uint32_t)p;
 8001ba0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001baa:	46bd      	mov	sp, r7
 8001bac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bb0:	2000026e 	.word	0x2000026e
 8001bb4:	2000026c 	.word	0x2000026c
 8001bb8:	2000026a 	.word	0x2000026a

08001bbc <bmp280_read_pressure_pa>:

static int bmp280_read_pressure_pa(float *pressure_pa)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b088      	sub	sp, #32
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  uint8_t d[6];
  if (!i2c_read_buf(BMP280_ADDR, BMP280_REG_PRESS_MSB, d, 6)) return 0;
 8001bc4:	f107 020c 	add.w	r2, r7, #12
 8001bc8:	2306      	movs	r3, #6
 8001bca:	21f7      	movs	r1, #247	@ 0xf7
 8001bcc:	2076      	movs	r0, #118	@ 0x76
 8001bce:	f7ff fbad 	bl	800132c <i2c_read_buf>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d101      	bne.n	8001bdc <bmp280_read_pressure_pa+0x20>
 8001bd8:	2300      	movs	r3, #0
 8001bda:	e02c      	b.n	8001c36 <bmp280_read_pressure_pa+0x7a>

  int32_t adc_P = (int32_t)((((uint32_t)d[0]) << 12) | (((uint32_t)d[1]) << 4) | (d[2] >> 4));
 8001bdc:	7b3b      	ldrb	r3, [r7, #12]
 8001bde:	031a      	lsls	r2, r3, #12
 8001be0:	7b7b      	ldrb	r3, [r7, #13]
 8001be2:	011b      	lsls	r3, r3, #4
 8001be4:	4313      	orrs	r3, r2
 8001be6:	7bba      	ldrb	r2, [r7, #14]
 8001be8:	0912      	lsrs	r2, r2, #4
 8001bea:	b2d2      	uxtb	r2, r2
 8001bec:	4313      	orrs	r3, r2
 8001bee:	61fb      	str	r3, [r7, #28]
  int32_t adc_T = (int32_t)((((uint32_t)d[3]) << 12) | (((uint32_t)d[4]) << 4) | (d[5] >> 4));
 8001bf0:	7bfb      	ldrb	r3, [r7, #15]
 8001bf2:	031a      	lsls	r2, r3, #12
 8001bf4:	7c3b      	ldrb	r3, [r7, #16]
 8001bf6:	011b      	lsls	r3, r3, #4
 8001bf8:	4313      	orrs	r3, r2
 8001bfa:	7c7a      	ldrb	r2, [r7, #17]
 8001bfc:	0912      	lsrs	r2, r2, #4
 8001bfe:	b2d2      	uxtb	r2, r2
 8001c00:	4313      	orrs	r3, r2
 8001c02:	61bb      	str	r3, [r7, #24]

  (void)bmp280_compensate_T_int32(adc_T);
 8001c04:	69b8      	ldr	r0, [r7, #24]
 8001c06:	f7ff fcd1 	bl	80015ac <bmp280_compensate_T_int32>
  uint32_t p_q24_8 = bmp280_compensate_P_uint32(adc_P);
 8001c0a:	69f8      	ldr	r0, [r7, #28]
 8001c0c:	f7ff fd10 	bl	8001630 <bmp280_compensate_P_uint32>
 8001c10:	6178      	str	r0, [r7, #20]
  if (p_q24_8 == 0) return 0;
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d101      	bne.n	8001c1c <bmp280_read_pressure_pa+0x60>
 8001c18:	2300      	movs	r3, #0
 8001c1a:	e00c      	b.n	8001c36 <bmp280_read_pressure_pa+0x7a>

  *pressure_pa = (float)p_q24_8 / 256.0f;
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	ee07 3a90 	vmov	s15, r3
 8001c22:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c26:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8001c40 <bmp280_read_pressure_pa+0x84>
 8001c2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	edc3 7a00 	vstr	s15, [r3]
  return 1;
 8001c34:	2301      	movs	r3, #1
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3720      	adds	r7, #32
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	43800000 	.word	0x43800000

08001c44 <pressure_to_altitude_m>:

static float pressure_to_altitude_m(float pressure_pa)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b086      	sub	sp, #24
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	ed87 0a01 	vstr	s0, [r7, #4]
  const float p0 = 101325.0f;
 8001c4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc0 <pressure_to_altitude_m+0x7c>)
 8001c50:	613b      	str	r3, [r7, #16]
  float ratio = pressure_pa / p0;
 8001c52:	edd7 6a01 	vldr	s13, [r7, #4]
 8001c56:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c5e:	edc7 7a03 	vstr	s15, [r7, #12]
  float alt = 44330.0f * (1.0f - powf(ratio, 0.1903f));
 8001c62:	eddf 0a18 	vldr	s1, [pc, #96]	@ 8001cc4 <pressure_to_altitude_m+0x80>
 8001c66:	ed97 0a03 	vldr	s0, [r7, #12]
 8001c6a:	f004 fd85 	bl	8006778 <powf>
 8001c6e:	eef0 7a40 	vmov.f32	s15, s0
 8001c72:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c7a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001cc8 <pressure_to_altitude_m+0x84>
 8001c7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c82:	edc7 7a05 	vstr	s15, [r7, #20]
  if (!isfinite(alt) || alt == 0.0f) alt = 1.0f;
 8001c86:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c8a:	eef0 7ae7 	vabs.f32	s15, s15
 8001c8e:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001ccc <pressure_to_altitude_m+0x88>
 8001c92:	eef4 7a47 	vcmp.f32	s15, s14
 8001c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c9a:	d806      	bhi.n	8001caa <pressure_to_altitude_m+0x66>
 8001c9c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ca0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ca8:	d102      	bne.n	8001cb0 <pressure_to_altitude_m+0x6c>
 8001caa:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001cae:	617b      	str	r3, [r7, #20]
  return alt;
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	ee07 3a90 	vmov	s15, r3
}
 8001cb6:	eeb0 0a67 	vmov.f32	s0, s15
 8001cba:	3718      	adds	r7, #24
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	47c5e680 	.word	0x47c5e680
 8001cc4:	3e42de01 	.word	0x3e42de01
 8001cc8:	472d2a00 	.word	0x472d2a00
 8001ccc:	7f7fffff 	.word	0x7f7fffff

08001cd0 <max30102_init>:

/* ===== MAX30102 ===== */
static int max30102_init(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  if (!i2c_write_u8(MAX30102_ADDR, MAX30102_REG_MODE_CONFIG, MAX30102_MODE_RESET))
 8001cd4:	2240      	movs	r2, #64	@ 0x40
 8001cd6:	2109      	movs	r1, #9
 8001cd8:	2057      	movs	r0, #87	@ 0x57
 8001cda:	f7ff fb4f 	bl	800137c <i2c_write_u8>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d101      	bne.n	8001ce8 <max30102_init+0x18>
    return 0;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	e03d      	b.n	8001d64 <max30102_init+0x94>
  HAL_Delay(30);
 8001ce8:	201e      	movs	r0, #30
 8001cea:	f002 fa2f 	bl	800414c <HAL_Delay>

  (void)i2c_read_u8(MAX30102_ADDR, MAX30102_REG_INTR_STATUS_1);
 8001cee:	2100      	movs	r1, #0
 8001cf0:	2057      	movs	r0, #87	@ 0x57
 8001cf2:	f7ff faf3 	bl	80012dc <i2c_read_u8>
  (void)i2c_read_u8(MAX30102_ADDR, MAX30102_REG_INTR_STATUS_2);
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	2057      	movs	r0, #87	@ 0x57
 8001cfa:	f7ff faef 	bl	80012dc <i2c_read_u8>

  (void)i2c_write_u8(MAX30102_ADDR, MAX30102_REG_INTR_ENABLE_1, 0b11000000);
 8001cfe:	22c0      	movs	r2, #192	@ 0xc0
 8001d00:	2102      	movs	r1, #2
 8001d02:	2057      	movs	r0, #87	@ 0x57
 8001d04:	f7ff fb3a 	bl	800137c <i2c_write_u8>
  (void)i2c_write_u8(MAX30102_ADDR, MAX30102_REG_INTR_ENABLE_2, 0x00);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2103      	movs	r1, #3
 8001d0c:	2057      	movs	r0, #87	@ 0x57
 8001d0e:	f7ff fb35 	bl	800137c <i2c_write_u8>

  (void)i2c_write_u8(MAX30102_ADDR, MAX30102_REG_FIFO_CONFIG, (0b010 << 5) | (0 << 4) | 0x0F);
 8001d12:	224f      	movs	r2, #79	@ 0x4f
 8001d14:	2108      	movs	r1, #8
 8001d16:	2057      	movs	r0, #87	@ 0x57
 8001d18:	f7ff fb30 	bl	800137c <i2c_write_u8>

  (void)i2c_write_u8(MAX30102_ADDR, MAX30102_REG_SPO2_CONFIG,
 8001d1c:	222f      	movs	r2, #47	@ 0x2f
 8001d1e:	210a      	movs	r1, #10
 8001d20:	2057      	movs	r0, #87	@ 0x57
 8001d22:	f7ff fb2b 	bl	800137c <i2c_write_u8>
                     (0b01 << 5) | (0b011 << 2) | 0b11);

  (void)i2c_write_u8(MAX30102_ADDR, MAX30102_REG_LED1_PA, 0x24);
 8001d26:	2224      	movs	r2, #36	@ 0x24
 8001d28:	210c      	movs	r1, #12
 8001d2a:	2057      	movs	r0, #87	@ 0x57
 8001d2c:	f7ff fb26 	bl	800137c <i2c_write_u8>
  (void)i2c_write_u8(MAX30102_ADDR, MAX30102_REG_LED2_PA, 0x24);
 8001d30:	2224      	movs	r2, #36	@ 0x24
 8001d32:	210d      	movs	r1, #13
 8001d34:	2057      	movs	r0, #87	@ 0x57
 8001d36:	f7ff fb21 	bl	800137c <i2c_write_u8>

  (void)i2c_write_u8(MAX30102_ADDR, MAX30102_REG_MODE_CONFIG, MAX30102_MODE_SPO2);
 8001d3a:	2203      	movs	r2, #3
 8001d3c:	2109      	movs	r1, #9
 8001d3e:	2057      	movs	r0, #87	@ 0x57
 8001d40:	f7ff fb1c 	bl	800137c <i2c_write_u8>

  (void)i2c_write_u8(MAX30102_ADDR, MAX30102_REG_FIFO_WR_PTR, 0x00);
 8001d44:	2200      	movs	r2, #0
 8001d46:	2104      	movs	r1, #4
 8001d48:	2057      	movs	r0, #87	@ 0x57
 8001d4a:	f7ff fb17 	bl	800137c <i2c_write_u8>
  (void)i2c_write_u8(MAX30102_ADDR, MAX30102_REG_FIFO_OVF_CNT, 0x00);
 8001d4e:	2200      	movs	r2, #0
 8001d50:	2105      	movs	r1, #5
 8001d52:	2057      	movs	r0, #87	@ 0x57
 8001d54:	f7ff fb12 	bl	800137c <i2c_write_u8>
  (void)i2c_write_u8(MAX30102_ADDR, MAX30102_REG_FIFO_RD_PTR, 0x00);
 8001d58:	2200      	movs	r2, #0
 8001d5a:	2106      	movs	r1, #6
 8001d5c:	2057      	movs	r0, #87	@ 0x57
 8001d5e:	f7ff fb0d 	bl	800137c <i2c_write_u8>

  return 1;
 8001d62:	2301      	movs	r3, #1
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	bd80      	pop	{r7, pc}

08001d68 <max30102_read_sample>:

static int max30102_read_sample(uint32_t *red, uint32_t *ir)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  uint8_t d[6];
  if (!i2c_read_buf(MAX30102_ADDR, MAX30102_REG_FIFO_DATA, d, 6))
 8001d72:	f107 0208 	add.w	r2, r7, #8
 8001d76:	2306      	movs	r3, #6
 8001d78:	2107      	movs	r1, #7
 8001d7a:	2057      	movs	r0, #87	@ 0x57
 8001d7c:	f7ff fad6 	bl	800132c <i2c_read_buf>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d101      	bne.n	8001d8a <max30102_read_sample+0x22>
    return 0;
 8001d86:	2300      	movs	r3, #0
 8001d88:	e01e      	b.n	8001dc8 <max30102_read_sample+0x60>

  uint32_t r = ((uint32_t)d[0] << 16) | ((uint32_t)d[1] << 8) | d[2];
 8001d8a:	7a3b      	ldrb	r3, [r7, #8]
 8001d8c:	041a      	lsls	r2, r3, #16
 8001d8e:	7a7b      	ldrb	r3, [r7, #9]
 8001d90:	021b      	lsls	r3, r3, #8
 8001d92:	4313      	orrs	r3, r2
 8001d94:	7aba      	ldrb	r2, [r7, #10]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	617b      	str	r3, [r7, #20]
  uint32_t i = ((uint32_t)d[3] << 16) | ((uint32_t)d[4] << 8) | d[5];
 8001d9a:	7afb      	ldrb	r3, [r7, #11]
 8001d9c:	041a      	lsls	r2, r3, #16
 8001d9e:	7b3b      	ldrb	r3, [r7, #12]
 8001da0:	021b      	lsls	r3, r3, #8
 8001da2:	4313      	orrs	r3, r2
 8001da4:	7b7a      	ldrb	r2, [r7, #13]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	613b      	str	r3, [r7, #16]
  r &= 0x3FFFF;
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8001db0:	617b      	str	r3, [r7, #20]
  i &= 0x3FFFF;
 8001db2:	693b      	ldr	r3, [r7, #16]
 8001db4:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8001db8:	613b      	str	r3, [r7, #16]

  *red = r;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	601a      	str	r2, [r3, #0]
  *ir  = i;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	693a      	ldr	r2, [r7, #16]
 8001dc4:	601a      	str	r2, [r3, #0]
  return 1;
 8001dc6:	2301      	movs	r3, #1
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3718      	adds	r7, #24
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <OLED_ShowBoot>:

/* ===== OLED ===== */
static void OLED_ShowBoot(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af02      	add	r7, sp, #8
  ssd1306_Fill(Black);
 8001dd6:	2000      	movs	r0, #0
 8001dd8:	f001 fdea 	bl	80039b0 <ssd1306_Fill>
  ssd1306_SetCursor(0, 0);
 8001ddc:	2100      	movs	r1, #0
 8001dde:	2000      	movs	r0, #0
 8001de0:	f001 ff32 	bl	8003c48 <ssd1306_SetCursor>
  ssd1306_WriteString("hypoxia_node_f411", Font_6x8, White);
 8001de4:	4b16      	ldr	r3, [pc, #88]	@ (8001e40 <OLED_ShowBoot+0x70>)
 8001de6:	2201      	movs	r2, #1
 8001de8:	9200      	str	r2, [sp, #0]
 8001dea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dec:	4815      	ldr	r0, [pc, #84]	@ (8001e44 <OLED_ShowBoot+0x74>)
 8001dee:	f001 ff05 	bl	8003bfc <ssd1306_WriteString>

  ssd1306_SetCursor(0, 12);
 8001df2:	210c      	movs	r1, #12
 8001df4:	2000      	movs	r0, #0
 8001df6:	f001 ff27 	bl	8003c48 <ssd1306_SetCursor>
  ssd1306_WriteString(bmp_ok ? "BMP: OK" : "BMP: FAIL", Font_7x10, White);
 8001dfa:	4b13      	ldr	r3, [pc, #76]	@ (8001e48 <OLED_ShowBoot+0x78>)
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d001      	beq.n	8001e06 <OLED_ShowBoot+0x36>
 8001e02:	4812      	ldr	r0, [pc, #72]	@ (8001e4c <OLED_ShowBoot+0x7c>)
 8001e04:	e000      	b.n	8001e08 <OLED_ShowBoot+0x38>
 8001e06:	4812      	ldr	r0, [pc, #72]	@ (8001e50 <OLED_ShowBoot+0x80>)
 8001e08:	4b12      	ldr	r3, [pc, #72]	@ (8001e54 <OLED_ShowBoot+0x84>)
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	9200      	str	r2, [sp, #0]
 8001e0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e10:	f001 fef4 	bl	8003bfc <ssd1306_WriteString>

  ssd1306_SetCursor(0, 28);
 8001e14:	211c      	movs	r1, #28
 8001e16:	2000      	movs	r0, #0
 8001e18:	f001 ff16 	bl	8003c48 <ssd1306_SetCursor>
  ssd1306_WriteString(max_ok ? "MAX: OK" : "MAX: FAIL", Font_7x10, White);
 8001e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e58 <OLED_ShowBoot+0x88>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <OLED_ShowBoot+0x58>
 8001e24:	480d      	ldr	r0, [pc, #52]	@ (8001e5c <OLED_ShowBoot+0x8c>)
 8001e26:	e000      	b.n	8001e2a <OLED_ShowBoot+0x5a>
 8001e28:	480d      	ldr	r0, [pc, #52]	@ (8001e60 <OLED_ShowBoot+0x90>)
 8001e2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e54 <OLED_ShowBoot+0x84>)
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	9200      	str	r2, [sp, #0]
 8001e30:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e32:	f001 fee3 	bl	8003bfc <ssd1306_WriteString>

  ssd1306_UpdateScreen();
 8001e36:	f001 fdd3 	bl	80039e0 <ssd1306_UpdateScreen>
}
 8001e3a:	bf00      	nop
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	0800ab8c 	.word	0x0800ab8c
 8001e44:	08009d00 	.word	0x08009d00
 8001e48:	200002ec 	.word	0x200002ec
 8001e4c:	08009d14 	.word	0x08009d14
 8001e50:	08009d1c 	.word	0x08009d1c
 8001e54:	0800ab98 	.word	0x0800ab98
 8001e58:	200002ed 	.word	0x200002ed
 8001e5c:	08009d28 	.word	0x08009d28
 8001e60:	08009d30 	.word	0x08009d30

08001e64 <OLED_ShowData>:

static void OLED_ShowData(uint32_t ts, bool lost)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b08e      	sub	sp, #56	@ 0x38
 8001e68:	af02      	add	r7, sp, #8
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	70fb      	strb	r3, [r7, #3]
  // update  250ms / I2C
  uint32_t now = HAL_GetTick();
 8001e70:	f002 f960 	bl	8004134 <HAL_GetTick>
 8001e74:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if ((int32_t)(now - next_oled_ms) < 0) return;
 8001e76:	4b52      	ldr	r3, [pc, #328]	@ (8001fc0 <OLED_ShowData+0x15c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	f2c0 809a 	blt.w	8001fb8 <OLED_ShowData+0x154>
  next_oled_ms = now + OLED_UPDATE_MS;
 8001e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e86:	33fa      	adds	r3, #250	@ 0xfa
 8001e88:	4a4d      	ldr	r2, [pc, #308]	@ (8001fc0 <OLED_ShowData+0x15c>)
 8001e8a:	6013      	str	r3, [r2, #0]

  char line[32];

  ssd1306_Fill(Black);
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f001 fd8f 	bl	80039b0 <ssd1306_Fill>

  // Line 1: status + ts
  ssd1306_SetCursor(0, 0);
 8001e92:	2100      	movs	r1, #0
 8001e94:	2000      	movs	r0, #0
 8001e96:	f001 fed7 	bl	8003c48 <ssd1306_SetCursor>
  if (lost) {
 8001e9a:	78fb      	ldrb	r3, [r7, #3]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d007      	beq.n	8001eb0 <OLED_ShowData+0x4c>
    ssd1306_WriteString("SIGNAL LOST", Font_7x10, White);
 8001ea0:	4b48      	ldr	r3, [pc, #288]	@ (8001fc4 <OLED_ShowData+0x160>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	9200      	str	r2, [sp, #0]
 8001ea6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ea8:	4847      	ldr	r0, [pc, #284]	@ (8001fc8 <OLED_ShowData+0x164>)
 8001eaa:	f001 fea7 	bl	8003bfc <ssd1306_WriteString>
 8001eae:	e00e      	b.n	8001ece <OLED_ShowData+0x6a>
  } else {
    snprintf(line, sizeof(line), "TS:%lu", (unsigned long)ts);
 8001eb0:	f107 000c 	add.w	r0, r7, #12
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a45      	ldr	r2, [pc, #276]	@ (8001fcc <OLED_ShowData+0x168>)
 8001eb8:	2120      	movs	r1, #32
 8001eba:	f005 fdcb 	bl	8007a54 <sniprintf>
    ssd1306_WriteString(line, Font_7x10, White);
 8001ebe:	4b41      	ldr	r3, [pc, #260]	@ (8001fc4 <OLED_ShowData+0x160>)
 8001ec0:	f107 000c 	add.w	r0, r7, #12
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	9200      	str	r2, [sp, #0]
 8001ec8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001eca:	f001 fe97 	bl	8003bfc <ssd1306_WriteString>
  }

  // Line 2: SpO2 + HR
  ssd1306_SetCursor(0, 14);
 8001ece:	210e      	movs	r1, #14
 8001ed0:	2000      	movs	r0, #0
 8001ed2:	f001 feb9 	bl	8003c48 <ssd1306_SetCursor>
  snprintf(line, sizeof(line), "SpO2:%4.1f", last_spo2);
 8001ed6:	4b3e      	ldr	r3, [pc, #248]	@ (8001fd0 <OLED_ShowData+0x16c>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7fe fb3c 	bl	8000558 <__aeabi_f2d>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	460b      	mov	r3, r1
 8001ee4:	f107 000c 	add.w	r0, r7, #12
 8001ee8:	e9cd 2300 	strd	r2, r3, [sp]
 8001eec:	4a39      	ldr	r2, [pc, #228]	@ (8001fd4 <OLED_ShowData+0x170>)
 8001eee:	2120      	movs	r1, #32
 8001ef0:	f005 fdb0 	bl	8007a54 <sniprintf>
  ssd1306_WriteString(line, Font_7x10, White);
 8001ef4:	4b33      	ldr	r3, [pc, #204]	@ (8001fc4 <OLED_ShowData+0x160>)
 8001ef6:	f107 000c 	add.w	r0, r7, #12
 8001efa:	2201      	movs	r2, #1
 8001efc:	9200      	str	r2, [sp, #0]
 8001efe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f00:	f001 fe7c 	bl	8003bfc <ssd1306_WriteString>

  //  HR  ( Font_7x10)
  ssd1306_SetCursor(80, 16); // +2px  6x8
 8001f04:	2110      	movs	r1, #16
 8001f06:	2050      	movs	r0, #80	@ 0x50
 8001f08:	f001 fe9e 	bl	8003c48 <ssd1306_SetCursor>
  snprintf(line, sizeof(line), "HR:%3d", last_hr);
 8001f0c:	4b32      	ldr	r3, [pc, #200]	@ (8001fd8 <OLED_ShowData+0x174>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f107 000c 	add.w	r0, r7, #12
 8001f14:	4a31      	ldr	r2, [pc, #196]	@ (8001fdc <OLED_ShowData+0x178>)
 8001f16:	2120      	movs	r1, #32
 8001f18:	f005 fd9c 	bl	8007a54 <sniprintf>
  ssd1306_WriteString(line, Font_6x8, White);
 8001f1c:	4b30      	ldr	r3, [pc, #192]	@ (8001fe0 <OLED_ShowData+0x17c>)
 8001f1e:	f107 000c 	add.w	r0, r7, #12
 8001f22:	2201      	movs	r2, #1
 8001f24:	9200      	str	r2, [sp, #0]
 8001f26:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f28:	f001 fe68 	bl	8003bfc <ssd1306_WriteString>

  // Line 3: Resp + HRV
  ssd1306_SetCursor(0, 30);
 8001f2c:	211e      	movs	r1, #30
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f001 fe8a 	bl	8003c48 <ssd1306_SetCursor>
  snprintf(line, sizeof(line), "Resp:%2d", last_resp);
 8001f34:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe4 <OLED_ShowData+0x180>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f107 000c 	add.w	r0, r7, #12
 8001f3c:	4a2a      	ldr	r2, [pc, #168]	@ (8001fe8 <OLED_ShowData+0x184>)
 8001f3e:	2120      	movs	r1, #32
 8001f40:	f005 fd88 	bl	8007a54 <sniprintf>
  ssd1306_WriteString(line, Font_7x10, White);
 8001f44:	4b1f      	ldr	r3, [pc, #124]	@ (8001fc4 <OLED_ShowData+0x160>)
 8001f46:	f107 000c 	add.w	r0, r7, #12
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	9200      	str	r2, [sp, #0]
 8001f4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f50:	f001 fe54 	bl	8003bfc <ssd1306_WriteString>

  //  HRV  ()
  ssd1306_SetCursor(80, 32); // +2px  6x8
 8001f54:	2120      	movs	r1, #32
 8001f56:	2050      	movs	r0, #80	@ 0x50
 8001f58:	f001 fe76 	bl	8003c48 <ssd1306_SetCursor>
  snprintf(line, sizeof(line), "HRV:%3d", last_hrv);
 8001f5c:	4b23      	ldr	r3, [pc, #140]	@ (8001fec <OLED_ShowData+0x188>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f107 000c 	add.w	r0, r7, #12
 8001f64:	4a22      	ldr	r2, [pc, #136]	@ (8001ff0 <OLED_ShowData+0x18c>)
 8001f66:	2120      	movs	r1, #32
 8001f68:	f005 fd74 	bl	8007a54 <sniprintf>
  ssd1306_WriteString(line, Font_6x8, White);
 8001f6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe0 <OLED_ShowData+0x17c>)
 8001f6e:	f107 000c 	add.w	r0, r7, #12
 8001f72:	2201      	movs	r2, #1
 8001f74:	9200      	str	r2, [sp, #0]
 8001f76:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f78:	f001 fe40 	bl	8003bfc <ssd1306_WriteString>

  // Line 4: Alt
  ssd1306_SetCursor(0, 46);
 8001f7c:	212e      	movs	r1, #46	@ 0x2e
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f001 fe62 	bl	8003c48 <ssd1306_SetCursor>
  snprintf(line, sizeof(line), "Alt:%6.1f m", last_alt);
 8001f84:	4b1b      	ldr	r3, [pc, #108]	@ (8001ff4 <OLED_ShowData+0x190>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4618      	mov	r0, r3
 8001f8a:	f7fe fae5 	bl	8000558 <__aeabi_f2d>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	460b      	mov	r3, r1
 8001f92:	f107 000c 	add.w	r0, r7, #12
 8001f96:	e9cd 2300 	strd	r2, r3, [sp]
 8001f9a:	4a17      	ldr	r2, [pc, #92]	@ (8001ff8 <OLED_ShowData+0x194>)
 8001f9c:	2120      	movs	r1, #32
 8001f9e:	f005 fd59 	bl	8007a54 <sniprintf>
  ssd1306_WriteString(line, Font_7x10, White);
 8001fa2:	4b08      	ldr	r3, [pc, #32]	@ (8001fc4 <OLED_ShowData+0x160>)
 8001fa4:	f107 000c 	add.w	r0, r7, #12
 8001fa8:	2201      	movs	r2, #1
 8001faa:	9200      	str	r2, [sp, #0]
 8001fac:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fae:	f001 fe25 	bl	8003bfc <ssd1306_WriteString>

  ssd1306_UpdateScreen();
 8001fb2:	f001 fd15 	bl	80039e0 <ssd1306_UpdateScreen>
 8001fb6:	e000      	b.n	8001fba <OLED_ShowData+0x156>
  if ((int32_t)(now - next_oled_ms) < 0) return;
 8001fb8:	bf00      	nop
}
 8001fba:	3730      	adds	r7, #48	@ 0x30
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	200002fc 	.word	0x200002fc
 8001fc4:	0800ab98 	.word	0x0800ab98
 8001fc8:	08009d3c 	.word	0x08009d3c
 8001fcc:	08009d48 	.word	0x08009d48
 8001fd0:	20000004 	.word	0x20000004
 8001fd4:	08009d50 	.word	0x08009d50
 8001fd8:	20000008 	.word	0x20000008
 8001fdc:	08009d5c 	.word	0x08009d5c
 8001fe0:	0800ab8c 	.word	0x0800ab8c
 8001fe4:	2000000c 	.word	0x2000000c
 8001fe8:	08009d64 	.word	0x08009d64
 8001fec:	20000010 	.word	0x20000010
 8001ff0:	08009d70 	.word	0x08009d70
 8001ff4:	20000000 	.word	0x20000000
 8001ff8:	08009d78 	.word	0x08009d78

08001ffc <main>:
/* USER CODE END 0 */

int main(void)
{
 8001ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002000:	f5ad 7d77 	sub.w	sp, sp, #988	@ 0x3dc
 8002004:	af06      	add	r7, sp, #24
  HAL_Init();
 8002006:	f002 f82f 	bl	8004068 <HAL_Init>
  SystemClock_Config();
 800200a:	f000 fe1f 	bl	8002c4c <SystemClock_Config>

  MX_GPIO_Init();
 800200e:	f7ff f8c7 	bl	80011a0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002012:	f001 ff8d 	bl	8003f30 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002016:	f7ff f8eb 	bl	80011f0 <MX_I2C1_Init>

  bmp_ok = (bmp280_init() == 1);
 800201a:	f7ff fa95 	bl	8001548 <bmp280_init>
 800201e:	4603      	mov	r3, r0
 8002020:	2b01      	cmp	r3, #1
 8002022:	bf0c      	ite	eq
 8002024:	2301      	moveq	r3, #1
 8002026:	2300      	movne	r3, #0
 8002028:	b2db      	uxtb	r3, r3
 800202a:	4ac8      	ldr	r2, [pc, #800]	@ (800234c <main+0x350>)
 800202c:	7013      	strb	r3, [r2, #0]
  max_ok = (max30102_init() == 1);
 800202e:	f7ff fe4f 	bl	8001cd0 <max30102_init>
 8002032:	4603      	mov	r3, r0
 8002034:	2b01      	cmp	r3, #1
 8002036:	bf0c      	ite	eq
 8002038:	2301      	moveq	r3, #1
 800203a:	2300      	movne	r3, #0
 800203c:	b2db      	uxtb	r3, r3
 800203e:	4ac4      	ldr	r2, [pc, #784]	@ (8002350 <main+0x354>)
 8002040:	7013      	strb	r3, [r2, #0]

  ssd1306_Init();
 8002042:	f001 fc4b 	bl	80038dc <ssd1306_Init>
  OLED_ShowBoot();
 8002046:	f7ff fec3 	bl	8001dd0 <OLED_ShowBoot>
  HAL_Delay(800);
 800204a:	f44f 7048 	mov.w	r0, #800	@ 0x320
 800204e:	f002 f87d 	bl	800414c <HAL_Delay>

  printf("BMP init: %s (ID=0x%02X)\r\n", bmp_ok ? "OK" : "FAIL",
 8002052:	4bbe      	ldr	r3, [pc, #760]	@ (800234c <main+0x350>)
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <main+0x62>
 800205a:	4cbe      	ldr	r4, [pc, #760]	@ (8002354 <main+0x358>)
 800205c:	e000      	b.n	8002060 <main+0x64>
 800205e:	4cbe      	ldr	r4, [pc, #760]	@ (8002358 <main+0x35c>)
         i2c_read_u8(BMP280_ADDR, BMP280_REG_ID));
 8002060:	21d0      	movs	r1, #208	@ 0xd0
 8002062:	2076      	movs	r0, #118	@ 0x76
 8002064:	f7ff f93a 	bl	80012dc <i2c_read_u8>
 8002068:	4603      	mov	r3, r0
  printf("BMP init: %s (ID=0x%02X)\r\n", bmp_ok ? "OK" : "FAIL",
 800206a:	461a      	mov	r2, r3
 800206c:	4621      	mov	r1, r4
 800206e:	48bb      	ldr	r0, [pc, #748]	@ (800235c <main+0x360>)
 8002070:	f005 fc80 	bl	8007974 <iprintf>

  printf("MAX init: %s (PART=0x%02X REV=0x%02X)\r\n", max_ok ? "OK" : "FAIL",
 8002074:	4bb6      	ldr	r3, [pc, #728]	@ (8002350 <main+0x354>)
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <main+0x84>
 800207c:	4db5      	ldr	r5, [pc, #724]	@ (8002354 <main+0x358>)
 800207e:	e000      	b.n	8002082 <main+0x86>
 8002080:	4db5      	ldr	r5, [pc, #724]	@ (8002358 <main+0x35c>)
         i2c_read_u8(MAX30102_ADDR, 0xFF),
 8002082:	21ff      	movs	r1, #255	@ 0xff
 8002084:	2057      	movs	r0, #87	@ 0x57
 8002086:	f7ff f929 	bl	80012dc <i2c_read_u8>
 800208a:	4603      	mov	r3, r0
  printf("MAX init: %s (PART=0x%02X REV=0x%02X)\r\n", max_ok ? "OK" : "FAIL",
 800208c:	461c      	mov	r4, r3
         i2c_read_u8(MAX30102_ADDR, 0xFE));
 800208e:	21fe      	movs	r1, #254	@ 0xfe
 8002090:	2057      	movs	r0, #87	@ 0x57
 8002092:	f7ff f923 	bl	80012dc <i2c_read_u8>
 8002096:	4603      	mov	r3, r0
  printf("MAX init: %s (PART=0x%02X REV=0x%02X)\r\n", max_ok ? "OK" : "FAIL",
 8002098:	4622      	mov	r2, r4
 800209a:	4629      	mov	r1, r5
 800209c:	48b0      	ldr	r0, [pc, #704]	@ (8002360 <main+0x364>)
 800209e:	f005 fc69 	bl	8007974 <iprintf>

  printf("FW=1.0,FS=1HZ,FORMAT=ts,spo2,hr,resp,hrv,alt\r\n");
 80020a2:	48b0      	ldr	r0, [pc, #704]	@ (8002364 <main+0x368>)
 80020a4:	f005 fcce 	bl	8007a44 <puts>

  HR_Init(&g_hr, 100);
 80020a8:	2164      	movs	r1, #100	@ 0x64
 80020aa:	48af      	ldr	r0, [pc, #700]	@ (8002368 <main+0x36c>)
 80020ac:	f000 ff00 	bl	8002eb0 <HR_Init>

  last_good_ms = 0;
 80020b0:	4aae      	ldr	r2, [pc, #696]	@ (800236c <main+0x370>)
 80020b2:	2300      	movs	r3, #0
 80020b4:	6013      	str	r3, [r2, #0]

  static uint32_t next_frame_ms = 0;
  next_frame_ms = HAL_GetTick();
 80020b6:	f002 f83d 	bl	8004134 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	4bac      	ldr	r3, [pc, #688]	@ (8002370 <main+0x374>)
 80020be:	601a      	str	r2, [r3, #0]

  next_oled_ms = HAL_GetTick() + 50;
 80020c0:	f002 f838 	bl	8004134 <HAL_GetTick>
 80020c4:	4603      	mov	r3, r0
 80020c6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80020ca:	4baa      	ldr	r3, [pc, #680]	@ (8002374 <main+0x378>)
 80020cc:	601a      	str	r2, [r3, #0]

  while (1)
  {
    while ((int32_t)(HAL_GetTick() - next_frame_ms) < 0) { }
 80020ce:	bf00      	nop
 80020d0:	f002 f830 	bl	8004134 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	4ba6      	ldr	r3, [pc, #664]	@ (8002370 <main+0x374>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	2b00      	cmp	r3, #0
 80020de:	dbf7      	blt.n	80020d0 <main+0xd4>
    uint32_t loop_start = next_frame_ms;
 80020e0:	4ba3      	ldr	r3, [pc, #652]	@ (8002370 <main+0x374>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f8c7 334c 	str.w	r3, [r7, #844]	@ 0x34c
    next_frame_ms += 1000;
 80020e8:	4ba1      	ldr	r3, [pc, #644]	@ (8002370 <main+0x374>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 80020f0:	4b9f      	ldr	r3, [pc, #636]	@ (8002370 <main+0x374>)
 80020f2:	601a      	str	r2, [r3, #0]

    uint32_t now = loop_start;
 80020f4:	f8d7 334c 	ldr.w	r3, [r7, #844]	@ 0x34c
 80020f8:	f8c7 3348 	str.w	r3, [r7, #840]	@ 0x348

    static uint32_t ts = 0;
    ts++;
 80020fc:	4b9e      	ldr	r3, [pc, #632]	@ (8002378 <main+0x37c>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	1c5a      	adds	r2, r3, #1
 8002102:	4b9d      	ldr	r3, [pc, #628]	@ (8002378 <main+0x37c>)
 8002104:	601a      	str	r2, [r3, #0]

    bool frame_i2c_ok = true;
 8002106:	2301      	movs	r3, #1
 8002108:	f887 33bf 	strb.w	r3, [r7, #959]	@ 0x3bf

    /* ---- BMP pressure -> altitude ---- */
    float pressure_pa = 0.0f;
 800210c:	f04f 0300 	mov.w	r3, #0
 8002110:	f8c7 3318 	str.w	r3, [r7, #792]	@ 0x318
    float altitude = 1.0f;
 8002114:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002118:	f8c7 33b8 	str.w	r3, [r7, #952]	@ 0x3b8

    bool bmp_read_ok = false;
 800211c:	2300      	movs	r3, #0
 800211e:	f887 33b7 	strb.w	r3, [r7, #951]	@ 0x3b7
    if (bmp_ok) {
 8002122:	4b8a      	ldr	r3, [pc, #552]	@ (800234c <main+0x350>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d016      	beq.n	8002158 <main+0x15c>
      bmp_read_ok = bmp280_read_pressure_pa(&pressure_pa);
 800212a:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 800212e:	4618      	mov	r0, r3
 8002130:	f7ff fd44 	bl	8001bbc <bmp280_read_pressure_pa>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	bf14      	ite	ne
 800213a:	2301      	movne	r3, #1
 800213c:	2300      	moveq	r3, #0
 800213e:	f887 33b7 	strb.w	r3, [r7, #951]	@ 0x3b7
      if (!bmp_read_ok) frame_i2c_ok = false;
 8002142:	f897 33b7 	ldrb.w	r3, [r7, #951]	@ 0x3b7
 8002146:	f083 0301 	eor.w	r3, r3, #1
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b00      	cmp	r3, #0
 800214e:	d006      	beq.n	800215e <main+0x162>
 8002150:	2300      	movs	r3, #0
 8002152:	f887 33bf 	strb.w	r3, [r7, #959]	@ 0x3bf
 8002156:	e002      	b.n	800215e <main+0x162>
    } else {
      frame_i2c_ok = false;
 8002158:	2300      	movs	r3, #0
 800215a:	f887 33bf 	strb.w	r3, [r7, #959]	@ 0x3bf
    }

    bool bmp_valid = bmp_ok && bmp_read_ok &&
 800215e:	4b7b      	ldr	r3, [pc, #492]	@ (800234c <main+0x350>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d017      	beq.n	8002196 <main+0x19a>
 8002166:	f897 33b7 	ldrb.w	r3, [r7, #951]	@ 0x3b7
 800216a:	2b00      	cmp	r3, #0
 800216c:	d013      	beq.n	8002196 <main+0x19a>
                     (pressure_pa >= 30000.0f && pressure_pa <= 110000.0f);
 800216e:	edd7 7ac6 	vldr	s15, [r7, #792]	@ 0x318
    bool bmp_valid = bmp_ok && bmp_read_ok &&
 8002172:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 800237c <main+0x380>
 8002176:	eef4 7ac7 	vcmpe.f32	s15, s14
 800217a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800217e:	db0a      	blt.n	8002196 <main+0x19a>
                     (pressure_pa >= 30000.0f && pressure_pa <= 110000.0f);
 8002180:	edd7 7ac6 	vldr	s15, [r7, #792]	@ 0x318
 8002184:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8002380 <main+0x384>
 8002188:	eef4 7ac7 	vcmpe.f32	s15, s14
 800218c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002190:	d801      	bhi.n	8002196 <main+0x19a>
    bool bmp_valid = bmp_ok && bmp_read_ok &&
 8002192:	2301      	movs	r3, #1
 8002194:	e000      	b.n	8002198 <main+0x19c>
 8002196:	2300      	movs	r3, #0
 8002198:	f887 3347 	strb.w	r3, [r7, #839]	@ 0x347
 800219c:	f897 3347 	ldrb.w	r3, [r7, #839]	@ 0x347
 80021a0:	f003 0301 	and.w	r3, r3, #1
 80021a4:	f887 3347 	strb.w	r3, [r7, #839]	@ 0x347

    if (bmp_valid)
 80021a8:	f897 3347 	ldrb.w	r3, [r7, #839]	@ 0x347
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d007      	beq.n	80021c0 <main+0x1c4>
      altitude = pressure_to_altitude_m(pressure_pa);
 80021b0:	edd7 7ac6 	vldr	s15, [r7, #792]	@ 0x318
 80021b4:	eeb0 0a67 	vmov.f32	s0, s15
 80021b8:	f7ff fd44 	bl	8001c44 <pressure_to_altitude_m>
 80021bc:	ed87 0aee 	vstr	s0, [r7, #952]	@ 0x3b8

    /* ---- MAX finger detect + SpO2 window stats ---- */
    bool max_valid = false;
 80021c0:	2300      	movs	r3, #0
 80021c2:	f887 33b6 	strb.w	r3, [r7, #950]	@ 0x3b6
    bool spo2_frame_ok = false;
 80021c6:	2300      	movs	r3, #0
 80021c8:	f887 33b5 	strb.w	r3, [r7, #949]	@ 0x3b5

    if (max_ok)
 80021cc:	4b60      	ldr	r3, [pc, #384]	@ (8002350 <main+0x354>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	f000 830c 	beq.w	80027ee <main+0x7f2>
    {
      uint32_t red_sum = 0, ir_sum = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	f8c7 33b0 	str.w	r3, [r7, #944]	@ 0x3b0
 80021dc:	2300      	movs	r3, #0
 80021de:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
      uint64_t red_sumsq = 0, ir_sumsq = 0;
 80021e2:	f04f 0200 	mov.w	r2, #0
 80021e6:	f04f 0300 	mov.w	r3, #0
 80021ea:	e9c7 23e8 	strd	r2, r3, [r7, #928]	@ 0x3a0
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	f04f 0300 	mov.w	r3, #0
 80021f6:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
      uint32_t red = 0, ir = 0;
 80021fa:	2300      	movs	r3, #0
 80021fc:	f8c7 3314 	str.w	r3, [r7, #788]	@ 0x314
 8002200:	2300      	movs	r3, #0
 8002202:	f8c7 3310 	str.w	r3, [r7, #784]	@ 0x310
      int n = 0;
 8002206:	2300      	movs	r3, #0
 8002208:	f8c7 3394 	str.w	r3, [r7, #916]	@ 0x394
      int read_fail = 0;
 800220c:	2300      	movs	r3, #0
 800220e:	f8c7 3390 	str.w	r3, [r7, #912]	@ 0x390

      /* ===== NEW: buffer IR samples + timestamps ( signal_ok  reset HRV/Resp) ===== */
      uint32_t ir_buf[90];
      uint32_t t_buf[90];
      uint8_t  buf_n = 0;
 8002212:	2300      	movs	r3, #0
 8002214:	f887 338f 	strb.w	r3, [r7, #911]	@ 0x38f

      for (int k = 0; k < 90; k++)
 8002218:	2300      	movs	r3, #0
 800221a:	f8c7 3388 	str.w	r3, [r7, #904]	@ 0x388
 800221e:	e0c8      	b.n	80023b2 <main+0x3b6>
      {
        if (max30102_read_sample(&red, &ir))
 8002220:	f507 7244 	add.w	r2, r7, #784	@ 0x310
 8002224:	f507 7345 	add.w	r3, r7, #788	@ 0x314
 8002228:	4611      	mov	r1, r2
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff fd9c 	bl	8001d68 <max30102_read_sample>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	f000 80b0 	beq.w	8002398 <main+0x39c>
        {
          red_sum += red;
 8002238:	f8d7 2314 	ldr.w	r2, [r7, #788]	@ 0x314
 800223c:	f8d7 33b0 	ldr.w	r3, [r7, #944]	@ 0x3b0
 8002240:	4413      	add	r3, r2
 8002242:	f8c7 33b0 	str.w	r3, [r7, #944]	@ 0x3b0
          ir_sum  += ir;
 8002246:	f8d7 2310 	ldr.w	r2, [r7, #784]	@ 0x310
 800224a:	f8d7 33ac 	ldr.w	r3, [r7, #940]	@ 0x3ac
 800224e:	4413      	add	r3, r2
 8002250:	f8c7 33ac 	str.w	r3, [r7, #940]	@ 0x3ac
          red_sumsq += (uint64_t)red * (uint64_t)red;
 8002254:	f8d7 3314 	ldr.w	r3, [r7, #788]	@ 0x314
 8002258:	2200      	movs	r2, #0
 800225a:	633b      	str	r3, [r7, #48]	@ 0x30
 800225c:	637a      	str	r2, [r7, #52]	@ 0x34
 800225e:	f8d7 3314 	ldr.w	r3, [r7, #788]	@ 0x314
 8002262:	2200      	movs	r2, #0
 8002264:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002266:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002268:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800226c:	462b      	mov	r3, r5
 800226e:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002272:	4642      	mov	r2, r8
 8002274:	fb02 f203 	mul.w	r2, r2, r3
 8002278:	464b      	mov	r3, r9
 800227a:	4621      	mov	r1, r4
 800227c:	fb01 f303 	mul.w	r3, r1, r3
 8002280:	4413      	add	r3, r2
 8002282:	4622      	mov	r2, r4
 8002284:	4641      	mov	r1, r8
 8002286:	fba2 1201 	umull	r1, r2, r2, r1
 800228a:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800228c:	460a      	mov	r2, r1
 800228e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002290:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002292:	4413      	add	r3, r2
 8002294:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002296:	e9d7 23e8 	ldrd	r2, r3, [r7, #928]	@ 0x3a0
 800229a:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 800229e:	4621      	mov	r1, r4
 80022a0:	1851      	adds	r1, r2, r1
 80022a2:	6139      	str	r1, [r7, #16]
 80022a4:	4629      	mov	r1, r5
 80022a6:	414b      	adcs	r3, r1
 80022a8:	617b      	str	r3, [r7, #20]
 80022aa:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80022ae:	e9c7 34e8 	strd	r3, r4, [r7, #928]	@ 0x3a0
          ir_sumsq  += (uint64_t)ir  * (uint64_t)ir;
 80022b2:	f8d7 3310 	ldr.w	r3, [r7, #784]	@ 0x310
 80022b6:	2200      	movs	r2, #0
 80022b8:	623b      	str	r3, [r7, #32]
 80022ba:	627a      	str	r2, [r7, #36]	@ 0x24
 80022bc:	f8d7 3310 	ldr.w	r3, [r7, #784]	@ 0x310
 80022c0:	2200      	movs	r2, #0
 80022c2:	61bb      	str	r3, [r7, #24]
 80022c4:	61fa      	str	r2, [r7, #28]
 80022c6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80022ca:	462b      	mov	r3, r5
 80022cc:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80022d0:	4642      	mov	r2, r8
 80022d2:	fb02 f203 	mul.w	r2, r2, r3
 80022d6:	464b      	mov	r3, r9
 80022d8:	4621      	mov	r1, r4
 80022da:	fb01 f303 	mul.w	r3, r1, r3
 80022de:	4413      	add	r3, r2
 80022e0:	4622      	mov	r2, r4
 80022e2:	4641      	mov	r1, r8
 80022e4:	fba2 ab01 	umull	sl, fp, r2, r1
 80022e8:	445b      	add	r3, fp
 80022ea:	469b      	mov	fp, r3
 80022ec:	e9d7 23e6 	ldrd	r2, r3, [r7, #920]	@ 0x398
 80022f0:	eb12 010a 	adds.w	r1, r2, sl
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	eb43 030b 	adc.w	r3, r3, fp
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002300:	e9c7 34e6 	strd	r3, r4, [r7, #920]	@ 0x398
          n++;
 8002304:	f8d7 3394 	ldr.w	r3, [r7, #916]	@ 0x394
 8002308:	3301      	adds	r3, #1
 800230a:	f8c7 3394 	str.w	r3, [r7, #916]	@ 0x394

          if (buf_n < 90) {
 800230e:	f897 338f 	ldrb.w	r3, [r7, #911]	@ 0x38f
 8002312:	2b59      	cmp	r3, #89	@ 0x59
 8002314:	d845      	bhi.n	80023a2 <main+0x3a6>
            ir_buf[buf_n] = ir;
 8002316:	f897 138f 	ldrb.w	r1, [r7, #911]	@ 0x38f
 800231a:	f8d7 2310 	ldr.w	r2, [r7, #784]	@ 0x310
 800231e:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 8002322:	f5a3 7360 	sub.w	r3, r3, #896	@ 0x380
 8002326:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            t_buf[buf_n]  = HAL_GetTick();
 800232a:	f897 438f 	ldrb.w	r4, [r7, #911]	@ 0x38f
 800232e:	f001 ff01 	bl	8004134 <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 8002338:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 800233c:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
            buf_n++;
 8002340:	f897 338f 	ldrb.w	r3, [r7, #911]	@ 0x38f
 8002344:	3301      	adds	r3, #1
 8002346:	f887 338f 	strb.w	r3, [r7, #911]	@ 0x38f
 800234a:	e02a      	b.n	80023a2 <main+0x3a6>
 800234c:	200002ec 	.word	0x200002ec
 8002350:	200002ed 	.word	0x200002ed
 8002354:	08009d84 	.word	0x08009d84
 8002358:	08009d88 	.word	0x08009d88
 800235c:	08009d90 	.word	0x08009d90
 8002360:	08009dac 	.word	0x08009dac
 8002364:	08009dd4 	.word	0x08009dd4
 8002368:	20000274 	.word	0x20000274
 800236c:	200002f0 	.word	0x200002f0
 8002370:	20000300 	.word	0x20000300
 8002374:	200002fc 	.word	0x200002fc
 8002378:	20000304 	.word	0x20000304
 800237c:	46ea6000 	.word	0x46ea6000
 8002380:	47d6d800 	.word	0x47d6d800
 8002384:	453b8000 	.word	0x453b8000
 8002388:	447a0000 	.word	0x447a0000
 800238c:	7f7fffff 	.word	0x7f7fffff
 8002390:	42dc0000 	.word	0x42dc0000
 8002394:	42480000 	.word	0x42480000
          }
        }
        else
        {
          read_fail++;
 8002398:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 800239c:	3301      	adds	r3, #1
 800239e:	f8c7 3390 	str.w	r3, [r7, #912]	@ 0x390
        }

        HAL_Delay(10);
 80023a2:	200a      	movs	r0, #10
 80023a4:	f001 fed2 	bl	800414c <HAL_Delay>
      for (int k = 0; k < 90; k++)
 80023a8:	f8d7 3388 	ldr.w	r3, [r7, #904]	@ 0x388
 80023ac:	3301      	adds	r3, #1
 80023ae:	f8c7 3388 	str.w	r3, [r7, #904]	@ 0x388
 80023b2:	f8d7 3388 	ldr.w	r3, [r7, #904]	@ 0x388
 80023b6:	2b59      	cmp	r3, #89	@ 0x59
 80023b8:	f77f af32 	ble.w	8002220 <main+0x224>
      }

      if (read_fail > 20) {
 80023bc:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 80023c0:	2b14      	cmp	r3, #20
 80023c2:	dd02      	ble.n	80023ca <main+0x3ce>
        frame_i2c_ok = false;
 80023c4:	2300      	movs	r3, #0
 80023c6:	f887 33bf 	strb.w	r3, [r7, #959]	@ 0x3bf
      }

      bool finger_ok = false;
 80023ca:	2300      	movs	r3, #0
 80023cc:	f887 3387 	strb.w	r3, [r7, #903]	@ 0x387
      float red_dc = 0.0f, ir_dc = 0.0f;
 80023d0:	f04f 0300 	mov.w	r3, #0
 80023d4:	f8c7 3340 	str.w	r3, [r7, #832]	@ 0x340
 80023d8:	f04f 0300 	mov.w	r3, #0
 80023dc:	f8c7 333c 	str.w	r3, [r7, #828]	@ 0x33c
      float red_ac = 0.0f, ir_ac = 0.0f;
 80023e0:	f04f 0300 	mov.w	r3, #0
 80023e4:	f8c7 3338 	str.w	r3, [r7, #824]	@ 0x338
 80023e8:	f04f 0300 	mov.w	r3, #0
 80023ec:	f8c7 3334 	str.w	r3, [r7, #820]	@ 0x334

      if (n >= 10)
 80023f0:	f8d7 3394 	ldr.w	r3, [r7, #916]	@ 0x394
 80023f4:	2b09      	cmp	r3, #9
 80023f6:	f340 819c 	ble.w	8002732 <main+0x736>
      {
        red_dc = (float)red_sum / (float)n;
 80023fa:	f8d7 33b0 	ldr.w	r3, [r7, #944]	@ 0x3b0
 80023fe:	ee07 3a90 	vmov	s15, r3
 8002402:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002406:	f8d7 3394 	ldr.w	r3, [r7, #916]	@ 0x394
 800240a:	ee07 3a90 	vmov	s15, r3
 800240e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002412:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002416:	edc7 7ad0 	vstr	s15, [r7, #832]	@ 0x340
        ir_dc  = (float)ir_sum  / (float)n;
 800241a:	f8d7 33ac 	ldr.w	r3, [r7, #940]	@ 0x3ac
 800241e:	ee07 3a90 	vmov	s15, r3
 8002422:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002426:	f8d7 3394 	ldr.w	r3, [r7, #916]	@ 0x394
 800242a:	ee07 3a90 	vmov	s15, r3
 800242e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002432:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002436:	edc7 7acf 	vstr	s15, [r7, #828]	@ 0x33c

        if (isfinite(ir_dc) && ir_dc >= IR_FINGER_THRESHOLD) {
 800243a:	edd7 7acf 	vldr	s15, [r7, #828]	@ 0x33c
 800243e:	eef0 7ae7 	vabs.f32	s15, s15
 8002442:	ed1f 7a2e 	vldr	s14, [pc, #-184]	@ 800238c <main+0x390>
 8002446:	eef4 7a47 	vcmp.f32	s15, s14
 800244a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800244e:	bf8c      	ite	hi
 8002450:	2301      	movhi	r3, #1
 8002452:	2300      	movls	r3, #0
 8002454:	b2db      	uxtb	r3, r3
 8002456:	f083 0301 	eor.w	r3, r3, #1
 800245a:	b2db      	uxtb	r3, r3
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00e      	beq.n	800247e <main+0x482>
 8002460:	edd7 7acf 	vldr	s15, [r7, #828]	@ 0x33c
 8002464:	ed1f 7a39 	vldr	s14, [pc, #-228]	@ 8002384 <main+0x388>
 8002468:	eef4 7ac7 	vcmpe.f32	s15, s14
 800246c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002470:	db05      	blt.n	800247e <main+0x482>
          finger_ok = true;
 8002472:	2301      	movs	r3, #1
 8002474:	f887 3387 	strb.w	r3, [r7, #903]	@ 0x387
          max_valid = true;
 8002478:	2301      	movs	r3, #1
 800247a:	f887 33b6 	strb.w	r3, [r7, #950]	@ 0x3b6
        }

        float red_ex2 = (float)red_sumsq / (float)n;
 800247e:	e9d7 01e8 	ldrd	r0, r1, [r7, #928]	@ 0x3a0
 8002482:	f7fe fc61 	bl	8000d48 <__aeabi_ul2f>
 8002486:	ee06 0a90 	vmov	s13, r0
 800248a:	f8d7 3394 	ldr.w	r3, [r7, #916]	@ 0x394
 800248e:	ee07 3a90 	vmov	s15, r3
 8002492:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002496:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800249a:	edc7 7acc 	vstr	s15, [r7, #816]	@ 0x330
        float ir_ex2  = (float)ir_sumsq  / (float)n;
 800249e:	e9d7 01e6 	ldrd	r0, r1, [r7, #920]	@ 0x398
 80024a2:	f7fe fc51 	bl	8000d48 <__aeabi_ul2f>
 80024a6:	ee06 0a90 	vmov	s13, r0
 80024aa:	f8d7 3394 	ldr.w	r3, [r7, #916]	@ 0x394
 80024ae:	ee07 3a90 	vmov	s15, r3
 80024b2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024ba:	edc7 7acb 	vstr	s15, [r7, #812]	@ 0x32c

        float red_var = red_ex2 - (red_dc * red_dc);
 80024be:	edd7 7ad0 	vldr	s15, [r7, #832]	@ 0x340
 80024c2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80024c6:	ed97 7acc 	vldr	s14, [r7, #816]	@ 0x330
 80024ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ce:	edc7 7ae0 	vstr	s15, [r7, #896]	@ 0x380
        float ir_var  = ir_ex2  - (ir_dc  * ir_dc);
 80024d2:	edd7 7acf 	vldr	s15, [r7, #828]	@ 0x33c
 80024d6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80024da:	ed97 7acb 	vldr	s14, [r7, #812]	@ 0x32c
 80024de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024e2:	edc7 7adf 	vstr	s15, [r7, #892]	@ 0x37c

        if (red_var < 0.0f) red_var = 0.0f;
 80024e6:	edd7 7ae0 	vldr	s15, [r7, #896]	@ 0x380
 80024ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024f2:	d503      	bpl.n	80024fc <main+0x500>
 80024f4:	f04f 0300 	mov.w	r3, #0
 80024f8:	f8c7 3380 	str.w	r3, [r7, #896]	@ 0x380
        if (ir_var  < 0.0f) ir_var  = 0.0f;
 80024fc:	edd7 7adf 	vldr	s15, [r7, #892]	@ 0x37c
 8002500:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002508:	d503      	bpl.n	8002512 <main+0x516>
 800250a:	f04f 0300 	mov.w	r3, #0
 800250e:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c

        red_ac = sqrtf(red_var);
 8002512:	ed97 0ae0 	vldr	s0, [r7, #896]	@ 0x380
 8002516:	f004 f987 	bl	8006828 <sqrtf>
 800251a:	ed87 0ace 	vstr	s0, [r7, #824]	@ 0x338
        ir_ac  = sqrtf(ir_var);
 800251e:	ed97 0adf 	vldr	s0, [r7, #892]	@ 0x37c
 8002522:	f004 f981 	bl	8006828 <sqrtf>
 8002526:	ed87 0acd 	vstr	s0, [r7, #820]	@ 0x334

        bool spo2_new_valid = true;
 800252a:	2301      	movs	r3, #1
 800252c:	f887 337b 	strb.w	r3, [r7, #891]	@ 0x37b
        if (!isfinite(red_dc) || !isfinite(ir_dc) || !isfinite(red_ac) || !isfinite(ir_ac)) spo2_new_valid = false;
 8002530:	edd7 7ad0 	vldr	s15, [r7, #832]	@ 0x340
 8002534:	eef0 7ae7 	vabs.f32	s15, s15
 8002538:	ed1f 7a6c 	vldr	s14, [pc, #-432]	@ 800238c <main+0x390>
 800253c:	eef4 7a47 	vcmp.f32	s15, s14
 8002540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002544:	d820      	bhi.n	8002588 <main+0x58c>
 8002546:	edd7 7acf 	vldr	s15, [r7, #828]	@ 0x33c
 800254a:	eef0 7ae7 	vabs.f32	s15, s15
 800254e:	ed1f 7a71 	vldr	s14, [pc, #-452]	@ 800238c <main+0x390>
 8002552:	eef4 7a47 	vcmp.f32	s15, s14
 8002556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800255a:	d815      	bhi.n	8002588 <main+0x58c>
 800255c:	edd7 7ace 	vldr	s15, [r7, #824]	@ 0x338
 8002560:	eef0 7ae7 	vabs.f32	s15, s15
 8002564:	ed1f 7a77 	vldr	s14, [pc, #-476]	@ 800238c <main+0x390>
 8002568:	eef4 7a47 	vcmp.f32	s15, s14
 800256c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002570:	d80a      	bhi.n	8002588 <main+0x58c>
 8002572:	edd7 7acd 	vldr	s15, [r7, #820]	@ 0x334
 8002576:	eef0 7ae7 	vabs.f32	s15, s15
 800257a:	ed1f 7a7c 	vldr	s14, [pc, #-496]	@ 800238c <main+0x390>
 800257e:	eef4 7a47 	vcmp.f32	s15, s14
 8002582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002586:	d902      	bls.n	800258e <main+0x592>
 8002588:	2300      	movs	r3, #0
 800258a:	f887 337b 	strb.w	r3, [r7, #891]	@ 0x37b
        if (red_dc < SPO2_MIN_DC || ir_dc < SPO2_MIN_DC) spo2_new_valid = false;
 800258e:	edd7 7ad0 	vldr	s15, [r7, #832]	@ 0x340
 8002592:	ed1f 7a83 	vldr	s14, [pc, #-524]	@ 8002388 <main+0x38c>
 8002596:	eef4 7ac7 	vcmpe.f32	s15, s14
 800259a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800259e:	d408      	bmi.n	80025b2 <main+0x5b6>
 80025a0:	edd7 7acf 	vldr	s15, [r7, #828]	@ 0x33c
 80025a4:	ed1f 7a88 	vldr	s14, [pc, #-544]	@ 8002388 <main+0x38c>
 80025a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025b0:	d502      	bpl.n	80025b8 <main+0x5bc>
 80025b2:	2300      	movs	r3, #0
 80025b4:	f887 337b 	strb.w	r3, [r7, #891]	@ 0x37b
        if (red_ac < SPO2_MIN_AC || ir_ac < SPO2_MIN_AC) spo2_new_valid = false;
 80025b8:	edd7 7ace 	vldr	s15, [r7, #824]	@ 0x338
 80025bc:	ed1f 7a8b 	vldr	s14, [pc, #-556]	@ 8002394 <main+0x398>
 80025c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c8:	d408      	bmi.n	80025dc <main+0x5e0>
 80025ca:	edd7 7acd 	vldr	s15, [r7, #820]	@ 0x334
 80025ce:	ed1f 7a8f 	vldr	s14, [pc, #-572]	@ 8002394 <main+0x398>
 80025d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025da:	d502      	bpl.n	80025e2 <main+0x5e6>
 80025dc:	2300      	movs	r3, #0
 80025de:	f887 337b 	strb.w	r3, [r7, #891]	@ 0x37b
        if (!max_valid) spo2_new_valid = false;
 80025e2:	f897 33b6 	ldrb.w	r3, [r7, #950]	@ 0x3b6
 80025e6:	f083 0301 	eor.w	r3, r3, #1
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d002      	beq.n	80025f6 <main+0x5fa>
 80025f0:	2300      	movs	r3, #0
 80025f2:	f887 337b 	strb.w	r3, [r7, #891]	@ 0x37b

        if (spo2_new_valid)
 80025f6:	f897 337b 	ldrb.w	r3, [r7, #891]	@ 0x37b
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	f000 8099 	beq.w	8002732 <main+0x736>
        {
          float r_red = red_ac / red_dc;
 8002600:	edd7 6ace 	vldr	s13, [r7, #824]	@ 0x338
 8002604:	ed97 7ad0 	vldr	s14, [r7, #832]	@ 0x340
 8002608:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800260c:	edc7 7aca 	vstr	s15, [r7, #808]	@ 0x328
          float r_ir  = ir_ac  / ir_dc;
 8002610:	edd7 6acd 	vldr	s13, [r7, #820]	@ 0x334
 8002614:	ed97 7acf 	vldr	s14, [r7, #828]	@ 0x33c
 8002618:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800261c:	edc7 7ac9 	vstr	s15, [r7, #804]	@ 0x324

          if (!isfinite(r_red) || !isfinite(r_ir) || r_ir <= 0.0f) {
 8002620:	edd7 7aca 	vldr	s15, [r7, #808]	@ 0x328
 8002624:	eef0 7ae7 	vabs.f32	s15, s15
 8002628:	ed1f 7aa8 	vldr	s14, [pc, #-672]	@ 800238c <main+0x390>
 800262c:	eef4 7a47 	vcmp.f32	s15, s14
 8002630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002634:	d811      	bhi.n	800265a <main+0x65e>
 8002636:	edd7 7ac9 	vldr	s15, [r7, #804]	@ 0x324
 800263a:	eef0 7ae7 	vabs.f32	s15, s15
 800263e:	ed1f 7aad 	vldr	s14, [pc, #-692]	@ 800238c <main+0x390>
 8002642:	eef4 7a47 	vcmp.f32	s15, s14
 8002646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800264a:	d806      	bhi.n	800265a <main+0x65e>
 800264c:	edd7 7ac9 	vldr	s15, [r7, #804]	@ 0x324
 8002650:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002658:	d803      	bhi.n	8002662 <main+0x666>
            spo2_new_valid = false;
 800265a:	2300      	movs	r3, #0
 800265c:	f887 337b 	strb.w	r3, [r7, #891]	@ 0x37b
 8002660:	e067      	b.n	8002732 <main+0x736>
          } else {
            float R = r_red / r_ir;
 8002662:	edd7 6aca 	vldr	s13, [r7, #808]	@ 0x328
 8002666:	ed97 7ac9 	vldr	s14, [r7, #804]	@ 0x324
 800266a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800266e:	edc7 7ac8 	vstr	s15, [r7, #800]	@ 0x320
            if (!isfinite(R) || R <= 0.0f) {
 8002672:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 8002676:	eef0 7ae7 	vabs.f32	s15, s15
 800267a:	ed1f 7abc 	vldr	s14, [pc, #-752]	@ 800238c <main+0x390>
 800267e:	eef4 7a47 	vcmp.f32	s15, s14
 8002682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002686:	d806      	bhi.n	8002696 <main+0x69a>
 8002688:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 800268c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002694:	d803      	bhi.n	800269e <main+0x6a2>
              spo2_new_valid = false;
 8002696:	2300      	movs	r3, #0
 8002698:	f887 337b 	strb.w	r3, [r7, #891]	@ 0x37b
 800269c:	e049      	b.n	8002732 <main+0x736>
            } else {
              float spo2 = SPO2_A - (SPO2_B * R);
 800269e:	edd7 7ac8 	vldr	s15, [r7, #800]	@ 0x320
 80026a2:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80026a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026aa:	ed1f 7ac7 	vldr	s14, [pc, #-796]	@ 8002390 <main+0x394>
 80026ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026b2:	edc7 7add 	vstr	s15, [r7, #884]	@ 0x374

              if (spo2 < SPO2_MIN) spo2 = SPO2_MIN;
 80026b6:	edd7 7add 	vldr	s15, [r7, #884]	@ 0x374
 80026ba:	ed1f 7aca 	vldr	s14, [pc, #-808]	@ 8002394 <main+0x398>
 80026be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c6:	d502      	bpl.n	80026ce <main+0x6d2>
 80026c8:	4b77      	ldr	r3, [pc, #476]	@ (80028a8 <main+0x8ac>)
 80026ca:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374
              if (spo2 > SPO2_MAX) spo2 = SPO2_MAX;
 80026ce:	edd7 7add 	vldr	s15, [r7, #884]	@ 0x374
 80026d2:	ed9f 7a76 	vldr	s14, [pc, #472]	@ 80028ac <main+0x8b0>
 80026d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026de:	dd02      	ble.n	80026e6 <main+0x6ea>
 80026e0:	4b73      	ldr	r3, [pc, #460]	@ (80028b0 <main+0x8b4>)
 80026e2:	f8c7 3374 	str.w	r3, [r7, #884]	@ 0x374

              float diff = spo2 - last_spo2;
 80026e6:	4b73      	ldr	r3, [pc, #460]	@ (80028b4 <main+0x8b8>)
 80026e8:	edd3 7a00 	vldr	s15, [r3]
 80026ec:	ed97 7add 	vldr	s14, [r7, #884]	@ 0x374
 80026f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026f4:	edc7 7adc 	vstr	s15, [r7, #880]	@ 0x370
              if (diff < 0) diff = -diff;
 80026f8:	edd7 7adc 	vldr	s15, [r7, #880]	@ 0x370
 80026fc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002704:	d505      	bpl.n	8002712 <main+0x716>
 8002706:	edd7 7adc 	vldr	s15, [r7, #880]	@ 0x370
 800270a:	eef1 7a67 	vneg.f32	s15, s15
 800270e:	edc7 7adc 	vstr	s15, [r7, #880]	@ 0x370

              if (diff <= SPO2_SPIKE_REJECT_PCT) {
 8002712:	edd7 7adc 	vldr	s15, [r7, #880]	@ 0x370
 8002716:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 800271a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800271e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002722:	d803      	bhi.n	800272c <main+0x730>
                last_spo2 = spo2;
 8002724:	4a63      	ldr	r2, [pc, #396]	@ (80028b4 <main+0x8b8>)
 8002726:	f8d7 3374 	ldr.w	r3, [r7, #884]	@ 0x374
 800272a:	6013      	str	r3, [r2, #0]
              }
              spo2_frame_ok = true;
 800272c:	2301      	movs	r3, #1
 800272e:	f887 33b5 	strb.w	r3, [r7, #949]	@ 0x3b5
          }
        }
      }

      /* ===== NEW: set signal_ok ONCE per frame ===== */
      bool stream_ok = (finger_ok && frame_i2c_ok && (read_fail <= 20));
 8002732:	f897 3387 	ldrb.w	r3, [r7, #903]	@ 0x387
 8002736:	2b00      	cmp	r3, #0
 8002738:	d009      	beq.n	800274e <main+0x752>
 800273a:	f897 33bf 	ldrb.w	r3, [r7, #959]	@ 0x3bf
 800273e:	2b00      	cmp	r3, #0
 8002740:	d005      	beq.n	800274e <main+0x752>
 8002742:	f8d7 3390 	ldr.w	r3, [r7, #912]	@ 0x390
 8002746:	2b14      	cmp	r3, #20
 8002748:	dc01      	bgt.n	800274e <main+0x752>
 800274a:	2301      	movs	r3, #1
 800274c:	e000      	b.n	8002750 <main+0x754>
 800274e:	2300      	movs	r3, #0
 8002750:	f887 331f 	strb.w	r3, [r7, #799]	@ 0x31f
 8002754:	f897 331f 	ldrb.w	r3, [r7, #799]	@ 0x31f
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	f887 331f 	strb.w	r3, [r7, #799]	@ 0x31f
      HR_SetSignalOK(&g_hr, stream_ok);
 8002760:	f897 331f 	ldrb.w	r3, [r7, #799]	@ 0x31f
 8002764:	4619      	mov	r1, r3
 8002766:	4854      	ldr	r0, [pc, #336]	@ (80028b8 <main+0x8bc>)
 8002768:	f000 fc1a 	bl	8002fa0 <HR_SetSignalOK>

      /* ===== NEW: feed HR/HRV/Resp ONLY when stream_ok ===== */
      if (stream_ok)
 800276c:	f897 331f 	ldrb.w	r3, [r7, #799]	@ 0x31f
 8002770:	2b00      	cmp	r3, #0
 8002772:	d022      	beq.n	80027ba <main+0x7be>
      {
        for (uint8_t k = 0; k < buf_n; k++) {
 8002774:	2300      	movs	r3, #0
 8002776:	f887 336f 	strb.w	r3, [r7, #879]	@ 0x36f
 800277a:	e018      	b.n	80027ae <main+0x7b2>
          HR_ProcessSample(&g_hr, (uint32_t)ir_buf[k], (uint32_t)t_buf[k]);
 800277c:	f897 236f 	ldrb.w	r2, [r7, #879]	@ 0x36f
 8002780:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 8002784:	f5a3 7360 	sub.w	r3, r3, #896	@ 0x380
 8002788:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800278c:	f897 236f 	ldrb.w	r2, [r7, #879]	@ 0x36f
 8002790:	f507 7370 	add.w	r3, r7, #960	@ 0x3c0
 8002794:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 8002798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800279c:	461a      	mov	r2, r3
 800279e:	4846      	ldr	r0, [pc, #280]	@ (80028b8 <main+0x8bc>)
 80027a0:	f000 fce0 	bl	8003164 <HR_ProcessSample>
        for (uint8_t k = 0; k < buf_n; k++) {
 80027a4:	f897 336f 	ldrb.w	r3, [r7, #879]	@ 0x36f
 80027a8:	3301      	adds	r3, #1
 80027aa:	f887 336f 	strb.w	r3, [r7, #879]	@ 0x36f
 80027ae:	f897 236f 	ldrb.w	r2, [r7, #879]	@ 0x36f
 80027b2:	f897 338f 	ldrb.w	r3, [r7, #911]	@ 0x38f
 80027b6:	429a      	cmp	r2, r3
 80027b8:	d3e0      	bcc.n	800277c <main+0x780>
        }
      }

      if (max_valid && spo2_frame_ok) {
 80027ba:	f897 33b6 	ldrb.w	r3, [r7, #950]	@ 0x3b6
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d007      	beq.n	80027d2 <main+0x7d6>
 80027c2:	f897 33b5 	ldrb.w	r3, [r7, #949]	@ 0x3b5
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d003      	beq.n	80027d2 <main+0x7d6>
        spo2_fail_streak = 0;
 80027ca:	4a3c      	ldr	r2, [pc, #240]	@ (80028bc <main+0x8c0>)
 80027cc:	2300      	movs	r3, #0
 80027ce:	6013      	str	r3, [r2, #0]
 80027d0:	e017      	b.n	8002802 <main+0x806>
      } else if (max_valid) {
 80027d2:	f897 33b6 	ldrb.w	r3, [r7, #950]	@ 0x3b6
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d005      	beq.n	80027e6 <main+0x7ea>
        spo2_fail_streak++;
 80027da:	4b38      	ldr	r3, [pc, #224]	@ (80028bc <main+0x8c0>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	1c5a      	adds	r2, r3, #1
 80027e0:	4b36      	ldr	r3, [pc, #216]	@ (80028bc <main+0x8c0>)
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	e00d      	b.n	8002802 <main+0x806>
      } else {
        spo2_fail_streak = 0;
 80027e6:	4a35      	ldr	r2, [pc, #212]	@ (80028bc <main+0x8c0>)
 80027e8:	2300      	movs	r3, #0
 80027ea:	6013      	str	r3, [r2, #0]
 80027ec:	e009      	b.n	8002802 <main+0x806>
      }
    }
    else
    {
      frame_i2c_ok = false;
 80027ee:	2300      	movs	r3, #0
 80027f0:	f887 33bf 	strb.w	r3, [r7, #959]	@ 0x3bf
      spo2_fail_streak = 0;
 80027f4:	4a31      	ldr	r2, [pc, #196]	@ (80028bc <main+0x8c0>)
 80027f6:	2300      	movs	r3, #0
 80027f8:	6013      	str	r3, [r2, #0]
      HR_SetSignalOK(&g_hr, false);
 80027fa:	2100      	movs	r1, #0
 80027fc:	482e      	ldr	r0, [pc, #184]	@ (80028b8 <main+0x8bc>)
 80027fe:	f000 fbcf 	bl	8002fa0 <HR_SetSignalOK>
    }

    if (frame_i2c_ok) {
 8002802:	f897 33bf 	ldrb.w	r3, [r7, #959]	@ 0x3bf
 8002806:	2b00      	cmp	r3, #0
 8002808:	d003      	beq.n	8002812 <main+0x816>
      i2c_fail_streak = 0;
 800280a:	4a2d      	ldr	r2, [pc, #180]	@ (80028c0 <main+0x8c4>)
 800280c:	2300      	movs	r3, #0
 800280e:	6013      	str	r3, [r2, #0]
 8002810:	e004      	b.n	800281c <main+0x820>
    } else {
      i2c_fail_streak++;
 8002812:	4b2b      	ldr	r3, [pc, #172]	@ (80028c0 <main+0x8c4>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	1c5a      	adds	r2, r3, #1
 8002818:	4b29      	ldr	r3, [pc, #164]	@ (80028c0 <main+0x8c4>)
 800281a:	601a      	str	r2, [r3, #0]
    }

    now = HAL_GetTick();
 800281c:	f001 fc8a 	bl	8004134 <HAL_GetTick>
 8002820:	f8c7 0348 	str.w	r0, [r7, #840]	@ 0x348

    bool valid_frame = (bmp_valid && max_valid && (i2c_fail_streak == 0) &&
 8002824:	f897 3347 	ldrb.w	r3, [r7, #839]	@ 0x347
 8002828:	2b00      	cmp	r3, #0
 800282a:	d00d      	beq.n	8002848 <main+0x84c>
 800282c:	f897 33b6 	ldrb.w	r3, [r7, #950]	@ 0x3b6
 8002830:	2b00      	cmp	r3, #0
 8002832:	d009      	beq.n	8002848 <main+0x84c>
 8002834:	4b22      	ldr	r3, [pc, #136]	@ (80028c0 <main+0x8c4>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d105      	bne.n	8002848 <main+0x84c>
                        (spo2_fail_streak < SPO2_FAIL_STREAK_FORCE_LOST));
 800283c:	4b1f      	ldr	r3, [pc, #124]	@ (80028bc <main+0x8c0>)
 800283e:	681b      	ldr	r3, [r3, #0]
    bool valid_frame = (bmp_valid && max_valid && (i2c_fail_streak == 0) &&
 8002840:	2b02      	cmp	r3, #2
 8002842:	d801      	bhi.n	8002848 <main+0x84c>
 8002844:	2301      	movs	r3, #1
 8002846:	e000      	b.n	800284a <main+0x84e>
 8002848:	2300      	movs	r3, #0
 800284a:	f887 331e 	strb.w	r3, [r7, #798]	@ 0x31e
 800284e:	f897 331e 	ldrb.w	r3, [r7, #798]	@ 0x31e
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	f887 331e 	strb.w	r3, [r7, #798]	@ 0x31e

    if (valid_frame)
 800285a:	f897 331e 	ldrb.w	r3, [r7, #798]	@ 0x31e
 800285e:	2b00      	cmp	r3, #0
 8002860:	f000 8159 	beq.w	8002b16 <main+0xb1a>
    {
      last_good_ms = now;
 8002864:	4a17      	ldr	r2, [pc, #92]	@ (80028c4 <main+0x8c8>)
 8002866:	f8d7 3348 	ldr.w	r3, [r7, #840]	@ 0x348
 800286a:	6013      	str	r3, [r2, #0]
      last_alt = (isfinite(altitude) && altitude != 0.0f) ? altitude : 1.0f;
 800286c:	edd7 7aee 	vldr	s15, [r7, #952]	@ 0x3b8
 8002870:	eef0 7ae7 	vabs.f32	s15, s15
 8002874:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80028c8 <main+0x8cc>
 8002878:	eef4 7a47 	vcmp.f32	s15, s14
 800287c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002880:	bf8c      	ite	hi
 8002882:	2301      	movhi	r3, #1
 8002884:	2300      	movls	r3, #0
 8002886:	b2db      	uxtb	r3, r3
 8002888:	f083 0301 	eor.w	r3, r3, #1
 800288c:	b2db      	uxtb	r3, r3
 800288e:	2b00      	cmp	r3, #0
 8002890:	d01c      	beq.n	80028cc <main+0x8d0>
 8002892:	edd7 7aee 	vldr	s15, [r7, #952]	@ 0x3b8
 8002896:	eef5 7a40 	vcmp.f32	s15, #0.0
 800289a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800289e:	d015      	beq.n	80028cc <main+0x8d0>
 80028a0:	f8d7 23b8 	ldr.w	r2, [r7, #952]	@ 0x3b8
 80028a4:	e014      	b.n	80028d0 <main+0x8d4>
 80028a6:	bf00      	nop
 80028a8:	42480000 	.word	0x42480000
 80028ac:	42c80000 	.word	0x42c80000
 80028b0:	42c80000 	.word	0x42c80000
 80028b4:	20000004 	.word	0x20000004
 80028b8:	20000274 	.word	0x20000274
 80028bc:	200002f8 	.word	0x200002f8
 80028c0:	200002f4 	.word	0x200002f4
 80028c4:	200002f0 	.word	0x200002f0
 80028c8:	7f7fffff 	.word	0x7f7fffff
 80028cc:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80028d0:	4baf      	ldr	r3, [pc, #700]	@ (8002b90 <main+0xb94>)
 80028d2:	601a      	str	r2, [r3, #0]

      if (HR_HasValid(&g_hr)) {
 80028d4:	48af      	ldr	r0, [pc, #700]	@ (8002b94 <main+0xb98>)
 80028d6:	f000 fbbd 	bl	8003054 <HR_HasValid>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d04e      	beq.n	800297e <main+0x982>
        float bpm = HR_GetBPM(&g_hr);
 80028e0:	48ac      	ldr	r0, [pc, #688]	@ (8002b94 <main+0xb98>)
 80028e2:	f000 fbcf 	bl	8003084 <HR_GetBPM>
 80028e6:	ed87 0ada 	vstr	s0, [r7, #872]	@ 0x368
        if (bpm < 30.0f) bpm = 30.0f;
 80028ea:	edd7 7ada 	vldr	s15, [r7, #872]	@ 0x368
 80028ee:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80028f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028fa:	d502      	bpl.n	8002902 <main+0x906>
 80028fc:	4ba6      	ldr	r3, [pc, #664]	@ (8002b98 <main+0xb9c>)
 80028fe:	f8c7 3368 	str.w	r3, [r7, #872]	@ 0x368
        if (bpm > 220.0f) bpm = 220.0f;
 8002902:	edd7 7ada 	vldr	s15, [r7, #872]	@ 0x368
 8002906:	ed9f 7aa5 	vldr	s14, [pc, #660]	@ 8002b9c <main+0xba0>
 800290a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800290e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002912:	dd02      	ble.n	800291a <main+0x91e>
 8002914:	4ba2      	ldr	r3, [pc, #648]	@ (8002ba0 <main+0xba4>)
 8002916:	f8c7 3368 	str.w	r3, [r7, #872]	@ 0x368

        int new_hr = (int)(bpm + 0.5f);
 800291a:	edd7 7ada 	vldr	s15, [r7, #872]	@ 0x368
 800291e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002922:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002926:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800292a:	ee17 3a90 	vmov	r3, s15
 800292e:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
        if (new_hr < 30) new_hr = 30;
 8002932:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 8002936:	2b1d      	cmp	r3, #29
 8002938:	dc02      	bgt.n	8002940 <main+0x944>
 800293a:	231e      	movs	r3, #30
 800293c:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364
        if (new_hr > 220) new_hr = 220;
 8002940:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 8002944:	2bdc      	cmp	r3, #220	@ 0xdc
 8002946:	dd02      	ble.n	800294e <main+0x952>
 8002948:	23dc      	movs	r3, #220	@ 0xdc
 800294a:	f8c7 3364 	str.w	r3, [r7, #868]	@ 0x364

        int diff = new_hr - last_hr;
 800294e:	4b95      	ldr	r3, [pc, #596]	@ (8002ba4 <main+0xba8>)
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 8002956:	1a9b      	subs	r3, r3, r2
 8002958:	f8c7 3360 	str.w	r3, [r7, #864]	@ 0x360
        if (diff < 0) diff = -diff;
 800295c:	f8d7 3360 	ldr.w	r3, [r7, #864]	@ 0x360
 8002960:	2b00      	cmp	r3, #0
 8002962:	da04      	bge.n	800296e <main+0x972>
 8002964:	f8d7 3360 	ldr.w	r3, [r7, #864]	@ 0x360
 8002968:	425b      	negs	r3, r3
 800296a:	f8c7 3360 	str.w	r3, [r7, #864]	@ 0x360

        if (diff <= 15) last_hr = new_hr;
 800296e:	f8d7 3360 	ldr.w	r3, [r7, #864]	@ 0x360
 8002972:	2b0f      	cmp	r3, #15
 8002974:	dc03      	bgt.n	800297e <main+0x982>
 8002976:	4a8b      	ldr	r2, [pc, #556]	@ (8002ba4 <main+0xba8>)
 8002978:	f8d7 3364 	ldr.w	r3, [r7, #868]	@ 0x364
 800297c:	6013      	str	r3, [r2, #0]
      }

      if (RESP_HasValid(&g_hr)) {
 800297e:	4885      	ldr	r0, [pc, #532]	@ (8002b94 <main+0xb98>)
 8002980:	f000 fbc2 	bl	8003108 <RESP_HasValid>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d059      	beq.n	8002a3e <main+0xa42>
        float rbpm = RESP_GetBPM(&g_hr);
 800298a:	4882      	ldr	r0, [pc, #520]	@ (8002b94 <main+0xb98>)
 800298c:	f000 fbd4 	bl	8003138 <RESP_GetBPM>
 8002990:	ed87 0ad7 	vstr	s0, [r7, #860]	@ 0x35c

        if (!isfinite(rbpm) || rbpm < RESP_MIN_BPM) rbpm = RESP_MIN_BPM;
 8002994:	edd7 7ad7 	vldr	s15, [r7, #860]	@ 0x35c
 8002998:	eef0 7ae7 	vabs.f32	s15, s15
 800299c:	ed9f 7a82 	vldr	s14, [pc, #520]	@ 8002ba8 <main+0xbac>
 80029a0:	eef4 7a47 	vcmp.f32	s15, s14
 80029a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a8:	d808      	bhi.n	80029bc <main+0x9c0>
 80029aa:	edd7 7ad7 	vldr	s15, [r7, #860]	@ 0x35c
 80029ae:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 80029b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ba:	d502      	bpl.n	80029c2 <main+0x9c6>
 80029bc:	4b7b      	ldr	r3, [pc, #492]	@ (8002bac <main+0xbb0>)
 80029be:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c
        if (rbpm > RESP_MAX_BPM) rbpm = RESP_MAX_BPM;
 80029c2:	edd7 7ad7 	vldr	s15, [r7, #860]	@ 0x35c
 80029c6:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80029ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029d2:	dd02      	ble.n	80029da <main+0x9de>
 80029d4:	4b70      	ldr	r3, [pc, #448]	@ (8002b98 <main+0xb9c>)
 80029d6:	f8c7 335c 	str.w	r3, [r7, #860]	@ 0x35c

        int new_resp = (int)(rbpm + 0.5f);
 80029da:	edd7 7ad7 	vldr	s15, [r7, #860]	@ 0x35c
 80029de:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80029e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80029e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80029ea:	ee17 3a90 	vmov	r3, s15
 80029ee:	f8c7 3358 	str.w	r3, [r7, #856]	@ 0x358
        if (new_resp < (int)RESP_MIN_BPM) new_resp = (int)RESP_MIN_BPM;
 80029f2:	f8d7 3358 	ldr.w	r3, [r7, #856]	@ 0x358
 80029f6:	2b05      	cmp	r3, #5
 80029f8:	dc02      	bgt.n	8002a00 <main+0xa04>
 80029fa:	2306      	movs	r3, #6
 80029fc:	f8c7 3358 	str.w	r3, [r7, #856]	@ 0x358
        if (new_resp > (int)RESP_MAX_BPM) new_resp = (int)RESP_MAX_BPM;
 8002a00:	f8d7 3358 	ldr.w	r3, [r7, #856]	@ 0x358
 8002a04:	2b1e      	cmp	r3, #30
 8002a06:	dd02      	ble.n	8002a0e <main+0xa12>
 8002a08:	231e      	movs	r3, #30
 8002a0a:	f8c7 3358 	str.w	r3, [r7, #856]	@ 0x358

        int rdiff = new_resp - last_resp;
 8002a0e:	4b68      	ldr	r3, [pc, #416]	@ (8002bb0 <main+0xbb4>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	f8d7 3358 	ldr.w	r3, [r7, #856]	@ 0x358
 8002a16:	1a9b      	subs	r3, r3, r2
 8002a18:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354
        if (rdiff < 0) rdiff = -rdiff;
 8002a1c:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	da04      	bge.n	8002a2e <main+0xa32>
 8002a24:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8002a28:	425b      	negs	r3, r3
 8002a2a:	f8c7 3354 	str.w	r3, [r7, #852]	@ 0x354

        if (rdiff <= RESP_SPIKE_REJECT_BPM) last_resp = new_resp;
 8002a2e:	f8d7 3354 	ldr.w	r3, [r7, #852]	@ 0x354
 8002a32:	2b06      	cmp	r3, #6
 8002a34:	dc03      	bgt.n	8002a3e <main+0xa42>
 8002a36:	4a5e      	ldr	r2, [pc, #376]	@ (8002bb0 <main+0xbb4>)
 8002a38:	f8d7 3358 	ldr.w	r3, [r7, #856]	@ 0x358
 8002a3c:	6013      	str	r3, [r2, #0]
      }

      if (HRV_HasValid(&g_hr)) {
 8002a3e:	4855      	ldr	r0, [pc, #340]	@ (8002b94 <main+0xb98>)
 8002a40:	f000 fb35 	bl	80030ae <HRV_HasValid>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d03b      	beq.n	8002ac2 <main+0xac6>
        float rmssd = HRV_GetRMSSD(&g_hr);
 8002a4a:	4852      	ldr	r0, [pc, #328]	@ (8002b94 <main+0xb98>)
 8002a4c:	f000 fb47 	bl	80030de <HRV_GetRMSSD>
 8002a50:	ed87 0ad4 	vstr	s0, [r7, #848]	@ 0x350

        if (!isfinite(rmssd) || rmssd < 1.0f) rmssd = 1.0f;
 8002a54:	edd7 7ad4 	vldr	s15, [r7, #848]	@ 0x350
 8002a58:	eef0 7ae7 	vabs.f32	s15, s15
 8002a5c:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8002ba8 <main+0xbac>
 8002a60:	eef4 7a47 	vcmp.f32	s15, s14
 8002a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a68:	d808      	bhi.n	8002a7c <main+0xa80>
 8002a6a:	edd7 7ad4 	vldr	s15, [r7, #848]	@ 0x350
 8002a6e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002a72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a7a:	d503      	bpl.n	8002a84 <main+0xa88>
 8002a7c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002a80:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350
        if (rmssd > 300.0f) rmssd = 300.0f;
 8002a84:	edd7 7ad4 	vldr	s15, [r7, #848]	@ 0x350
 8002a88:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8002bb4 <main+0xbb8>
 8002a8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a94:	dd02      	ble.n	8002a9c <main+0xaa0>
 8002a96:	4b48      	ldr	r3, [pc, #288]	@ (8002bb8 <main+0xbbc>)
 8002a98:	f8c7 3350 	str.w	r3, [r7, #848]	@ 0x350

        last_hrv = (int)(rmssd + 0.5f);
 8002a9c:	edd7 7ad4 	vldr	s15, [r7, #848]	@ 0x350
 8002aa0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002aa4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002aa8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002aac:	ee17 2a90 	vmov	r2, s15
 8002ab0:	4b42      	ldr	r3, [pc, #264]	@ (8002bbc <main+0xbc0>)
 8002ab2:	601a      	str	r2, [r3, #0]
        if (last_hrv < 1) last_hrv = 1;
 8002ab4:	4b41      	ldr	r3, [pc, #260]	@ (8002bbc <main+0xbc0>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	dc02      	bgt.n	8002ac2 <main+0xac6>
 8002abc:	4a3f      	ldr	r2, [pc, #252]	@ (8002bbc <main+0xbc0>)
 8002abe:	2301      	movs	r3, #1
 8002ac0:	6013      	str	r3, [r2, #0]
      }

      printf("%lu,%.1f,%d,%d,%d,%.1f\r\n",
 8002ac2:	4b3f      	ldr	r3, [pc, #252]	@ (8002bc0 <main+0xbc4>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	607b      	str	r3, [r7, #4]
 8002ac8:	4b3e      	ldr	r3, [pc, #248]	@ (8002bc4 <main+0xbc8>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7fd fd43 	bl	8000558 <__aeabi_f2d>
 8002ad2:	4680      	mov	r8, r0
 8002ad4:	4689      	mov	r9, r1
 8002ad6:	4b33      	ldr	r3, [pc, #204]	@ (8002ba4 <main+0xba8>)
 8002ad8:	681e      	ldr	r6, [r3, #0]
 8002ada:	4b35      	ldr	r3, [pc, #212]	@ (8002bb0 <main+0xbb4>)
 8002adc:	681d      	ldr	r5, [r3, #0]
 8002ade:	4b37      	ldr	r3, [pc, #220]	@ (8002bbc <main+0xbc0>)
 8002ae0:	681c      	ldr	r4, [r3, #0]
 8002ae2:	4b2b      	ldr	r3, [pc, #172]	@ (8002b90 <main+0xb94>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7fd fd36 	bl	8000558 <__aeabi_f2d>
 8002aec:	4602      	mov	r2, r0
 8002aee:	460b      	mov	r3, r1
 8002af0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002af4:	9402      	str	r4, [sp, #8]
 8002af6:	9501      	str	r5, [sp, #4]
 8002af8:	9600      	str	r6, [sp, #0]
 8002afa:	4642      	mov	r2, r8
 8002afc:	464b      	mov	r3, r9
 8002afe:	6879      	ldr	r1, [r7, #4]
 8002b00:	4831      	ldr	r0, [pc, #196]	@ (8002bc8 <main+0xbcc>)
 8002b02:	f004 ff37 	bl	8007974 <iprintf>
             (unsigned long)ts, last_spo2, last_hr, last_resp, last_hrv, last_alt);

      OLED_ShowData(ts, false);
 8002b06:	4b2e      	ldr	r3, [pc, #184]	@ (8002bc0 <main+0xbc4>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff f9a9 	bl	8001e64 <OLED_ShowData>
 8002b12:	f7ff badc 	b.w	80020ce <main+0xd2>
    }
    else
    {
      bool force_lost = (i2c_fail_streak >= I2C_FAIL_STREAK_FORCE_LOST) ||
 8002b16:	4b2d      	ldr	r3, [pc, #180]	@ (8002bcc <main+0xbd0>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d803      	bhi.n	8002b26 <main+0xb2a>
                        (spo2_fail_streak >= SPO2_FAIL_STREAK_FORCE_LOST);
 8002b1e:	4b2c      	ldr	r3, [pc, #176]	@ (8002bd0 <main+0xbd4>)
 8002b20:	681b      	ldr	r3, [r3, #0]
      bool force_lost = (i2c_fail_streak >= I2C_FAIL_STREAK_FORCE_LOST) ||
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d901      	bls.n	8002b2a <main+0xb2e>
 8002b26:	2301      	movs	r3, #1
 8002b28:	e000      	b.n	8002b2c <main+0xb30>
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	f887 331d 	strb.w	r3, [r7, #797]	@ 0x31d
 8002b30:	f897 331d 	ldrb.w	r3, [r7, #797]	@ 0x31d
 8002b34:	f003 0301 	and.w	r3, r3, #1
 8002b38:	f887 331d 	strb.w	r3, [r7, #797]	@ 0x31d

      bool timeout_lost = (last_good_ms == 0) ||
 8002b3c:	4b25      	ldr	r3, [pc, #148]	@ (8002bd4 <main+0xbd8>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d008      	beq.n	8002b56 <main+0xb5a>
                          ((now - last_good_ms) >= SIGNAL_LOST_DEBOUNCE_MS);
 8002b44:	4b23      	ldr	r3, [pc, #140]	@ (8002bd4 <main+0xbd8>)
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	f8d7 3348 	ldr.w	r3, [r7, #840]	@ 0x348
 8002b4c:	1a9a      	subs	r2, r3, r2
      bool timeout_lost = (last_good_ms == 0) ||
 8002b4e:	f641 3357 	movw	r3, #6999	@ 0x1b57
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d901      	bls.n	8002b5a <main+0xb5e>
 8002b56:	2301      	movs	r3, #1
 8002b58:	e000      	b.n	8002b5c <main+0xb60>
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	f887 331c 	strb.w	r3, [r7, #796]	@ 0x31c
 8002b60:	f897 331c 	ldrb.w	r3, [r7, #796]	@ 0x31c
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	f887 331c 	strb.w	r3, [r7, #796]	@ 0x31c

      if (force_lost || timeout_lost)
 8002b6c:	f897 331d 	ldrb.w	r3, [r7, #797]	@ 0x31d
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d103      	bne.n	8002b7c <main+0xb80>
 8002b74:	f897 331c 	ldrb.w	r3, [r7, #796]	@ 0x31c
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d02f      	beq.n	8002bdc <main+0xbe0>
      {
        printf("SIGNAL_LOST\r\n");
 8002b7c:	4816      	ldr	r0, [pc, #88]	@ (8002bd8 <main+0xbdc>)
 8002b7e:	f004 ff61 	bl	8007a44 <puts>
        OLED_ShowData(ts, true);
 8002b82:	4b0f      	ldr	r3, [pc, #60]	@ (8002bc0 <main+0xbc4>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2101      	movs	r1, #1
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7ff f96b 	bl	8001e64 <OLED_ShowData>
 8002b8e:	e04d      	b.n	8002c2c <main+0xc30>
 8002b90:	20000000 	.word	0x20000000
 8002b94:	20000274 	.word	0x20000274
 8002b98:	41f00000 	.word	0x41f00000
 8002b9c:	435c0000 	.word	0x435c0000
 8002ba0:	435c0000 	.word	0x435c0000
 8002ba4:	20000008 	.word	0x20000008
 8002ba8:	7f7fffff 	.word	0x7f7fffff
 8002bac:	40c00000 	.word	0x40c00000
 8002bb0:	2000000c 	.word	0x2000000c
 8002bb4:	43960000 	.word	0x43960000
 8002bb8:	43960000 	.word	0x43960000
 8002bbc:	20000010 	.word	0x20000010
 8002bc0:	20000304 	.word	0x20000304
 8002bc4:	20000004 	.word	0x20000004
 8002bc8:	08009e04 	.word	0x08009e04
 8002bcc:	200002f4 	.word	0x200002f4
 8002bd0:	200002f8 	.word	0x200002f8
 8002bd4:	200002f0 	.word	0x200002f0
 8002bd8:	08009e20 	.word	0x08009e20
      }
      else
      {
        printf("%lu,%.1f,%d,%d,%d,%.1f\r\n",
 8002bdc:	4b14      	ldr	r3, [pc, #80]	@ (8002c30 <main+0xc34>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	607b      	str	r3, [r7, #4]
 8002be2:	4b14      	ldr	r3, [pc, #80]	@ (8002c34 <main+0xc38>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7fd fcb6 	bl	8000558 <__aeabi_f2d>
 8002bec:	4680      	mov	r8, r0
 8002bee:	4689      	mov	r9, r1
 8002bf0:	4b11      	ldr	r3, [pc, #68]	@ (8002c38 <main+0xc3c>)
 8002bf2:	681e      	ldr	r6, [r3, #0]
 8002bf4:	4b11      	ldr	r3, [pc, #68]	@ (8002c3c <main+0xc40>)
 8002bf6:	681d      	ldr	r5, [r3, #0]
 8002bf8:	4b11      	ldr	r3, [pc, #68]	@ (8002c40 <main+0xc44>)
 8002bfa:	681c      	ldr	r4, [r3, #0]
 8002bfc:	4b11      	ldr	r3, [pc, #68]	@ (8002c44 <main+0xc48>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7fd fca9 	bl	8000558 <__aeabi_f2d>
 8002c06:	4602      	mov	r2, r0
 8002c08:	460b      	mov	r3, r1
 8002c0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002c0e:	9402      	str	r4, [sp, #8]
 8002c10:	9501      	str	r5, [sp, #4]
 8002c12:	9600      	str	r6, [sp, #0]
 8002c14:	4642      	mov	r2, r8
 8002c16:	464b      	mov	r3, r9
 8002c18:	6879      	ldr	r1, [r7, #4]
 8002c1a:	480b      	ldr	r0, [pc, #44]	@ (8002c48 <main+0xc4c>)
 8002c1c:	f004 feaa 	bl	8007974 <iprintf>
               (unsigned long)ts, last_spo2, last_hr, last_resp, last_hrv, last_alt);

        OLED_ShowData(ts, false);
 8002c20:	4b03      	ldr	r3, [pc, #12]	@ (8002c30 <main+0xc34>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	2100      	movs	r1, #0
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7ff f91c 	bl	8001e64 <OLED_ShowData>
  {
 8002c2c:	f7ff ba4f 	b.w	80020ce <main+0xd2>
 8002c30:	20000304 	.word	0x20000304
 8002c34:	20000004 	.word	0x20000004
 8002c38:	20000008 	.word	0x20000008
 8002c3c:	2000000c 	.word	0x2000000c
 8002c40:	20000010 	.word	0x20000010
 8002c44:	20000000 	.word	0x20000000
 8002c48:	08009e04 	.word	0x08009e04

08002c4c <SystemClock_Config>:
    }
  }
}

void SystemClock_Config(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b094      	sub	sp, #80	@ 0x50
 8002c50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c52:	f107 0320 	add.w	r3, r7, #32
 8002c56:	2230      	movs	r2, #48	@ 0x30
 8002c58:	2100      	movs	r1, #0
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f005 f808 	bl	8007c70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c60:	f107 030c 	add.w	r3, r7, #12
 8002c64:	2200      	movs	r2, #0
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	605a      	str	r2, [r3, #4]
 8002c6a:	609a      	str	r2, [r3, #8]
 8002c6c:	60da      	str	r2, [r3, #12]
 8002c6e:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002c70:	2300      	movs	r3, #0
 8002c72:	60bb      	str	r3, [r7, #8]
 8002c74:	4b22      	ldr	r3, [pc, #136]	@ (8002d00 <SystemClock_Config+0xb4>)
 8002c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c78:	4a21      	ldr	r2, [pc, #132]	@ (8002d00 <SystemClock_Config+0xb4>)
 8002c7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c80:	4b1f      	ldr	r3, [pc, #124]	@ (8002d00 <SystemClock_Config+0xb4>)
 8002c82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c88:	60bb      	str	r3, [r7, #8]
 8002c8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	607b      	str	r3, [r7, #4]
 8002c90:	4b1c      	ldr	r3, [pc, #112]	@ (8002d04 <SystemClock_Config+0xb8>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a1b      	ldr	r2, [pc, #108]	@ (8002d04 <SystemClock_Config+0xb8>)
 8002c96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c9a:	6013      	str	r3, [r2, #0]
 8002c9c:	4b19      	ldr	r3, [pc, #100]	@ (8002d04 <SystemClock_Config+0xb8>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002ca4:	607b      	str	r3, [r7, #4]
 8002ca6:	687b      	ldr	r3, [r7, #4]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002cac:	2301      	movs	r3, #1
 8002cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002cb0:	2310      	movs	r3, #16
 8002cb2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cb8:	f107 0320 	add.w	r3, r7, #32
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f002 fcf7 	bl	80056b0 <HAL_RCC_OscConfig>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d001      	beq.n	8002ccc <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002cc8:	f000 f81e 	bl	8002d08 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ccc:	230f      	movs	r3, #15
 8002cce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002ce0:	f107 030c 	add.w	r3, r7, #12
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f002 ff5a 	bl	8005ba0 <HAL_RCC_ClockConfig>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002cf2:	f000 f809 	bl	8002d08 <Error_Handler>
  }
}
 8002cf6:	bf00      	nop
 8002cf8:	3750      	adds	r7, #80	@ 0x50
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	40023800 	.word	0x40023800
 8002d04:	40007000 	.word	0x40007000

08002d08 <Error_Handler>:

void Error_Handler(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d0c:	b672      	cpsid	i
}
 8002d0e:	bf00      	nop
  __disable_irq();
  while (1) { }
 8002d10:	bf00      	nop
 8002d12:	e7fd      	b.n	8002d10 <Error_Handler+0x8>

08002d14 <iabs32>:
// ppg_hr.c
#include "ppg_hr.h"
#include <math.h>

static inline int32_t iabs32(int32_t x) { return (x < 0) ? -x : x; }
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	bfb8      	it	lt
 8002d22:	425b      	neglt	r3, r3
 8002d24:	4618      	mov	r0, r3
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <ibi_get_at>:

static uint16_t ibi_get_at(const HR_State *st, uint8_t idx)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	460b      	mov	r3, r1
 8002d3a:	70fb      	strb	r3, [r7, #3]
    if (!st) return 0;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <ibi_get_at+0x16>
 8002d42:	2300      	movs	r3, #0
 8002d44:	e00f      	b.n	8002d66 <ibi_get_at+0x36>
    return st->ibi_ms[idx % HRV_IBI_BUF_N];
 8002d46:	78fa      	ldrb	r2, [r7, #3]
 8002d48:	4b0a      	ldr	r3, [pc, #40]	@ (8002d74 <ibi_get_at+0x44>)
 8002d4a:	fba3 1302 	umull	r1, r3, r3, r2
 8002d4e:	0919      	lsrs	r1, r3, #4
 8002d50:	460b      	mov	r3, r1
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	1ad3      	subs	r3, r2, r3
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	3310      	adds	r3, #16
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	4413      	add	r3, r2
 8002d64:	88db      	ldrh	r3, [r3, #6]
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	cccccccd 	.word	0xcccccccd

08002d78 <ibi_median_last5>:

// median  IBI  ( 5  )
static uint16_t ibi_median_last5(const HR_State *st)
{
 8002d78:	b590      	push	{r4, r7, lr}
 8002d7a:	b089      	sub	sp, #36	@ 0x24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
    if (!st || st->ibi_n == 0) return 0;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d004      	beq.n	8002d90 <ibi_median_last5+0x18>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <ibi_median_last5+0x1c>
 8002d90:	2300      	movs	r3, #0
 8002d92:	e087      	b.n	8002ea4 <ibi_median_last5+0x12c>

    uint8_t n = st->ibi_n;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8002d9a:	77fb      	strb	r3, [r7, #31]
    if (n > 5) n = 5;
 8002d9c:	7ffb      	ldrb	r3, [r7, #31]
 8002d9e:	2b05      	cmp	r3, #5
 8002da0:	d901      	bls.n	8002da6 <ibi_median_last5+0x2e>
 8002da2:	2305      	movs	r3, #5
 8002da4:	77fb      	strb	r3, [r7, #31]

    uint16_t v[5] = {0,0,0,0,0};
 8002da6:	f107 030c 	add.w	r3, r7, #12
 8002daa:	2200      	movs	r2, #0
 8002dac:	601a      	str	r2, [r3, #0]
 8002dae:	605a      	str	r2, [r3, #4]
 8002db0:	811a      	strh	r2, [r3, #8]

    // start = index  n 
    uint8_t start = (uint8_t)((st->ibi_w + HRV_IBI_BUF_N - n) % HRV_IBI_BUF_N);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8002db8:	f103 0214 	add.w	r2, r3, #20
 8002dbc:	7ffb      	ldrb	r3, [r7, #31]
 8002dbe:	1ad2      	subs	r2, r2, r3
 8002dc0:	4b3a      	ldr	r3, [pc, #232]	@ (8002eac <ibi_median_last5+0x134>)
 8002dc2:	fb83 1302 	smull	r1, r3, r3, r2
 8002dc6:	10d9      	asrs	r1, r3, #3
 8002dc8:	17d3      	asrs	r3, r2, #31
 8002dca:	1ac9      	subs	r1, r1, r3
 8002dcc:	460b      	mov	r3, r1
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	440b      	add	r3, r1
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	1ad1      	subs	r1, r2, r3
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	76fb      	strb	r3, [r7, #27]
    for (uint8_t k = 0; k < n; k++) {
 8002dda:	2300      	movs	r3, #0
 8002ddc:	77bb      	strb	r3, [r7, #30]
 8002dde:	e012      	b.n	8002e06 <ibi_median_last5+0x8e>
        v[k] = ibi_get_at(st, (uint8_t)(start + k));
 8002de0:	7efa      	ldrb	r2, [r7, #27]
 8002de2:	7fbb      	ldrb	r3, [r7, #30]
 8002de4:	4413      	add	r3, r2
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	7fbc      	ldrb	r4, [r7, #30]
 8002dea:	4619      	mov	r1, r3
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f7ff ff9f 	bl	8002d30 <ibi_get_at>
 8002df2:	4603      	mov	r3, r0
 8002df4:	461a      	mov	r2, r3
 8002df6:	0063      	lsls	r3, r4, #1
 8002df8:	3320      	adds	r3, #32
 8002dfa:	443b      	add	r3, r7
 8002dfc:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (uint8_t k = 0; k < n; k++) {
 8002e00:	7fbb      	ldrb	r3, [r7, #30]
 8002e02:	3301      	adds	r3, #1
 8002e04:	77bb      	strb	r3, [r7, #30]
 8002e06:	7fba      	ldrb	r2, [r7, #30]
 8002e08:	7ffb      	ldrb	r3, [r7, #31]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d3e8      	bcc.n	8002de0 <ibi_median_last5+0x68>
    }

    // sort  (insertion sort)
    for (uint8_t i = 1; i < n; i++) {
 8002e0e:	2301      	movs	r3, #1
 8002e10:	777b      	strb	r3, [r7, #29]
 8002e12:	e03b      	b.n	8002e8c <ibi_median_last5+0x114>
        uint16_t key = v[i];
 8002e14:	7f7b      	ldrb	r3, [r7, #29]
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	3320      	adds	r3, #32
 8002e1a:	443b      	add	r3, r7
 8002e1c:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8002e20:	833b      	strh	r3, [r7, #24]
        int8_t j = (int8_t)i - 1;
 8002e22:	7f7b      	ldrb	r3, [r7, #29]
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	773b      	strb	r3, [r7, #28]
        while (j >= 0 && v[j] > key) {
 8002e2a:	e015      	b.n	8002e58 <ibi_median_last5+0xe0>
            v[j + 1] = v[j];
 8002e2c:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8002e30:	f997 201c 	ldrsb.w	r2, [r7, #28]
 8002e34:	3201      	adds	r2, #1
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	3320      	adds	r3, #32
 8002e3a:	443b      	add	r3, r7
 8002e3c:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 8002e40:	0053      	lsls	r3, r2, #1
 8002e42:	3320      	adds	r3, #32
 8002e44:	443b      	add	r3, r7
 8002e46:	460a      	mov	r2, r1
 8002e48:	f823 2c14 	strh.w	r2, [r3, #-20]
            j--;
 8002e4c:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	3b01      	subs	r3, #1
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	773b      	strb	r3, [r7, #28]
        while (j >= 0 && v[j] > key) {
 8002e58:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	db09      	blt.n	8002e74 <ibi_median_last5+0xfc>
 8002e60:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	3320      	adds	r3, #32
 8002e68:	443b      	add	r3, r7
 8002e6a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8002e6e:	8b3a      	ldrh	r2, [r7, #24]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d3db      	bcc.n	8002e2c <ibi_median_last5+0xb4>
        }
        v[j + 1] = key;
 8002e74:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8002e78:	3301      	adds	r3, #1
 8002e7a:	005b      	lsls	r3, r3, #1
 8002e7c:	3320      	adds	r3, #32
 8002e7e:	443b      	add	r3, r7
 8002e80:	8b3a      	ldrh	r2, [r7, #24]
 8002e82:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (uint8_t i = 1; i < n; i++) {
 8002e86:	7f7b      	ldrb	r3, [r7, #29]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	777b      	strb	r3, [r7, #29]
 8002e8c:	7f7a      	ldrb	r2, [r7, #29]
 8002e8e:	7ffb      	ldrb	r3, [r7, #31]
 8002e90:	429a      	cmp	r2, r3
 8002e92:	d3bf      	bcc.n	8002e14 <ibi_median_last5+0x9c>
    }

    return v[n / 2];
 8002e94:	7ffb      	ldrb	r3, [r7, #31]
 8002e96:	085b      	lsrs	r3, r3, #1
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	3320      	adds	r3, #32
 8002e9e:	443b      	add	r3, r7
 8002ea0:	f833 3c14 	ldrh.w	r3, [r3, #-20]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3724      	adds	r7, #36	@ 0x24
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd90      	pop	{r4, r7, pc}
 8002eac:	66666667 	.word	0x66666667

08002eb0 <HR_Init>:

void HR_Init(HR_State *st, uint16_t fs_hz)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b085      	sub	sp, #20
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	460b      	mov	r3, r1
 8002eba:	807b      	strh	r3, [r7, #2]
    st->fs_hz = fs_hz;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	887a      	ldrh	r2, [r7, #2]
 8002ec0:	801a      	strh	r2, [r3, #0]

    st->dc = 0;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	605a      	str	r2, [r3, #4]
    st->ac_prev2 = 0;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	609a      	str	r2, [r3, #8]
    st->ac_prev1 = 0;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	60da      	str	r2, [r3, #12]

    st->env = 0;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	611a      	str	r2, [r3, #16]
    st->thresh = 0;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	615a      	str	r2, [r3, #20]

    st->last_peak_ms = 0;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	619a      	str	r2, [r3, #24]
    st->last_beat_ms = 0;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	61da      	str	r2, [r3, #28]

    st->bpm = 75.0f;   // default non-zero
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4a28      	ldr	r2, [pc, #160]	@ (8002f90 <HR_Init+0xe0>)
 8002ef0:	621a      	str	r2, [r3, #32]
    st->bpm_valid = 0;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    // ---- HRV init ----
    st->ibi_n = 0;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
    st->ibi_w = 0;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
    for (uint8_t i = 0; i < HRV_IBI_BUF_N; i++) st->ibi_ms[i] = 0;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	73fb      	strb	r3, [r7, #15]
 8002f0e:	e009      	b.n	8002f24 <HR_Init+0x74>
 8002f10:	7bfb      	ldrb	r3, [r7, #15]
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	3310      	adds	r3, #16
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	4413      	add	r3, r2
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	80da      	strh	r2, [r3, #6]
 8002f1e:	7bfb      	ldrb	r3, [r7, #15]
 8002f20:	3301      	adds	r3, #1
 8002f22:	73fb      	strb	r3, [r7, #15]
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
 8002f26:	2b13      	cmp	r3, #19
 8002f28:	d9f2      	bls.n	8002f10 <HR_Init+0x60>
    st->rmssd_ms = 35.0f;   // non-zero default
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	4a19      	ldr	r2, [pc, #100]	@ (8002f94 <HR_Init+0xe4>)
 8002f2e:	651a      	str	r2, [r3, #80]	@ 0x50
    st->rmssd_valid = 0;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    // ---- signal gate (main.c sets this) ----
    st->signal_ok = 0;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

    // ---- Resp init ----
    st->resp_lp = 0.0f;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f04f 0200 	mov.w	r2, #0
 8002f46:	659a      	str	r2, [r3, #88]	@ 0x58
    st->resp_prev2 = 0.0f;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	65da      	str	r2, [r3, #92]	@ 0x5c
    st->resp_prev1 = 0.0f;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f04f 0200 	mov.w	r2, #0
 8002f56:	661a      	str	r2, [r3, #96]	@ 0x60
    st->resp_last_peak_ms = 0;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	665a      	str	r2, [r3, #100]	@ 0x64
    st->resp_bpm = 16.0f;   // default non-zero
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	f04f 4283 	mov.w	r2, #1098907648	@ 0x41800000
 8002f64:	669a      	str	r2, [r3, #104]	@ 0x68
    st->resp_valid = 0;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c

    st->resp_peaks_good = 0;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d

    // runtime gates
    st->resp_amp_floor = RESP_AMP_FLOOR_GATE;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a07      	ldr	r2, [pc, #28]	@ (8002f98 <HR_Init+0xe8>)
 8002f7a:	671a      	str	r2, [r3, #112]	@ 0x70
    st->resp_amp_frac  = RESP_AMP_FRACTION_GATE;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a07      	ldr	r2, [pc, #28]	@ (8002f9c <HR_Init+0xec>)
 8002f80:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002f82:	bf00      	nop
 8002f84:	3714      	adds	r7, #20
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	42960000 	.word	0x42960000
 8002f94:	420c0000 	.word	0x420c0000
 8002f98:	42c80000 	.word	0x42c80000
 8002f9c:	3e4ccccd 	.word	0x3e4ccccd

08002fa0 <HR_SetSignalOK>:

void HR_SetSignalOK(HR_State *st, bool ok)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	460b      	mov	r3, r1
 8002faa:	70fb      	strb	r3, [r7, #3]
    if (!st) return;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d04a      	beq.n	8003048 <HR_SetSignalOK+0xa8>

    uint8_t new_ok = ok ? 1u : 0u;
 8002fb2:	78fb      	ldrb	r3, [r7, #3]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <HR_SetSignalOK+0x1c>
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e000      	b.n	8002fbe <HR_SetSignalOK+0x1e>
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	73bb      	strb	r3, [r7, #14]
    if (st->signal_ok == new_ok) {
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8002fc6:	7bba      	ldrb	r2, [r7, #14]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d104      	bne.n	8002fd6 <HR_SetSignalOK+0x36>
        st->signal_ok = new_ok;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	7bba      	ldrb	r2, [r7, #14]
 8002fd0:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
        return;
 8002fd4:	e039      	b.n	800304a <HR_SetSignalOK+0xaa>
    }

    st->signal_ok = new_ok;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	7bba      	ldrb	r2, [r7, #14]
 8002fda:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

    if (!new_ok) {
 8002fde:	7bbb      	ldrb	r3, [r7, #14]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d132      	bne.n	800304a <HR_SetSignalOK+0xaa>
        // ---- Resp ----
        st->resp_peaks_good = 0;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
        st->resp_valid = 0;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
        st->resp_last_peak_ms = 0;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	665a      	str	r2, [r3, #100]	@ 0x64

        // ---- HRV ----
        st->ibi_n = 0;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
        st->ibi_w = 0;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
        for (uint8_t i = 0; i < HRV_IBI_BUF_N; i++) st->ibi_ms[i] = 0;
 800300a:	2300      	movs	r3, #0
 800300c:	73fb      	strb	r3, [r7, #15]
 800300e:	e009      	b.n	8003024 <HR_SetSignalOK+0x84>
 8003010:	7bfb      	ldrb	r3, [r7, #15]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	3310      	adds	r3, #16
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	4413      	add	r3, r2
 800301a:	2200      	movs	r2, #0
 800301c:	80da      	strh	r2, [r3, #6]
 800301e:	7bfb      	ldrb	r3, [r7, #15]
 8003020:	3301      	adds	r3, #1
 8003022:	73fb      	strb	r3, [r7, #15]
 8003024:	7bfb      	ldrb	r3, [r7, #15]
 8003026:	2b13      	cmp	r3, #19
 8003028:	d9f2      	bls.n	8003010 <HR_SetSignalOK+0x70>
        st->rmssd_valid = 0;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        // ---- HR timing ----
        st->last_peak_ms = 0;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	619a      	str	r2, [r3, #24]
        st->last_beat_ms = 0;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	61da      	str	r2, [r3, #28]
        st->bpm_valid = 0;  // main.c  last_hr 
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003046:	e000      	b.n	800304a <HR_SetSignalOK+0xaa>
    if (!st) return;
 8003048:	bf00      	nop
    }
}
 800304a:	3714      	adds	r7, #20
 800304c:	46bd      	mov	sp, r7
 800304e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003052:	4770      	bx	lr

08003054 <HR_HasValid>:

bool HR_HasValid(const HR_State *st)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
    return st && (st->bpm_valid != 0);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d006      	beq.n	8003070 <HR_HasValid+0x1c>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003068:	2b00      	cmp	r3, #0
 800306a:	d001      	beq.n	8003070 <HR_HasValid+0x1c>
 800306c:	2301      	movs	r3, #1
 800306e:	e000      	b.n	8003072 <HR_HasValid+0x1e>
 8003070:	2300      	movs	r3, #0
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	b2db      	uxtb	r3, r3
}
 8003078:	4618      	mov	r0, r3
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <HR_GetBPM>:

float HR_GetBPM(const HR_State *st)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
    return st ? st->bpm : 0.0f;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d002      	beq.n	8003098 <HR_GetBPM+0x14>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a1b      	ldr	r3, [r3, #32]
 8003096:	e001      	b.n	800309c <HR_GetBPM+0x18>
 8003098:	f04f 0300 	mov.w	r3, #0
 800309c:	ee07 3a90 	vmov	s15, r3
}
 80030a0:	eeb0 0a67 	vmov.f32	s0, s15
 80030a4:	370c      	adds	r7, #12
 80030a6:	46bd      	mov	sp, r7
 80030a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ac:	4770      	bx	lr

080030ae <HRV_HasValid>:

// ---- HRV APIs ----
bool HRV_HasValid(const HR_State *st)
{
 80030ae:	b480      	push	{r7}
 80030b0:	b083      	sub	sp, #12
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
    return st && (st->rmssd_valid != 0);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d006      	beq.n	80030ca <HRV_HasValid+0x1c>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d001      	beq.n	80030ca <HRV_HasValid+0x1c>
 80030c6:	2301      	movs	r3, #1
 80030c8:	e000      	b.n	80030cc <HRV_HasValid+0x1e>
 80030ca:	2300      	movs	r3, #0
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	b2db      	uxtb	r3, r3
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <HRV_GetRMSSD>:

float HRV_GetRMSSD(const HR_State *st)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
    return st ? st->rmssd_ms : 0.0f;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d002      	beq.n	80030f2 <HRV_GetRMSSD+0x14>
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80030f0:	e001      	b.n	80030f6 <HRV_GetRMSSD+0x18>
 80030f2:	f04f 0300 	mov.w	r3, #0
 80030f6:	ee07 3a90 	vmov	s15, r3
}
 80030fa:	eeb0 0a67 	vmov.f32	s0, s15
 80030fe:	370c      	adds	r7, #12
 8003100:	46bd      	mov	sp, r7
 8003102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003106:	4770      	bx	lr

08003108 <RESP_HasValid>:

// ---- Resp APIs ----
bool RESP_HasValid(const HR_State *st)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
    return st && (st->resp_valid != 0);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d006      	beq.n	8003124 <RESP_HasValid+0x1c>
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f893 306c 	ldrb.w	r3, [r3, #108]	@ 0x6c
 800311c:	2b00      	cmp	r3, #0
 800311e:	d001      	beq.n	8003124 <RESP_HasValid+0x1c>
 8003120:	2301      	movs	r3, #1
 8003122:	e000      	b.n	8003126 <RESP_HasValid+0x1e>
 8003124:	2300      	movs	r3, #0
 8003126:	f003 0301 	and.w	r3, r3, #1
 800312a:	b2db      	uxtb	r3, r3
}
 800312c:	4618      	mov	r0, r3
 800312e:	370c      	adds	r7, #12
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <RESP_GetBPM>:

float RESP_GetBPM(const HR_State *st)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
    return st ? st->resp_bpm : 0.0f;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d002      	beq.n	800314c <RESP_GetBPM+0x14>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800314a:	e001      	b.n	8003150 <RESP_GetBPM+0x18>
 800314c:	f04f 0300 	mov.w	r3, #0
 8003150:	ee07 3a90 	vmov	s15, r3
}
 8003154:	eeb0 0a67 	vmov.f32	s0, s15
 8003158:	370c      	adds	r7, #12
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
	...

08003164 <HR_ProcessSample>:

bool HR_ProcessSample(HR_State *st, uint32_t ir_raw, uint32_t t_ms)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b0a6      	sub	sp, #152	@ 0x98
 8003168:	af00      	add	r7, sp, #0
 800316a:	60f8      	str	r0, [r7, #12]
 800316c:	60b9      	str	r1, [r7, #8]
 800316e:	607a      	str	r2, [r7, #4]
    int32_t x = (int32_t)ir_raw;
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	66bb      	str	r3, [r7, #104]	@ 0x68

    // ---- DC removal (IIR) ----
    if (st->dc == 0) {
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d103      	bne.n	8003184 <HR_ProcessSample+0x20>
        st->dc = x;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003180:	605a      	str	r2, [r3, #4]
 8003182:	e009      	b.n	8003198 <HR_ProcessSample+0x34>
    } else {
        st->dc += (x - st->dc) >> 5; // /32
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800318e:	1acb      	subs	r3, r1, r3
 8003190:	115b      	asrs	r3, r3, #5
 8003192:	441a      	add	r2, r3
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	605a      	str	r2, [r3, #4]
    }

    int32_t ac = x - st->dc;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	667b      	str	r3, [r7, #100]	@ 0x64

    // ---- Envelope (for HR + Resp gates) ----
    int32_t a = iabs32(ac);
 80031a2:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80031a4:	f7ff fdb6 	bl	8002d14 <iabs32>
 80031a8:	6638      	str	r0, [r7, #96]	@ 0x60
    st->env += (a - st->env) >> 4; // /16
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	691a      	ldr	r2, [r3, #16]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80031b4:	1acb      	subs	r3, r1, r3
 80031b6:	111b      	asrs	r3, r3, #4
 80031b8:	441a      	add	r2, r3
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	611a      	str	r2, [r3, #16]

    int32_t thr = (st->env * 3) / 5;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	691a      	ldr	r2, [r3, #16]
 80031c2:	4613      	mov	r3, r2
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	4413      	add	r3, r2
 80031c8:	4a28      	ldr	r2, [pc, #160]	@ (800326c <HR_ProcessSample+0x108>)
 80031ca:	fb82 1203 	smull	r1, r2, r2, r3
 80031ce:	1052      	asrs	r2, r2, #1
 80031d0:	17db      	asrs	r3, r3, #31
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (thr < 150) thr = 150;
 80031d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031dc:	2b95      	cmp	r3, #149	@ 0x95
 80031de:	dc02      	bgt.n	80031e6 <HR_ProcessSample+0x82>
 80031e0:	2396      	movs	r3, #150	@ 0x96
 80031e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    st->thresh = thr;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80031ec:	615a      	str	r2, [r3, #20]

    // ==============================
    // Respiration from envelope (model-safe)
    // ==============================
    if (st->signal_ok)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f000 80d9 	beq.w	80033ac <HR_ProcessSample+0x248>
    {
        float abs_ac = (float)iabs32(ac);
 80031fa:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80031fc:	f7ff fd8a 	bl	8002d14 <iabs32>
 8003200:	ee07 0a90 	vmov	s15, r0
 8003204:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003208:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c

        // heavy low-pass
        st->resp_lp += (abs_ac - st->resp_lp) * 0.015f;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8003218:	edd7 6a17 	vldr	s13, [r7, #92]	@ 0x5c
 800321c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003220:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8003270 <HR_ProcessSample+0x10c>
 8003224:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003228:	ee77 7a27 	vadd.f32	s15, s14, s15
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58

        float gate_floor = st->resp_amp_floor;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003236:	65bb      	str	r3, [r7, #88]	@ 0x58
        float gate_frac  = st->resp_amp_frac;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800323c:	657b      	str	r3, [r7, #84]	@ 0x54
        float gate_env   = (float)st->env * gate_frac;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	ee07 3a90 	vmov	s15, r3
 8003246:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800324a:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800324e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003252:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
        float gate_thr   = (gate_env > gate_floor) ? gate_env : gate_floor;
 8003256:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800325a:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800325e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003266:	dd07      	ble.n	8003278 <HR_ProcessSample+0x114>
 8003268:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800326a:	e006      	b.n	800327a <HR_ProcessSample+0x116>
 800326c:	66666667 	.word	0x66666667
 8003270:	3c75c28f 	.word	0x3c75c28f
 8003274:	476a6000 	.word	0x476a6000
 8003278:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800327a:	64fb      	str	r3, [r7, #76]	@ 0x4c

        if ((st->resp_prev2 < st->resp_prev1) &&
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8003288:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800328c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003290:	f140 8084 	bpl.w	800339c <HR_ProcessSample+0x238>
            (st->resp_prev1 > st->resp_lp) &&
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
        if ((st->resp_prev2 < st->resp_prev1) &&
 80032a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a8:	dd78      	ble.n	800339c <HR_ProcessSample+0x238>
            (st->resp_prev1 > gate_thr))
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
            (st->resp_prev1 > st->resp_lp) &&
 80032b0:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80032b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032bc:	d56e      	bpl.n	800339c <HR_ProcessSample+0x238>
        {
            uint32_t now_ms = t_ms;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	64bb      	str	r3, [r7, #72]	@ 0x48

            if (st->resp_last_peak_ms == 0 ||
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d007      	beq.n	80032da <HR_ProcessSample+0x176>
                (now_ms - st->resp_last_peak_ms) > RESP_REFRACTORY_MS)
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80032d0:	1ad3      	subs	r3, r2, r3
            if (st->resp_last_peak_ms == 0 ||
 80032d2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d960      	bls.n	800339c <HR_ProcessSample+0x238>
            {
                if (st->resp_last_peak_ms != 0)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d059      	beq.n	8003396 <HR_ProcessSample+0x232>
                {
                    uint32_t interval = now_ms - st->resp_last_peak_ms;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	647b      	str	r3, [r7, #68]	@ 0x44

                    if (interval >= 1500U && interval <= 10000U)
 80032ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032ee:	f240 52db 	movw	r2, #1499	@ 0x5db
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d94f      	bls.n	8003396 <HR_ProcessSample+0x232>
 80032f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032f8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d84a      	bhi.n	8003396 <HR_ProcessSample+0x232>
                    {
                        float rbpm = 60000.0f / (float)interval;
 8003300:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003302:	ee07 3a90 	vmov	s15, r3
 8003306:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800330a:	ed5f 6a26 	vldr	s13, [pc, #-152]	@ 8003274 <HR_ProcessSample+0x110>
 800330e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003312:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90

                        if (rbpm < RESP_MIN_BPM) rbpm = RESP_MIN_BPM;
 8003316:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 800331a:	eeb1 7a08 	vmov.f32	s14, #24	@ 0x40c00000  6.0
 800331e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003326:	d502      	bpl.n	800332e <HR_ProcessSample+0x1ca>
 8003328:	4b8a      	ldr	r3, [pc, #552]	@ (8003554 <HR_ProcessSample+0x3f0>)
 800332a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                        if (rbpm > RESP_MAX_BPM) rbpm = RESP_MAX_BPM;
 800332e:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8003332:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8003336:	eef4 7ac7 	vcmpe.f32	s15, s14
 800333a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333e:	dd02      	ble.n	8003346 <HR_ProcessSample+0x1e2>
 8003340:	4b85      	ldr	r3, [pc, #532]	@ (8003558 <HR_ProcessSample+0x3f4>)
 8003342:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

                        st->resp_bpm = (0.8f * st->resp_bpm) + (0.2f * rbpm);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 800334c:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 800356c <HR_ProcessSample+0x408>
 8003350:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003354:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8003358:	eddf 6a85 	vldr	s13, [pc, #532]	@ 8003570 <HR_ProcessSample+0x40c>
 800335c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003360:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68

                        if (st->resp_peaks_good < 255u) st->resp_peaks_good++;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 8003370:	2bff      	cmp	r3, #255	@ 0xff
 8003372:	d007      	beq.n	8003384 <HR_ProcessSample+0x220>
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800337a:	3301      	adds	r3, #1
 800337c:	b2da      	uxtb	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f883 206d 	strb.w	r2, [r3, #109]	@ 0x6d
                        if (st->resp_peaks_good >= RESP_WARMUP_PEAKS) {
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	f893 306d 	ldrb.w	r3, [r3, #109]	@ 0x6d
 800338a:	2b01      	cmp	r3, #1
 800338c:	d903      	bls.n	8003396 <HR_ProcessSample+0x232>
                            st->resp_valid = 1;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2201      	movs	r2, #1
 8003392:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
                        }
                    }
                }

                st->resp_last_peak_ms = now_ms;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800339a:	665a      	str	r2, [r3, #100]	@ 0x64
            }
        }

        st->resp_prev2 = st->resp_prev1;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	65da      	str	r2, [r3, #92]	@ 0x5c
        st->resp_prev1 = st->resp_lp;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    bool beat = false;
 80033ac:	2300      	movs	r3, #0
 80033ae:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    // ==============================
    // HR / HRV (update  signal_ok)
    // ==============================
    if (st->signal_ok)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	f000 8233 	beq.w	8003824 <HR_ProcessSample+0x6c0>
    {
        if ((st->ac_prev2 < st->ac_prev1) &&
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	689a      	ldr	r2, [r3, #8]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	f280 822c 	bge.w	8003824 <HR_ProcessSample+0x6c0>
            (st->ac_prev1 > ac) &&
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	68db      	ldr	r3, [r3, #12]
        if ((st->ac_prev2 < st->ac_prev1) &&
 80033d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80033d2:	429a      	cmp	r2, r3
 80033d4:	f280 8226 	bge.w	8003824 <HR_ProcessSample+0x6c0>
            (st->ac_prev1 > st->thresh))
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	68da      	ldr	r2, [r3, #12]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	695b      	ldr	r3, [r3, #20]
            (st->ac_prev1 > ac) &&
 80033e0:	429a      	cmp	r2, r3
 80033e2:	f340 821f 	ble.w	8003824 <HR_ProcessSample+0x6c0>
        {
            if (st->last_peak_ms == 0 || (t_ms - st->last_peak_ms) > 330U)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	699b      	ldr	r3, [r3, #24]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d007      	beq.n	80033fe <HR_ProcessSample+0x29a>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	699b      	ldr	r3, [r3, #24]
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	f5b3 7fa5 	cmp.w	r3, #330	@ 0x14a
 80033fa:	f240 8213 	bls.w	8003824 <HR_ProcessSample+0x6c0>
            {
                uint32_t peak_ms = t_ms;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	643b      	str	r3, [r7, #64]	@ 0x40

                if (st->last_peak_ms != 0)
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	2b00      	cmp	r3, #0
 8003408:	f000 8207 	beq.w	800381a <HR_ProcessSample+0x6b6>
                {
                    uint32_t ibi = peak_ms - st->last_peak_ms;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	63fb      	str	r3, [r7, #60]	@ 0x3c

                    if (ibi >= 350U && ibi <= 2000U)
 8003416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003418:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 800341c:	f0c0 81f9 	bcc.w	8003812 <HR_ProcessSample+0x6ae>
 8003420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003422:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003426:	f200 81f4 	bhi.w	8003812 <HR_ProcessSample+0x6ae>
                    {
                        // ---- IBI median gate ( false/skip beat) ----
                        bool accept_ibi = true;
 800342a:	2301      	movs	r3, #1
 800342c:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
                        uint16_t med = ibi_median_last5(st);
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f7ff fca1 	bl	8002d78 <ibi_median_last5>
 8003436:	4603      	mov	r3, r0
 8003438:	877b      	strh	r3, [r7, #58]	@ 0x3a

                        if (med != 0) {
 800343a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800343c:	2b00      	cmp	r3, #0
 800343e:	d020      	beq.n	8003482 <HR_ProcessSample+0x31e>
                            //  20%
                            uint32_t lo = (uint32_t)med * 80u / 100u;
 8003440:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8003442:	4613      	mov	r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	4413      	add	r3, r2
 8003448:	011b      	lsls	r3, r3, #4
 800344a:	461a      	mov	r2, r3
 800344c:	4b43      	ldr	r3, [pc, #268]	@ (800355c <HR_ProcessSample+0x3f8>)
 800344e:	fba3 2302 	umull	r2, r3, r3, r2
 8003452:	095b      	lsrs	r3, r3, #5
 8003454:	637b      	str	r3, [r7, #52]	@ 0x34
                            uint32_t hi = (uint32_t)med * 120u / 100u;
 8003456:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8003458:	4613      	mov	r3, r2
 800345a:	011b      	lsls	r3, r3, #4
 800345c:	1a9b      	subs	r3, r3, r2
 800345e:	00db      	lsls	r3, r3, #3
 8003460:	461a      	mov	r2, r3
 8003462:	4b3e      	ldr	r3, [pc, #248]	@ (800355c <HR_ProcessSample+0x3f8>)
 8003464:	fba3 2302 	umull	r2, r3, r3, r2
 8003468:	095b      	lsrs	r3, r3, #5
 800346a:	633b      	str	r3, [r7, #48]	@ 0x30
                            if (ibi < lo || ibi > hi) accept_ibi = false;
 800346c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800346e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003470:	429a      	cmp	r2, r3
 8003472:	d303      	bcc.n	800347c <HR_ProcessSample+0x318>
 8003474:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003478:	429a      	cmp	r2, r3
 800347a:	d902      	bls.n	8003482 <HR_ProcessSample+0x31e>
 800347c:	2300      	movs	r3, #0
 800347e:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
                        }

                        float bpm_inst = 60000.0f / (float)ibi;
 8003482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003484:	ee07 3a90 	vmov	s15, r3
 8003488:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800348c:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8003560 <HR_ProcessSample+0x3fc>
 8003490:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003494:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

                        // ---- BPM jump gate () ----
                        float diffb = bpm_inst - st->bpm;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	edd3 7a08 	vldr	s15, [r3, #32]
 800349e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80034a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034a6:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
                        if (diffb < 0) diffb = -diffb;
 80034aa:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80034ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80034b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034b6:	d505      	bpl.n	80034c4 <HR_ProcessSample+0x360>
 80034b8:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80034bc:	eef1 7a67 	vneg.f32	s15, s15
 80034c0:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
                        bool accept_bpm = (diffb <= 25.0f);
 80034c4:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80034c8:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80034cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034d4:	bf94      	ite	ls
 80034d6:	2301      	movls	r3, #1
 80034d8:	2300      	movhi	r3, #0
 80034da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

                        bool accept = accept_ibi && accept_bpm;
 80034de:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d005      	beq.n	80034f2 <HR_ProcessSample+0x38e>
 80034e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <HR_ProcessSample+0x38e>
 80034ee:	2301      	movs	r3, #1
 80034f0:	e000      	b.n	80034f4 <HR_ProcessSample+0x390>
 80034f2:	2300      	movs	r3, #0
 80034f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80034f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80034fc:	f003 0301 	and.w	r3, r3, #1
 8003500:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

                        //  last_peak_ms  ( double detect)
                        st->last_peak_ms = peak_ms;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003508:	619a      	str	r2, [r3, #24]
                        // harmonic reject:  bpm_inst  2x  bpm   reject
                        if (st->bpm_valid) {
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003510:	2b00      	cmp	r3, #0
 8003512:	d02f      	beq.n	8003574 <HR_ProcessSample+0x410>
                            float ratio = bpm_inst / st->bpm;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	ed93 7a08 	vldr	s14, [r3, #32]
 800351a:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 800351e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003522:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                            if (ratio > 1.8f && ratio < 2.2f) {
 8003526:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800352a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8003564 <HR_ProcessSample+0x400>
 800352e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003536:	dd1d      	ble.n	8003574 <HR_ProcessSample+0x410>
 8003538:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800353c:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8003568 <HR_ProcessSample+0x404>
 8003540:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003548:	d514      	bpl.n	8003574 <HR_ProcessSample+0x410>
                                // likely double-frequency false peak
                                st->last_peak_ms = peak_ms;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800354e:	619a      	str	r2, [r3, #24]
                                return false;
 8003550:	2300      	movs	r3, #0
 8003552:	e170      	b.n	8003836 <HR_ProcessSample+0x6d2>
 8003554:	40c00000 	.word	0x40c00000
 8003558:	41f00000 	.word	0x41f00000
 800355c:	51eb851f 	.word	0x51eb851f
 8003560:	476a6000 	.word	0x476a6000
 8003564:	3fe66666 	.word	0x3fe66666
 8003568:	400ccccd 	.word	0x400ccccd
 800356c:	3f4ccccd 	.word	0x3f4ccccd
 8003570:	3e4ccccd 	.word	0x3e4ccccd
                            }
                        }

                        if (accept)
 8003574:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003578:	2b00      	cmp	r3, #0
 800357a:	f000 8152 	beq.w	8003822 <HR_ProcessSample+0x6be>
                        {
                            // EMA
                            st->bpm = (0.8f * st->bpm) + (0.2f * bpm_inst);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	edd3 7a08 	vldr	s15, [r3, #32]
 8003584:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800356c <HR_ProcessSample+0x408>
 8003588:	ee27 7a87 	vmul.f32	s14, s15, s14
 800358c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003590:	ed5f 6a09 	vldr	s13, [pc, #-36]	@ 8003570 <HR_ProcessSample+0x40c>
 8003594:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003598:	ee77 7a27 	vadd.f32	s15, s14, s15
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	edc3 7a08 	vstr	s15, [r3, #32]

                            if (st->bpm < 30.0f) st->bpm = 30.0f;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	edd3 7a08 	vldr	s15, [r3, #32]
 80035a8:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80035ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035b4:	d502      	bpl.n	80035bc <HR_ProcessSample+0x458>
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	4aa1      	ldr	r2, [pc, #644]	@ (8003840 <HR_ProcessSample+0x6dc>)
 80035ba:	621a      	str	r2, [r3, #32]
                            if (st->bpm > 220.0f) st->bpm = 220.0f;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	edd3 7a08 	vldr	s15, [r3, #32]
 80035c2:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8003844 <HR_ProcessSample+0x6e0>
 80035c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ce:	dd02      	ble.n	80035d6 <HR_ProcessSample+0x472>
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	4a9d      	ldr	r2, [pc, #628]	@ (8003848 <HR_ProcessSample+0x6e4>)
 80035d4:	621a      	str	r2, [r3, #32]

                            st->bpm_valid = 1;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2201      	movs	r2, #1
 80035da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                            st->last_beat_ms = peak_ms;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035e2:	61da      	str	r2, [r3, #28]

                            // ---- HRV: store IBI ----
                            st->ibi_ms[st->ibi_w] = (uint16_t)ibi;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 80035ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80035ec:	b291      	uxth	r1, r2
 80035ee:	68fa      	ldr	r2, [r7, #12]
 80035f0:	3310      	adds	r3, #16
 80035f2:	005b      	lsls	r3, r3, #1
 80035f4:	4413      	add	r3, r2
 80035f6:	460a      	mov	r2, r1
 80035f8:	80da      	strh	r2, [r3, #6]
                            st->ibi_w = (uint8_t)((st->ibi_w + 1) % HRV_IBI_BUF_N);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8003600:	1c5a      	adds	r2, r3, #1
 8003602:	4b92      	ldr	r3, [pc, #584]	@ (800384c <HR_ProcessSample+0x6e8>)
 8003604:	fb83 1302 	smull	r1, r3, r3, r2
 8003608:	10d9      	asrs	r1, r3, #3
 800360a:	17d3      	asrs	r3, r2, #31
 800360c:	1ac9      	subs	r1, r1, r3
 800360e:	460b      	mov	r3, r1
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	440b      	add	r3, r1
 8003614:	009b      	lsls	r3, r3, #2
 8003616:	1ad1      	subs	r1, r2, r3
 8003618:	b2ca      	uxtb	r2, r1
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f883 204f 	strb.w	r2, [r3, #79]	@ 0x4f
                            if (st->ibi_n < HRV_IBI_BUF_N) st->ibi_n++;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8003626:	2b13      	cmp	r3, #19
 8003628:	d807      	bhi.n	800363a <HR_ProcessSample+0x4d6>
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8003630:	3301      	adds	r3, #1
 8003632:	b2da      	uxtb	r2, r3
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e

                            // ---- RMSSD when >= 6 IBIs ----
                            if (st->ibi_n >= 6)
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8003640:	2b05      	cmp	r3, #5
 8003642:	f240 80e2 	bls.w	800380a <HR_ProcessSample+0x6a6>
                            {
                                uint8_t N = HRV_IBI_BUF_N;
 8003646:	2314      	movs	r3, #20
 8003648:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                                uint8_t use_n = st->ibi_n;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8003652:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
                                if (use_n > 10) use_n = 10;
 8003656:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800365a:	2b0a      	cmp	r3, #10
 800365c:	d902      	bls.n	8003664 <HR_ProcessSample+0x500>
 800365e:	230a      	movs	r3, #10
 8003660:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                                uint32_t sum_sq = 0;
 8003664:	2300      	movs	r3, #0
 8003666:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                uint8_t count = 0;
 800366a:	2300      	movs	r3, #0
 800366c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f

                                uint8_t start = (uint8_t)((st->ibi_w + N - use_n) % N);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 8003676:	461a      	mov	r2, r3
 8003678:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800367c:	441a      	add	r2, r3
 800367e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8003688:	fb93 f1f2 	sdiv	r1, r3, r2
 800368c:	fb01 f202 	mul.w	r2, r1, r2
 8003690:	1a9b      	subs	r3, r3, r2
 8003692:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

                                uint16_t prev = st->ibi_ms[start];
 8003696:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	3310      	adds	r3, #16
 800369e:	005b      	lsls	r3, r3, #1
 80036a0:	4413      	add	r3, r2
 80036a2:	88db      	ldrh	r3, [r3, #6]
 80036a4:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
                                for (uint8_t k = 1; k < use_n; k++)
 80036a8:	2301      	movs	r3, #1
 80036aa:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
 80036ae:	e054      	b.n	800375a <HR_ProcessSample+0x5f6>
                                {
                                    uint8_t idx = (uint8_t)((start + k) % N);
 80036b0:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80036b4:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 80036b8:	4413      	add	r3, r2
 80036ba:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80036be:	fb93 f1f2 	sdiv	r1, r3, r2
 80036c2:	fb01 f202 	mul.w	r2, r1, r2
 80036c6:	1a9b      	subs	r3, r3, r2
 80036c8:	76fb      	strb	r3, [r7, #27]
                                    uint16_t cur = st->ibi_ms[idx];
 80036ca:	7efb      	ldrb	r3, [r7, #27]
 80036cc:	68fa      	ldr	r2, [r7, #12]
 80036ce:	3310      	adds	r3, #16
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	4413      	add	r3, r2
 80036d4:	88db      	ldrh	r3, [r3, #6]
 80036d6:	833b      	strh	r3, [r7, #24]

                                    int32_t d = (int32_t)cur - (int32_t)prev;
 80036d8:	8b3a      	ldrh	r2, [r7, #24]
 80036da:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	677b      	str	r3, [r7, #116]	@ 0x74

                                    // outlier reject: 33%
                                    int32_t prev_i = (int32_t)prev;
 80036e2:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 80036e6:	673b      	str	r3, [r7, #112]	@ 0x70
                                    if (prev_i < 1) prev_i = 1;
 80036e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	dc01      	bgt.n	80036f2 <HR_ProcessSample+0x58e>
 80036ee:	2301      	movs	r3, #1
 80036f0:	673b      	str	r3, [r7, #112]	@ 0x70
                                    int32_t ad = (d < 0) ? -d : d;
 80036f2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	bfb8      	it	lt
 80036f8:	425b      	neglt	r3, r3
 80036fa:	617b      	str	r3, [r7, #20]

                                    if (ad > (prev_i / 3)) {
 80036fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80036fe:	4a54      	ldr	r2, [pc, #336]	@ (8003850 <HR_ProcessSample+0x6ec>)
 8003700:	fb82 1203 	smull	r1, r2, r2, r3
 8003704:	17db      	asrs	r3, r3, #31
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	429a      	cmp	r2, r3
 800370c:	dd03      	ble.n	8003716 <HR_ProcessSample+0x5b2>
                                        prev = cur;
 800370e:	8b3b      	ldrh	r3, [r7, #24]
 8003710:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
                                        continue;
 8003714:	e01c      	b.n	8003750 <HR_ProcessSample+0x5ec>
                                    }

                                    if (d > 200) d = 200;
 8003716:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003718:	2bc8      	cmp	r3, #200	@ 0xc8
 800371a:	dd01      	ble.n	8003720 <HR_ProcessSample+0x5bc>
 800371c:	23c8      	movs	r3, #200	@ 0xc8
 800371e:	677b      	str	r3, [r7, #116]	@ 0x74
                                    if (d < -200) d = -200;
 8003720:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003722:	f113 0fc8 	cmn.w	r3, #200	@ 0xc8
 8003726:	da02      	bge.n	800372e <HR_ProcessSample+0x5ca>
 8003728:	f06f 03c7 	mvn.w	r3, #199	@ 0xc7
 800372c:	677b      	str	r3, [r7, #116]	@ 0x74

                                    sum_sq += (uint32_t)(d * d);
 800372e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003730:	fb03 f303 	mul.w	r3, r3, r3
 8003734:	461a      	mov	r2, r3
 8003736:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800373a:	4413      	add	r3, r2
 800373c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                                    count++;
 8003740:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003744:	3301      	adds	r3, #1
 8003746:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
                                    prev = cur;
 800374a:	8b3b      	ldrh	r3, [r7, #24]
 800374c:	f8a7 307c 	strh.w	r3, [r7, #124]	@ 0x7c
                                for (uint8_t k = 1; k < use_n; k++)
 8003750:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8003754:	3301      	adds	r3, #1
 8003756:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
 800375a:	f897 207b 	ldrb.w	r2, [r7, #123]	@ 0x7b
 800375e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003762:	429a      	cmp	r2, r3
 8003764:	d3a4      	bcc.n	80036b0 <HR_ProcessSample+0x54c>
                                }

                                if (count > 0)
 8003766:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800376a:	2b00      	cmp	r3, #0
 800376c:	d04d      	beq.n	800380a <HR_ProcessSample+0x6a6>
                                {
                                    float mean_sq = (float)sum_sq / (float)count;
 800376e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003772:	ee07 3a90 	vmov	s15, r3
 8003776:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800377a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800377e:	ee07 3a90 	vmov	s15, r3
 8003782:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003786:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800378a:	edc7 7a07 	vstr	s15, [r7, #28]
                                    float rmssd = sqrtf(mean_sq);
 800378e:	ed97 0a07 	vldr	s0, [r7, #28]
 8003792:	f003 f849 	bl	8006828 <sqrtf>
 8003796:	ed87 0a1b 	vstr	s0, [r7, #108]	@ 0x6c

                                    if (!isfinite(rmssd) || rmssd < 1.0f) rmssd = 1.0f;
 800379a:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800379e:	eef0 7ae7 	vabs.f32	s15, s15
 80037a2:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8003854 <HR_ProcessSample+0x6f0>
 80037a6:	eef4 7a47 	vcmp.f32	s15, s14
 80037aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ae:	d808      	bhi.n	80037c2 <HR_ProcessSample+0x65e>
 80037b0:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80037b4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80037b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037c0:	d502      	bpl.n	80037c8 <HR_ProcessSample+0x664>
 80037c2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80037c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
                                    if (rmssd > 300.0f) rmssd = 300.0f;
 80037c8:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80037cc:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8003858 <HR_ProcessSample+0x6f4>
 80037d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80037d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037d8:	dd01      	ble.n	80037de <HR_ProcessSample+0x67a>
 80037da:	4b20      	ldr	r3, [pc, #128]	@ (800385c <HR_ProcessSample+0x6f8>)
 80037dc:	66fb      	str	r3, [r7, #108]	@ 0x6c

                                    st->rmssd_ms = (0.9f * st->rmssd_ms) + (0.1f * rmssd);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 80037e4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8003860 <HR_ProcessSample+0x6fc>
 80037e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80037ec:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 80037f0:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 8003864 <HR_ProcessSample+0x700>
 80037f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80037f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
                                    st->rmssd_valid = 1;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2201      	movs	r2, #1
 8003806:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
                                }
                            }

                            beat = true;
 800380a:	2301      	movs	r3, #1
 800380c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    {
 8003810:	e007      	b.n	8003822 <HR_ProcessSample+0x6be>
                            //  last_peak_ms 
                        }
                    }
                    else
                    {
                        st->last_peak_ms = peak_ms;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003816:	619a      	str	r2, [r3, #24]
 8003818:	e004      	b.n	8003824 <HR_ProcessSample+0x6c0>
                    }
                }
                else
                {
                    st->last_peak_ms = peak_ms;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800381e:	619a      	str	r2, [r3, #24]
 8003820:	e000      	b.n	8003824 <HR_ProcessSample+0x6c0>
                    {
 8003822:	bf00      	nop
                }
            }
        }
    }

    st->ac_prev2 = st->ac_prev1;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	68da      	ldr	r2, [r3, #12]
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	609a      	str	r2, [r3, #8]
    st->ac_prev1 = ac;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003830:	60da      	str	r2, [r3, #12]

    return beat;
 8003832:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8003836:	4618      	mov	r0, r3
 8003838:	3798      	adds	r7, #152	@ 0x98
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	41f00000 	.word	0x41f00000
 8003844:	435c0000 	.word	0x435c0000
 8003848:	435c0000 	.word	0x435c0000
 800384c:	66666667 	.word	0x66666667
 8003850:	55555556 	.word	0x55555556
 8003854:	7f7fffff 	.word	0x7f7fffff
 8003858:	43960000 	.word	0x43960000
 800385c:	43960000 	.word	0x43960000
 8003860:	3f666666 	.word	0x3f666666
 8003864:	3dcccccd 	.word	0x3dcccccd

08003868 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800386c:	bf00      	nop
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
	...

08003878 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8003878:	b580      	push	{r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af04      	add	r7, sp, #16
 800387e:	4603      	mov	r3, r0
 8003880:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8003882:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003886:	9302      	str	r3, [sp, #8]
 8003888:	2301      	movs	r3, #1
 800388a:	9301      	str	r3, [sp, #4]
 800388c:	1dfb      	adds	r3, r7, #7
 800388e:	9300      	str	r3, [sp, #0]
 8003890:	2301      	movs	r3, #1
 8003892:	2200      	movs	r2, #0
 8003894:	2178      	movs	r1, #120	@ 0x78
 8003896:	4803      	ldr	r0, [pc, #12]	@ (80038a4 <ssd1306_WriteCommand+0x2c>)
 8003898:	f001 f82a 	bl	80048f0 <HAL_I2C_Mem_Write>
}
 800389c:	bf00      	nop
 800389e:	3708      	adds	r7, #8
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	20000204 	.word	0x20000204

080038a8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b086      	sub	sp, #24
 80038ac:	af04      	add	r7, sp, #16
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80038ba:	9202      	str	r2, [sp, #8]
 80038bc:	9301      	str	r3, [sp, #4]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	9300      	str	r3, [sp, #0]
 80038c2:	2301      	movs	r3, #1
 80038c4:	2240      	movs	r2, #64	@ 0x40
 80038c6:	2178      	movs	r1, #120	@ 0x78
 80038c8:	4803      	ldr	r0, [pc, #12]	@ (80038d8 <ssd1306_WriteData+0x30>)
 80038ca:	f001 f811 	bl	80048f0 <HAL_I2C_Mem_Write>
}
 80038ce:	bf00      	nop
 80038d0:	3708      	adds	r7, #8
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	20000204 	.word	0x20000204

080038dc <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 80038dc:	b580      	push	{r7, lr}
 80038de:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80038e0:	f7ff ffc2 	bl	8003868 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80038e4:	2064      	movs	r0, #100	@ 0x64
 80038e6:	f000 fc31 	bl	800414c <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80038ea:	2000      	movs	r0, #0
 80038ec:	f000 f9d8 	bl	8003ca0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80038f0:	2020      	movs	r0, #32
 80038f2:	f7ff ffc1 	bl	8003878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80038f6:	2000      	movs	r0, #0
 80038f8:	f7ff ffbe 	bl	8003878 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80038fc:	20b0      	movs	r0, #176	@ 0xb0
 80038fe:	f7ff ffbb 	bl	8003878 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8003902:	20c8      	movs	r0, #200	@ 0xc8
 8003904:	f7ff ffb8 	bl	8003878 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003908:	2000      	movs	r0, #0
 800390a:	f7ff ffb5 	bl	8003878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800390e:	2010      	movs	r0, #16
 8003910:	f7ff ffb2 	bl	8003878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003914:	2040      	movs	r0, #64	@ 0x40
 8003916:	f7ff ffaf 	bl	8003878 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800391a:	20ff      	movs	r0, #255	@ 0xff
 800391c:	f000 f9ac 	bl	8003c78 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003920:	20a1      	movs	r0, #161	@ 0xa1
 8003922:	f7ff ffa9 	bl	8003878 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003926:	20a6      	movs	r0, #166	@ 0xa6
 8003928:	f7ff ffa6 	bl	8003878 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800392c:	20a8      	movs	r0, #168	@ 0xa8
 800392e:	f7ff ffa3 	bl	8003878 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8003932:	203f      	movs	r0, #63	@ 0x3f
 8003934:	f7ff ffa0 	bl	8003878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003938:	20a4      	movs	r0, #164	@ 0xa4
 800393a:	f7ff ff9d 	bl	8003878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800393e:	20d3      	movs	r0, #211	@ 0xd3
 8003940:	f7ff ff9a 	bl	8003878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003944:	2000      	movs	r0, #0
 8003946:	f7ff ff97 	bl	8003878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800394a:	20d5      	movs	r0, #213	@ 0xd5
 800394c:	f7ff ff94 	bl	8003878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8003950:	20f0      	movs	r0, #240	@ 0xf0
 8003952:	f7ff ff91 	bl	8003878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003956:	20d9      	movs	r0, #217	@ 0xd9
 8003958:	f7ff ff8e 	bl	8003878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 800395c:	2022      	movs	r0, #34	@ 0x22
 800395e:	f7ff ff8b 	bl	8003878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003962:	20da      	movs	r0, #218	@ 0xda
 8003964:	f7ff ff88 	bl	8003878 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8003968:	2012      	movs	r0, #18
 800396a:	f7ff ff85 	bl	8003878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800396e:	20db      	movs	r0, #219	@ 0xdb
 8003970:	f7ff ff82 	bl	8003878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8003974:	2020      	movs	r0, #32
 8003976:	f7ff ff7f 	bl	8003878 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800397a:	208d      	movs	r0, #141	@ 0x8d
 800397c:	f7ff ff7c 	bl	8003878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003980:	2014      	movs	r0, #20
 8003982:	f7ff ff79 	bl	8003878 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8003986:	2001      	movs	r0, #1
 8003988:	f000 f98a 	bl	8003ca0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800398c:	2000      	movs	r0, #0
 800398e:	f000 f80f 	bl	80039b0 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8003992:	f000 f825 	bl	80039e0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8003996:	4b05      	ldr	r3, [pc, #20]	@ (80039ac <ssd1306_Init+0xd0>)
 8003998:	2200      	movs	r2, #0
 800399a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800399c:	4b03      	ldr	r3, [pc, #12]	@ (80039ac <ssd1306_Init+0xd0>)
 800399e:	2200      	movs	r2, #0
 80039a0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80039a2:	4b02      	ldr	r3, [pc, #8]	@ (80039ac <ssd1306_Init+0xd0>)
 80039a4:	2201      	movs	r2, #1
 80039a6:	711a      	strb	r2, [r3, #4]
}
 80039a8:	bf00      	nop
 80039aa:	bd80      	pop	{r7, pc}
 80039ac:	20000708 	.word	0x20000708

080039b0 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	4603      	mov	r3, r0
 80039b8:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80039ba:	79fb      	ldrb	r3, [r7, #7]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d101      	bne.n	80039c4 <ssd1306_Fill+0x14>
 80039c0:	2300      	movs	r3, #0
 80039c2:	e000      	b.n	80039c6 <ssd1306_Fill+0x16>
 80039c4:	23ff      	movs	r3, #255	@ 0xff
 80039c6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039ca:	4619      	mov	r1, r3
 80039cc:	4803      	ldr	r0, [pc, #12]	@ (80039dc <ssd1306_Fill+0x2c>)
 80039ce:	f004 f94f 	bl	8007c70 <memset>
}
 80039d2:	bf00      	nop
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	20000308 	.word	0x20000308

080039e0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80039e6:	2300      	movs	r3, #0
 80039e8:	71fb      	strb	r3, [r7, #7]
 80039ea:	e016      	b.n	8003a1a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80039ec:	79fb      	ldrb	r3, [r7, #7]
 80039ee:	3b50      	subs	r3, #80	@ 0x50
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff ff40 	bl	8003878 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80039f8:	2000      	movs	r0, #0
 80039fa:	f7ff ff3d 	bl	8003878 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80039fe:	2010      	movs	r0, #16
 8003a00:	f7ff ff3a 	bl	8003878 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003a04:	79fb      	ldrb	r3, [r7, #7]
 8003a06:	01db      	lsls	r3, r3, #7
 8003a08:	4a08      	ldr	r2, [pc, #32]	@ (8003a2c <ssd1306_UpdateScreen+0x4c>)
 8003a0a:	4413      	add	r3, r2
 8003a0c:	2180      	movs	r1, #128	@ 0x80
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7ff ff4a 	bl	80038a8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003a14:	79fb      	ldrb	r3, [r7, #7]
 8003a16:	3301      	adds	r3, #1
 8003a18:	71fb      	strb	r3, [r7, #7]
 8003a1a:	79fb      	ldrb	r3, [r7, #7]
 8003a1c:	2b07      	cmp	r3, #7
 8003a1e:	d9e5      	bls.n	80039ec <ssd1306_UpdateScreen+0xc>
    }
}
 8003a20:	bf00      	nop
 8003a22:	bf00      	nop
 8003a24:	3708      	adds	r7, #8
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20000308 	.word	0x20000308

08003a30 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003a30:	b480      	push	{r7}
 8003a32:	b083      	sub	sp, #12
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	4603      	mov	r3, r0
 8003a38:	71fb      	strb	r3, [r7, #7]
 8003a3a:	460b      	mov	r3, r1
 8003a3c:	71bb      	strb	r3, [r7, #6]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	db3d      	blt.n	8003ac6 <ssd1306_DrawPixel+0x96>
 8003a4a:	79bb      	ldrb	r3, [r7, #6]
 8003a4c:	2b3f      	cmp	r3, #63	@ 0x3f
 8003a4e:	d83a      	bhi.n	8003ac6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8003a50:	797b      	ldrb	r3, [r7, #5]
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d11a      	bne.n	8003a8c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003a56:	79fa      	ldrb	r2, [r7, #7]
 8003a58:	79bb      	ldrb	r3, [r7, #6]
 8003a5a:	08db      	lsrs	r3, r3, #3
 8003a5c:	b2d8      	uxtb	r0, r3
 8003a5e:	4603      	mov	r3, r0
 8003a60:	01db      	lsls	r3, r3, #7
 8003a62:	4413      	add	r3, r2
 8003a64:	4a1b      	ldr	r2, [pc, #108]	@ (8003ad4 <ssd1306_DrawPixel+0xa4>)
 8003a66:	5cd3      	ldrb	r3, [r2, r3]
 8003a68:	b25a      	sxtb	r2, r3
 8003a6a:	79bb      	ldrb	r3, [r7, #6]
 8003a6c:	f003 0307 	and.w	r3, r3, #7
 8003a70:	2101      	movs	r1, #1
 8003a72:	fa01 f303 	lsl.w	r3, r1, r3
 8003a76:	b25b      	sxtb	r3, r3
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	b259      	sxtb	r1, r3
 8003a7c:	79fa      	ldrb	r2, [r7, #7]
 8003a7e:	4603      	mov	r3, r0
 8003a80:	01db      	lsls	r3, r3, #7
 8003a82:	4413      	add	r3, r2
 8003a84:	b2c9      	uxtb	r1, r1
 8003a86:	4a13      	ldr	r2, [pc, #76]	@ (8003ad4 <ssd1306_DrawPixel+0xa4>)
 8003a88:	54d1      	strb	r1, [r2, r3]
 8003a8a:	e01d      	b.n	8003ac8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003a8c:	79fa      	ldrb	r2, [r7, #7]
 8003a8e:	79bb      	ldrb	r3, [r7, #6]
 8003a90:	08db      	lsrs	r3, r3, #3
 8003a92:	b2d8      	uxtb	r0, r3
 8003a94:	4603      	mov	r3, r0
 8003a96:	01db      	lsls	r3, r3, #7
 8003a98:	4413      	add	r3, r2
 8003a9a:	4a0e      	ldr	r2, [pc, #56]	@ (8003ad4 <ssd1306_DrawPixel+0xa4>)
 8003a9c:	5cd3      	ldrb	r3, [r2, r3]
 8003a9e:	b25a      	sxtb	r2, r3
 8003aa0:	79bb      	ldrb	r3, [r7, #6]
 8003aa2:	f003 0307 	and.w	r3, r3, #7
 8003aa6:	2101      	movs	r1, #1
 8003aa8:	fa01 f303 	lsl.w	r3, r1, r3
 8003aac:	b25b      	sxtb	r3, r3
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	b25b      	sxtb	r3, r3
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	b259      	sxtb	r1, r3
 8003ab6:	79fa      	ldrb	r2, [r7, #7]
 8003ab8:	4603      	mov	r3, r0
 8003aba:	01db      	lsls	r3, r3, #7
 8003abc:	4413      	add	r3, r2
 8003abe:	b2c9      	uxtb	r1, r1
 8003ac0:	4a04      	ldr	r2, [pc, #16]	@ (8003ad4 <ssd1306_DrawPixel+0xa4>)
 8003ac2:	54d1      	strb	r1, [r2, r3]
 8003ac4:	e000      	b.n	8003ac8 <ssd1306_DrawPixel+0x98>
        return;
 8003ac6:	bf00      	nop
    }
}
 8003ac8:	370c      	adds	r7, #12
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	20000308 	.word	0x20000308

08003ad8 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003ad8:	b590      	push	{r4, r7, lr}
 8003ada:	b089      	sub	sp, #36	@ 0x24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	4604      	mov	r4, r0
 8003ae0:	4638      	mov	r0, r7
 8003ae2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003ae6:	4623      	mov	r3, r4
 8003ae8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003aea:	7bfb      	ldrb	r3, [r7, #15]
 8003aec:	2b1f      	cmp	r3, #31
 8003aee:	d902      	bls.n	8003af6 <ssd1306_WriteChar+0x1e>
 8003af0:	7bfb      	ldrb	r3, [r7, #15]
 8003af2:	2b7e      	cmp	r3, #126	@ 0x7e
 8003af4:	d901      	bls.n	8003afa <ssd1306_WriteChar+0x22>
        return 0;
 8003af6:	2300      	movs	r3, #0
 8003af8:	e079      	b.n	8003bee <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d005      	beq.n	8003b0c <ssd1306_WriteChar+0x34>
 8003b00:	68ba      	ldr	r2, [r7, #8]
 8003b02:	7bfb      	ldrb	r3, [r7, #15]
 8003b04:	3b20      	subs	r3, #32
 8003b06:	4413      	add	r3, r2
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	e000      	b.n	8003b0e <ssd1306_WriteChar+0x36>
 8003b0c:	783b      	ldrb	r3, [r7, #0]
 8003b0e:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003b10:	4b39      	ldr	r3, [pc, #228]	@ (8003bf8 <ssd1306_WriteChar+0x120>)
 8003b12:	881b      	ldrh	r3, [r3, #0]
 8003b14:	461a      	mov	r2, r3
 8003b16:	7dfb      	ldrb	r3, [r7, #23]
 8003b18:	4413      	add	r3, r2
 8003b1a:	2b80      	cmp	r3, #128	@ 0x80
 8003b1c:	dc06      	bgt.n	8003b2c <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8003b1e:	4b36      	ldr	r3, [pc, #216]	@ (8003bf8 <ssd1306_WriteChar+0x120>)
 8003b20:	885b      	ldrh	r3, [r3, #2]
 8003b22:	461a      	mov	r2, r3
 8003b24:	787b      	ldrb	r3, [r7, #1]
 8003b26:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003b28:	2b40      	cmp	r3, #64	@ 0x40
 8003b2a:	dd01      	ble.n	8003b30 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	e05e      	b.n	8003bee <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8003b30:	2300      	movs	r3, #0
 8003b32:	61fb      	str	r3, [r7, #28]
 8003b34:	e04d      	b.n	8003bd2 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
 8003b3a:	3b20      	subs	r3, #32
 8003b3c:	7879      	ldrb	r1, [r7, #1]
 8003b3e:	fb01 f303 	mul.w	r3, r1, r3
 8003b42:	4619      	mov	r1, r3
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	440b      	add	r3, r1
 8003b48:	005b      	lsls	r3, r3, #1
 8003b4a:	4413      	add	r3, r2
 8003b4c:	881b      	ldrh	r3, [r3, #0]
 8003b4e:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8003b50:	2300      	movs	r3, #0
 8003b52:	61bb      	str	r3, [r7, #24]
 8003b54:	e036      	b.n	8003bc4 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8003b56:	693a      	ldr	r2, [r7, #16]
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d013      	beq.n	8003b8e <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8003b66:	4b24      	ldr	r3, [pc, #144]	@ (8003bf8 <ssd1306_WriteChar+0x120>)
 8003b68:	881b      	ldrh	r3, [r3, #0]
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	69bb      	ldr	r3, [r7, #24]
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	4413      	add	r3, r2
 8003b72:	b2d8      	uxtb	r0, r3
 8003b74:	4b20      	ldr	r3, [pc, #128]	@ (8003bf8 <ssd1306_WriteChar+0x120>)
 8003b76:	885b      	ldrh	r3, [r3, #2]
 8003b78:	b2da      	uxtb	r2, r3
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	4413      	add	r3, r2
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8003b86:	4619      	mov	r1, r3
 8003b88:	f7ff ff52 	bl	8003a30 <ssd1306_DrawPixel>
 8003b8c:	e017      	b.n	8003bbe <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8003b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8003bf8 <ssd1306_WriteChar+0x120>)
 8003b90:	881b      	ldrh	r3, [r3, #0]
 8003b92:	b2da      	uxtb	r2, r3
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	b2db      	uxtb	r3, r3
 8003b98:	4413      	add	r3, r2
 8003b9a:	b2d8      	uxtb	r0, r3
 8003b9c:	4b16      	ldr	r3, [pc, #88]	@ (8003bf8 <ssd1306_WriteChar+0x120>)
 8003b9e:	885b      	ldrh	r3, [r3, #2]
 8003ba0:	b2da      	uxtb	r2, r3
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	4413      	add	r3, r2
 8003ba8:	b2d9      	uxtb	r1, r3
 8003baa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	bf0c      	ite	eq
 8003bb2:	2301      	moveq	r3, #1
 8003bb4:	2300      	movne	r3, #0
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	461a      	mov	r2, r3
 8003bba:	f7ff ff39 	bl	8003a30 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	61bb      	str	r3, [r7, #24]
 8003bc4:	7dfb      	ldrb	r3, [r7, #23]
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	429a      	cmp	r2, r3
 8003bca:	d3c4      	bcc.n	8003b56 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	3301      	adds	r3, #1
 8003bd0:	61fb      	str	r3, [r7, #28]
 8003bd2:	787b      	ldrb	r3, [r7, #1]
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d3ac      	bcc.n	8003b36 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003bdc:	4b06      	ldr	r3, [pc, #24]	@ (8003bf8 <ssd1306_WriteChar+0x120>)
 8003bde:	881a      	ldrh	r2, [r3, #0]
 8003be0:	7dfb      	ldrb	r3, [r7, #23]
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	4413      	add	r3, r2
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	4b03      	ldr	r3, [pc, #12]	@ (8003bf8 <ssd1306_WriteChar+0x120>)
 8003bea:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3724      	adds	r7, #36	@ 0x24
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd90      	pop	{r4, r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	20000708 	.word	0x20000708

08003bfc <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b086      	sub	sp, #24
 8003c00:	af02      	add	r7, sp, #8
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	4638      	mov	r0, r7
 8003c06:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8003c0a:	e013      	b.n	8003c34 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	7818      	ldrb	r0, [r3, #0]
 8003c10:	7e3b      	ldrb	r3, [r7, #24]
 8003c12:	9300      	str	r3, [sp, #0]
 8003c14:	463b      	mov	r3, r7
 8003c16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c18:	f7ff ff5e 	bl	8003ad8 <ssd1306_WriteChar>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	461a      	mov	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	781b      	ldrb	r3, [r3, #0]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d002      	beq.n	8003c2e <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	e008      	b.n	8003c40 <ssd1306_WriteString+0x44>
        }
        str++;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	3301      	adds	r3, #1
 8003c32:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d1e7      	bne.n	8003c0c <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	781b      	ldrb	r3, [r3, #0]
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3710      	adds	r7, #16
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}

08003c48 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	4603      	mov	r3, r0
 8003c50:	460a      	mov	r2, r1
 8003c52:	71fb      	strb	r3, [r7, #7]
 8003c54:	4613      	mov	r3, r2
 8003c56:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	b29a      	uxth	r2, r3
 8003c5c:	4b05      	ldr	r3, [pc, #20]	@ (8003c74 <ssd1306_SetCursor+0x2c>)
 8003c5e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8003c60:	79bb      	ldrb	r3, [r7, #6]
 8003c62:	b29a      	uxth	r2, r3
 8003c64:	4b03      	ldr	r3, [pc, #12]	@ (8003c74 <ssd1306_SetCursor+0x2c>)
 8003c66:	805a      	strh	r2, [r3, #2]
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	20000708 	.word	0x20000708

08003c78 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003c82:	2381      	movs	r3, #129	@ 0x81
 8003c84:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003c86:	7bfb      	ldrb	r3, [r7, #15]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7ff fdf5 	bl	8003878 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003c8e:	79fb      	ldrb	r3, [r7, #7]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff fdf1 	bl	8003878 <ssd1306_WriteCommand>
}
 8003c96:	bf00      	nop
 8003c98:	3710      	adds	r7, #16
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
	...

08003ca0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003caa:	79fb      	ldrb	r3, [r7, #7]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d005      	beq.n	8003cbc <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003cb0:	23af      	movs	r3, #175	@ 0xaf
 8003cb2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8003cb4:	4b08      	ldr	r3, [pc, #32]	@ (8003cd8 <ssd1306_SetDisplayOn+0x38>)
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	715a      	strb	r2, [r3, #5]
 8003cba:	e004      	b.n	8003cc6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003cbc:	23ae      	movs	r3, #174	@ 0xae
 8003cbe:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003cc0:	4b05      	ldr	r3, [pc, #20]	@ (8003cd8 <ssd1306_SetDisplayOn+0x38>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8003cc6:	7bfb      	ldrb	r3, [r7, #15]
 8003cc8:	4618      	mov	r0, r3
 8003cca:	f7ff fdd5 	bl	8003878 <ssd1306_WriteCommand>
}
 8003cce:	bf00      	nop
 8003cd0:	3710      	adds	r7, #16
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bd80      	pop	{r7, pc}
 8003cd6:	bf00      	nop
 8003cd8:	20000708 	.word	0x20000708

08003cdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	607b      	str	r3, [r7, #4]
 8003ce6:	4b10      	ldr	r3, [pc, #64]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cea:	4a0f      	ldr	r2, [pc, #60]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003cec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003cf0:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cfa:	607b      	str	r3, [r7, #4]
 8003cfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cfe:	2300      	movs	r3, #0
 8003d00:	603b      	str	r3, [r7, #0]
 8003d02:	4b09      	ldr	r3, [pc, #36]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	4a08      	ldr	r2, [pc, #32]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003d08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d0e:	4b06      	ldr	r3, [pc, #24]	@ (8003d28 <HAL_MspInit+0x4c>)
 8003d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d16:	603b      	str	r3, [r7, #0]
 8003d18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	40023800 	.word	0x40023800

08003d2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003d30:	bf00      	nop
 8003d32:	e7fd      	b.n	8003d30 <NMI_Handler+0x4>

08003d34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d34:	b480      	push	{r7}
 8003d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d38:	bf00      	nop
 8003d3a:	e7fd      	b.n	8003d38 <HardFault_Handler+0x4>

08003d3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d40:	bf00      	nop
 8003d42:	e7fd      	b.n	8003d40 <MemManage_Handler+0x4>

08003d44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d44:	b480      	push	{r7}
 8003d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d48:	bf00      	nop
 8003d4a:	e7fd      	b.n	8003d48 <BusFault_Handler+0x4>

08003d4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d50:	bf00      	nop
 8003d52:	e7fd      	b.n	8003d50 <UsageFault_Handler+0x4>

08003d54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d54:	b480      	push	{r7}
 8003d56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d58:	bf00      	nop
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr

08003d62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d62:	b480      	push	{r7}
 8003d64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d66:	bf00      	nop
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr

08003d70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d70:	b480      	push	{r7}
 8003d72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d74:	bf00      	nop
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d7e:	b580      	push	{r7, lr}
 8003d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d82:	f000 f9c3 	bl	800410c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d86:	bf00      	nop
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	af00      	add	r7, sp, #0
  return 1;
 8003d8e:	2301      	movs	r3, #1
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr

08003d9a <_kill>:

int _kill(int pid, int sig)
{
 8003d9a:	b580      	push	{r7, lr}
 8003d9c:	b082      	sub	sp, #8
 8003d9e:	af00      	add	r7, sp, #0
 8003da0:	6078      	str	r0, [r7, #4]
 8003da2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003da4:	f003 ffb6 	bl	8007d14 <__errno>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2216      	movs	r2, #22
 8003dac:	601a      	str	r2, [r3, #0]
  return -1;
 8003dae:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	3708      	adds	r7, #8
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}

08003dba <_exit>:

void _exit (int status)
{
 8003dba:	b580      	push	{r7, lr}
 8003dbc:	b082      	sub	sp, #8
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003dc2:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f7ff ffe7 	bl	8003d9a <_kill>
  while (1) {}
 8003dcc:	bf00      	nop
 8003dce:	e7fd      	b.n	8003dcc <_exit+0x12>

08003dd0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b086      	sub	sp, #24
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	60f8      	str	r0, [r7, #12]
 8003dd8:	60b9      	str	r1, [r7, #8]
 8003dda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ddc:	2300      	movs	r3, #0
 8003dde:	617b      	str	r3, [r7, #20]
 8003de0:	e00a      	b.n	8003df8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003de2:	f3af 8000 	nop.w
 8003de6:	4601      	mov	r1, r0
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	1c5a      	adds	r2, r3, #1
 8003dec:	60ba      	str	r2, [r7, #8]
 8003dee:	b2ca      	uxtb	r2, r1
 8003df0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	3301      	adds	r3, #1
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	697a      	ldr	r2, [r7, #20]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	dbf0      	blt.n	8003de2 <_read+0x12>
  }

  return len;
 8003e00:	687b      	ldr	r3, [r7, #4]
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3718      	adds	r7, #24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
	...

08003e0c <_write>:

/*  :  printf()  UART1 (/dev/ttyUSB0) */
__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
  (void)file;
  HAL_UART_Transmit(&huart1, (uint8_t*)ptr, (uint16_t)len, 1000);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	b29a      	uxth	r2, r3
 8003e1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e20:	68b9      	ldr	r1, [r7, #8]
 8003e22:	4804      	ldr	r0, [pc, #16]	@ (8003e34 <_write+0x28>)
 8003e24:	f002 f8ec 	bl	8006000 <HAL_UART_Transmit>
  return len;
 8003e28:	687b      	ldr	r3, [r7, #4]
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	3710      	adds	r7, #16
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bd80      	pop	{r7, pc}
 8003e32:	bf00      	nop
 8003e34:	20000714 	.word	0x20000714

08003e38 <_close>:

int _close(int file)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003e40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <_fstat>:

int _fstat(int file, struct stat *st)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e60:	605a      	str	r2, [r3, #4]
  return 0;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <_isatty>:

int _isatty(int file)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003e78:	2301      	movs	r3, #1
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	370c      	adds	r7, #12
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr

08003e86 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e86:	b480      	push	{r7}
 8003e88:	b085      	sub	sp, #20
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	60f8      	str	r0, [r7, #12]
 8003e8e:	60b9      	str	r1, [r7, #8]
 8003e90:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e92:	2300      	movs	r3, #0
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	3714      	adds	r7, #20
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ea8:	4a14      	ldr	r2, [pc, #80]	@ (8003efc <_sbrk+0x5c>)
 8003eaa:	4b15      	ldr	r3, [pc, #84]	@ (8003f00 <_sbrk+0x60>)
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003eb4:	4b13      	ldr	r3, [pc, #76]	@ (8003f04 <_sbrk+0x64>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d102      	bne.n	8003ec2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ebc:	4b11      	ldr	r3, [pc, #68]	@ (8003f04 <_sbrk+0x64>)
 8003ebe:	4a12      	ldr	r2, [pc, #72]	@ (8003f08 <_sbrk+0x68>)
 8003ec0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ec2:	4b10      	ldr	r3, [pc, #64]	@ (8003f04 <_sbrk+0x64>)
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4413      	add	r3, r2
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d207      	bcs.n	8003ee0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ed0:	f003 ff20 	bl	8007d14 <__errno>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	220c      	movs	r2, #12
 8003ed8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003eda:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003ede:	e009      	b.n	8003ef4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ee0:	4b08      	ldr	r3, [pc, #32]	@ (8003f04 <_sbrk+0x64>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003ee6:	4b07      	ldr	r3, [pc, #28]	@ (8003f04 <_sbrk+0x64>)
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4413      	add	r3, r2
 8003eee:	4a05      	ldr	r2, [pc, #20]	@ (8003f04 <_sbrk+0x64>)
 8003ef0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	3718      	adds	r7, #24
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	20020000 	.word	0x20020000
 8003f00:	00000400 	.word	0x00000400
 8003f04:	20000710 	.word	0x20000710
 8003f08:	200008b0 	.word	0x200008b0

08003f0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003f10:	4b06      	ldr	r3, [pc, #24]	@ (8003f2c <SystemInit+0x20>)
 8003f12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f16:	4a05      	ldr	r2, [pc, #20]	@ (8003f2c <SystemInit+0x20>)
 8003f18:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f1c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f20:	bf00      	nop
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	e000ed00 	.word	0xe000ed00

08003f30 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003f34:	4b11      	ldr	r3, [pc, #68]	@ (8003f7c <MX_USART1_UART_Init+0x4c>)
 8003f36:	4a12      	ldr	r2, [pc, #72]	@ (8003f80 <MX_USART1_UART_Init+0x50>)
 8003f38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003f3a:	4b10      	ldr	r3, [pc, #64]	@ (8003f7c <MX_USART1_UART_Init+0x4c>)
 8003f3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003f40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f42:	4b0e      	ldr	r3, [pc, #56]	@ (8003f7c <MX_USART1_UART_Init+0x4c>)
 8003f44:	2200      	movs	r2, #0
 8003f46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003f48:	4b0c      	ldr	r3, [pc, #48]	@ (8003f7c <MX_USART1_UART_Init+0x4c>)
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003f7c <MX_USART1_UART_Init+0x4c>)
 8003f50:	2200      	movs	r2, #0
 8003f52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003f54:	4b09      	ldr	r3, [pc, #36]	@ (8003f7c <MX_USART1_UART_Init+0x4c>)
 8003f56:	220c      	movs	r2, #12
 8003f58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f5a:	4b08      	ldr	r3, [pc, #32]	@ (8003f7c <MX_USART1_UART_Init+0x4c>)
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003f60:	4b06      	ldr	r3, [pc, #24]	@ (8003f7c <MX_USART1_UART_Init+0x4c>)
 8003f62:	2200      	movs	r2, #0
 8003f64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003f66:	4805      	ldr	r0, [pc, #20]	@ (8003f7c <MX_USART1_UART_Init+0x4c>)
 8003f68:	f001 fffa 	bl	8005f60 <HAL_UART_Init>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d001      	beq.n	8003f76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003f72:	f7fe fec9 	bl	8002d08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003f76:	bf00      	nop
 8003f78:	bd80      	pop	{r7, pc}
 8003f7a:	bf00      	nop
 8003f7c:	20000714 	.word	0x20000714
 8003f80:	40011000 	.word	0x40011000

08003f84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b08a      	sub	sp, #40	@ 0x28
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f8c:	f107 0314 	add.w	r3, r7, #20
 8003f90:	2200      	movs	r2, #0
 8003f92:	601a      	str	r2, [r3, #0]
 8003f94:	605a      	str	r2, [r3, #4]
 8003f96:	609a      	str	r2, [r3, #8]
 8003f98:	60da      	str	r2, [r3, #12]
 8003f9a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a19      	ldr	r2, [pc, #100]	@ (8004008 <HAL_UART_MspInit+0x84>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d12c      	bne.n	8004000 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	613b      	str	r3, [r7, #16]
 8003faa:	4b18      	ldr	r3, [pc, #96]	@ (800400c <HAL_UART_MspInit+0x88>)
 8003fac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fae:	4a17      	ldr	r2, [pc, #92]	@ (800400c <HAL_UART_MspInit+0x88>)
 8003fb0:	f043 0310 	orr.w	r3, r3, #16
 8003fb4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003fb6:	4b15      	ldr	r3, [pc, #84]	@ (800400c <HAL_UART_MspInit+0x88>)
 8003fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fba:	f003 0310 	and.w	r3, r3, #16
 8003fbe:	613b      	str	r3, [r7, #16]
 8003fc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	60fb      	str	r3, [r7, #12]
 8003fc6:	4b11      	ldr	r3, [pc, #68]	@ (800400c <HAL_UART_MspInit+0x88>)
 8003fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fca:	4a10      	ldr	r2, [pc, #64]	@ (800400c <HAL_UART_MspInit+0x88>)
 8003fcc:	f043 0301 	orr.w	r3, r3, #1
 8003fd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800400c <HAL_UART_MspInit+0x88>)
 8003fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd6:	f003 0301 	and.w	r3, r3, #1
 8003fda:	60fb      	str	r3, [r7, #12]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003fde:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003fe2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fe4:	2302      	movs	r3, #2
 8003fe6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003fec:	2303      	movs	r3, #3
 8003fee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003ff0:	2307      	movs	r3, #7
 8003ff2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ff4:	f107 0314 	add.w	r3, r7, #20
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	4805      	ldr	r0, [pc, #20]	@ (8004010 <HAL_UART_MspInit+0x8c>)
 8003ffc:	f000 f9b0 	bl	8004360 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004000:	bf00      	nop
 8004002:	3728      	adds	r7, #40	@ 0x28
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	40011000 	.word	0x40011000
 800400c:	40023800 	.word	0x40023800
 8004010:	40020000 	.word	0x40020000

08004014 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004014:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800404c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004018:	f7ff ff78 	bl	8003f0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800401c:	480c      	ldr	r0, [pc, #48]	@ (8004050 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800401e:	490d      	ldr	r1, [pc, #52]	@ (8004054 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004020:	4a0d      	ldr	r2, [pc, #52]	@ (8004058 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004022:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004024:	e002      	b.n	800402c <LoopCopyDataInit>

08004026 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004026:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004028:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800402a:	3304      	adds	r3, #4

0800402c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800402c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800402e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004030:	d3f9      	bcc.n	8004026 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004032:	4a0a      	ldr	r2, [pc, #40]	@ (800405c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004034:	4c0a      	ldr	r4, [pc, #40]	@ (8004060 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004036:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004038:	e001      	b.n	800403e <LoopFillZerobss>

0800403a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800403a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800403c:	3204      	adds	r2, #4

0800403e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800403e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004040:	d3fb      	bcc.n	800403a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004042:	f003 fe6d 	bl	8007d20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004046:	f7fd ffd9 	bl	8001ffc <main>
  bx  lr    
 800404a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800404c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004050:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004054:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8004058:	0800af5c 	.word	0x0800af5c
  ldr r2, =_sbss
 800405c:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8004060:	200008ac 	.word	0x200008ac

08004064 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004064:	e7fe      	b.n	8004064 <ADC_IRQHandler>
	...

08004068 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800406c:	4b0e      	ldr	r3, [pc, #56]	@ (80040a8 <HAL_Init+0x40>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a0d      	ldr	r2, [pc, #52]	@ (80040a8 <HAL_Init+0x40>)
 8004072:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004076:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004078:	4b0b      	ldr	r3, [pc, #44]	@ (80040a8 <HAL_Init+0x40>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a0a      	ldr	r2, [pc, #40]	@ (80040a8 <HAL_Init+0x40>)
 800407e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004082:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004084:	4b08      	ldr	r3, [pc, #32]	@ (80040a8 <HAL_Init+0x40>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a07      	ldr	r2, [pc, #28]	@ (80040a8 <HAL_Init+0x40>)
 800408a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800408e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004090:	2003      	movs	r0, #3
 8004092:	f000 f931 	bl	80042f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004096:	200f      	movs	r0, #15
 8004098:	f000 f808 	bl	80040ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800409c:	f7ff fe1e 	bl	8003cdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040a0:	2300      	movs	r3, #0
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40023c00 	.word	0x40023c00

080040ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040b4:	4b12      	ldr	r3, [pc, #72]	@ (8004100 <HAL_InitTick+0x54>)
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	4b12      	ldr	r3, [pc, #72]	@ (8004104 <HAL_InitTick+0x58>)
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	4619      	mov	r1, r3
 80040be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80040c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80040c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80040ca:	4618      	mov	r0, r3
 80040cc:	f000 f93b 	bl	8004346 <HAL_SYSTICK_Config>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d001      	beq.n	80040da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e00e      	b.n	80040f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2b0f      	cmp	r3, #15
 80040de:	d80a      	bhi.n	80040f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040e0:	2200      	movs	r2, #0
 80040e2:	6879      	ldr	r1, [r7, #4]
 80040e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80040e8:	f000 f911 	bl	800430e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040ec:	4a06      	ldr	r2, [pc, #24]	@ (8004108 <HAL_InitTick+0x5c>)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80040f2:	2300      	movs	r3, #0
 80040f4:	e000      	b.n	80040f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3708      	adds	r7, #8
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}
 8004100:	20000014 	.word	0x20000014
 8004104:	2000001c 	.word	0x2000001c
 8004108:	20000018 	.word	0x20000018

0800410c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004110:	4b06      	ldr	r3, [pc, #24]	@ (800412c <HAL_IncTick+0x20>)
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	461a      	mov	r2, r3
 8004116:	4b06      	ldr	r3, [pc, #24]	@ (8004130 <HAL_IncTick+0x24>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4413      	add	r3, r2
 800411c:	4a04      	ldr	r2, [pc, #16]	@ (8004130 <HAL_IncTick+0x24>)
 800411e:	6013      	str	r3, [r2, #0]
}
 8004120:	bf00      	nop
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr
 800412a:	bf00      	nop
 800412c:	2000001c 	.word	0x2000001c
 8004130:	2000075c 	.word	0x2000075c

08004134 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004134:	b480      	push	{r7}
 8004136:	af00      	add	r7, sp, #0
  return uwTick;
 8004138:	4b03      	ldr	r3, [pc, #12]	@ (8004148 <HAL_GetTick+0x14>)
 800413a:	681b      	ldr	r3, [r3, #0]
}
 800413c:	4618      	mov	r0, r3
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	2000075c 	.word	0x2000075c

0800414c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004154:	f7ff ffee 	bl	8004134 <HAL_GetTick>
 8004158:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004164:	d005      	beq.n	8004172 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004166:	4b0a      	ldr	r3, [pc, #40]	@ (8004190 <HAL_Delay+0x44>)
 8004168:	781b      	ldrb	r3, [r3, #0]
 800416a:	461a      	mov	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	4413      	add	r3, r2
 8004170:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004172:	bf00      	nop
 8004174:	f7ff ffde 	bl	8004134 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	429a      	cmp	r2, r3
 8004182:	d8f7      	bhi.n	8004174 <HAL_Delay+0x28>
  {
  }
}
 8004184:	bf00      	nop
 8004186:	bf00      	nop
 8004188:	3710      	adds	r7, #16
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	2000001c 	.word	0x2000001c

08004194 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004194:	b480      	push	{r7}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f003 0307 	and.w	r3, r3, #7
 80041a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041a4:	4b0c      	ldr	r3, [pc, #48]	@ (80041d8 <__NVIC_SetPriorityGrouping+0x44>)
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80041b0:	4013      	ands	r3, r2
 80041b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80041c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041c6:	4a04      	ldr	r2, [pc, #16]	@ (80041d8 <__NVIC_SetPriorityGrouping+0x44>)
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	60d3      	str	r3, [r2, #12]
}
 80041cc:	bf00      	nop
 80041ce:	3714      	adds	r7, #20
 80041d0:	46bd      	mov	sp, r7
 80041d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d6:	4770      	bx	lr
 80041d8:	e000ed00 	.word	0xe000ed00

080041dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041dc:	b480      	push	{r7}
 80041de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041e0:	4b04      	ldr	r3, [pc, #16]	@ (80041f4 <__NVIC_GetPriorityGrouping+0x18>)
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	0a1b      	lsrs	r3, r3, #8
 80041e6:	f003 0307 	and.w	r3, r3, #7
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr
 80041f4:	e000ed00 	.word	0xe000ed00

080041f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	4603      	mov	r3, r0
 8004200:	6039      	str	r1, [r7, #0]
 8004202:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004208:	2b00      	cmp	r3, #0
 800420a:	db0a      	blt.n	8004222 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	b2da      	uxtb	r2, r3
 8004210:	490c      	ldr	r1, [pc, #48]	@ (8004244 <__NVIC_SetPriority+0x4c>)
 8004212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004216:	0112      	lsls	r2, r2, #4
 8004218:	b2d2      	uxtb	r2, r2
 800421a:	440b      	add	r3, r1
 800421c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004220:	e00a      	b.n	8004238 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	b2da      	uxtb	r2, r3
 8004226:	4908      	ldr	r1, [pc, #32]	@ (8004248 <__NVIC_SetPriority+0x50>)
 8004228:	79fb      	ldrb	r3, [r7, #7]
 800422a:	f003 030f 	and.w	r3, r3, #15
 800422e:	3b04      	subs	r3, #4
 8004230:	0112      	lsls	r2, r2, #4
 8004232:	b2d2      	uxtb	r2, r2
 8004234:	440b      	add	r3, r1
 8004236:	761a      	strb	r2, [r3, #24]
}
 8004238:	bf00      	nop
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004242:	4770      	bx	lr
 8004244:	e000e100 	.word	0xe000e100
 8004248:	e000ed00 	.word	0xe000ed00

0800424c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800424c:	b480      	push	{r7}
 800424e:	b089      	sub	sp, #36	@ 0x24
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f003 0307 	and.w	r3, r3, #7
 800425e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	f1c3 0307 	rsb	r3, r3, #7
 8004266:	2b04      	cmp	r3, #4
 8004268:	bf28      	it	cs
 800426a:	2304      	movcs	r3, #4
 800426c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	3304      	adds	r3, #4
 8004272:	2b06      	cmp	r3, #6
 8004274:	d902      	bls.n	800427c <NVIC_EncodePriority+0x30>
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	3b03      	subs	r3, #3
 800427a:	e000      	b.n	800427e <NVIC_EncodePriority+0x32>
 800427c:	2300      	movs	r3, #0
 800427e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004280:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004284:	69bb      	ldr	r3, [r7, #24]
 8004286:	fa02 f303 	lsl.w	r3, r2, r3
 800428a:	43da      	mvns	r2, r3
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	401a      	ands	r2, r3
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004294:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	fa01 f303 	lsl.w	r3, r1, r3
 800429e:	43d9      	mvns	r1, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042a4:	4313      	orrs	r3, r2
         );
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3724      	adds	r7, #36	@ 0x24
 80042aa:	46bd      	mov	sp, r7
 80042ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b0:	4770      	bx	lr
	...

080042b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	3b01      	subs	r3, #1
 80042c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80042c4:	d301      	bcc.n	80042ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80042c6:	2301      	movs	r3, #1
 80042c8:	e00f      	b.n	80042ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80042ca:	4a0a      	ldr	r2, [pc, #40]	@ (80042f4 <SysTick_Config+0x40>)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	3b01      	subs	r3, #1
 80042d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80042d2:	210f      	movs	r1, #15
 80042d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80042d8:	f7ff ff8e 	bl	80041f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80042dc:	4b05      	ldr	r3, [pc, #20]	@ (80042f4 <SysTick_Config+0x40>)
 80042de:	2200      	movs	r2, #0
 80042e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80042e2:	4b04      	ldr	r3, [pc, #16]	@ (80042f4 <SysTick_Config+0x40>)
 80042e4:	2207      	movs	r2, #7
 80042e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	e000e010 	.word	0xe000e010

080042f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f7ff ff47 	bl	8004194 <__NVIC_SetPriorityGrouping>
}
 8004306:	bf00      	nop
 8004308:	3708      	adds	r7, #8
 800430a:	46bd      	mov	sp, r7
 800430c:	bd80      	pop	{r7, pc}

0800430e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800430e:	b580      	push	{r7, lr}
 8004310:	b086      	sub	sp, #24
 8004312:	af00      	add	r7, sp, #0
 8004314:	4603      	mov	r3, r0
 8004316:	60b9      	str	r1, [r7, #8]
 8004318:	607a      	str	r2, [r7, #4]
 800431a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800431c:	2300      	movs	r3, #0
 800431e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004320:	f7ff ff5c 	bl	80041dc <__NVIC_GetPriorityGrouping>
 8004324:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	68b9      	ldr	r1, [r7, #8]
 800432a:	6978      	ldr	r0, [r7, #20]
 800432c:	f7ff ff8e 	bl	800424c <NVIC_EncodePriority>
 8004330:	4602      	mov	r2, r0
 8004332:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004336:	4611      	mov	r1, r2
 8004338:	4618      	mov	r0, r3
 800433a:	f7ff ff5d 	bl	80041f8 <__NVIC_SetPriority>
}
 800433e:	bf00      	nop
 8004340:	3718      	adds	r7, #24
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}

08004346 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004346:	b580      	push	{r7, lr}
 8004348:	b082      	sub	sp, #8
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f7ff ffb0 	bl	80042b4 <SysTick_Config>
 8004354:	4603      	mov	r3, r0
}
 8004356:	4618      	mov	r0, r3
 8004358:	3708      	adds	r7, #8
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
	...

08004360 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004360:	b480      	push	{r7}
 8004362:	b089      	sub	sp, #36	@ 0x24
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800436a:	2300      	movs	r3, #0
 800436c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800436e:	2300      	movs	r3, #0
 8004370:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004372:	2300      	movs	r3, #0
 8004374:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004376:	2300      	movs	r3, #0
 8004378:	61fb      	str	r3, [r7, #28]
 800437a:	e159      	b.n	8004630 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800437c:	2201      	movs	r2, #1
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	fa02 f303 	lsl.w	r3, r2, r3
 8004384:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	4013      	ands	r3, r2
 800438e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004390:	693a      	ldr	r2, [r7, #16]
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	429a      	cmp	r2, r3
 8004396:	f040 8148 	bne.w	800462a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	f003 0303 	and.w	r3, r3, #3
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d005      	beq.n	80043b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d130      	bne.n	8004414 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80043b8:	69fb      	ldr	r3, [r7, #28]
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	2203      	movs	r2, #3
 80043be:	fa02 f303 	lsl.w	r3, r2, r3
 80043c2:	43db      	mvns	r3, r3
 80043c4:	69ba      	ldr	r2, [r7, #24]
 80043c6:	4013      	ands	r3, r2
 80043c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	68da      	ldr	r2, [r3, #12]
 80043ce:	69fb      	ldr	r3, [r7, #28]
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	fa02 f303 	lsl.w	r3, r2, r3
 80043d6:	69ba      	ldr	r2, [r7, #24]
 80043d8:	4313      	orrs	r3, r2
 80043da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	69ba      	ldr	r2, [r7, #24]
 80043e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043e8:	2201      	movs	r2, #1
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	43db      	mvns	r3, r3
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	4013      	ands	r3, r2
 80043f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	091b      	lsrs	r3, r3, #4
 80043fe:	f003 0201 	and.w	r2, r3, #1
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	69ba      	ldr	r2, [r7, #24]
 800440a:	4313      	orrs	r3, r2
 800440c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f003 0303 	and.w	r3, r3, #3
 800441c:	2b03      	cmp	r3, #3
 800441e:	d017      	beq.n	8004450 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	005b      	lsls	r3, r3, #1
 800442a:	2203      	movs	r2, #3
 800442c:	fa02 f303 	lsl.w	r3, r2, r3
 8004430:	43db      	mvns	r3, r3
 8004432:	69ba      	ldr	r2, [r7, #24]
 8004434:	4013      	ands	r3, r2
 8004436:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	005b      	lsls	r3, r3, #1
 8004440:	fa02 f303 	lsl.w	r3, r2, r3
 8004444:	69ba      	ldr	r2, [r7, #24]
 8004446:	4313      	orrs	r3, r2
 8004448:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	69ba      	ldr	r2, [r7, #24]
 800444e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	f003 0303 	and.w	r3, r3, #3
 8004458:	2b02      	cmp	r3, #2
 800445a:	d123      	bne.n	80044a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	08da      	lsrs	r2, r3, #3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	3208      	adds	r2, #8
 8004464:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004468:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	f003 0307 	and.w	r3, r3, #7
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	220f      	movs	r2, #15
 8004474:	fa02 f303 	lsl.w	r3, r2, r3
 8004478:	43db      	mvns	r3, r3
 800447a:	69ba      	ldr	r2, [r7, #24]
 800447c:	4013      	ands	r3, r2
 800447e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	691a      	ldr	r2, [r3, #16]
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	009b      	lsls	r3, r3, #2
 800448c:	fa02 f303 	lsl.w	r3, r2, r3
 8004490:	69ba      	ldr	r2, [r7, #24]
 8004492:	4313      	orrs	r3, r2
 8004494:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	08da      	lsrs	r2, r3, #3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	3208      	adds	r2, #8
 800449e:	69b9      	ldr	r1, [r7, #24]
 80044a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	005b      	lsls	r3, r3, #1
 80044ae:	2203      	movs	r2, #3
 80044b0:	fa02 f303 	lsl.w	r3, r2, r3
 80044b4:	43db      	mvns	r3, r3
 80044b6:	69ba      	ldr	r2, [r7, #24]
 80044b8:	4013      	ands	r3, r2
 80044ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	685b      	ldr	r3, [r3, #4]
 80044c0:	f003 0203 	and.w	r2, r3, #3
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	005b      	lsls	r3, r3, #1
 80044c8:	fa02 f303 	lsl.w	r3, r2, r3
 80044cc:	69ba      	ldr	r2, [r7, #24]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	69ba      	ldr	r2, [r7, #24]
 80044d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	f000 80a2 	beq.w	800462a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044e6:	2300      	movs	r3, #0
 80044e8:	60fb      	str	r3, [r7, #12]
 80044ea:	4b57      	ldr	r3, [pc, #348]	@ (8004648 <HAL_GPIO_Init+0x2e8>)
 80044ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ee:	4a56      	ldr	r2, [pc, #344]	@ (8004648 <HAL_GPIO_Init+0x2e8>)
 80044f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044f4:	6453      	str	r3, [r2, #68]	@ 0x44
 80044f6:	4b54      	ldr	r3, [pc, #336]	@ (8004648 <HAL_GPIO_Init+0x2e8>)
 80044f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044fe:	60fb      	str	r3, [r7, #12]
 8004500:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004502:	4a52      	ldr	r2, [pc, #328]	@ (800464c <HAL_GPIO_Init+0x2ec>)
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	089b      	lsrs	r3, r3, #2
 8004508:	3302      	adds	r3, #2
 800450a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800450e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	220f      	movs	r2, #15
 800451a:	fa02 f303 	lsl.w	r3, r2, r3
 800451e:	43db      	mvns	r3, r3
 8004520:	69ba      	ldr	r2, [r7, #24]
 8004522:	4013      	ands	r3, r2
 8004524:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a49      	ldr	r2, [pc, #292]	@ (8004650 <HAL_GPIO_Init+0x2f0>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d019      	beq.n	8004562 <HAL_GPIO_Init+0x202>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a48      	ldr	r2, [pc, #288]	@ (8004654 <HAL_GPIO_Init+0x2f4>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d013      	beq.n	800455e <HAL_GPIO_Init+0x1fe>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a47      	ldr	r2, [pc, #284]	@ (8004658 <HAL_GPIO_Init+0x2f8>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d00d      	beq.n	800455a <HAL_GPIO_Init+0x1fa>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a46      	ldr	r2, [pc, #280]	@ (800465c <HAL_GPIO_Init+0x2fc>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d007      	beq.n	8004556 <HAL_GPIO_Init+0x1f6>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a45      	ldr	r2, [pc, #276]	@ (8004660 <HAL_GPIO_Init+0x300>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d101      	bne.n	8004552 <HAL_GPIO_Init+0x1f2>
 800454e:	2304      	movs	r3, #4
 8004550:	e008      	b.n	8004564 <HAL_GPIO_Init+0x204>
 8004552:	2307      	movs	r3, #7
 8004554:	e006      	b.n	8004564 <HAL_GPIO_Init+0x204>
 8004556:	2303      	movs	r3, #3
 8004558:	e004      	b.n	8004564 <HAL_GPIO_Init+0x204>
 800455a:	2302      	movs	r3, #2
 800455c:	e002      	b.n	8004564 <HAL_GPIO_Init+0x204>
 800455e:	2301      	movs	r3, #1
 8004560:	e000      	b.n	8004564 <HAL_GPIO_Init+0x204>
 8004562:	2300      	movs	r3, #0
 8004564:	69fa      	ldr	r2, [r7, #28]
 8004566:	f002 0203 	and.w	r2, r2, #3
 800456a:	0092      	lsls	r2, r2, #2
 800456c:	4093      	lsls	r3, r2
 800456e:	69ba      	ldr	r2, [r7, #24]
 8004570:	4313      	orrs	r3, r2
 8004572:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004574:	4935      	ldr	r1, [pc, #212]	@ (800464c <HAL_GPIO_Init+0x2ec>)
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	089b      	lsrs	r3, r3, #2
 800457a:	3302      	adds	r3, #2
 800457c:	69ba      	ldr	r2, [r7, #24]
 800457e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004582:	4b38      	ldr	r3, [pc, #224]	@ (8004664 <HAL_GPIO_Init+0x304>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	43db      	mvns	r3, r3
 800458c:	69ba      	ldr	r2, [r7, #24]
 800458e:	4013      	ands	r3, r2
 8004590:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800459e:	69ba      	ldr	r2, [r7, #24]
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80045a6:	4a2f      	ldr	r2, [pc, #188]	@ (8004664 <HAL_GPIO_Init+0x304>)
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80045ac:	4b2d      	ldr	r3, [pc, #180]	@ (8004664 <HAL_GPIO_Init+0x304>)
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045b2:	693b      	ldr	r3, [r7, #16]
 80045b4:	43db      	mvns	r3, r3
 80045b6:	69ba      	ldr	r2, [r7, #24]
 80045b8:	4013      	ands	r3, r2
 80045ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d003      	beq.n	80045d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80045c8:	69ba      	ldr	r2, [r7, #24]
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	4313      	orrs	r3, r2
 80045ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045d0:	4a24      	ldr	r2, [pc, #144]	@ (8004664 <HAL_GPIO_Init+0x304>)
 80045d2:	69bb      	ldr	r3, [r7, #24]
 80045d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045d6:	4b23      	ldr	r3, [pc, #140]	@ (8004664 <HAL_GPIO_Init+0x304>)
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	43db      	mvns	r3, r3
 80045e0:	69ba      	ldr	r2, [r7, #24]
 80045e2:	4013      	ands	r3, r2
 80045e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d003      	beq.n	80045fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80045f2:	69ba      	ldr	r2, [r7, #24]
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045fa:	4a1a      	ldr	r2, [pc, #104]	@ (8004664 <HAL_GPIO_Init+0x304>)
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004600:	4b18      	ldr	r3, [pc, #96]	@ (8004664 <HAL_GPIO_Init+0x304>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	43db      	mvns	r3, r3
 800460a:	69ba      	ldr	r2, [r7, #24]
 800460c:	4013      	ands	r3, r2
 800460e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004618:	2b00      	cmp	r3, #0
 800461a:	d003      	beq.n	8004624 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800461c:	69ba      	ldr	r2, [r7, #24]
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	4313      	orrs	r3, r2
 8004622:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004624:	4a0f      	ldr	r2, [pc, #60]	@ (8004664 <HAL_GPIO_Init+0x304>)
 8004626:	69bb      	ldr	r3, [r7, #24]
 8004628:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	3301      	adds	r3, #1
 800462e:	61fb      	str	r3, [r7, #28]
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	2b0f      	cmp	r3, #15
 8004634:	f67f aea2 	bls.w	800437c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004638:	bf00      	nop
 800463a:	bf00      	nop
 800463c:	3724      	adds	r7, #36	@ 0x24
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	40023800 	.word	0x40023800
 800464c:	40013800 	.word	0x40013800
 8004650:	40020000 	.word	0x40020000
 8004654:	40020400 	.word	0x40020400
 8004658:	40020800 	.word	0x40020800
 800465c:	40020c00 	.word	0x40020c00
 8004660:	40021000 	.word	0x40021000
 8004664:	40013c00 	.word	0x40013c00

08004668 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d101      	bne.n	800467a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e12b      	b.n	80048d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004680:	b2db      	uxtb	r3, r3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d106      	bne.n	8004694 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2200      	movs	r2, #0
 800468a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f7fc fddc 	bl	800124c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2224      	movs	r2, #36	@ 0x24
 8004698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f022 0201 	bic.w	r2, r2, #1
 80046aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80046ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80046ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80046cc:	f001 fc20 	bl	8005f10 <HAL_RCC_GetPCLK1Freq>
 80046d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	4a81      	ldr	r2, [pc, #516]	@ (80048dc <HAL_I2C_Init+0x274>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d807      	bhi.n	80046ec <HAL_I2C_Init+0x84>
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	4a80      	ldr	r2, [pc, #512]	@ (80048e0 <HAL_I2C_Init+0x278>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	bf94      	ite	ls
 80046e4:	2301      	movls	r3, #1
 80046e6:	2300      	movhi	r3, #0
 80046e8:	b2db      	uxtb	r3, r3
 80046ea:	e006      	b.n	80046fa <HAL_I2C_Init+0x92>
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	4a7d      	ldr	r2, [pc, #500]	@ (80048e4 <HAL_I2C_Init+0x27c>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	bf94      	ite	ls
 80046f4:	2301      	movls	r3, #1
 80046f6:	2300      	movhi	r3, #0
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	e0e7      	b.n	80048d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	4a78      	ldr	r2, [pc, #480]	@ (80048e8 <HAL_I2C_Init+0x280>)
 8004706:	fba2 2303 	umull	r2, r3, r2, r3
 800470a:	0c9b      	lsrs	r3, r3, #18
 800470c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	68ba      	ldr	r2, [r7, #8]
 800471e:	430a      	orrs	r2, r1
 8004720:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	4a6a      	ldr	r2, [pc, #424]	@ (80048dc <HAL_I2C_Init+0x274>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d802      	bhi.n	800473c <HAL_I2C_Init+0xd4>
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	3301      	adds	r3, #1
 800473a:	e009      	b.n	8004750 <HAL_I2C_Init+0xe8>
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004742:	fb02 f303 	mul.w	r3, r2, r3
 8004746:	4a69      	ldr	r2, [pc, #420]	@ (80048ec <HAL_I2C_Init+0x284>)
 8004748:	fba2 2303 	umull	r2, r3, r2, r3
 800474c:	099b      	lsrs	r3, r3, #6
 800474e:	3301      	adds	r3, #1
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	6812      	ldr	r2, [r2, #0]
 8004754:	430b      	orrs	r3, r1
 8004756:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	69db      	ldr	r3, [r3, #28]
 800475e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004762:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	495c      	ldr	r1, [pc, #368]	@ (80048dc <HAL_I2C_Init+0x274>)
 800476c:	428b      	cmp	r3, r1
 800476e:	d819      	bhi.n	80047a4 <HAL_I2C_Init+0x13c>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	1e59      	subs	r1, r3, #1
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	005b      	lsls	r3, r3, #1
 800477a:	fbb1 f3f3 	udiv	r3, r1, r3
 800477e:	1c59      	adds	r1, r3, #1
 8004780:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004784:	400b      	ands	r3, r1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00a      	beq.n	80047a0 <HAL_I2C_Init+0x138>
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	1e59      	subs	r1, r3, #1
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	685b      	ldr	r3, [r3, #4]
 8004792:	005b      	lsls	r3, r3, #1
 8004794:	fbb1 f3f3 	udiv	r3, r1, r3
 8004798:	3301      	adds	r3, #1
 800479a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800479e:	e051      	b.n	8004844 <HAL_I2C_Init+0x1dc>
 80047a0:	2304      	movs	r3, #4
 80047a2:	e04f      	b.n	8004844 <HAL_I2C_Init+0x1dc>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	689b      	ldr	r3, [r3, #8]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d111      	bne.n	80047d0 <HAL_I2C_Init+0x168>
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	1e58      	subs	r0, r3, #1
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6859      	ldr	r1, [r3, #4]
 80047b4:	460b      	mov	r3, r1
 80047b6:	005b      	lsls	r3, r3, #1
 80047b8:	440b      	add	r3, r1
 80047ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80047be:	3301      	adds	r3, #1
 80047c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	bf0c      	ite	eq
 80047c8:	2301      	moveq	r3, #1
 80047ca:	2300      	movne	r3, #0
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	e012      	b.n	80047f6 <HAL_I2C_Init+0x18e>
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	1e58      	subs	r0, r3, #1
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6859      	ldr	r1, [r3, #4]
 80047d8:	460b      	mov	r3, r1
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	440b      	add	r3, r1
 80047de:	0099      	lsls	r1, r3, #2
 80047e0:	440b      	add	r3, r1
 80047e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80047e6:	3301      	adds	r3, #1
 80047e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	bf0c      	ite	eq
 80047f0:	2301      	moveq	r3, #1
 80047f2:	2300      	movne	r3, #0
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d001      	beq.n	80047fe <HAL_I2C_Init+0x196>
 80047fa:	2301      	movs	r3, #1
 80047fc:	e022      	b.n	8004844 <HAL_I2C_Init+0x1dc>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d10e      	bne.n	8004824 <HAL_I2C_Init+0x1bc>
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	1e58      	subs	r0, r3, #1
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6859      	ldr	r1, [r3, #4]
 800480e:	460b      	mov	r3, r1
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	440b      	add	r3, r1
 8004814:	fbb0 f3f3 	udiv	r3, r0, r3
 8004818:	3301      	adds	r3, #1
 800481a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800481e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004822:	e00f      	b.n	8004844 <HAL_I2C_Init+0x1dc>
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	1e58      	subs	r0, r3, #1
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6859      	ldr	r1, [r3, #4]
 800482c:	460b      	mov	r3, r1
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	0099      	lsls	r1, r3, #2
 8004834:	440b      	add	r3, r1
 8004836:	fbb0 f3f3 	udiv	r3, r0, r3
 800483a:	3301      	adds	r3, #1
 800483c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004840:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004844:	6879      	ldr	r1, [r7, #4]
 8004846:	6809      	ldr	r1, [r1, #0]
 8004848:	4313      	orrs	r3, r2
 800484a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	69da      	ldr	r2, [r3, #28]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6a1b      	ldr	r3, [r3, #32]
 800485e:	431a      	orrs	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	430a      	orrs	r2, r1
 8004866:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	689b      	ldr	r3, [r3, #8]
 800486e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004872:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6911      	ldr	r1, [r2, #16]
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	68d2      	ldr	r2, [r2, #12]
 800487e:	4311      	orrs	r1, r2
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6812      	ldr	r2, [r2, #0]
 8004884:	430b      	orrs	r3, r1
 8004886:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68db      	ldr	r3, [r3, #12]
 800488e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	695a      	ldr	r2, [r3, #20]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	699b      	ldr	r3, [r3, #24]
 800489a:	431a      	orrs	r2, r3
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	430a      	orrs	r2, r1
 80048a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0201 	orr.w	r2, r2, #1
 80048b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2220      	movs	r2, #32
 80048be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	000186a0 	.word	0x000186a0
 80048e0:	001e847f 	.word	0x001e847f
 80048e4:	003d08ff 	.word	0x003d08ff
 80048e8:	431bde83 	.word	0x431bde83
 80048ec:	10624dd3 	.word	0x10624dd3

080048f0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b088      	sub	sp, #32
 80048f4:	af02      	add	r7, sp, #8
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	4608      	mov	r0, r1
 80048fa:	4611      	mov	r1, r2
 80048fc:	461a      	mov	r2, r3
 80048fe:	4603      	mov	r3, r0
 8004900:	817b      	strh	r3, [r7, #10]
 8004902:	460b      	mov	r3, r1
 8004904:	813b      	strh	r3, [r7, #8]
 8004906:	4613      	mov	r3, r2
 8004908:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800490a:	f7ff fc13 	bl	8004134 <HAL_GetTick>
 800490e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b20      	cmp	r3, #32
 800491a:	f040 80d9 	bne.w	8004ad0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	2319      	movs	r3, #25
 8004924:	2201      	movs	r2, #1
 8004926:	496d      	ldr	r1, [pc, #436]	@ (8004adc <HAL_I2C_Mem_Write+0x1ec>)
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	f000 fc8b 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d001      	beq.n	8004938 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004934:	2302      	movs	r3, #2
 8004936:	e0cc      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800493e:	2b01      	cmp	r3, #1
 8004940:	d101      	bne.n	8004946 <HAL_I2C_Mem_Write+0x56>
 8004942:	2302      	movs	r3, #2
 8004944:	e0c5      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	2201      	movs	r2, #1
 800494a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f003 0301 	and.w	r3, r3, #1
 8004958:	2b01      	cmp	r3, #1
 800495a:	d007      	beq.n	800496c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f042 0201 	orr.w	r2, r2, #1
 800496a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800497a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2221      	movs	r2, #33	@ 0x21
 8004980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2240      	movs	r2, #64	@ 0x40
 8004988:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6a3a      	ldr	r2, [r7, #32]
 8004996:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800499c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a2:	b29a      	uxth	r2, r3
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	4a4d      	ldr	r2, [pc, #308]	@ (8004ae0 <HAL_I2C_Mem_Write+0x1f0>)
 80049ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049ae:	88f8      	ldrh	r0, [r7, #6]
 80049b0:	893a      	ldrh	r2, [r7, #8]
 80049b2:	8979      	ldrh	r1, [r7, #10]
 80049b4:	697b      	ldr	r3, [r7, #20]
 80049b6:	9301      	str	r3, [sp, #4]
 80049b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ba:	9300      	str	r3, [sp, #0]
 80049bc:	4603      	mov	r3, r0
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f000 fac2 	bl	8004f48 <I2C_RequestMemoryWrite>
 80049c4:	4603      	mov	r3, r0
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d052      	beq.n	8004a70 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e081      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049ce:	697a      	ldr	r2, [r7, #20]
 80049d0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049d2:	68f8      	ldr	r0, [r7, #12]
 80049d4:	f000 fd50 	bl	8005478 <I2C_WaitOnTXEFlagUntilTimeout>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d00d      	beq.n	80049fa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	d107      	bne.n	80049f6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	e06b      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049fe:	781a      	ldrb	r2, [r3, #0]
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0a:	1c5a      	adds	r2, r3, #1
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a14:	3b01      	subs	r3, #1
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a20:	b29b      	uxth	r3, r3
 8004a22:	3b01      	subs	r3, #1
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	695b      	ldr	r3, [r3, #20]
 8004a30:	f003 0304 	and.w	r3, r3, #4
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d11b      	bne.n	8004a70 <HAL_I2C_Mem_Write+0x180>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d017      	beq.n	8004a70 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a44:	781a      	ldrb	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a50:	1c5a      	adds	r2, r3, #1
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	b29a      	uxth	r2, r3
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	3b01      	subs	r3, #1
 8004a6a:	b29a      	uxth	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1aa      	bne.n	80049ce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a78:	697a      	ldr	r2, [r7, #20]
 8004a7a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004a7c:	68f8      	ldr	r0, [r7, #12]
 8004a7e:	f000 fd43 	bl	8005508 <I2C_WaitOnBTFFlagUntilTimeout>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00d      	beq.n	8004aa4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d107      	bne.n	8004aa0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681a      	ldr	r2, [r3, #0]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a9e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e016      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ab2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	2220      	movs	r2, #32
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	2200      	movs	r2, #0
 8004ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004acc:	2300      	movs	r3, #0
 8004ace:	e000      	b.n	8004ad2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004ad0:	2302      	movs	r3, #2
  }
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3718      	adds	r7, #24
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	00100002 	.word	0x00100002
 8004ae0:	ffff0000 	.word	0xffff0000

08004ae4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b08c      	sub	sp, #48	@ 0x30
 8004ae8:	af02      	add	r7, sp, #8
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	4608      	mov	r0, r1
 8004aee:	4611      	mov	r1, r2
 8004af0:	461a      	mov	r2, r3
 8004af2:	4603      	mov	r3, r0
 8004af4:	817b      	strh	r3, [r7, #10]
 8004af6:	460b      	mov	r3, r1
 8004af8:	813b      	strh	r3, [r7, #8]
 8004afa:	4613      	mov	r3, r2
 8004afc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004afe:	f7ff fb19 	bl	8004134 <HAL_GetTick>
 8004b02:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b20      	cmp	r3, #32
 8004b0e:	f040 8214 	bne.w	8004f3a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b14:	9300      	str	r3, [sp, #0]
 8004b16:	2319      	movs	r3, #25
 8004b18:	2201      	movs	r2, #1
 8004b1a:	497b      	ldr	r1, [pc, #492]	@ (8004d08 <HAL_I2C_Mem_Read+0x224>)
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f000 fb91 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d001      	beq.n	8004b2c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e207      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d101      	bne.n	8004b3a <HAL_I2C_Mem_Read+0x56>
 8004b36:	2302      	movs	r3, #2
 8004b38:	e200      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d007      	beq.n	8004b60 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0201 	orr.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2222      	movs	r2, #34	@ 0x22
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2240      	movs	r2, #64	@ 0x40
 8004b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2200      	movs	r2, #0
 8004b84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004b90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4a5b      	ldr	r2, [pc, #364]	@ (8004d0c <HAL_I2C_Mem_Read+0x228>)
 8004ba0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ba2:	88f8      	ldrh	r0, [r7, #6]
 8004ba4:	893a      	ldrh	r2, [r7, #8]
 8004ba6:	8979      	ldrh	r1, [r7, #10]
 8004ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004baa:	9301      	str	r3, [sp, #4]
 8004bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004bae:	9300      	str	r3, [sp, #0]
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 fa5e 	bl	8005074 <I2C_RequestMemoryRead>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e1bc      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d113      	bne.n	8004bf2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bca:	2300      	movs	r3, #0
 8004bcc:	623b      	str	r3, [r7, #32]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	623b      	str	r3, [r7, #32]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	623b      	str	r3, [r7, #32]
 8004bde:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004bee:	601a      	str	r2, [r3, #0]
 8004bf0:	e190      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d11b      	bne.n	8004c32 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	681a      	ldr	r2, [r3, #0]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c08:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	61fb      	str	r3, [r7, #28]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	695b      	ldr	r3, [r3, #20]
 8004c14:	61fb      	str	r3, [r7, #28]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	61fb      	str	r3, [r7, #28]
 8004c1e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c2e:	601a      	str	r2, [r3, #0]
 8004c30:	e170      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c36:	2b02      	cmp	r3, #2
 8004c38:	d11b      	bne.n	8004c72 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	681a      	ldr	r2, [r3, #0]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c48:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c58:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	61bb      	str	r3, [r7, #24]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	61bb      	str	r3, [r7, #24]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	61bb      	str	r3, [r7, #24]
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	e150      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c72:	2300      	movs	r3, #0
 8004c74:	617b      	str	r3, [r7, #20]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	695b      	ldr	r3, [r3, #20]
 8004c7c:	617b      	str	r3, [r7, #20]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	617b      	str	r3, [r7, #20]
 8004c86:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004c88:	e144      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c8e:	2b03      	cmp	r3, #3
 8004c90:	f200 80f1 	bhi.w	8004e76 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d123      	bne.n	8004ce4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c9e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f000 fc79 	bl	8005598 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d001      	beq.n	8004cb0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004cac:	2301      	movs	r3, #1
 8004cae:	e145      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	691a      	ldr	r2, [r3, #16]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cba:	b2d2      	uxtb	r2, r2
 8004cbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc2:	1c5a      	adds	r2, r3, #1
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ccc:	3b01      	subs	r3, #1
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	b29a      	uxth	r2, r3
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ce2:	e117      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d14e      	bne.n	8004d8a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	4906      	ldr	r1, [pc, #24]	@ (8004d10 <HAL_I2C_Mem_Read+0x22c>)
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f000 faa4 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d008      	beq.n	8004d14 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	e11a      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
 8004d06:	bf00      	nop
 8004d08:	00100002 	.word	0x00100002
 8004d0c:	ffff0000 	.word	0xffff0000
 8004d10:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	691a      	ldr	r2, [r3, #16]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2e:	b2d2      	uxtb	r2, r2
 8004d30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d36:	1c5a      	adds	r2, r3, #1
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d40:	3b01      	subs	r3, #1
 8004d42:	b29a      	uxth	r2, r3
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d4c:	b29b      	uxth	r3, r3
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	b29a      	uxth	r2, r3
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	691a      	ldr	r2, [r3, #16]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d60:	b2d2      	uxtb	r2, r2
 8004d62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d68:	1c5a      	adds	r2, r3, #1
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d72:	3b01      	subs	r3, #1
 8004d74:	b29a      	uxth	r2, r3
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	3b01      	subs	r3, #1
 8004d82:	b29a      	uxth	r2, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004d88:	e0c4      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8c:	9300      	str	r3, [sp, #0]
 8004d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d90:	2200      	movs	r2, #0
 8004d92:	496c      	ldr	r1, [pc, #432]	@ (8004f44 <HAL_I2C_Mem_Read+0x460>)
 8004d94:	68f8      	ldr	r0, [r7, #12]
 8004d96:	f000 fa55 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d001      	beq.n	8004da4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	e0cb      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004db2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	691a      	ldr	r2, [r3, #16]
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dbe:	b2d2      	uxtb	r2, r2
 8004dc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dc6:	1c5a      	adds	r2, r3, #1
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd0:	3b01      	subs	r3, #1
 8004dd2:	b29a      	uxth	r2, r3
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	3b01      	subs	r3, #1
 8004de0:	b29a      	uxth	r2, r3
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de8:	9300      	str	r3, [sp, #0]
 8004dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dec:	2200      	movs	r2, #0
 8004dee:	4955      	ldr	r1, [pc, #340]	@ (8004f44 <HAL_I2C_Mem_Read+0x460>)
 8004df0:	68f8      	ldr	r0, [r7, #12]
 8004df2:	f000 fa27 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d001      	beq.n	8004e00 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e09d      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	691a      	ldr	r2, [r3, #16]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1a:	b2d2      	uxtb	r2, r2
 8004e1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e22:	1c5a      	adds	r2, r3, #1
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	b29a      	uxth	r2, r3
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	b29a      	uxth	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	691a      	ldr	r2, [r3, #16]
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4c:	b2d2      	uxtb	r2, r2
 8004e4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e54:	1c5a      	adds	r2, r3, #1
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	b29a      	uxth	r2, r3
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004e74:	e04e      	b.n	8004f14 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e78:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004e7a:	68f8      	ldr	r0, [r7, #12]
 8004e7c:	f000 fb8c 	bl	8005598 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e80:	4603      	mov	r3, r0
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d001      	beq.n	8004e8a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e058      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	691a      	ldr	r2, [r3, #16]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e94:	b2d2      	uxtb	r2, r2
 8004e96:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e9c:	1c5a      	adds	r2, r3, #1
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ea6:	3b01      	subs	r3, #1
 8004ea8:	b29a      	uxth	r2, r3
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	3b01      	subs	r3, #1
 8004eb6:	b29a      	uxth	r2, r3
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	f003 0304 	and.w	r3, r3, #4
 8004ec6:	2b04      	cmp	r3, #4
 8004ec8:	d124      	bne.n	8004f14 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ece:	2b03      	cmp	r3, #3
 8004ed0:	d107      	bne.n	8004ee2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ee0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	691a      	ldr	r2, [r3, #16]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eec:	b2d2      	uxtb	r2, r2
 8004eee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef4:	1c5a      	adds	r2, r3, #1
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004efe:	3b01      	subs	r3, #1
 8004f00:	b29a      	uxth	r2, r3
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	b29a      	uxth	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	f47f aeb6 	bne.w	8004c8a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2220      	movs	r2, #32
 8004f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004f36:	2300      	movs	r3, #0
 8004f38:	e000      	b.n	8004f3c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004f3a:	2302      	movs	r3, #2
  }
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3728      	adds	r7, #40	@ 0x28
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}
 8004f44:	00010004 	.word	0x00010004

08004f48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b088      	sub	sp, #32
 8004f4c:	af02      	add	r7, sp, #8
 8004f4e:	60f8      	str	r0, [r7, #12]
 8004f50:	4608      	mov	r0, r1
 8004f52:	4611      	mov	r1, r2
 8004f54:	461a      	mov	r2, r3
 8004f56:	4603      	mov	r3, r0
 8004f58:	817b      	strh	r3, [r7, #10]
 8004f5a:	460b      	mov	r3, r1
 8004f5c:	813b      	strh	r3, [r7, #8]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	9300      	str	r3, [sp, #0]
 8004f76:	6a3b      	ldr	r3, [r7, #32]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f7e:	68f8      	ldr	r0, [r7, #12]
 8004f80:	f000 f960 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00d      	beq.n	8004fa6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f98:	d103      	bne.n	8004fa2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fa0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e05f      	b.n	8005066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004fa6:	897b      	ldrh	r3, [r7, #10]
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	461a      	mov	r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004fb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb8:	6a3a      	ldr	r2, [r7, #32]
 8004fba:	492d      	ldr	r1, [pc, #180]	@ (8005070 <I2C_RequestMemoryWrite+0x128>)
 8004fbc:	68f8      	ldr	r0, [r7, #12]
 8004fbe:	f000 f9bb 	bl	8005338 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d001      	beq.n	8004fcc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e04c      	b.n	8005066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fcc:	2300      	movs	r3, #0
 8004fce:	617b      	str	r3, [r7, #20]
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	695b      	ldr	r3, [r3, #20]
 8004fd6:	617b      	str	r3, [r7, #20]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	699b      	ldr	r3, [r3, #24]
 8004fde:	617b      	str	r3, [r7, #20]
 8004fe0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fe2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fe4:	6a39      	ldr	r1, [r7, #32]
 8004fe6:	68f8      	ldr	r0, [r7, #12]
 8004fe8:	f000 fa46 	bl	8005478 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00d      	beq.n	800500e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ff6:	2b04      	cmp	r3, #4
 8004ff8:	d107      	bne.n	800500a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005008:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e02b      	b.n	8005066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800500e:	88fb      	ldrh	r3, [r7, #6]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d105      	bne.n	8005020 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005014:	893b      	ldrh	r3, [r7, #8]
 8005016:	b2da      	uxtb	r2, r3
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	611a      	str	r2, [r3, #16]
 800501e:	e021      	b.n	8005064 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005020:	893b      	ldrh	r3, [r7, #8]
 8005022:	0a1b      	lsrs	r3, r3, #8
 8005024:	b29b      	uxth	r3, r3
 8005026:	b2da      	uxtb	r2, r3
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800502e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005030:	6a39      	ldr	r1, [r7, #32]
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f000 fa20 	bl	8005478 <I2C_WaitOnTXEFlagUntilTimeout>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d00d      	beq.n	800505a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005042:	2b04      	cmp	r3, #4
 8005044:	d107      	bne.n	8005056 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	681a      	ldr	r2, [r3, #0]
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005054:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e005      	b.n	8005066 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800505a:	893b      	ldrh	r3, [r7, #8]
 800505c:	b2da      	uxtb	r2, r3
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005064:	2300      	movs	r3, #0
}
 8005066:	4618      	mov	r0, r3
 8005068:	3718      	adds	r7, #24
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	00010002 	.word	0x00010002

08005074 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b088      	sub	sp, #32
 8005078:	af02      	add	r7, sp, #8
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	4608      	mov	r0, r1
 800507e:	4611      	mov	r1, r2
 8005080:	461a      	mov	r2, r3
 8005082:	4603      	mov	r3, r0
 8005084:	817b      	strh	r3, [r7, #10]
 8005086:	460b      	mov	r3, r1
 8005088:	813b      	strh	r3, [r7, #8]
 800508a:	4613      	mov	r3, r2
 800508c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800509c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681a      	ldr	r2, [r3, #0]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80050ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80050ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b0:	9300      	str	r3, [sp, #0]
 80050b2:	6a3b      	ldr	r3, [r7, #32]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	f000 f8c2 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00d      	beq.n	80050e2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80050d4:	d103      	bne.n	80050de <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050dc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e0aa      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80050e2:	897b      	ldrh	r3, [r7, #10]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	461a      	mov	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80050f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f4:	6a3a      	ldr	r2, [r7, #32]
 80050f6:	4952      	ldr	r1, [pc, #328]	@ (8005240 <I2C_RequestMemoryRead+0x1cc>)
 80050f8:	68f8      	ldr	r0, [r7, #12]
 80050fa:	f000 f91d 	bl	8005338 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d001      	beq.n	8005108 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005104:	2301      	movs	r3, #1
 8005106:	e097      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005108:	2300      	movs	r3, #0
 800510a:	617b      	str	r3, [r7, #20]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	617b      	str	r3, [r7, #20]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	617b      	str	r3, [r7, #20]
 800511c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800511e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005120:	6a39      	ldr	r1, [r7, #32]
 8005122:	68f8      	ldr	r0, [r7, #12]
 8005124:	f000 f9a8 	bl	8005478 <I2C_WaitOnTXEFlagUntilTimeout>
 8005128:	4603      	mov	r3, r0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d00d      	beq.n	800514a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005132:	2b04      	cmp	r3, #4
 8005134:	d107      	bne.n	8005146 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005144:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e076      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800514a:	88fb      	ldrh	r3, [r7, #6]
 800514c:	2b01      	cmp	r3, #1
 800514e:	d105      	bne.n	800515c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005150:	893b      	ldrh	r3, [r7, #8]
 8005152:	b2da      	uxtb	r2, r3
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	611a      	str	r2, [r3, #16]
 800515a:	e021      	b.n	80051a0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800515c:	893b      	ldrh	r3, [r7, #8]
 800515e:	0a1b      	lsrs	r3, r3, #8
 8005160:	b29b      	uxth	r3, r3
 8005162:	b2da      	uxtb	r2, r3
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800516a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800516c:	6a39      	ldr	r1, [r7, #32]
 800516e:	68f8      	ldr	r0, [r7, #12]
 8005170:	f000 f982 	bl	8005478 <I2C_WaitOnTXEFlagUntilTimeout>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00d      	beq.n	8005196 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517e:	2b04      	cmp	r3, #4
 8005180:	d107      	bne.n	8005192 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	681a      	ldr	r2, [r3, #0]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005190:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e050      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005196:	893b      	ldrh	r3, [r7, #8]
 8005198:	b2da      	uxtb	r2, r3
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051a2:	6a39      	ldr	r1, [r7, #32]
 80051a4:	68f8      	ldr	r0, [r7, #12]
 80051a6:	f000 f967 	bl	8005478 <I2C_WaitOnTXEFlagUntilTimeout>
 80051aa:	4603      	mov	r3, r0
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00d      	beq.n	80051cc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051b4:	2b04      	cmp	r3, #4
 80051b6:	d107      	bne.n	80051c8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681a      	ldr	r2, [r3, #0]
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80051c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e035      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051da:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	6a3b      	ldr	r3, [r7, #32]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80051e8:	68f8      	ldr	r0, [r7, #12]
 80051ea:	f000 f82b 	bl	8005244 <I2C_WaitOnFlagUntilTimeout>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00d      	beq.n	8005210 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005202:	d103      	bne.n	800520c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800520a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e013      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005210:	897b      	ldrh	r3, [r7, #10]
 8005212:	b2db      	uxtb	r3, r3
 8005214:	f043 0301 	orr.w	r3, r3, #1
 8005218:	b2da      	uxtb	r2, r3
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005222:	6a3a      	ldr	r2, [r7, #32]
 8005224:	4906      	ldr	r1, [pc, #24]	@ (8005240 <I2C_RequestMemoryRead+0x1cc>)
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f000 f886 	bl	8005338 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d001      	beq.n	8005236 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e000      	b.n	8005238 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3718      	adds	r7, #24
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}
 8005240:	00010002 	.word	0x00010002

08005244 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	60f8      	str	r0, [r7, #12]
 800524c:	60b9      	str	r1, [r7, #8]
 800524e:	603b      	str	r3, [r7, #0]
 8005250:	4613      	mov	r3, r2
 8005252:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005254:	e048      	b.n	80052e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800525c:	d044      	beq.n	80052e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800525e:	f7fe ff69 	bl	8004134 <HAL_GetTick>
 8005262:	4602      	mov	r2, r0
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	683a      	ldr	r2, [r7, #0]
 800526a:	429a      	cmp	r2, r3
 800526c:	d302      	bcc.n	8005274 <I2C_WaitOnFlagUntilTimeout+0x30>
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d139      	bne.n	80052e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	0c1b      	lsrs	r3, r3, #16
 8005278:	b2db      	uxtb	r3, r3
 800527a:	2b01      	cmp	r3, #1
 800527c:	d10d      	bne.n	800529a <I2C_WaitOnFlagUntilTimeout+0x56>
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	695b      	ldr	r3, [r3, #20]
 8005284:	43da      	mvns	r2, r3
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	4013      	ands	r3, r2
 800528a:	b29b      	uxth	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	bf0c      	ite	eq
 8005290:	2301      	moveq	r3, #1
 8005292:	2300      	movne	r3, #0
 8005294:	b2db      	uxtb	r3, r3
 8005296:	461a      	mov	r2, r3
 8005298:	e00c      	b.n	80052b4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	43da      	mvns	r2, r3
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	4013      	ands	r3, r2
 80052a6:	b29b      	uxth	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	bf0c      	ite	eq
 80052ac:	2301      	moveq	r3, #1
 80052ae:	2300      	movne	r3, #0
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	461a      	mov	r2, r3
 80052b4:	79fb      	ldrb	r3, [r7, #7]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	d116      	bne.n	80052e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2220      	movs	r2, #32
 80052c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052d4:	f043 0220 	orr.w	r2, r3, #32
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2200      	movs	r2, #0
 80052e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80052e4:	2301      	movs	r3, #1
 80052e6:	e023      	b.n	8005330 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	0c1b      	lsrs	r3, r3, #16
 80052ec:	b2db      	uxtb	r3, r3
 80052ee:	2b01      	cmp	r3, #1
 80052f0:	d10d      	bne.n	800530e <I2C_WaitOnFlagUntilTimeout+0xca>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	695b      	ldr	r3, [r3, #20]
 80052f8:	43da      	mvns	r2, r3
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	4013      	ands	r3, r2
 80052fe:	b29b      	uxth	r3, r3
 8005300:	2b00      	cmp	r3, #0
 8005302:	bf0c      	ite	eq
 8005304:	2301      	moveq	r3, #1
 8005306:	2300      	movne	r3, #0
 8005308:	b2db      	uxtb	r3, r3
 800530a:	461a      	mov	r2, r3
 800530c:	e00c      	b.n	8005328 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	699b      	ldr	r3, [r3, #24]
 8005314:	43da      	mvns	r2, r3
 8005316:	68bb      	ldr	r3, [r7, #8]
 8005318:	4013      	ands	r3, r2
 800531a:	b29b      	uxth	r3, r3
 800531c:	2b00      	cmp	r3, #0
 800531e:	bf0c      	ite	eq
 8005320:	2301      	moveq	r3, #1
 8005322:	2300      	movne	r3, #0
 8005324:	b2db      	uxtb	r3, r3
 8005326:	461a      	mov	r2, r3
 8005328:	79fb      	ldrb	r3, [r7, #7]
 800532a:	429a      	cmp	r2, r3
 800532c:	d093      	beq.n	8005256 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	3710      	adds	r7, #16
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}

08005338 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b084      	sub	sp, #16
 800533c:	af00      	add	r7, sp, #0
 800533e:	60f8      	str	r0, [r7, #12]
 8005340:	60b9      	str	r1, [r7, #8]
 8005342:	607a      	str	r2, [r7, #4]
 8005344:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005346:	e071      	b.n	800542c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005352:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005356:	d123      	bne.n	80053a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005366:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005370:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2220      	movs	r2, #32
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538c:	f043 0204 	orr.w	r2, r3, #4
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e067      	b.n	8005470 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053a6:	d041      	beq.n	800542c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053a8:	f7fe fec4 	bl	8004134 <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d302      	bcc.n	80053be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d136      	bne.n	800542c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	0c1b      	lsrs	r3, r3, #16
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d10c      	bne.n	80053e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	695b      	ldr	r3, [r3, #20]
 80053ce:	43da      	mvns	r2, r3
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	4013      	ands	r3, r2
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	bf14      	ite	ne
 80053da:	2301      	movne	r3, #1
 80053dc:	2300      	moveq	r3, #0
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	e00b      	b.n	80053fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	699b      	ldr	r3, [r3, #24]
 80053e8:	43da      	mvns	r2, r3
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	4013      	ands	r3, r2
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	bf14      	ite	ne
 80053f4:	2301      	movne	r3, #1
 80053f6:	2300      	moveq	r3, #0
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d016      	beq.n	800542c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2220      	movs	r2, #32
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005418:	f043 0220 	orr.w	r2, r3, #32
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2200      	movs	r2, #0
 8005424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e021      	b.n	8005470 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	0c1b      	lsrs	r3, r3, #16
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b01      	cmp	r3, #1
 8005434:	d10c      	bne.n	8005450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	43da      	mvns	r2, r3
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	4013      	ands	r3, r2
 8005442:	b29b      	uxth	r3, r3
 8005444:	2b00      	cmp	r3, #0
 8005446:	bf14      	ite	ne
 8005448:	2301      	movne	r3, #1
 800544a:	2300      	moveq	r3, #0
 800544c:	b2db      	uxtb	r3, r3
 800544e:	e00b      	b.n	8005468 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	43da      	mvns	r2, r3
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	4013      	ands	r3, r2
 800545c:	b29b      	uxth	r3, r3
 800545e:	2b00      	cmp	r3, #0
 8005460:	bf14      	ite	ne
 8005462:	2301      	movne	r3, #1
 8005464:	2300      	moveq	r3, #0
 8005466:	b2db      	uxtb	r3, r3
 8005468:	2b00      	cmp	r3, #0
 800546a:	f47f af6d 	bne.w	8005348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800546e:	2300      	movs	r3, #0
}
 8005470:	4618      	mov	r0, r3
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	bd80      	pop	{r7, pc}

08005478 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005484:	e034      	b.n	80054f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005486:	68f8      	ldr	r0, [r7, #12]
 8005488:	f000 f8e3 	bl	8005652 <I2C_IsAcknowledgeFailed>
 800548c:	4603      	mov	r3, r0
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e034      	b.n	8005500 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800549c:	d028      	beq.n	80054f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800549e:	f7fe fe49 	bl	8004134 <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	68ba      	ldr	r2, [r7, #8]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d302      	bcc.n	80054b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d11d      	bne.n	80054f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	695b      	ldr	r3, [r3, #20]
 80054ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054be:	2b80      	cmp	r3, #128	@ 0x80
 80054c0:	d016      	beq.n	80054f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	2200      	movs	r2, #0
 80054c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2220      	movs	r2, #32
 80054cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054dc:	f043 0220 	orr.w	r2, r3, #32
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80054ec:	2301      	movs	r3, #1
 80054ee:	e007      	b.n	8005500 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054fa:	2b80      	cmp	r3, #128	@ 0x80
 80054fc:	d1c3      	bne.n	8005486 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80054fe:	2300      	movs	r3, #0
}
 8005500:	4618      	mov	r0, r3
 8005502:	3710      	adds	r7, #16
 8005504:	46bd      	mov	sp, r7
 8005506:	bd80      	pop	{r7, pc}

08005508 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005514:	e034      	b.n	8005580 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f000 f89b 	bl	8005652 <I2C_IsAcknowledgeFailed>
 800551c:	4603      	mov	r3, r0
 800551e:	2b00      	cmp	r3, #0
 8005520:	d001      	beq.n	8005526 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e034      	b.n	8005590 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800552c:	d028      	beq.n	8005580 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800552e:	f7fe fe01 	bl	8004134 <HAL_GetTick>
 8005532:	4602      	mov	r2, r0
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	68ba      	ldr	r2, [r7, #8]
 800553a:	429a      	cmp	r2, r3
 800553c:	d302      	bcc.n	8005544 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d11d      	bne.n	8005580 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	695b      	ldr	r3, [r3, #20]
 800554a:	f003 0304 	and.w	r3, r3, #4
 800554e:	2b04      	cmp	r3, #4
 8005550:	d016      	beq.n	8005580 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2220      	movs	r2, #32
 800555c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800556c:	f043 0220 	orr.w	r2, r3, #32
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	e007      	b.n	8005590 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	f003 0304 	and.w	r3, r3, #4
 800558a:	2b04      	cmp	r3, #4
 800558c:	d1c3      	bne.n	8005516 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055a4:	e049      	b.n	800563a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	f003 0310 	and.w	r3, r3, #16
 80055b0:	2b10      	cmp	r3, #16
 80055b2:	d119      	bne.n	80055e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f06f 0210 	mvn.w	r2, #16
 80055bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2200      	movs	r2, #0
 80055c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2220      	movs	r2, #32
 80055c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	2200      	movs	r2, #0
 80055d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e030      	b.n	800564a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055e8:	f7fe fda4 	bl	8004134 <HAL_GetTick>
 80055ec:	4602      	mov	r2, r0
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	68ba      	ldr	r2, [r7, #8]
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d302      	bcc.n	80055fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80055f8:	68bb      	ldr	r3, [r7, #8]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d11d      	bne.n	800563a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	695b      	ldr	r3, [r3, #20]
 8005604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005608:	2b40      	cmp	r3, #64	@ 0x40
 800560a:	d016      	beq.n	800563a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	2220      	movs	r2, #32
 8005616:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2200      	movs	r2, #0
 800561e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005626:	f043 0220 	orr.w	r2, r3, #32
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e007      	b.n	800564a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	695b      	ldr	r3, [r3, #20]
 8005640:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005644:	2b40      	cmp	r3, #64	@ 0x40
 8005646:	d1ae      	bne.n	80055a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005648:	2300      	movs	r3, #0
}
 800564a:	4618      	mov	r0, r3
 800564c:	3710      	adds	r7, #16
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005652:	b480      	push	{r7}
 8005654:	b083      	sub	sp, #12
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	695b      	ldr	r3, [r3, #20]
 8005660:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005664:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005668:	d11b      	bne.n	80056a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005672:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2220      	movs	r2, #32
 800567e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568e:	f043 0204 	orr.w	r2, r3, #4
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e000      	b.n	80056a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr

080056b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b086      	sub	sp, #24
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d101      	bne.n	80056c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e267      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0301 	and.w	r3, r3, #1
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d075      	beq.n	80057ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80056ce:	4b88      	ldr	r3, [pc, #544]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f003 030c 	and.w	r3, r3, #12
 80056d6:	2b04      	cmp	r3, #4
 80056d8:	d00c      	beq.n	80056f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056da:	4b85      	ldr	r3, [pc, #532]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80056e2:	2b08      	cmp	r3, #8
 80056e4:	d112      	bne.n	800570c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056e6:	4b82      	ldr	r3, [pc, #520]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056f2:	d10b      	bne.n	800570c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056f4:	4b7e      	ldr	r3, [pc, #504]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d05b      	beq.n	80057b8 <HAL_RCC_OscConfig+0x108>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d157      	bne.n	80057b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e242      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005714:	d106      	bne.n	8005724 <HAL_RCC_OscConfig+0x74>
 8005716:	4b76      	ldr	r3, [pc, #472]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a75      	ldr	r2, [pc, #468]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 800571c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005720:	6013      	str	r3, [r2, #0]
 8005722:	e01d      	b.n	8005760 <HAL_RCC_OscConfig+0xb0>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800572c:	d10c      	bne.n	8005748 <HAL_RCC_OscConfig+0x98>
 800572e:	4b70      	ldr	r3, [pc, #448]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a6f      	ldr	r2, [pc, #444]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 8005734:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005738:	6013      	str	r3, [r2, #0]
 800573a:	4b6d      	ldr	r3, [pc, #436]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4a6c      	ldr	r2, [pc, #432]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 8005740:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005744:	6013      	str	r3, [r2, #0]
 8005746:	e00b      	b.n	8005760 <HAL_RCC_OscConfig+0xb0>
 8005748:	4b69      	ldr	r3, [pc, #420]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a68      	ldr	r2, [pc, #416]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 800574e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005752:	6013      	str	r3, [r2, #0]
 8005754:	4b66      	ldr	r3, [pc, #408]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a65      	ldr	r2, [pc, #404]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 800575a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800575e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d013      	beq.n	8005790 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005768:	f7fe fce4 	bl	8004134 <HAL_GetTick>
 800576c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800576e:	e008      	b.n	8005782 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005770:	f7fe fce0 	bl	8004134 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b64      	cmp	r3, #100	@ 0x64
 800577c:	d901      	bls.n	8005782 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e207      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005782:	4b5b      	ldr	r3, [pc, #364]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d0f0      	beq.n	8005770 <HAL_RCC_OscConfig+0xc0>
 800578e:	e014      	b.n	80057ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005790:	f7fe fcd0 	bl	8004134 <HAL_GetTick>
 8005794:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005796:	e008      	b.n	80057aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005798:	f7fe fccc 	bl	8004134 <HAL_GetTick>
 800579c:	4602      	mov	r2, r0
 800579e:	693b      	ldr	r3, [r7, #16]
 80057a0:	1ad3      	subs	r3, r2, r3
 80057a2:	2b64      	cmp	r3, #100	@ 0x64
 80057a4:	d901      	bls.n	80057aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e1f3      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057aa:	4b51      	ldr	r3, [pc, #324]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1f0      	bne.n	8005798 <HAL_RCC_OscConfig+0xe8>
 80057b6:	e000      	b.n	80057ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 0302 	and.w	r3, r3, #2
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d063      	beq.n	800588e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80057c6:	4b4a      	ldr	r3, [pc, #296]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	f003 030c 	and.w	r3, r3, #12
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d00b      	beq.n	80057ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057d2:	4b47      	ldr	r3, [pc, #284]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80057da:	2b08      	cmp	r3, #8
 80057dc:	d11c      	bne.n	8005818 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057de:	4b44      	ldr	r3, [pc, #272]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d116      	bne.n	8005818 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057ea:	4b41      	ldr	r3, [pc, #260]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 0302 	and.w	r3, r3, #2
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d005      	beq.n	8005802 <HAL_RCC_OscConfig+0x152>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	68db      	ldr	r3, [r3, #12]
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d001      	beq.n	8005802 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e1c7      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005802:	4b3b      	ldr	r3, [pc, #236]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	691b      	ldr	r3, [r3, #16]
 800580e:	00db      	lsls	r3, r3, #3
 8005810:	4937      	ldr	r1, [pc, #220]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 8005812:	4313      	orrs	r3, r2
 8005814:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005816:	e03a      	b.n	800588e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d020      	beq.n	8005862 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005820:	4b34      	ldr	r3, [pc, #208]	@ (80058f4 <HAL_RCC_OscConfig+0x244>)
 8005822:	2201      	movs	r2, #1
 8005824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005826:	f7fe fc85 	bl	8004134 <HAL_GetTick>
 800582a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800582c:	e008      	b.n	8005840 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800582e:	f7fe fc81 	bl	8004134 <HAL_GetTick>
 8005832:	4602      	mov	r2, r0
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	1ad3      	subs	r3, r2, r3
 8005838:	2b02      	cmp	r3, #2
 800583a:	d901      	bls.n	8005840 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800583c:	2303      	movs	r3, #3
 800583e:	e1a8      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005840:	4b2b      	ldr	r3, [pc, #172]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 0302 	and.w	r3, r3, #2
 8005848:	2b00      	cmp	r3, #0
 800584a:	d0f0      	beq.n	800582e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800584c:	4b28      	ldr	r3, [pc, #160]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	691b      	ldr	r3, [r3, #16]
 8005858:	00db      	lsls	r3, r3, #3
 800585a:	4925      	ldr	r1, [pc, #148]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 800585c:	4313      	orrs	r3, r2
 800585e:	600b      	str	r3, [r1, #0]
 8005860:	e015      	b.n	800588e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005862:	4b24      	ldr	r3, [pc, #144]	@ (80058f4 <HAL_RCC_OscConfig+0x244>)
 8005864:	2200      	movs	r2, #0
 8005866:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005868:	f7fe fc64 	bl	8004134 <HAL_GetTick>
 800586c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800586e:	e008      	b.n	8005882 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005870:	f7fe fc60 	bl	8004134 <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	2b02      	cmp	r3, #2
 800587c:	d901      	bls.n	8005882 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e187      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005882:	4b1b      	ldr	r3, [pc, #108]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f003 0302 	and.w	r3, r3, #2
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1f0      	bne.n	8005870 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f003 0308 	and.w	r3, r3, #8
 8005896:	2b00      	cmp	r3, #0
 8005898:	d036      	beq.n	8005908 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	695b      	ldr	r3, [r3, #20]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d016      	beq.n	80058d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058a2:	4b15      	ldr	r3, [pc, #84]	@ (80058f8 <HAL_RCC_OscConfig+0x248>)
 80058a4:	2201      	movs	r2, #1
 80058a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058a8:	f7fe fc44 	bl	8004134 <HAL_GetTick>
 80058ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058ae:	e008      	b.n	80058c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058b0:	f7fe fc40 	bl	8004134 <HAL_GetTick>
 80058b4:	4602      	mov	r2, r0
 80058b6:	693b      	ldr	r3, [r7, #16]
 80058b8:	1ad3      	subs	r3, r2, r3
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d901      	bls.n	80058c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058be:	2303      	movs	r3, #3
 80058c0:	e167      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058c2:	4b0b      	ldr	r3, [pc, #44]	@ (80058f0 <HAL_RCC_OscConfig+0x240>)
 80058c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058c6:	f003 0302 	and.w	r3, r3, #2
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d0f0      	beq.n	80058b0 <HAL_RCC_OscConfig+0x200>
 80058ce:	e01b      	b.n	8005908 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058d0:	4b09      	ldr	r3, [pc, #36]	@ (80058f8 <HAL_RCC_OscConfig+0x248>)
 80058d2:	2200      	movs	r2, #0
 80058d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058d6:	f7fe fc2d 	bl	8004134 <HAL_GetTick>
 80058da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058dc:	e00e      	b.n	80058fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058de:	f7fe fc29 	bl	8004134 <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	d907      	bls.n	80058fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80058ec:	2303      	movs	r3, #3
 80058ee:	e150      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
 80058f0:	40023800 	.word	0x40023800
 80058f4:	42470000 	.word	0x42470000
 80058f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058fc:	4b88      	ldr	r3, [pc, #544]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 80058fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005900:	f003 0302 	and.w	r3, r3, #2
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1ea      	bne.n	80058de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f003 0304 	and.w	r3, r3, #4
 8005910:	2b00      	cmp	r3, #0
 8005912:	f000 8097 	beq.w	8005a44 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005916:	2300      	movs	r3, #0
 8005918:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800591a:	4b81      	ldr	r3, [pc, #516]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 800591c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800591e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005922:	2b00      	cmp	r3, #0
 8005924:	d10f      	bne.n	8005946 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005926:	2300      	movs	r3, #0
 8005928:	60bb      	str	r3, [r7, #8]
 800592a:	4b7d      	ldr	r3, [pc, #500]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 800592c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592e:	4a7c      	ldr	r2, [pc, #496]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 8005930:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005934:	6413      	str	r3, [r2, #64]	@ 0x40
 8005936:	4b7a      	ldr	r3, [pc, #488]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 8005938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800593e:	60bb      	str	r3, [r7, #8]
 8005940:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005942:	2301      	movs	r3, #1
 8005944:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005946:	4b77      	ldr	r3, [pc, #476]	@ (8005b24 <HAL_RCC_OscConfig+0x474>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800594e:	2b00      	cmp	r3, #0
 8005950:	d118      	bne.n	8005984 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005952:	4b74      	ldr	r3, [pc, #464]	@ (8005b24 <HAL_RCC_OscConfig+0x474>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a73      	ldr	r2, [pc, #460]	@ (8005b24 <HAL_RCC_OscConfig+0x474>)
 8005958:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800595c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800595e:	f7fe fbe9 	bl	8004134 <HAL_GetTick>
 8005962:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005964:	e008      	b.n	8005978 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005966:	f7fe fbe5 	bl	8004134 <HAL_GetTick>
 800596a:	4602      	mov	r2, r0
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	1ad3      	subs	r3, r2, r3
 8005970:	2b02      	cmp	r3, #2
 8005972:	d901      	bls.n	8005978 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005974:	2303      	movs	r3, #3
 8005976:	e10c      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005978:	4b6a      	ldr	r3, [pc, #424]	@ (8005b24 <HAL_RCC_OscConfig+0x474>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005980:	2b00      	cmp	r3, #0
 8005982:	d0f0      	beq.n	8005966 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	2b01      	cmp	r3, #1
 800598a:	d106      	bne.n	800599a <HAL_RCC_OscConfig+0x2ea>
 800598c:	4b64      	ldr	r3, [pc, #400]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 800598e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005990:	4a63      	ldr	r2, [pc, #396]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 8005992:	f043 0301 	orr.w	r3, r3, #1
 8005996:	6713      	str	r3, [r2, #112]	@ 0x70
 8005998:	e01c      	b.n	80059d4 <HAL_RCC_OscConfig+0x324>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	2b05      	cmp	r3, #5
 80059a0:	d10c      	bne.n	80059bc <HAL_RCC_OscConfig+0x30c>
 80059a2:	4b5f      	ldr	r3, [pc, #380]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 80059a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059a6:	4a5e      	ldr	r2, [pc, #376]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 80059a8:	f043 0304 	orr.w	r3, r3, #4
 80059ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80059ae:	4b5c      	ldr	r3, [pc, #368]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 80059b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b2:	4a5b      	ldr	r2, [pc, #364]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 80059b4:	f043 0301 	orr.w	r3, r3, #1
 80059b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80059ba:	e00b      	b.n	80059d4 <HAL_RCC_OscConfig+0x324>
 80059bc:	4b58      	ldr	r3, [pc, #352]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 80059be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059c0:	4a57      	ldr	r2, [pc, #348]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 80059c2:	f023 0301 	bic.w	r3, r3, #1
 80059c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80059c8:	4b55      	ldr	r3, [pc, #340]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 80059ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059cc:	4a54      	ldr	r2, [pc, #336]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 80059ce:	f023 0304 	bic.w	r3, r3, #4
 80059d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d015      	beq.n	8005a08 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059dc:	f7fe fbaa 	bl	8004134 <HAL_GetTick>
 80059e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e2:	e00a      	b.n	80059fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059e4:	f7fe fba6 	bl	8004134 <HAL_GetTick>
 80059e8:	4602      	mov	r2, r0
 80059ea:	693b      	ldr	r3, [r7, #16]
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d901      	bls.n	80059fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80059f6:	2303      	movs	r3, #3
 80059f8:	e0cb      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059fa:	4b49      	ldr	r3, [pc, #292]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 80059fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059fe:	f003 0302 	and.w	r3, r3, #2
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d0ee      	beq.n	80059e4 <HAL_RCC_OscConfig+0x334>
 8005a06:	e014      	b.n	8005a32 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a08:	f7fe fb94 	bl	8004134 <HAL_GetTick>
 8005a0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a0e:	e00a      	b.n	8005a26 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a10:	f7fe fb90 	bl	8004134 <HAL_GetTick>
 8005a14:	4602      	mov	r2, r0
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	1ad3      	subs	r3, r2, r3
 8005a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d901      	bls.n	8005a26 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a22:	2303      	movs	r3, #3
 8005a24:	e0b5      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a26:	4b3e      	ldr	r3, [pc, #248]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 8005a28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a2a:	f003 0302 	and.w	r3, r3, #2
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d1ee      	bne.n	8005a10 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a32:	7dfb      	ldrb	r3, [r7, #23]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d105      	bne.n	8005a44 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a38:	4b39      	ldr	r3, [pc, #228]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 8005a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a3c:	4a38      	ldr	r2, [pc, #224]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 8005a3e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a42:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	699b      	ldr	r3, [r3, #24]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f000 80a1 	beq.w	8005b90 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a4e:	4b34      	ldr	r3, [pc, #208]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f003 030c 	and.w	r3, r3, #12
 8005a56:	2b08      	cmp	r3, #8
 8005a58:	d05c      	beq.n	8005b14 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	699b      	ldr	r3, [r3, #24]
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d141      	bne.n	8005ae6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a62:	4b31      	ldr	r3, [pc, #196]	@ (8005b28 <HAL_RCC_OscConfig+0x478>)
 8005a64:	2200      	movs	r2, #0
 8005a66:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a68:	f7fe fb64 	bl	8004134 <HAL_GetTick>
 8005a6c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a6e:	e008      	b.n	8005a82 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a70:	f7fe fb60 	bl	8004134 <HAL_GetTick>
 8005a74:	4602      	mov	r2, r0
 8005a76:	693b      	ldr	r3, [r7, #16]
 8005a78:	1ad3      	subs	r3, r2, r3
 8005a7a:	2b02      	cmp	r3, #2
 8005a7c:	d901      	bls.n	8005a82 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005a7e:	2303      	movs	r3, #3
 8005a80:	e087      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a82:	4b27      	ldr	r3, [pc, #156]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d1f0      	bne.n	8005a70 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	69da      	ldr	r2, [r3, #28]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	431a      	orrs	r2, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a9c:	019b      	lsls	r3, r3, #6
 8005a9e:	431a      	orrs	r2, r3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa4:	085b      	lsrs	r3, r3, #1
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	041b      	lsls	r3, r3, #16
 8005aaa:	431a      	orrs	r2, r3
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab0:	061b      	lsls	r3, r3, #24
 8005ab2:	491b      	ldr	r1, [pc, #108]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8005b28 <HAL_RCC_OscConfig+0x478>)
 8005aba:	2201      	movs	r2, #1
 8005abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005abe:	f7fe fb39 	bl	8004134 <HAL_GetTick>
 8005ac2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ac4:	e008      	b.n	8005ad8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ac6:	f7fe fb35 	bl	8004134 <HAL_GetTick>
 8005aca:	4602      	mov	r2, r0
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	1ad3      	subs	r3, r2, r3
 8005ad0:	2b02      	cmp	r3, #2
 8005ad2:	d901      	bls.n	8005ad8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e05c      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ad8:	4b11      	ldr	r3, [pc, #68]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d0f0      	beq.n	8005ac6 <HAL_RCC_OscConfig+0x416>
 8005ae4:	e054      	b.n	8005b90 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ae6:	4b10      	ldr	r3, [pc, #64]	@ (8005b28 <HAL_RCC_OscConfig+0x478>)
 8005ae8:	2200      	movs	r2, #0
 8005aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aec:	f7fe fb22 	bl	8004134 <HAL_GetTick>
 8005af0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005af2:	e008      	b.n	8005b06 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005af4:	f7fe fb1e 	bl	8004134 <HAL_GetTick>
 8005af8:	4602      	mov	r2, r0
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d901      	bls.n	8005b06 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005b02:	2303      	movs	r3, #3
 8005b04:	e045      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b06:	4b06      	ldr	r3, [pc, #24]	@ (8005b20 <HAL_RCC_OscConfig+0x470>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1f0      	bne.n	8005af4 <HAL_RCC_OscConfig+0x444>
 8005b12:	e03d      	b.n	8005b90 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	699b      	ldr	r3, [r3, #24]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d107      	bne.n	8005b2c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e038      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
 8005b20:	40023800 	.word	0x40023800
 8005b24:	40007000 	.word	0x40007000
 8005b28:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b2c:	4b1b      	ldr	r3, [pc, #108]	@ (8005b9c <HAL_RCC_OscConfig+0x4ec>)
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d028      	beq.n	8005b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d121      	bne.n	8005b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d11a      	bne.n	8005b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b56:	68fa      	ldr	r2, [r7, #12]
 8005b58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005b5c:	4013      	ands	r3, r2
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b62:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d111      	bne.n	8005b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b72:	085b      	lsrs	r3, r3, #1
 8005b74:	3b01      	subs	r3, #1
 8005b76:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d107      	bne.n	8005b8c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b86:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d001      	beq.n	8005b90 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e000      	b.n	8005b92 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3718      	adds	r7, #24
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	40023800 	.word	0x40023800

08005ba0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	b084      	sub	sp, #16
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
 8005ba8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d101      	bne.n	8005bb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e0cc      	b.n	8005d4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005bb4:	4b68      	ldr	r3, [pc, #416]	@ (8005d58 <HAL_RCC_ClockConfig+0x1b8>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 0307 	and.w	r3, r3, #7
 8005bbc:	683a      	ldr	r2, [r7, #0]
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d90c      	bls.n	8005bdc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bc2:	4b65      	ldr	r3, [pc, #404]	@ (8005d58 <HAL_RCC_ClockConfig+0x1b8>)
 8005bc4:	683a      	ldr	r2, [r7, #0]
 8005bc6:	b2d2      	uxtb	r2, r2
 8005bc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bca:	4b63      	ldr	r3, [pc, #396]	@ (8005d58 <HAL_RCC_ClockConfig+0x1b8>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0307 	and.w	r3, r3, #7
 8005bd2:	683a      	ldr	r2, [r7, #0]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d001      	beq.n	8005bdc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e0b8      	b.n	8005d4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f003 0302 	and.w	r3, r3, #2
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d020      	beq.n	8005c2a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0304 	and.w	r3, r3, #4
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d005      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bf4:	4b59      	ldr	r3, [pc, #356]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005bf6:	689b      	ldr	r3, [r3, #8]
 8005bf8:	4a58      	ldr	r2, [pc, #352]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005bfa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005bfe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f003 0308 	and.w	r3, r3, #8
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d005      	beq.n	8005c18 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c0c:	4b53      	ldr	r3, [pc, #332]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	4a52      	ldr	r2, [pc, #328]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005c12:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005c16:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c18:	4b50      	ldr	r3, [pc, #320]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	494d      	ldr	r1, [pc, #308]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005c26:	4313      	orrs	r3, r2
 8005c28:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 0301 	and.w	r3, r3, #1
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d044      	beq.n	8005cc0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d107      	bne.n	8005c4e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c3e:	4b47      	ldr	r3, [pc, #284]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d119      	bne.n	8005c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	e07f      	b.n	8005d4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d003      	beq.n	8005c5e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c5a:	2b03      	cmp	r3, #3
 8005c5c:	d107      	bne.n	8005c6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c5e:	4b3f      	ldr	r3, [pc, #252]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d109      	bne.n	8005c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e06f      	b.n	8005d4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c6e:	4b3b      	ldr	r3, [pc, #236]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d101      	bne.n	8005c7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e067      	b.n	8005d4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c7e:	4b37      	ldr	r3, [pc, #220]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f023 0203 	bic.w	r2, r3, #3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	4934      	ldr	r1, [pc, #208]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c90:	f7fe fa50 	bl	8004134 <HAL_GetTick>
 8005c94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c96:	e00a      	b.n	8005cae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c98:	f7fe fa4c 	bl	8004134 <HAL_GetTick>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	1ad3      	subs	r3, r2, r3
 8005ca2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d901      	bls.n	8005cae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005caa:	2303      	movs	r3, #3
 8005cac:	e04f      	b.n	8005d4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cae:	4b2b      	ldr	r3, [pc, #172]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f003 020c 	and.w	r2, r3, #12
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	009b      	lsls	r3, r3, #2
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d1eb      	bne.n	8005c98 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cc0:	4b25      	ldr	r3, [pc, #148]	@ (8005d58 <HAL_RCC_ClockConfig+0x1b8>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0307 	and.w	r3, r3, #7
 8005cc8:	683a      	ldr	r2, [r7, #0]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d20c      	bcs.n	8005ce8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cce:	4b22      	ldr	r3, [pc, #136]	@ (8005d58 <HAL_RCC_ClockConfig+0x1b8>)
 8005cd0:	683a      	ldr	r2, [r7, #0]
 8005cd2:	b2d2      	uxtb	r2, r2
 8005cd4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cd6:	4b20      	ldr	r3, [pc, #128]	@ (8005d58 <HAL_RCC_ClockConfig+0x1b8>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 0307 	and.w	r3, r3, #7
 8005cde:	683a      	ldr	r2, [r7, #0]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d001      	beq.n	8005ce8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	e032      	b.n	8005d4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0304 	and.w	r3, r3, #4
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d008      	beq.n	8005d06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cf4:	4b19      	ldr	r3, [pc, #100]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	4916      	ldr	r1, [pc, #88]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005d02:	4313      	orrs	r3, r2
 8005d04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0308 	and.w	r3, r3, #8
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d009      	beq.n	8005d26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d12:	4b12      	ldr	r3, [pc, #72]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	00db      	lsls	r3, r3, #3
 8005d20:	490e      	ldr	r1, [pc, #56]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005d22:	4313      	orrs	r3, r2
 8005d24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d26:	f000 f821 	bl	8005d6c <HAL_RCC_GetSysClockFreq>
 8005d2a:	4602      	mov	r2, r0
 8005d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8005d5c <HAL_RCC_ClockConfig+0x1bc>)
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	091b      	lsrs	r3, r3, #4
 8005d32:	f003 030f 	and.w	r3, r3, #15
 8005d36:	490a      	ldr	r1, [pc, #40]	@ (8005d60 <HAL_RCC_ClockConfig+0x1c0>)
 8005d38:	5ccb      	ldrb	r3, [r1, r3]
 8005d3a:	fa22 f303 	lsr.w	r3, r2, r3
 8005d3e:	4a09      	ldr	r2, [pc, #36]	@ (8005d64 <HAL_RCC_ClockConfig+0x1c4>)
 8005d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005d42:	4b09      	ldr	r3, [pc, #36]	@ (8005d68 <HAL_RCC_ClockConfig+0x1c8>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f7fe f9b0 	bl	80040ac <HAL_InitTick>

  return HAL_OK;
 8005d4c:	2300      	movs	r3, #0
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3710      	adds	r7, #16
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	40023c00 	.word	0x40023c00
 8005d5c:	40023800 	.word	0x40023800
 8005d60:	0800aba4 	.word	0x0800aba4
 8005d64:	20000014 	.word	0x20000014
 8005d68:	20000018 	.word	0x20000018

08005d6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d70:	b090      	sub	sp, #64	@ 0x40
 8005d72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005d74:	2300      	movs	r3, #0
 8005d76:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8005d80:	2300      	movs	r3, #0
 8005d82:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d84:	4b59      	ldr	r3, [pc, #356]	@ (8005eec <HAL_RCC_GetSysClockFreq+0x180>)
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	f003 030c 	and.w	r3, r3, #12
 8005d8c:	2b08      	cmp	r3, #8
 8005d8e:	d00d      	beq.n	8005dac <HAL_RCC_GetSysClockFreq+0x40>
 8005d90:	2b08      	cmp	r3, #8
 8005d92:	f200 80a1 	bhi.w	8005ed8 <HAL_RCC_GetSysClockFreq+0x16c>
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d002      	beq.n	8005da0 <HAL_RCC_GetSysClockFreq+0x34>
 8005d9a:	2b04      	cmp	r3, #4
 8005d9c:	d003      	beq.n	8005da6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005d9e:	e09b      	b.n	8005ed8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005da0:	4b53      	ldr	r3, [pc, #332]	@ (8005ef0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005da2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005da4:	e09b      	b.n	8005ede <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005da6:	4b53      	ldr	r3, [pc, #332]	@ (8005ef4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005da8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005daa:	e098      	b.n	8005ede <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005dac:	4b4f      	ldr	r3, [pc, #316]	@ (8005eec <HAL_RCC_GetSysClockFreq+0x180>)
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005db4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005db6:	4b4d      	ldr	r3, [pc, #308]	@ (8005eec <HAL_RCC_GetSysClockFreq+0x180>)
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d028      	beq.n	8005e14 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dc2:	4b4a      	ldr	r3, [pc, #296]	@ (8005eec <HAL_RCC_GetSysClockFreq+0x180>)
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	099b      	lsrs	r3, r3, #6
 8005dc8:	2200      	movs	r2, #0
 8005dca:	623b      	str	r3, [r7, #32]
 8005dcc:	627a      	str	r2, [r7, #36]	@ 0x24
 8005dce:	6a3b      	ldr	r3, [r7, #32]
 8005dd0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005dd4:	2100      	movs	r1, #0
 8005dd6:	4b47      	ldr	r3, [pc, #284]	@ (8005ef4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005dd8:	fb03 f201 	mul.w	r2, r3, r1
 8005ddc:	2300      	movs	r3, #0
 8005dde:	fb00 f303 	mul.w	r3, r0, r3
 8005de2:	4413      	add	r3, r2
 8005de4:	4a43      	ldr	r2, [pc, #268]	@ (8005ef4 <HAL_RCC_GetSysClockFreq+0x188>)
 8005de6:	fba0 1202 	umull	r1, r2, r0, r2
 8005dea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005dec:	460a      	mov	r2, r1
 8005dee:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005df0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005df2:	4413      	add	r3, r2
 8005df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005df6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005df8:	2200      	movs	r2, #0
 8005dfa:	61bb      	str	r3, [r7, #24]
 8005dfc:	61fa      	str	r2, [r7, #28]
 8005dfe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e02:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005e06:	f7fb f835 	bl	8000e74 <__aeabi_uldivmod>
 8005e0a:	4602      	mov	r2, r0
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	4613      	mov	r3, r2
 8005e10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e12:	e053      	b.n	8005ebc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e14:	4b35      	ldr	r3, [pc, #212]	@ (8005eec <HAL_RCC_GetSysClockFreq+0x180>)
 8005e16:	685b      	ldr	r3, [r3, #4]
 8005e18:	099b      	lsrs	r3, r3, #6
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	613b      	str	r3, [r7, #16]
 8005e1e:	617a      	str	r2, [r7, #20]
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005e26:	f04f 0b00 	mov.w	fp, #0
 8005e2a:	4652      	mov	r2, sl
 8005e2c:	465b      	mov	r3, fp
 8005e2e:	f04f 0000 	mov.w	r0, #0
 8005e32:	f04f 0100 	mov.w	r1, #0
 8005e36:	0159      	lsls	r1, r3, #5
 8005e38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e3c:	0150      	lsls	r0, r2, #5
 8005e3e:	4602      	mov	r2, r0
 8005e40:	460b      	mov	r3, r1
 8005e42:	ebb2 080a 	subs.w	r8, r2, sl
 8005e46:	eb63 090b 	sbc.w	r9, r3, fp
 8005e4a:	f04f 0200 	mov.w	r2, #0
 8005e4e:	f04f 0300 	mov.w	r3, #0
 8005e52:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005e56:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005e5a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005e5e:	ebb2 0408 	subs.w	r4, r2, r8
 8005e62:	eb63 0509 	sbc.w	r5, r3, r9
 8005e66:	f04f 0200 	mov.w	r2, #0
 8005e6a:	f04f 0300 	mov.w	r3, #0
 8005e6e:	00eb      	lsls	r3, r5, #3
 8005e70:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e74:	00e2      	lsls	r2, r4, #3
 8005e76:	4614      	mov	r4, r2
 8005e78:	461d      	mov	r5, r3
 8005e7a:	eb14 030a 	adds.w	r3, r4, sl
 8005e7e:	603b      	str	r3, [r7, #0]
 8005e80:	eb45 030b 	adc.w	r3, r5, fp
 8005e84:	607b      	str	r3, [r7, #4]
 8005e86:	f04f 0200 	mov.w	r2, #0
 8005e8a:	f04f 0300 	mov.w	r3, #0
 8005e8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005e92:	4629      	mov	r1, r5
 8005e94:	028b      	lsls	r3, r1, #10
 8005e96:	4621      	mov	r1, r4
 8005e98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005e9c:	4621      	mov	r1, r4
 8005e9e:	028a      	lsls	r2, r1, #10
 8005ea0:	4610      	mov	r0, r2
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	60bb      	str	r3, [r7, #8]
 8005eaa:	60fa      	str	r2, [r7, #12]
 8005eac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005eb0:	f7fa ffe0 	bl	8000e74 <__aeabi_uldivmod>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	4613      	mov	r3, r2
 8005eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005ebc:	4b0b      	ldr	r3, [pc, #44]	@ (8005eec <HAL_RCC_GetSysClockFreq+0x180>)
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	0c1b      	lsrs	r3, r3, #16
 8005ec2:	f003 0303 	and.w	r3, r3, #3
 8005ec6:	3301      	adds	r3, #1
 8005ec8:	005b      	lsls	r3, r3, #1
 8005eca:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005ecc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ed4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005ed6:	e002      	b.n	8005ede <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ed8:	4b05      	ldr	r3, [pc, #20]	@ (8005ef0 <HAL_RCC_GetSysClockFreq+0x184>)
 8005eda:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005edc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ede:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3740      	adds	r7, #64	@ 0x40
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005eea:	bf00      	nop
 8005eec:	40023800 	.word	0x40023800
 8005ef0:	00f42400 	.word	0x00f42400
 8005ef4:	017d7840 	.word	0x017d7840

08005ef8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005efc:	4b03      	ldr	r3, [pc, #12]	@ (8005f0c <HAL_RCC_GetHCLKFreq+0x14>)
 8005efe:	681b      	ldr	r3, [r3, #0]
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	20000014 	.word	0x20000014

08005f10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005f14:	f7ff fff0 	bl	8005ef8 <HAL_RCC_GetHCLKFreq>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	4b05      	ldr	r3, [pc, #20]	@ (8005f30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	0a9b      	lsrs	r3, r3, #10
 8005f20:	f003 0307 	and.w	r3, r3, #7
 8005f24:	4903      	ldr	r1, [pc, #12]	@ (8005f34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f26:	5ccb      	ldrb	r3, [r1, r3]
 8005f28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	bd80      	pop	{r7, pc}
 8005f30:	40023800 	.word	0x40023800
 8005f34:	0800abb4 	.word	0x0800abb4

08005f38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f3c:	f7ff ffdc 	bl	8005ef8 <HAL_RCC_GetHCLKFreq>
 8005f40:	4602      	mov	r2, r0
 8005f42:	4b05      	ldr	r3, [pc, #20]	@ (8005f58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	0b5b      	lsrs	r3, r3, #13
 8005f48:	f003 0307 	and.w	r3, r3, #7
 8005f4c:	4903      	ldr	r1, [pc, #12]	@ (8005f5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f4e:	5ccb      	ldrb	r3, [r1, r3]
 8005f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	40023800 	.word	0x40023800
 8005f5c:	0800abb4 	.word	0x0800abb4

08005f60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b082      	sub	sp, #8
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d101      	bne.n	8005f72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e042      	b.n	8005ff8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d106      	bne.n	8005f8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f86:	6878      	ldr	r0, [r7, #4]
 8005f88:	f7fd fffc 	bl	8003f84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2224      	movs	r2, #36	@ 0x24
 8005f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68da      	ldr	r2, [r3, #12]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005fa2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f000 f973 	bl	8006290 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	691a      	ldr	r2, [r3, #16]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005fb8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	695a      	ldr	r2, [r3, #20]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005fc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	68da      	ldr	r2, [r3, #12]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005fd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2220      	movs	r2, #32
 8005fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2220      	movs	r2, #32
 8005fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005ff6:	2300      	movs	r3, #0
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3708      	adds	r7, #8
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b08a      	sub	sp, #40	@ 0x28
 8006004:	af02      	add	r7, sp, #8
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	603b      	str	r3, [r7, #0]
 800600c:	4613      	mov	r3, r2
 800600e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006010:	2300      	movs	r3, #0
 8006012:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800601a:	b2db      	uxtb	r3, r3
 800601c:	2b20      	cmp	r3, #32
 800601e:	d175      	bne.n	800610c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006020:	68bb      	ldr	r3, [r7, #8]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d002      	beq.n	800602c <HAL_UART_Transmit+0x2c>
 8006026:	88fb      	ldrh	r3, [r7, #6]
 8006028:	2b00      	cmp	r3, #0
 800602a:	d101      	bne.n	8006030 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800602c:	2301      	movs	r3, #1
 800602e:	e06e      	b.n	800610e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2200      	movs	r2, #0
 8006034:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2221      	movs	r2, #33	@ 0x21
 800603a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800603e:	f7fe f879 	bl	8004134 <HAL_GetTick>
 8006042:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	88fa      	ldrh	r2, [r7, #6]
 8006048:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	88fa      	ldrh	r2, [r7, #6]
 800604e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006058:	d108      	bne.n	800606c <HAL_UART_Transmit+0x6c>
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	691b      	ldr	r3, [r3, #16]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d104      	bne.n	800606c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006062:	2300      	movs	r3, #0
 8006064:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006066:	68bb      	ldr	r3, [r7, #8]
 8006068:	61bb      	str	r3, [r7, #24]
 800606a:	e003      	b.n	8006074 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006070:	2300      	movs	r3, #0
 8006072:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006074:	e02e      	b.n	80060d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	9300      	str	r3, [sp, #0]
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	2200      	movs	r2, #0
 800607e:	2180      	movs	r1, #128	@ 0x80
 8006080:	68f8      	ldr	r0, [r7, #12]
 8006082:	f000 f848 	bl	8006116 <UART_WaitOnFlagUntilTimeout>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d005      	beq.n	8006098 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2220      	movs	r2, #32
 8006090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006094:	2303      	movs	r3, #3
 8006096:	e03a      	b.n	800610e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d10b      	bne.n	80060b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	881b      	ldrh	r3, [r3, #0]
 80060a2:	461a      	mov	r2, r3
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	3302      	adds	r3, #2
 80060b2:	61bb      	str	r3, [r7, #24]
 80060b4:	e007      	b.n	80060c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80060b6:	69fb      	ldr	r3, [r7, #28]
 80060b8:	781a      	ldrb	r2, [r3, #0]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	3301      	adds	r3, #1
 80060c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	3b01      	subs	r3, #1
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80060d8:	b29b      	uxth	r3, r3
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d1cb      	bne.n	8006076 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	9300      	str	r3, [sp, #0]
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	2200      	movs	r2, #0
 80060e6:	2140      	movs	r1, #64	@ 0x40
 80060e8:	68f8      	ldr	r0, [r7, #12]
 80060ea:	f000 f814 	bl	8006116 <UART_WaitOnFlagUntilTimeout>
 80060ee:	4603      	mov	r3, r0
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d005      	beq.n	8006100 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2220      	movs	r2, #32
 80060f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80060fc:	2303      	movs	r3, #3
 80060fe:	e006      	b.n	800610e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2220      	movs	r2, #32
 8006104:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006108:	2300      	movs	r3, #0
 800610a:	e000      	b.n	800610e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800610c:	2302      	movs	r3, #2
  }
}
 800610e:	4618      	mov	r0, r3
 8006110:	3720      	adds	r7, #32
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}

08006116 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006116:	b580      	push	{r7, lr}
 8006118:	b086      	sub	sp, #24
 800611a:	af00      	add	r7, sp, #0
 800611c:	60f8      	str	r0, [r7, #12]
 800611e:	60b9      	str	r1, [r7, #8]
 8006120:	603b      	str	r3, [r7, #0]
 8006122:	4613      	mov	r3, r2
 8006124:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006126:	e03b      	b.n	80061a0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006128:	6a3b      	ldr	r3, [r7, #32]
 800612a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800612e:	d037      	beq.n	80061a0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006130:	f7fe f800 	bl	8004134 <HAL_GetTick>
 8006134:	4602      	mov	r2, r0
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	6a3a      	ldr	r2, [r7, #32]
 800613c:	429a      	cmp	r2, r3
 800613e:	d302      	bcc.n	8006146 <UART_WaitOnFlagUntilTimeout+0x30>
 8006140:	6a3b      	ldr	r3, [r7, #32]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d101      	bne.n	800614a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006146:	2303      	movs	r3, #3
 8006148:	e03a      	b.n	80061c0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	68db      	ldr	r3, [r3, #12]
 8006150:	f003 0304 	and.w	r3, r3, #4
 8006154:	2b00      	cmp	r3, #0
 8006156:	d023      	beq.n	80061a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	2b80      	cmp	r3, #128	@ 0x80
 800615c:	d020      	beq.n	80061a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	2b40      	cmp	r3, #64	@ 0x40
 8006162:	d01d      	beq.n	80061a0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 0308 	and.w	r3, r3, #8
 800616e:	2b08      	cmp	r3, #8
 8006170:	d116      	bne.n	80061a0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006172:	2300      	movs	r3, #0
 8006174:	617b      	str	r3, [r7, #20]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	617b      	str	r3, [r7, #20]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	617b      	str	r3, [r7, #20]
 8006186:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006188:	68f8      	ldr	r0, [r7, #12]
 800618a:	f000 f81d 	bl	80061c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2208      	movs	r2, #8
 8006192:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2200      	movs	r2, #0
 8006198:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e00f      	b.n	80061c0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681a      	ldr	r2, [r3, #0]
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	4013      	ands	r3, r2
 80061aa:	68ba      	ldr	r2, [r7, #8]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	bf0c      	ite	eq
 80061b0:	2301      	moveq	r3, #1
 80061b2:	2300      	movne	r3, #0
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	461a      	mov	r2, r3
 80061b8:	79fb      	ldrb	r3, [r7, #7]
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d0b4      	beq.n	8006128 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061be:	2300      	movs	r3, #0
}
 80061c0:	4618      	mov	r0, r3
 80061c2:	3718      	adds	r7, #24
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}

080061c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b095      	sub	sp, #84	@ 0x54
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	330c      	adds	r3, #12
 80061d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061da:	e853 3f00 	ldrex	r3, [r3]
 80061de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80061e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	330c      	adds	r3, #12
 80061ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80061f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80061f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80061f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061f8:	e841 2300 	strex	r3, r2, [r1]
 80061fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80061fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006200:	2b00      	cmp	r3, #0
 8006202:	d1e5      	bne.n	80061d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	3314      	adds	r3, #20
 800620a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800620c:	6a3b      	ldr	r3, [r7, #32]
 800620e:	e853 3f00 	ldrex	r3, [r3]
 8006212:	61fb      	str	r3, [r7, #28]
   return(result);
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	f023 0301 	bic.w	r3, r3, #1
 800621a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	3314      	adds	r3, #20
 8006222:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006224:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006226:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006228:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800622a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800622c:	e841 2300 	strex	r3, r2, [r1]
 8006230:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006234:	2b00      	cmp	r3, #0
 8006236:	d1e5      	bne.n	8006204 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623c:	2b01      	cmp	r3, #1
 800623e:	d119      	bne.n	8006274 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	330c      	adds	r3, #12
 8006246:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	e853 3f00 	ldrex	r3, [r3]
 800624e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	f023 0310 	bic.w	r3, r3, #16
 8006256:	647b      	str	r3, [r7, #68]	@ 0x44
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	330c      	adds	r3, #12
 800625e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006260:	61ba      	str	r2, [r7, #24]
 8006262:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006264:	6979      	ldr	r1, [r7, #20]
 8006266:	69ba      	ldr	r2, [r7, #24]
 8006268:	e841 2300 	strex	r3, r2, [r1]
 800626c:	613b      	str	r3, [r7, #16]
   return(result);
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d1e5      	bne.n	8006240 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	2220      	movs	r2, #32
 8006278:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2200      	movs	r2, #0
 8006280:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006282:	bf00      	nop
 8006284:	3754      	adds	r7, #84	@ 0x54
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr
	...

08006290 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006290:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006294:	b0c0      	sub	sp, #256	@ 0x100
 8006296:	af00      	add	r7, sp, #0
 8006298:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800629c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	691b      	ldr	r3, [r3, #16]
 80062a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80062a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062ac:	68d9      	ldr	r1, [r3, #12]
 80062ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	ea40 0301 	orr.w	r3, r0, r1
 80062b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80062ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062be:	689a      	ldr	r2, [r3, #8]
 80062c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062c4:	691b      	ldr	r3, [r3, #16]
 80062c6:	431a      	orrs	r2, r3
 80062c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	431a      	orrs	r2, r3
 80062d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062d4:	69db      	ldr	r3, [r3, #28]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80062dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80062e8:	f021 010c 	bic.w	r1, r1, #12
 80062ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80062f6:	430b      	orrs	r3, r1
 80062f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	695b      	ldr	r3, [r3, #20]
 8006302:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800630a:	6999      	ldr	r1, [r3, #24]
 800630c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	ea40 0301 	orr.w	r3, r0, r1
 8006316:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	4b8f      	ldr	r3, [pc, #572]	@ (800655c <UART_SetConfig+0x2cc>)
 8006320:	429a      	cmp	r2, r3
 8006322:	d005      	beq.n	8006330 <UART_SetConfig+0xa0>
 8006324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006328:	681a      	ldr	r2, [r3, #0]
 800632a:	4b8d      	ldr	r3, [pc, #564]	@ (8006560 <UART_SetConfig+0x2d0>)
 800632c:	429a      	cmp	r2, r3
 800632e:	d104      	bne.n	800633a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006330:	f7ff fe02 	bl	8005f38 <HAL_RCC_GetPCLK2Freq>
 8006334:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006338:	e003      	b.n	8006342 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800633a:	f7ff fde9 	bl	8005f10 <HAL_RCC_GetPCLK1Freq>
 800633e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006346:	69db      	ldr	r3, [r3, #28]
 8006348:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800634c:	f040 810c 	bne.w	8006568 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006350:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006354:	2200      	movs	r2, #0
 8006356:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800635a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800635e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006362:	4622      	mov	r2, r4
 8006364:	462b      	mov	r3, r5
 8006366:	1891      	adds	r1, r2, r2
 8006368:	65b9      	str	r1, [r7, #88]	@ 0x58
 800636a:	415b      	adcs	r3, r3
 800636c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800636e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006372:	4621      	mov	r1, r4
 8006374:	eb12 0801 	adds.w	r8, r2, r1
 8006378:	4629      	mov	r1, r5
 800637a:	eb43 0901 	adc.w	r9, r3, r1
 800637e:	f04f 0200 	mov.w	r2, #0
 8006382:	f04f 0300 	mov.w	r3, #0
 8006386:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800638a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800638e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006392:	4690      	mov	r8, r2
 8006394:	4699      	mov	r9, r3
 8006396:	4623      	mov	r3, r4
 8006398:	eb18 0303 	adds.w	r3, r8, r3
 800639c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80063a0:	462b      	mov	r3, r5
 80063a2:	eb49 0303 	adc.w	r3, r9, r3
 80063a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80063aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80063b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80063ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80063be:	460b      	mov	r3, r1
 80063c0:	18db      	adds	r3, r3, r3
 80063c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80063c4:	4613      	mov	r3, r2
 80063c6:	eb42 0303 	adc.w	r3, r2, r3
 80063ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80063cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80063d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80063d4:	f7fa fd4e 	bl	8000e74 <__aeabi_uldivmod>
 80063d8:	4602      	mov	r2, r0
 80063da:	460b      	mov	r3, r1
 80063dc:	4b61      	ldr	r3, [pc, #388]	@ (8006564 <UART_SetConfig+0x2d4>)
 80063de:	fba3 2302 	umull	r2, r3, r3, r2
 80063e2:	095b      	lsrs	r3, r3, #5
 80063e4:	011c      	lsls	r4, r3, #4
 80063e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ea:	2200      	movs	r2, #0
 80063ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80063f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80063f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80063f8:	4642      	mov	r2, r8
 80063fa:	464b      	mov	r3, r9
 80063fc:	1891      	adds	r1, r2, r2
 80063fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006400:	415b      	adcs	r3, r3
 8006402:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006404:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006408:	4641      	mov	r1, r8
 800640a:	eb12 0a01 	adds.w	sl, r2, r1
 800640e:	4649      	mov	r1, r9
 8006410:	eb43 0b01 	adc.w	fp, r3, r1
 8006414:	f04f 0200 	mov.w	r2, #0
 8006418:	f04f 0300 	mov.w	r3, #0
 800641c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006420:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006424:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006428:	4692      	mov	sl, r2
 800642a:	469b      	mov	fp, r3
 800642c:	4643      	mov	r3, r8
 800642e:	eb1a 0303 	adds.w	r3, sl, r3
 8006432:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006436:	464b      	mov	r3, r9
 8006438:	eb4b 0303 	adc.w	r3, fp, r3
 800643c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006444:	685b      	ldr	r3, [r3, #4]
 8006446:	2200      	movs	r2, #0
 8006448:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800644c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006450:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006454:	460b      	mov	r3, r1
 8006456:	18db      	adds	r3, r3, r3
 8006458:	643b      	str	r3, [r7, #64]	@ 0x40
 800645a:	4613      	mov	r3, r2
 800645c:	eb42 0303 	adc.w	r3, r2, r3
 8006460:	647b      	str	r3, [r7, #68]	@ 0x44
 8006462:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006466:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800646a:	f7fa fd03 	bl	8000e74 <__aeabi_uldivmod>
 800646e:	4602      	mov	r2, r0
 8006470:	460b      	mov	r3, r1
 8006472:	4611      	mov	r1, r2
 8006474:	4b3b      	ldr	r3, [pc, #236]	@ (8006564 <UART_SetConfig+0x2d4>)
 8006476:	fba3 2301 	umull	r2, r3, r3, r1
 800647a:	095b      	lsrs	r3, r3, #5
 800647c:	2264      	movs	r2, #100	@ 0x64
 800647e:	fb02 f303 	mul.w	r3, r2, r3
 8006482:	1acb      	subs	r3, r1, r3
 8006484:	00db      	lsls	r3, r3, #3
 8006486:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800648a:	4b36      	ldr	r3, [pc, #216]	@ (8006564 <UART_SetConfig+0x2d4>)
 800648c:	fba3 2302 	umull	r2, r3, r3, r2
 8006490:	095b      	lsrs	r3, r3, #5
 8006492:	005b      	lsls	r3, r3, #1
 8006494:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006498:	441c      	add	r4, r3
 800649a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800649e:	2200      	movs	r2, #0
 80064a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80064a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80064a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80064ac:	4642      	mov	r2, r8
 80064ae:	464b      	mov	r3, r9
 80064b0:	1891      	adds	r1, r2, r2
 80064b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80064b4:	415b      	adcs	r3, r3
 80064b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80064b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80064bc:	4641      	mov	r1, r8
 80064be:	1851      	adds	r1, r2, r1
 80064c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80064c2:	4649      	mov	r1, r9
 80064c4:	414b      	adcs	r3, r1
 80064c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80064c8:	f04f 0200 	mov.w	r2, #0
 80064cc:	f04f 0300 	mov.w	r3, #0
 80064d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80064d4:	4659      	mov	r1, fp
 80064d6:	00cb      	lsls	r3, r1, #3
 80064d8:	4651      	mov	r1, sl
 80064da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064de:	4651      	mov	r1, sl
 80064e0:	00ca      	lsls	r2, r1, #3
 80064e2:	4610      	mov	r0, r2
 80064e4:	4619      	mov	r1, r3
 80064e6:	4603      	mov	r3, r0
 80064e8:	4642      	mov	r2, r8
 80064ea:	189b      	adds	r3, r3, r2
 80064ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80064f0:	464b      	mov	r3, r9
 80064f2:	460a      	mov	r2, r1
 80064f4:	eb42 0303 	adc.w	r3, r2, r3
 80064f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80064fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006508:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800650c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006510:	460b      	mov	r3, r1
 8006512:	18db      	adds	r3, r3, r3
 8006514:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006516:	4613      	mov	r3, r2
 8006518:	eb42 0303 	adc.w	r3, r2, r3
 800651c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800651e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006522:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006526:	f7fa fca5 	bl	8000e74 <__aeabi_uldivmod>
 800652a:	4602      	mov	r2, r0
 800652c:	460b      	mov	r3, r1
 800652e:	4b0d      	ldr	r3, [pc, #52]	@ (8006564 <UART_SetConfig+0x2d4>)
 8006530:	fba3 1302 	umull	r1, r3, r3, r2
 8006534:	095b      	lsrs	r3, r3, #5
 8006536:	2164      	movs	r1, #100	@ 0x64
 8006538:	fb01 f303 	mul.w	r3, r1, r3
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	00db      	lsls	r3, r3, #3
 8006540:	3332      	adds	r3, #50	@ 0x32
 8006542:	4a08      	ldr	r2, [pc, #32]	@ (8006564 <UART_SetConfig+0x2d4>)
 8006544:	fba2 2303 	umull	r2, r3, r2, r3
 8006548:	095b      	lsrs	r3, r3, #5
 800654a:	f003 0207 	and.w	r2, r3, #7
 800654e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4422      	add	r2, r4
 8006556:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006558:	e106      	b.n	8006768 <UART_SetConfig+0x4d8>
 800655a:	bf00      	nop
 800655c:	40011000 	.word	0x40011000
 8006560:	40011400 	.word	0x40011400
 8006564:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006568:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800656c:	2200      	movs	r2, #0
 800656e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006572:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006576:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800657a:	4642      	mov	r2, r8
 800657c:	464b      	mov	r3, r9
 800657e:	1891      	adds	r1, r2, r2
 8006580:	6239      	str	r1, [r7, #32]
 8006582:	415b      	adcs	r3, r3
 8006584:	627b      	str	r3, [r7, #36]	@ 0x24
 8006586:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800658a:	4641      	mov	r1, r8
 800658c:	1854      	adds	r4, r2, r1
 800658e:	4649      	mov	r1, r9
 8006590:	eb43 0501 	adc.w	r5, r3, r1
 8006594:	f04f 0200 	mov.w	r2, #0
 8006598:	f04f 0300 	mov.w	r3, #0
 800659c:	00eb      	lsls	r3, r5, #3
 800659e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065a2:	00e2      	lsls	r2, r4, #3
 80065a4:	4614      	mov	r4, r2
 80065a6:	461d      	mov	r5, r3
 80065a8:	4643      	mov	r3, r8
 80065aa:	18e3      	adds	r3, r4, r3
 80065ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80065b0:	464b      	mov	r3, r9
 80065b2:	eb45 0303 	adc.w	r3, r5, r3
 80065b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80065ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065be:	685b      	ldr	r3, [r3, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80065c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80065ca:	f04f 0200 	mov.w	r2, #0
 80065ce:	f04f 0300 	mov.w	r3, #0
 80065d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80065d6:	4629      	mov	r1, r5
 80065d8:	008b      	lsls	r3, r1, #2
 80065da:	4621      	mov	r1, r4
 80065dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80065e0:	4621      	mov	r1, r4
 80065e2:	008a      	lsls	r2, r1, #2
 80065e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80065e8:	f7fa fc44 	bl	8000e74 <__aeabi_uldivmod>
 80065ec:	4602      	mov	r2, r0
 80065ee:	460b      	mov	r3, r1
 80065f0:	4b60      	ldr	r3, [pc, #384]	@ (8006774 <UART_SetConfig+0x4e4>)
 80065f2:	fba3 2302 	umull	r2, r3, r3, r2
 80065f6:	095b      	lsrs	r3, r3, #5
 80065f8:	011c      	lsls	r4, r3, #4
 80065fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065fe:	2200      	movs	r2, #0
 8006600:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006604:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006608:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800660c:	4642      	mov	r2, r8
 800660e:	464b      	mov	r3, r9
 8006610:	1891      	adds	r1, r2, r2
 8006612:	61b9      	str	r1, [r7, #24]
 8006614:	415b      	adcs	r3, r3
 8006616:	61fb      	str	r3, [r7, #28]
 8006618:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800661c:	4641      	mov	r1, r8
 800661e:	1851      	adds	r1, r2, r1
 8006620:	6139      	str	r1, [r7, #16]
 8006622:	4649      	mov	r1, r9
 8006624:	414b      	adcs	r3, r1
 8006626:	617b      	str	r3, [r7, #20]
 8006628:	f04f 0200 	mov.w	r2, #0
 800662c:	f04f 0300 	mov.w	r3, #0
 8006630:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006634:	4659      	mov	r1, fp
 8006636:	00cb      	lsls	r3, r1, #3
 8006638:	4651      	mov	r1, sl
 800663a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800663e:	4651      	mov	r1, sl
 8006640:	00ca      	lsls	r2, r1, #3
 8006642:	4610      	mov	r0, r2
 8006644:	4619      	mov	r1, r3
 8006646:	4603      	mov	r3, r0
 8006648:	4642      	mov	r2, r8
 800664a:	189b      	adds	r3, r3, r2
 800664c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006650:	464b      	mov	r3, r9
 8006652:	460a      	mov	r2, r1
 8006654:	eb42 0303 	adc.w	r3, r2, r3
 8006658:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800665c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006660:	685b      	ldr	r3, [r3, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006666:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006668:	f04f 0200 	mov.w	r2, #0
 800666c:	f04f 0300 	mov.w	r3, #0
 8006670:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006674:	4649      	mov	r1, r9
 8006676:	008b      	lsls	r3, r1, #2
 8006678:	4641      	mov	r1, r8
 800667a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800667e:	4641      	mov	r1, r8
 8006680:	008a      	lsls	r2, r1, #2
 8006682:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006686:	f7fa fbf5 	bl	8000e74 <__aeabi_uldivmod>
 800668a:	4602      	mov	r2, r0
 800668c:	460b      	mov	r3, r1
 800668e:	4611      	mov	r1, r2
 8006690:	4b38      	ldr	r3, [pc, #224]	@ (8006774 <UART_SetConfig+0x4e4>)
 8006692:	fba3 2301 	umull	r2, r3, r3, r1
 8006696:	095b      	lsrs	r3, r3, #5
 8006698:	2264      	movs	r2, #100	@ 0x64
 800669a:	fb02 f303 	mul.w	r3, r2, r3
 800669e:	1acb      	subs	r3, r1, r3
 80066a0:	011b      	lsls	r3, r3, #4
 80066a2:	3332      	adds	r3, #50	@ 0x32
 80066a4:	4a33      	ldr	r2, [pc, #204]	@ (8006774 <UART_SetConfig+0x4e4>)
 80066a6:	fba2 2303 	umull	r2, r3, r2, r3
 80066aa:	095b      	lsrs	r3, r3, #5
 80066ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80066b0:	441c      	add	r4, r3
 80066b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066b6:	2200      	movs	r2, #0
 80066b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80066ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80066bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80066c0:	4642      	mov	r2, r8
 80066c2:	464b      	mov	r3, r9
 80066c4:	1891      	adds	r1, r2, r2
 80066c6:	60b9      	str	r1, [r7, #8]
 80066c8:	415b      	adcs	r3, r3
 80066ca:	60fb      	str	r3, [r7, #12]
 80066cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80066d0:	4641      	mov	r1, r8
 80066d2:	1851      	adds	r1, r2, r1
 80066d4:	6039      	str	r1, [r7, #0]
 80066d6:	4649      	mov	r1, r9
 80066d8:	414b      	adcs	r3, r1
 80066da:	607b      	str	r3, [r7, #4]
 80066dc:	f04f 0200 	mov.w	r2, #0
 80066e0:	f04f 0300 	mov.w	r3, #0
 80066e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80066e8:	4659      	mov	r1, fp
 80066ea:	00cb      	lsls	r3, r1, #3
 80066ec:	4651      	mov	r1, sl
 80066ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066f2:	4651      	mov	r1, sl
 80066f4:	00ca      	lsls	r2, r1, #3
 80066f6:	4610      	mov	r0, r2
 80066f8:	4619      	mov	r1, r3
 80066fa:	4603      	mov	r3, r0
 80066fc:	4642      	mov	r2, r8
 80066fe:	189b      	adds	r3, r3, r2
 8006700:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006702:	464b      	mov	r3, r9
 8006704:	460a      	mov	r2, r1
 8006706:	eb42 0303 	adc.w	r3, r2, r3
 800670a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800670c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	663b      	str	r3, [r7, #96]	@ 0x60
 8006716:	667a      	str	r2, [r7, #100]	@ 0x64
 8006718:	f04f 0200 	mov.w	r2, #0
 800671c:	f04f 0300 	mov.w	r3, #0
 8006720:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006724:	4649      	mov	r1, r9
 8006726:	008b      	lsls	r3, r1, #2
 8006728:	4641      	mov	r1, r8
 800672a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800672e:	4641      	mov	r1, r8
 8006730:	008a      	lsls	r2, r1, #2
 8006732:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006736:	f7fa fb9d 	bl	8000e74 <__aeabi_uldivmod>
 800673a:	4602      	mov	r2, r0
 800673c:	460b      	mov	r3, r1
 800673e:	4b0d      	ldr	r3, [pc, #52]	@ (8006774 <UART_SetConfig+0x4e4>)
 8006740:	fba3 1302 	umull	r1, r3, r3, r2
 8006744:	095b      	lsrs	r3, r3, #5
 8006746:	2164      	movs	r1, #100	@ 0x64
 8006748:	fb01 f303 	mul.w	r3, r1, r3
 800674c:	1ad3      	subs	r3, r2, r3
 800674e:	011b      	lsls	r3, r3, #4
 8006750:	3332      	adds	r3, #50	@ 0x32
 8006752:	4a08      	ldr	r2, [pc, #32]	@ (8006774 <UART_SetConfig+0x4e4>)
 8006754:	fba2 2303 	umull	r2, r3, r2, r3
 8006758:	095b      	lsrs	r3, r3, #5
 800675a:	f003 020f 	and.w	r2, r3, #15
 800675e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	4422      	add	r2, r4
 8006766:	609a      	str	r2, [r3, #8]
}
 8006768:	bf00      	nop
 800676a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800676e:	46bd      	mov	sp, r7
 8006770:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006774:	51eb851f 	.word	0x51eb851f

08006778 <powf>:
 8006778:	b508      	push	{r3, lr}
 800677a:	ed2d 8b04 	vpush	{d8-d9}
 800677e:	eeb0 8a60 	vmov.f32	s16, s1
 8006782:	eeb0 9a40 	vmov.f32	s18, s0
 8006786:	f000 f87b 	bl	8006880 <__ieee754_powf>
 800678a:	eeb4 8a48 	vcmp.f32	s16, s16
 800678e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006792:	eef0 8a40 	vmov.f32	s17, s0
 8006796:	d63e      	bvs.n	8006816 <powf+0x9e>
 8006798:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800679c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067a0:	d112      	bne.n	80067c8 <powf+0x50>
 80067a2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80067a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067aa:	d039      	beq.n	8006820 <powf+0xa8>
 80067ac:	eeb0 0a48 	vmov.f32	s0, s16
 80067b0:	f000 f858 	bl	8006864 <finitef>
 80067b4:	b378      	cbz	r0, 8006816 <powf+0x9e>
 80067b6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80067ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067be:	d52a      	bpl.n	8006816 <powf+0x9e>
 80067c0:	f001 faa8 	bl	8007d14 <__errno>
 80067c4:	2322      	movs	r3, #34	@ 0x22
 80067c6:	e014      	b.n	80067f2 <powf+0x7a>
 80067c8:	f000 f84c 	bl	8006864 <finitef>
 80067cc:	b998      	cbnz	r0, 80067f6 <powf+0x7e>
 80067ce:	eeb0 0a49 	vmov.f32	s0, s18
 80067d2:	f000 f847 	bl	8006864 <finitef>
 80067d6:	b170      	cbz	r0, 80067f6 <powf+0x7e>
 80067d8:	eeb0 0a48 	vmov.f32	s0, s16
 80067dc:	f000 f842 	bl	8006864 <finitef>
 80067e0:	b148      	cbz	r0, 80067f6 <powf+0x7e>
 80067e2:	eef4 8a68 	vcmp.f32	s17, s17
 80067e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067ea:	d7e9      	bvc.n	80067c0 <powf+0x48>
 80067ec:	f001 fa92 	bl	8007d14 <__errno>
 80067f0:	2321      	movs	r3, #33	@ 0x21
 80067f2:	6003      	str	r3, [r0, #0]
 80067f4:	e00f      	b.n	8006816 <powf+0x9e>
 80067f6:	eef5 8a40 	vcmp.f32	s17, #0.0
 80067fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067fe:	d10a      	bne.n	8006816 <powf+0x9e>
 8006800:	eeb0 0a49 	vmov.f32	s0, s18
 8006804:	f000 f82e 	bl	8006864 <finitef>
 8006808:	b128      	cbz	r0, 8006816 <powf+0x9e>
 800680a:	eeb0 0a48 	vmov.f32	s0, s16
 800680e:	f000 f829 	bl	8006864 <finitef>
 8006812:	2800      	cmp	r0, #0
 8006814:	d1d4      	bne.n	80067c0 <powf+0x48>
 8006816:	eeb0 0a68 	vmov.f32	s0, s17
 800681a:	ecbd 8b04 	vpop	{d8-d9}
 800681e:	bd08      	pop	{r3, pc}
 8006820:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8006824:	e7f7      	b.n	8006816 <powf+0x9e>
	...

08006828 <sqrtf>:
 8006828:	b508      	push	{r3, lr}
 800682a:	ed2d 8b02 	vpush	{d8}
 800682e:	eeb0 8a40 	vmov.f32	s16, s0
 8006832:	f000 f821 	bl	8006878 <__ieee754_sqrtf>
 8006836:	eeb4 8a48 	vcmp.f32	s16, s16
 800683a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800683e:	d60c      	bvs.n	800685a <sqrtf+0x32>
 8006840:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8006860 <sqrtf+0x38>
 8006844:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8006848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800684c:	d505      	bpl.n	800685a <sqrtf+0x32>
 800684e:	f001 fa61 	bl	8007d14 <__errno>
 8006852:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006856:	2321      	movs	r3, #33	@ 0x21
 8006858:	6003      	str	r3, [r0, #0]
 800685a:	ecbd 8b02 	vpop	{d8}
 800685e:	bd08      	pop	{r3, pc}
 8006860:	00000000 	.word	0x00000000

08006864 <finitef>:
 8006864:	ee10 3a10 	vmov	r3, s0
 8006868:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800686c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8006870:	bfac      	ite	ge
 8006872:	2000      	movge	r0, #0
 8006874:	2001      	movlt	r0, #1
 8006876:	4770      	bx	lr

08006878 <__ieee754_sqrtf>:
 8006878:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800687c:	4770      	bx	lr
	...

08006880 <__ieee754_powf>:
 8006880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006884:	ee10 4a90 	vmov	r4, s1
 8006888:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800688c:	ed2d 8b02 	vpush	{d8}
 8006890:	ee10 6a10 	vmov	r6, s0
 8006894:	eeb0 8a40 	vmov.f32	s16, s0
 8006898:	eef0 8a60 	vmov.f32	s17, s1
 800689c:	d10c      	bne.n	80068b8 <__ieee754_powf+0x38>
 800689e:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 80068a2:	0076      	lsls	r6, r6, #1
 80068a4:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 80068a8:	f240 8274 	bls.w	8006d94 <__ieee754_powf+0x514>
 80068ac:	ee38 0a28 	vadd.f32	s0, s16, s17
 80068b0:	ecbd 8b02 	vpop	{d8}
 80068b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068b8:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 80068bc:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80068c0:	d802      	bhi.n	80068c8 <__ieee754_powf+0x48>
 80068c2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 80068c6:	d908      	bls.n	80068da <__ieee754_powf+0x5a>
 80068c8:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 80068cc:	d1ee      	bne.n	80068ac <__ieee754_powf+0x2c>
 80068ce:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 80068d2:	0064      	lsls	r4, r4, #1
 80068d4:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 80068d8:	e7e6      	b.n	80068a8 <__ieee754_powf+0x28>
 80068da:	2e00      	cmp	r6, #0
 80068dc:	da1f      	bge.n	800691e <__ieee754_powf+0x9e>
 80068de:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 80068e2:	f080 8260 	bcs.w	8006da6 <__ieee754_powf+0x526>
 80068e6:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 80068ea:	d32f      	bcc.n	800694c <__ieee754_powf+0xcc>
 80068ec:	ea4f 53e9 	mov.w	r3, r9, asr #23
 80068f0:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 80068f4:	fa49 f503 	asr.w	r5, r9, r3
 80068f8:	fa05 f303 	lsl.w	r3, r5, r3
 80068fc:	454b      	cmp	r3, r9
 80068fe:	d123      	bne.n	8006948 <__ieee754_powf+0xc8>
 8006900:	f005 0501 	and.w	r5, r5, #1
 8006904:	f1c5 0502 	rsb	r5, r5, #2
 8006908:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800690c:	d11f      	bne.n	800694e <__ieee754_powf+0xce>
 800690e:	2c00      	cmp	r4, #0
 8006910:	f280 8246 	bge.w	8006da0 <__ieee754_powf+0x520>
 8006914:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8006918:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800691c:	e7c8      	b.n	80068b0 <__ieee754_powf+0x30>
 800691e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8006922:	d111      	bne.n	8006948 <__ieee754_powf+0xc8>
 8006924:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8006928:	f000 8234 	beq.w	8006d94 <__ieee754_powf+0x514>
 800692c:	d906      	bls.n	800693c <__ieee754_powf+0xbc>
 800692e:	ed9f 0ac5 	vldr	s0, [pc, #788]	@ 8006c44 <__ieee754_powf+0x3c4>
 8006932:	2c00      	cmp	r4, #0
 8006934:	bfa8      	it	ge
 8006936:	eeb0 0a68 	vmovge.f32	s0, s17
 800693a:	e7b9      	b.n	80068b0 <__ieee754_powf+0x30>
 800693c:	2c00      	cmp	r4, #0
 800693e:	f280 822c 	bge.w	8006d9a <__ieee754_powf+0x51a>
 8006942:	eeb1 0a68 	vneg.f32	s0, s17
 8006946:	e7b3      	b.n	80068b0 <__ieee754_powf+0x30>
 8006948:	2500      	movs	r5, #0
 800694a:	e7dd      	b.n	8006908 <__ieee754_powf+0x88>
 800694c:	2500      	movs	r5, #0
 800694e:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8006952:	d102      	bne.n	800695a <__ieee754_powf+0xda>
 8006954:	ee28 0a08 	vmul.f32	s0, s16, s16
 8006958:	e7aa      	b.n	80068b0 <__ieee754_powf+0x30>
 800695a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800695e:	f040 8227 	bne.w	8006db0 <__ieee754_powf+0x530>
 8006962:	2e00      	cmp	r6, #0
 8006964:	f2c0 8224 	blt.w	8006db0 <__ieee754_powf+0x530>
 8006968:	eeb0 0a48 	vmov.f32	s0, s16
 800696c:	ecbd 8b02 	vpop	{d8}
 8006970:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006974:	f7ff bf80 	b.w	8006878 <__ieee754_sqrtf>
 8006978:	2d01      	cmp	r5, #1
 800697a:	d199      	bne.n	80068b0 <__ieee754_powf+0x30>
 800697c:	eeb1 0a40 	vneg.f32	s0, s0
 8006980:	e796      	b.n	80068b0 <__ieee754_powf+0x30>
 8006982:	0ff0      	lsrs	r0, r6, #31
 8006984:	3801      	subs	r0, #1
 8006986:	ea55 0300 	orrs.w	r3, r5, r0
 800698a:	d104      	bne.n	8006996 <__ieee754_powf+0x116>
 800698c:	ee38 8a48 	vsub.f32	s16, s16, s16
 8006990:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8006994:	e78c      	b.n	80068b0 <__ieee754_powf+0x30>
 8006996:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800699a:	d96d      	bls.n	8006a78 <__ieee754_powf+0x1f8>
 800699c:	4baa      	ldr	r3, [pc, #680]	@ (8006c48 <__ieee754_powf+0x3c8>)
 800699e:	4598      	cmp	r8, r3
 80069a0:	d808      	bhi.n	80069b4 <__ieee754_powf+0x134>
 80069a2:	2c00      	cmp	r4, #0
 80069a4:	da0b      	bge.n	80069be <__ieee754_powf+0x13e>
 80069a6:	2000      	movs	r0, #0
 80069a8:	ecbd 8b02 	vpop	{d8}
 80069ac:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069b0:	f000 bac2 	b.w	8006f38 <__math_oflowf>
 80069b4:	4ba5      	ldr	r3, [pc, #660]	@ (8006c4c <__ieee754_powf+0x3cc>)
 80069b6:	4598      	cmp	r8, r3
 80069b8:	d908      	bls.n	80069cc <__ieee754_powf+0x14c>
 80069ba:	2c00      	cmp	r4, #0
 80069bc:	dcf3      	bgt.n	80069a6 <__ieee754_powf+0x126>
 80069be:	2000      	movs	r0, #0
 80069c0:	ecbd 8b02 	vpop	{d8}
 80069c4:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069c8:	f000 bab0 	b.w	8006f2c <__math_uflowf>
 80069cc:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80069d0:	ee30 0a67 	vsub.f32	s0, s0, s15
 80069d4:	eddf 6a9e 	vldr	s13, [pc, #632]	@ 8006c50 <__ieee754_powf+0x3d0>
 80069d8:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 80069dc:	eee0 6a67 	vfms.f32	s13, s0, s15
 80069e0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80069e4:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80069e8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80069ec:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8006c54 <__ieee754_powf+0x3d4>
 80069f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80069f4:	eddf 7a98 	vldr	s15, [pc, #608]	@ 8006c58 <__ieee754_powf+0x3d8>
 80069f8:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 80069fc:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8006c5c <__ieee754_powf+0x3dc>
 8006a00:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006a04:	eeb0 7a67 	vmov.f32	s14, s15
 8006a08:	eea0 7a26 	vfma.f32	s14, s0, s13
 8006a0c:	ee17 3a10 	vmov	r3, s14
 8006a10:	f36f 030b 	bfc	r3, #0, #12
 8006a14:	ee07 3a10 	vmov	s14, r3
 8006a18:	eeb0 6a47 	vmov.f32	s12, s14
 8006a1c:	eea0 6a66 	vfms.f32	s12, s0, s13
 8006a20:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8006a24:	3d01      	subs	r5, #1
 8006a26:	4305      	orrs	r5, r0
 8006a28:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a2c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 8006a30:	f36f 040b 	bfc	r4, #0, #12
 8006a34:	bf18      	it	ne
 8006a36:	eeb0 8a66 	vmovne.f32	s16, s13
 8006a3a:	ee06 4a90 	vmov	s13, r4
 8006a3e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8006a42:	ee38 6ae6 	vsub.f32	s12, s17, s13
 8006a46:	ee67 7a26 	vmul.f32	s15, s14, s13
 8006a4a:	eee6 0a07 	vfma.f32	s1, s12, s14
 8006a4e:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8006a52:	ee17 1a10 	vmov	r1, s14
 8006a56:	2900      	cmp	r1, #0
 8006a58:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8006a5c:	f340 80dd 	ble.w	8006c1a <__ieee754_powf+0x39a>
 8006a60:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8006a64:	f240 80ca 	bls.w	8006bfc <__ieee754_powf+0x37c>
 8006a68:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006a6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a70:	bf4c      	ite	mi
 8006a72:	2001      	movmi	r0, #1
 8006a74:	2000      	movpl	r0, #0
 8006a76:	e797      	b.n	80069a8 <__ieee754_powf+0x128>
 8006a78:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8006a7c:	bf01      	itttt	eq
 8006a7e:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8006c60 <__ieee754_powf+0x3e0>
 8006a82:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8006a86:	f06f 0317 	mvneq.w	r3, #23
 8006a8a:	ee17 7a90 	vmoveq	r7, s15
 8006a8e:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8006a92:	bf18      	it	ne
 8006a94:	2300      	movne	r3, #0
 8006a96:	3a7f      	subs	r2, #127	@ 0x7f
 8006a98:	441a      	add	r2, r3
 8006a9a:	4b72      	ldr	r3, [pc, #456]	@ (8006c64 <__ieee754_powf+0x3e4>)
 8006a9c:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8006aa0:	429f      	cmp	r7, r3
 8006aa2:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8006aa6:	dd06      	ble.n	8006ab6 <__ieee754_powf+0x236>
 8006aa8:	4b6f      	ldr	r3, [pc, #444]	@ (8006c68 <__ieee754_powf+0x3e8>)
 8006aaa:	429f      	cmp	r7, r3
 8006aac:	f340 80a4 	ble.w	8006bf8 <__ieee754_powf+0x378>
 8006ab0:	3201      	adds	r2, #1
 8006ab2:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8006ab6:	2600      	movs	r6, #0
 8006ab8:	4b6c      	ldr	r3, [pc, #432]	@ (8006c6c <__ieee754_powf+0x3ec>)
 8006aba:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8006abe:	ee07 1a10 	vmov	s14, r1
 8006ac2:	edd3 5a00 	vldr	s11, [r3]
 8006ac6:	4b6a      	ldr	r3, [pc, #424]	@ (8006c70 <__ieee754_powf+0x3f0>)
 8006ac8:	ee75 7a87 	vadd.f32	s15, s11, s14
 8006acc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ad0:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 8006ad4:	1049      	asrs	r1, r1, #1
 8006ad6:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 8006ada:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 8006ade:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 8006ae2:	ee37 6a65 	vsub.f32	s12, s14, s11
 8006ae6:	ee07 1a90 	vmov	s15, r1
 8006aea:	ee26 5a24 	vmul.f32	s10, s12, s9
 8006aee:	ee77 5ae5 	vsub.f32	s11, s15, s11
 8006af2:	ee15 7a10 	vmov	r7, s10
 8006af6:	401f      	ands	r7, r3
 8006af8:	ee06 7a90 	vmov	s13, r7
 8006afc:	eea6 6ae7 	vfms.f32	s12, s13, s15
 8006b00:	ee37 7a65 	vsub.f32	s14, s14, s11
 8006b04:	ee65 7a05 	vmul.f32	s15, s10, s10
 8006b08:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8006b0c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006c74 <__ieee754_powf+0x3f4>
 8006b10:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8006c78 <__ieee754_powf+0x3f8>
 8006b14:	eee7 5a87 	vfma.f32	s11, s15, s14
 8006b18:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 8006c7c <__ieee754_powf+0x3fc>
 8006b1c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006b20:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8006c50 <__ieee754_powf+0x3d0>
 8006b24:	eee7 5a27 	vfma.f32	s11, s14, s15
 8006b28:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8006c80 <__ieee754_powf+0x400>
 8006b2c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006b30:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8006c84 <__ieee754_powf+0x404>
 8006b34:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006b38:	eee7 5a27 	vfma.f32	s11, s14, s15
 8006b3c:	ee35 7a26 	vadd.f32	s14, s10, s13
 8006b40:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8006b44:	ee27 7a06 	vmul.f32	s14, s14, s12
 8006b48:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8006b4c:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8006b50:	eef0 5a67 	vmov.f32	s11, s15
 8006b54:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8006b58:	ee75 5a87 	vadd.f32	s11, s11, s14
 8006b5c:	ee15 1a90 	vmov	r1, s11
 8006b60:	4019      	ands	r1, r3
 8006b62:	ee05 1a90 	vmov	s11, r1
 8006b66:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8006b6a:	eee6 7ae6 	vfms.f32	s15, s13, s13
 8006b6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b72:	ee67 7a85 	vmul.f32	s15, s15, s10
 8006b76:	eee6 7a25 	vfma.f32	s15, s12, s11
 8006b7a:	eeb0 6a67 	vmov.f32	s12, s15
 8006b7e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8006b82:	ee16 1a10 	vmov	r1, s12
 8006b86:	4019      	ands	r1, r3
 8006b88:	ee06 1a10 	vmov	s12, r1
 8006b8c:	eeb0 7a46 	vmov.f32	s14, s12
 8006b90:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8006b94:	493c      	ldr	r1, [pc, #240]	@ (8006c88 <__ieee754_powf+0x408>)
 8006b96:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 8006b9a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006b9e:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8006c8c <__ieee754_powf+0x40c>
 8006ba2:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8006c90 <__ieee754_powf+0x410>
 8006ba6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006baa:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8006c94 <__ieee754_powf+0x414>
 8006bae:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006bb2:	ed91 7a00 	vldr	s14, [r1]
 8006bb6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006bba:	ee07 2a10 	vmov	s14, r2
 8006bbe:	4a36      	ldr	r2, [pc, #216]	@ (8006c98 <__ieee754_powf+0x418>)
 8006bc0:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8006bc4:	eeb0 7a67 	vmov.f32	s14, s15
 8006bc8:	eea6 7a25 	vfma.f32	s14, s12, s11
 8006bcc:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 8006bd0:	ed92 5a00 	vldr	s10, [r2]
 8006bd4:	ee37 7a05 	vadd.f32	s14, s14, s10
 8006bd8:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006bdc:	ee17 2a10 	vmov	r2, s14
 8006be0:	401a      	ands	r2, r3
 8006be2:	ee07 2a10 	vmov	s14, r2
 8006be6:	ee77 6a66 	vsub.f32	s13, s14, s13
 8006bea:	ee76 6ac5 	vsub.f32	s13, s13, s10
 8006bee:	eee6 6a65 	vfms.f32	s13, s12, s11
 8006bf2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006bf6:	e715      	b.n	8006a24 <__ieee754_powf+0x1a4>
 8006bf8:	2601      	movs	r6, #1
 8006bfa:	e75d      	b.n	8006ab8 <__ieee754_powf+0x238>
 8006bfc:	d152      	bne.n	8006ca4 <__ieee754_powf+0x424>
 8006bfe:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8006c9c <__ieee754_powf+0x41c>
 8006c02:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006c06:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8006c0a:	eef4 6ac7 	vcmpe.f32	s13, s14
 8006c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c12:	f73f af29 	bgt.w	8006a68 <__ieee754_powf+0x1e8>
 8006c16:	2386      	movs	r3, #134	@ 0x86
 8006c18:	e048      	b.n	8006cac <__ieee754_powf+0x42c>
 8006c1a:	4a21      	ldr	r2, [pc, #132]	@ (8006ca0 <__ieee754_powf+0x420>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d907      	bls.n	8006c30 <__ieee754_powf+0x3b0>
 8006c20:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c28:	bf4c      	ite	mi
 8006c2a:	2001      	movmi	r0, #1
 8006c2c:	2000      	movpl	r0, #0
 8006c2e:	e6c7      	b.n	80069c0 <__ieee754_powf+0x140>
 8006c30:	d138      	bne.n	8006ca4 <__ieee754_powf+0x424>
 8006c32:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006c36:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8006c3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c3e:	dbea      	blt.n	8006c16 <__ieee754_powf+0x396>
 8006c40:	e7ee      	b.n	8006c20 <__ieee754_powf+0x3a0>
 8006c42:	bf00      	nop
 8006c44:	00000000 	.word	0x00000000
 8006c48:	3f7ffff3 	.word	0x3f7ffff3
 8006c4c:	3f800007 	.word	0x3f800007
 8006c50:	3eaaaaab 	.word	0x3eaaaaab
 8006c54:	3fb8aa00 	.word	0x3fb8aa00
 8006c58:	3fb8aa3b 	.word	0x3fb8aa3b
 8006c5c:	36eca570 	.word	0x36eca570
 8006c60:	4b800000 	.word	0x4b800000
 8006c64:	001cc471 	.word	0x001cc471
 8006c68:	005db3d6 	.word	0x005db3d6
 8006c6c:	0800abcc 	.word	0x0800abcc
 8006c70:	fffff000 	.word	0xfffff000
 8006c74:	3e6c3255 	.word	0x3e6c3255
 8006c78:	3e53f142 	.word	0x3e53f142
 8006c7c:	3e8ba305 	.word	0x3e8ba305
 8006c80:	3edb6db7 	.word	0x3edb6db7
 8006c84:	3f19999a 	.word	0x3f19999a
 8006c88:	0800abbc 	.word	0x0800abbc
 8006c8c:	3f76384f 	.word	0x3f76384f
 8006c90:	3f763800 	.word	0x3f763800
 8006c94:	369dc3a0 	.word	0x369dc3a0
 8006c98:	0800abc4 	.word	0x0800abc4
 8006c9c:	3338aa3c 	.word	0x3338aa3c
 8006ca0:	43160000 	.word	0x43160000
 8006ca4:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8006ca8:	d96f      	bls.n	8006d8a <__ieee754_powf+0x50a>
 8006caa:	15db      	asrs	r3, r3, #23
 8006cac:	3b7e      	subs	r3, #126	@ 0x7e
 8006cae:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8006cb2:	4118      	asrs	r0, r3
 8006cb4:	4408      	add	r0, r1
 8006cb6:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8006cba:	4a4e      	ldr	r2, [pc, #312]	@ (8006df4 <__ieee754_powf+0x574>)
 8006cbc:	3b7f      	subs	r3, #127	@ 0x7f
 8006cbe:	411a      	asrs	r2, r3
 8006cc0:	4002      	ands	r2, r0
 8006cc2:	ee07 2a10 	vmov	s14, r2
 8006cc6:	f3c0 0016 	ubfx	r0, r0, #0, #23
 8006cca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8006cce:	f1c3 0317 	rsb	r3, r3, #23
 8006cd2:	4118      	asrs	r0, r3
 8006cd4:	2900      	cmp	r1, #0
 8006cd6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006cda:	bfb8      	it	lt
 8006cdc:	4240      	neglt	r0, r0
 8006cde:	ee77 6aa0 	vadd.f32	s13, s15, s1
 8006ce2:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8006df8 <__ieee754_powf+0x578>
 8006ce6:	ed9f 6a45 	vldr	s12, [pc, #276]	@ 8006dfc <__ieee754_powf+0x57c>
 8006cea:	ee16 3a90 	vmov	r3, s13
 8006cee:	f36f 030b 	bfc	r3, #0, #12
 8006cf2:	ee06 3a90 	vmov	s13, r3
 8006cf6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006cfa:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006cfe:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8006d02:	eddf 7a3f 	vldr	s15, [pc, #252]	@ 8006e00 <__ieee754_powf+0x580>
 8006d06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006d0a:	eee0 7a87 	vfma.f32	s15, s1, s14
 8006d0e:	eeb0 7a67 	vmov.f32	s14, s15
 8006d12:	eea6 7a86 	vfma.f32	s14, s13, s12
 8006d16:	eef0 5a47 	vmov.f32	s11, s14
 8006d1a:	eee6 5ac6 	vfms.f32	s11, s13, s12
 8006d1e:	ee67 6a07 	vmul.f32	s13, s14, s14
 8006d22:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006d26:	ed9f 6a37 	vldr	s12, [pc, #220]	@ 8006e04 <__ieee754_powf+0x584>
 8006d2a:	eddf 5a37 	vldr	s11, [pc, #220]	@ 8006e08 <__ieee754_powf+0x588>
 8006d2e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8006d32:	eddf 5a36 	vldr	s11, [pc, #216]	@ 8006e0c <__ieee754_powf+0x58c>
 8006d36:	eee6 5a26 	vfma.f32	s11, s12, s13
 8006d3a:	ed9f 6a35 	vldr	s12, [pc, #212]	@ 8006e10 <__ieee754_powf+0x590>
 8006d3e:	eea5 6aa6 	vfma.f32	s12, s11, s13
 8006d42:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006e14 <__ieee754_powf+0x594>
 8006d46:	eee6 5a26 	vfma.f32	s11, s12, s13
 8006d4a:	eeb0 6a47 	vmov.f32	s12, s14
 8006d4e:	eea5 6ae6 	vfms.f32	s12, s11, s13
 8006d52:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8006d56:	ee67 5a06 	vmul.f32	s11, s14, s12
 8006d5a:	ee36 6a66 	vsub.f32	s12, s12, s13
 8006d5e:	eee7 7a27 	vfma.f32	s15, s14, s15
 8006d62:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8006d66:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8006d6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006d6e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006d72:	ee10 3a10 	vmov	r3, s0
 8006d76:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8006d7a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006d7e:	da06      	bge.n	8006d8e <__ieee754_powf+0x50e>
 8006d80:	f000 f854 	bl	8006e2c <scalbnf>
 8006d84:	ee20 0a08 	vmul.f32	s0, s0, s16
 8006d88:	e592      	b.n	80068b0 <__ieee754_powf+0x30>
 8006d8a:	2000      	movs	r0, #0
 8006d8c:	e7a7      	b.n	8006cde <__ieee754_powf+0x45e>
 8006d8e:	ee00 3a10 	vmov	s0, r3
 8006d92:	e7f7      	b.n	8006d84 <__ieee754_powf+0x504>
 8006d94:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8006d98:	e58a      	b.n	80068b0 <__ieee754_powf+0x30>
 8006d9a:	ed9f 0a1f 	vldr	s0, [pc, #124]	@ 8006e18 <__ieee754_powf+0x598>
 8006d9e:	e587      	b.n	80068b0 <__ieee754_powf+0x30>
 8006da0:	eeb0 0a48 	vmov.f32	s0, s16
 8006da4:	e584      	b.n	80068b0 <__ieee754_powf+0x30>
 8006da6:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8006daa:	f43f adbb 	beq.w	8006924 <__ieee754_powf+0xa4>
 8006dae:	2502      	movs	r5, #2
 8006db0:	eeb0 0a48 	vmov.f32	s0, s16
 8006db4:	f000 f832 	bl	8006e1c <fabsf>
 8006db8:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8006dbc:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8006dc0:	4647      	mov	r7, r8
 8006dc2:	d003      	beq.n	8006dcc <__ieee754_powf+0x54c>
 8006dc4:	f1b8 0f00 	cmp.w	r8, #0
 8006dc8:	f47f addb 	bne.w	8006982 <__ieee754_powf+0x102>
 8006dcc:	2c00      	cmp	r4, #0
 8006dce:	bfbc      	itt	lt
 8006dd0:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 8006dd4:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8006dd8:	2e00      	cmp	r6, #0
 8006dda:	f6bf ad69 	bge.w	80068b0 <__ieee754_powf+0x30>
 8006dde:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 8006de2:	ea58 0805 	orrs.w	r8, r8, r5
 8006de6:	f47f adc7 	bne.w	8006978 <__ieee754_powf+0xf8>
 8006dea:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006dee:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006df2:	e55d      	b.n	80068b0 <__ieee754_powf+0x30>
 8006df4:	ff800000 	.word	0xff800000
 8006df8:	3f317218 	.word	0x3f317218
 8006dfc:	3f317200 	.word	0x3f317200
 8006e00:	35bfbe8c 	.word	0x35bfbe8c
 8006e04:	b5ddea0e 	.word	0xb5ddea0e
 8006e08:	3331bb4c 	.word	0x3331bb4c
 8006e0c:	388ab355 	.word	0x388ab355
 8006e10:	bb360b61 	.word	0xbb360b61
 8006e14:	3e2aaaab 	.word	0x3e2aaaab
 8006e18:	00000000 	.word	0x00000000

08006e1c <fabsf>:
 8006e1c:	ee10 3a10 	vmov	r3, s0
 8006e20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006e24:	ee00 3a10 	vmov	s0, r3
 8006e28:	4770      	bx	lr
	...

08006e2c <scalbnf>:
 8006e2c:	ee10 3a10 	vmov	r3, s0
 8006e30:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8006e34:	d02b      	beq.n	8006e8e <scalbnf+0x62>
 8006e36:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006e3a:	d302      	bcc.n	8006e42 <scalbnf+0x16>
 8006e3c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006e40:	4770      	bx	lr
 8006e42:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8006e46:	d123      	bne.n	8006e90 <scalbnf+0x64>
 8006e48:	4b24      	ldr	r3, [pc, #144]	@ (8006edc <scalbnf+0xb0>)
 8006e4a:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8006ee0 <scalbnf+0xb4>
 8006e4e:	4298      	cmp	r0, r3
 8006e50:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006e54:	db17      	blt.n	8006e86 <scalbnf+0x5a>
 8006e56:	ee10 3a10 	vmov	r3, s0
 8006e5a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8006e5e:	3a19      	subs	r2, #25
 8006e60:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8006e64:	4288      	cmp	r0, r1
 8006e66:	dd15      	ble.n	8006e94 <scalbnf+0x68>
 8006e68:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8006ee4 <scalbnf+0xb8>
 8006e6c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8006ee8 <scalbnf+0xbc>
 8006e70:	ee10 3a10 	vmov	r3, s0
 8006e74:	eeb0 7a67 	vmov.f32	s14, s15
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	bfb8      	it	lt
 8006e7c:	eef0 7a66 	vmovlt.f32	s15, s13
 8006e80:	ee27 0a87 	vmul.f32	s0, s15, s14
 8006e84:	4770      	bx	lr
 8006e86:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006eec <scalbnf+0xc0>
 8006e8a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006e8e:	4770      	bx	lr
 8006e90:	0dd2      	lsrs	r2, r2, #23
 8006e92:	e7e5      	b.n	8006e60 <scalbnf+0x34>
 8006e94:	4410      	add	r0, r2
 8006e96:	28fe      	cmp	r0, #254	@ 0xfe
 8006e98:	dce6      	bgt.n	8006e68 <scalbnf+0x3c>
 8006e9a:	2800      	cmp	r0, #0
 8006e9c:	dd06      	ble.n	8006eac <scalbnf+0x80>
 8006e9e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006ea2:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006ea6:	ee00 3a10 	vmov	s0, r3
 8006eaa:	4770      	bx	lr
 8006eac:	f110 0f16 	cmn.w	r0, #22
 8006eb0:	da09      	bge.n	8006ec6 <scalbnf+0x9a>
 8006eb2:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006eec <scalbnf+0xc0>
 8006eb6:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8006ef0 <scalbnf+0xc4>
 8006eba:	ee10 3a10 	vmov	r3, s0
 8006ebe:	eeb0 7a67 	vmov.f32	s14, s15
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	e7d9      	b.n	8006e7a <scalbnf+0x4e>
 8006ec6:	3019      	adds	r0, #25
 8006ec8:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006ecc:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006ed0:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8006ef4 <scalbnf+0xc8>
 8006ed4:	ee07 3a90 	vmov	s15, r3
 8006ed8:	e7d7      	b.n	8006e8a <scalbnf+0x5e>
 8006eda:	bf00      	nop
 8006edc:	ffff3cb0 	.word	0xffff3cb0
 8006ee0:	4c000000 	.word	0x4c000000
 8006ee4:	7149f2ca 	.word	0x7149f2ca
 8006ee8:	f149f2ca 	.word	0xf149f2ca
 8006eec:	0da24260 	.word	0x0da24260
 8006ef0:	8da24260 	.word	0x8da24260
 8006ef4:	33000000 	.word	0x33000000

08006ef8 <with_errnof>:
 8006ef8:	b510      	push	{r4, lr}
 8006efa:	ed2d 8b02 	vpush	{d8}
 8006efe:	eeb0 8a40 	vmov.f32	s16, s0
 8006f02:	4604      	mov	r4, r0
 8006f04:	f000 ff06 	bl	8007d14 <__errno>
 8006f08:	eeb0 0a48 	vmov.f32	s0, s16
 8006f0c:	ecbd 8b02 	vpop	{d8}
 8006f10:	6004      	str	r4, [r0, #0]
 8006f12:	bd10      	pop	{r4, pc}

08006f14 <xflowf>:
 8006f14:	b130      	cbz	r0, 8006f24 <xflowf+0x10>
 8006f16:	eef1 7a40 	vneg.f32	s15, s0
 8006f1a:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006f1e:	2022      	movs	r0, #34	@ 0x22
 8006f20:	f7ff bfea 	b.w	8006ef8 <with_errnof>
 8006f24:	eef0 7a40 	vmov.f32	s15, s0
 8006f28:	e7f7      	b.n	8006f1a <xflowf+0x6>
	...

08006f2c <__math_uflowf>:
 8006f2c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006f34 <__math_uflowf+0x8>
 8006f30:	f7ff bff0 	b.w	8006f14 <xflowf>
 8006f34:	10000000 	.word	0x10000000

08006f38 <__math_oflowf>:
 8006f38:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8006f40 <__math_oflowf+0x8>
 8006f3c:	f7ff bfea 	b.w	8006f14 <xflowf>
 8006f40:	70000000 	.word	0x70000000

08006f44 <__cvt>:
 8006f44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006f48:	ec57 6b10 	vmov	r6, r7, d0
 8006f4c:	2f00      	cmp	r7, #0
 8006f4e:	460c      	mov	r4, r1
 8006f50:	4619      	mov	r1, r3
 8006f52:	463b      	mov	r3, r7
 8006f54:	bfbb      	ittet	lt
 8006f56:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006f5a:	461f      	movlt	r7, r3
 8006f5c:	2300      	movge	r3, #0
 8006f5e:	232d      	movlt	r3, #45	@ 0x2d
 8006f60:	700b      	strb	r3, [r1, #0]
 8006f62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006f64:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006f68:	4691      	mov	r9, r2
 8006f6a:	f023 0820 	bic.w	r8, r3, #32
 8006f6e:	bfbc      	itt	lt
 8006f70:	4632      	movlt	r2, r6
 8006f72:	4616      	movlt	r6, r2
 8006f74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006f78:	d005      	beq.n	8006f86 <__cvt+0x42>
 8006f7a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006f7e:	d100      	bne.n	8006f82 <__cvt+0x3e>
 8006f80:	3401      	adds	r4, #1
 8006f82:	2102      	movs	r1, #2
 8006f84:	e000      	b.n	8006f88 <__cvt+0x44>
 8006f86:	2103      	movs	r1, #3
 8006f88:	ab03      	add	r3, sp, #12
 8006f8a:	9301      	str	r3, [sp, #4]
 8006f8c:	ab02      	add	r3, sp, #8
 8006f8e:	9300      	str	r3, [sp, #0]
 8006f90:	ec47 6b10 	vmov	d0, r6, r7
 8006f94:	4653      	mov	r3, sl
 8006f96:	4622      	mov	r2, r4
 8006f98:	f000 ff82 	bl	8007ea0 <_dtoa_r>
 8006f9c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006fa0:	4605      	mov	r5, r0
 8006fa2:	d119      	bne.n	8006fd8 <__cvt+0x94>
 8006fa4:	f019 0f01 	tst.w	r9, #1
 8006fa8:	d00e      	beq.n	8006fc8 <__cvt+0x84>
 8006faa:	eb00 0904 	add.w	r9, r0, r4
 8006fae:	2200      	movs	r2, #0
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	4630      	mov	r0, r6
 8006fb4:	4639      	mov	r1, r7
 8006fb6:	f7f9 fd8f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fba:	b108      	cbz	r0, 8006fc0 <__cvt+0x7c>
 8006fbc:	f8cd 900c 	str.w	r9, [sp, #12]
 8006fc0:	2230      	movs	r2, #48	@ 0x30
 8006fc2:	9b03      	ldr	r3, [sp, #12]
 8006fc4:	454b      	cmp	r3, r9
 8006fc6:	d31e      	bcc.n	8007006 <__cvt+0xc2>
 8006fc8:	9b03      	ldr	r3, [sp, #12]
 8006fca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006fcc:	1b5b      	subs	r3, r3, r5
 8006fce:	4628      	mov	r0, r5
 8006fd0:	6013      	str	r3, [r2, #0]
 8006fd2:	b004      	add	sp, #16
 8006fd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fd8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006fdc:	eb00 0904 	add.w	r9, r0, r4
 8006fe0:	d1e5      	bne.n	8006fae <__cvt+0x6a>
 8006fe2:	7803      	ldrb	r3, [r0, #0]
 8006fe4:	2b30      	cmp	r3, #48	@ 0x30
 8006fe6:	d10a      	bne.n	8006ffe <__cvt+0xba>
 8006fe8:	2200      	movs	r2, #0
 8006fea:	2300      	movs	r3, #0
 8006fec:	4630      	mov	r0, r6
 8006fee:	4639      	mov	r1, r7
 8006ff0:	f7f9 fd72 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ff4:	b918      	cbnz	r0, 8006ffe <__cvt+0xba>
 8006ff6:	f1c4 0401 	rsb	r4, r4, #1
 8006ffa:	f8ca 4000 	str.w	r4, [sl]
 8006ffe:	f8da 3000 	ldr.w	r3, [sl]
 8007002:	4499      	add	r9, r3
 8007004:	e7d3      	b.n	8006fae <__cvt+0x6a>
 8007006:	1c59      	adds	r1, r3, #1
 8007008:	9103      	str	r1, [sp, #12]
 800700a:	701a      	strb	r2, [r3, #0]
 800700c:	e7d9      	b.n	8006fc2 <__cvt+0x7e>

0800700e <__exponent>:
 800700e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007010:	2900      	cmp	r1, #0
 8007012:	bfba      	itte	lt
 8007014:	4249      	neglt	r1, r1
 8007016:	232d      	movlt	r3, #45	@ 0x2d
 8007018:	232b      	movge	r3, #43	@ 0x2b
 800701a:	2909      	cmp	r1, #9
 800701c:	7002      	strb	r2, [r0, #0]
 800701e:	7043      	strb	r3, [r0, #1]
 8007020:	dd29      	ble.n	8007076 <__exponent+0x68>
 8007022:	f10d 0307 	add.w	r3, sp, #7
 8007026:	461d      	mov	r5, r3
 8007028:	270a      	movs	r7, #10
 800702a:	461a      	mov	r2, r3
 800702c:	fbb1 f6f7 	udiv	r6, r1, r7
 8007030:	fb07 1416 	mls	r4, r7, r6, r1
 8007034:	3430      	adds	r4, #48	@ 0x30
 8007036:	f802 4c01 	strb.w	r4, [r2, #-1]
 800703a:	460c      	mov	r4, r1
 800703c:	2c63      	cmp	r4, #99	@ 0x63
 800703e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8007042:	4631      	mov	r1, r6
 8007044:	dcf1      	bgt.n	800702a <__exponent+0x1c>
 8007046:	3130      	adds	r1, #48	@ 0x30
 8007048:	1e94      	subs	r4, r2, #2
 800704a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800704e:	1c41      	adds	r1, r0, #1
 8007050:	4623      	mov	r3, r4
 8007052:	42ab      	cmp	r3, r5
 8007054:	d30a      	bcc.n	800706c <__exponent+0x5e>
 8007056:	f10d 0309 	add.w	r3, sp, #9
 800705a:	1a9b      	subs	r3, r3, r2
 800705c:	42ac      	cmp	r4, r5
 800705e:	bf88      	it	hi
 8007060:	2300      	movhi	r3, #0
 8007062:	3302      	adds	r3, #2
 8007064:	4403      	add	r3, r0
 8007066:	1a18      	subs	r0, r3, r0
 8007068:	b003      	add	sp, #12
 800706a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800706c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007070:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007074:	e7ed      	b.n	8007052 <__exponent+0x44>
 8007076:	2330      	movs	r3, #48	@ 0x30
 8007078:	3130      	adds	r1, #48	@ 0x30
 800707a:	7083      	strb	r3, [r0, #2]
 800707c:	70c1      	strb	r1, [r0, #3]
 800707e:	1d03      	adds	r3, r0, #4
 8007080:	e7f1      	b.n	8007066 <__exponent+0x58>
	...

08007084 <_printf_float>:
 8007084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007088:	b08d      	sub	sp, #52	@ 0x34
 800708a:	460c      	mov	r4, r1
 800708c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007090:	4616      	mov	r6, r2
 8007092:	461f      	mov	r7, r3
 8007094:	4605      	mov	r5, r0
 8007096:	f000 fdf3 	bl	8007c80 <_localeconv_r>
 800709a:	6803      	ldr	r3, [r0, #0]
 800709c:	9304      	str	r3, [sp, #16]
 800709e:	4618      	mov	r0, r3
 80070a0:	f7f9 f8ee 	bl	8000280 <strlen>
 80070a4:	2300      	movs	r3, #0
 80070a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80070a8:	f8d8 3000 	ldr.w	r3, [r8]
 80070ac:	9005      	str	r0, [sp, #20]
 80070ae:	3307      	adds	r3, #7
 80070b0:	f023 0307 	bic.w	r3, r3, #7
 80070b4:	f103 0208 	add.w	r2, r3, #8
 80070b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80070bc:	f8d4 b000 	ldr.w	fp, [r4]
 80070c0:	f8c8 2000 	str.w	r2, [r8]
 80070c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80070c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80070cc:	9307      	str	r3, [sp, #28]
 80070ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80070d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80070d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070da:	4b9c      	ldr	r3, [pc, #624]	@ (800734c <_printf_float+0x2c8>)
 80070dc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80070e0:	f7f9 fd2c 	bl	8000b3c <__aeabi_dcmpun>
 80070e4:	bb70      	cbnz	r0, 8007144 <_printf_float+0xc0>
 80070e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80070ea:	4b98      	ldr	r3, [pc, #608]	@ (800734c <_printf_float+0x2c8>)
 80070ec:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80070f0:	f7f9 fd06 	bl	8000b00 <__aeabi_dcmple>
 80070f4:	bb30      	cbnz	r0, 8007144 <_printf_float+0xc0>
 80070f6:	2200      	movs	r2, #0
 80070f8:	2300      	movs	r3, #0
 80070fa:	4640      	mov	r0, r8
 80070fc:	4649      	mov	r1, r9
 80070fe:	f7f9 fcf5 	bl	8000aec <__aeabi_dcmplt>
 8007102:	b110      	cbz	r0, 800710a <_printf_float+0x86>
 8007104:	232d      	movs	r3, #45	@ 0x2d
 8007106:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800710a:	4a91      	ldr	r2, [pc, #580]	@ (8007350 <_printf_float+0x2cc>)
 800710c:	4b91      	ldr	r3, [pc, #580]	@ (8007354 <_printf_float+0x2d0>)
 800710e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007112:	bf8c      	ite	hi
 8007114:	4690      	movhi	r8, r2
 8007116:	4698      	movls	r8, r3
 8007118:	2303      	movs	r3, #3
 800711a:	6123      	str	r3, [r4, #16]
 800711c:	f02b 0304 	bic.w	r3, fp, #4
 8007120:	6023      	str	r3, [r4, #0]
 8007122:	f04f 0900 	mov.w	r9, #0
 8007126:	9700      	str	r7, [sp, #0]
 8007128:	4633      	mov	r3, r6
 800712a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800712c:	4621      	mov	r1, r4
 800712e:	4628      	mov	r0, r5
 8007130:	f000 f9d2 	bl	80074d8 <_printf_common>
 8007134:	3001      	adds	r0, #1
 8007136:	f040 808d 	bne.w	8007254 <_printf_float+0x1d0>
 800713a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800713e:	b00d      	add	sp, #52	@ 0x34
 8007140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007144:	4642      	mov	r2, r8
 8007146:	464b      	mov	r3, r9
 8007148:	4640      	mov	r0, r8
 800714a:	4649      	mov	r1, r9
 800714c:	f7f9 fcf6 	bl	8000b3c <__aeabi_dcmpun>
 8007150:	b140      	cbz	r0, 8007164 <_printf_float+0xe0>
 8007152:	464b      	mov	r3, r9
 8007154:	2b00      	cmp	r3, #0
 8007156:	bfbc      	itt	lt
 8007158:	232d      	movlt	r3, #45	@ 0x2d
 800715a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800715e:	4a7e      	ldr	r2, [pc, #504]	@ (8007358 <_printf_float+0x2d4>)
 8007160:	4b7e      	ldr	r3, [pc, #504]	@ (800735c <_printf_float+0x2d8>)
 8007162:	e7d4      	b.n	800710e <_printf_float+0x8a>
 8007164:	6863      	ldr	r3, [r4, #4]
 8007166:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800716a:	9206      	str	r2, [sp, #24]
 800716c:	1c5a      	adds	r2, r3, #1
 800716e:	d13b      	bne.n	80071e8 <_printf_float+0x164>
 8007170:	2306      	movs	r3, #6
 8007172:	6063      	str	r3, [r4, #4]
 8007174:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007178:	2300      	movs	r3, #0
 800717a:	6022      	str	r2, [r4, #0]
 800717c:	9303      	str	r3, [sp, #12]
 800717e:	ab0a      	add	r3, sp, #40	@ 0x28
 8007180:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007184:	ab09      	add	r3, sp, #36	@ 0x24
 8007186:	9300      	str	r3, [sp, #0]
 8007188:	6861      	ldr	r1, [r4, #4]
 800718a:	ec49 8b10 	vmov	d0, r8, r9
 800718e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007192:	4628      	mov	r0, r5
 8007194:	f7ff fed6 	bl	8006f44 <__cvt>
 8007198:	9b06      	ldr	r3, [sp, #24]
 800719a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800719c:	2b47      	cmp	r3, #71	@ 0x47
 800719e:	4680      	mov	r8, r0
 80071a0:	d129      	bne.n	80071f6 <_printf_float+0x172>
 80071a2:	1cc8      	adds	r0, r1, #3
 80071a4:	db02      	blt.n	80071ac <_printf_float+0x128>
 80071a6:	6863      	ldr	r3, [r4, #4]
 80071a8:	4299      	cmp	r1, r3
 80071aa:	dd41      	ble.n	8007230 <_printf_float+0x1ac>
 80071ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80071b0:	fa5f fa8a 	uxtb.w	sl, sl
 80071b4:	3901      	subs	r1, #1
 80071b6:	4652      	mov	r2, sl
 80071b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80071bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80071be:	f7ff ff26 	bl	800700e <__exponent>
 80071c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80071c4:	1813      	adds	r3, r2, r0
 80071c6:	2a01      	cmp	r2, #1
 80071c8:	4681      	mov	r9, r0
 80071ca:	6123      	str	r3, [r4, #16]
 80071cc:	dc02      	bgt.n	80071d4 <_printf_float+0x150>
 80071ce:	6822      	ldr	r2, [r4, #0]
 80071d0:	07d2      	lsls	r2, r2, #31
 80071d2:	d501      	bpl.n	80071d8 <_printf_float+0x154>
 80071d4:	3301      	adds	r3, #1
 80071d6:	6123      	str	r3, [r4, #16]
 80071d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d0a2      	beq.n	8007126 <_printf_float+0xa2>
 80071e0:	232d      	movs	r3, #45	@ 0x2d
 80071e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071e6:	e79e      	b.n	8007126 <_printf_float+0xa2>
 80071e8:	9a06      	ldr	r2, [sp, #24]
 80071ea:	2a47      	cmp	r2, #71	@ 0x47
 80071ec:	d1c2      	bne.n	8007174 <_printf_float+0xf0>
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1c0      	bne.n	8007174 <_printf_float+0xf0>
 80071f2:	2301      	movs	r3, #1
 80071f4:	e7bd      	b.n	8007172 <_printf_float+0xee>
 80071f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80071fa:	d9db      	bls.n	80071b4 <_printf_float+0x130>
 80071fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007200:	d118      	bne.n	8007234 <_printf_float+0x1b0>
 8007202:	2900      	cmp	r1, #0
 8007204:	6863      	ldr	r3, [r4, #4]
 8007206:	dd0b      	ble.n	8007220 <_printf_float+0x19c>
 8007208:	6121      	str	r1, [r4, #16]
 800720a:	b913      	cbnz	r3, 8007212 <_printf_float+0x18e>
 800720c:	6822      	ldr	r2, [r4, #0]
 800720e:	07d0      	lsls	r0, r2, #31
 8007210:	d502      	bpl.n	8007218 <_printf_float+0x194>
 8007212:	3301      	adds	r3, #1
 8007214:	440b      	add	r3, r1
 8007216:	6123      	str	r3, [r4, #16]
 8007218:	65a1      	str	r1, [r4, #88]	@ 0x58
 800721a:	f04f 0900 	mov.w	r9, #0
 800721e:	e7db      	b.n	80071d8 <_printf_float+0x154>
 8007220:	b913      	cbnz	r3, 8007228 <_printf_float+0x1a4>
 8007222:	6822      	ldr	r2, [r4, #0]
 8007224:	07d2      	lsls	r2, r2, #31
 8007226:	d501      	bpl.n	800722c <_printf_float+0x1a8>
 8007228:	3302      	adds	r3, #2
 800722a:	e7f4      	b.n	8007216 <_printf_float+0x192>
 800722c:	2301      	movs	r3, #1
 800722e:	e7f2      	b.n	8007216 <_printf_float+0x192>
 8007230:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007236:	4299      	cmp	r1, r3
 8007238:	db05      	blt.n	8007246 <_printf_float+0x1c2>
 800723a:	6823      	ldr	r3, [r4, #0]
 800723c:	6121      	str	r1, [r4, #16]
 800723e:	07d8      	lsls	r0, r3, #31
 8007240:	d5ea      	bpl.n	8007218 <_printf_float+0x194>
 8007242:	1c4b      	adds	r3, r1, #1
 8007244:	e7e7      	b.n	8007216 <_printf_float+0x192>
 8007246:	2900      	cmp	r1, #0
 8007248:	bfd4      	ite	le
 800724a:	f1c1 0202 	rsble	r2, r1, #2
 800724e:	2201      	movgt	r2, #1
 8007250:	4413      	add	r3, r2
 8007252:	e7e0      	b.n	8007216 <_printf_float+0x192>
 8007254:	6823      	ldr	r3, [r4, #0]
 8007256:	055a      	lsls	r2, r3, #21
 8007258:	d407      	bmi.n	800726a <_printf_float+0x1e6>
 800725a:	6923      	ldr	r3, [r4, #16]
 800725c:	4642      	mov	r2, r8
 800725e:	4631      	mov	r1, r6
 8007260:	4628      	mov	r0, r5
 8007262:	47b8      	blx	r7
 8007264:	3001      	adds	r0, #1
 8007266:	d12b      	bne.n	80072c0 <_printf_float+0x23c>
 8007268:	e767      	b.n	800713a <_printf_float+0xb6>
 800726a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800726e:	f240 80dd 	bls.w	800742c <_printf_float+0x3a8>
 8007272:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007276:	2200      	movs	r2, #0
 8007278:	2300      	movs	r3, #0
 800727a:	f7f9 fc2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800727e:	2800      	cmp	r0, #0
 8007280:	d033      	beq.n	80072ea <_printf_float+0x266>
 8007282:	4a37      	ldr	r2, [pc, #220]	@ (8007360 <_printf_float+0x2dc>)
 8007284:	2301      	movs	r3, #1
 8007286:	4631      	mov	r1, r6
 8007288:	4628      	mov	r0, r5
 800728a:	47b8      	blx	r7
 800728c:	3001      	adds	r0, #1
 800728e:	f43f af54 	beq.w	800713a <_printf_float+0xb6>
 8007292:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007296:	4543      	cmp	r3, r8
 8007298:	db02      	blt.n	80072a0 <_printf_float+0x21c>
 800729a:	6823      	ldr	r3, [r4, #0]
 800729c:	07d8      	lsls	r0, r3, #31
 800729e:	d50f      	bpl.n	80072c0 <_printf_float+0x23c>
 80072a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072a4:	4631      	mov	r1, r6
 80072a6:	4628      	mov	r0, r5
 80072a8:	47b8      	blx	r7
 80072aa:	3001      	adds	r0, #1
 80072ac:	f43f af45 	beq.w	800713a <_printf_float+0xb6>
 80072b0:	f04f 0900 	mov.w	r9, #0
 80072b4:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80072b8:	f104 0a1a 	add.w	sl, r4, #26
 80072bc:	45c8      	cmp	r8, r9
 80072be:	dc09      	bgt.n	80072d4 <_printf_float+0x250>
 80072c0:	6823      	ldr	r3, [r4, #0]
 80072c2:	079b      	lsls	r3, r3, #30
 80072c4:	f100 8103 	bmi.w	80074ce <_printf_float+0x44a>
 80072c8:	68e0      	ldr	r0, [r4, #12]
 80072ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072cc:	4298      	cmp	r0, r3
 80072ce:	bfb8      	it	lt
 80072d0:	4618      	movlt	r0, r3
 80072d2:	e734      	b.n	800713e <_printf_float+0xba>
 80072d4:	2301      	movs	r3, #1
 80072d6:	4652      	mov	r2, sl
 80072d8:	4631      	mov	r1, r6
 80072da:	4628      	mov	r0, r5
 80072dc:	47b8      	blx	r7
 80072de:	3001      	adds	r0, #1
 80072e0:	f43f af2b 	beq.w	800713a <_printf_float+0xb6>
 80072e4:	f109 0901 	add.w	r9, r9, #1
 80072e8:	e7e8      	b.n	80072bc <_printf_float+0x238>
 80072ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	dc39      	bgt.n	8007364 <_printf_float+0x2e0>
 80072f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007360 <_printf_float+0x2dc>)
 80072f2:	2301      	movs	r3, #1
 80072f4:	4631      	mov	r1, r6
 80072f6:	4628      	mov	r0, r5
 80072f8:	47b8      	blx	r7
 80072fa:	3001      	adds	r0, #1
 80072fc:	f43f af1d 	beq.w	800713a <_printf_float+0xb6>
 8007300:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007304:	ea59 0303 	orrs.w	r3, r9, r3
 8007308:	d102      	bne.n	8007310 <_printf_float+0x28c>
 800730a:	6823      	ldr	r3, [r4, #0]
 800730c:	07d9      	lsls	r1, r3, #31
 800730e:	d5d7      	bpl.n	80072c0 <_printf_float+0x23c>
 8007310:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007314:	4631      	mov	r1, r6
 8007316:	4628      	mov	r0, r5
 8007318:	47b8      	blx	r7
 800731a:	3001      	adds	r0, #1
 800731c:	f43f af0d 	beq.w	800713a <_printf_float+0xb6>
 8007320:	f04f 0a00 	mov.w	sl, #0
 8007324:	f104 0b1a 	add.w	fp, r4, #26
 8007328:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800732a:	425b      	negs	r3, r3
 800732c:	4553      	cmp	r3, sl
 800732e:	dc01      	bgt.n	8007334 <_printf_float+0x2b0>
 8007330:	464b      	mov	r3, r9
 8007332:	e793      	b.n	800725c <_printf_float+0x1d8>
 8007334:	2301      	movs	r3, #1
 8007336:	465a      	mov	r2, fp
 8007338:	4631      	mov	r1, r6
 800733a:	4628      	mov	r0, r5
 800733c:	47b8      	blx	r7
 800733e:	3001      	adds	r0, #1
 8007340:	f43f aefb 	beq.w	800713a <_printf_float+0xb6>
 8007344:	f10a 0a01 	add.w	sl, sl, #1
 8007348:	e7ee      	b.n	8007328 <_printf_float+0x2a4>
 800734a:	bf00      	nop
 800734c:	7fefffff 	.word	0x7fefffff
 8007350:	0800abd8 	.word	0x0800abd8
 8007354:	0800abd4 	.word	0x0800abd4
 8007358:	0800abe0 	.word	0x0800abe0
 800735c:	0800abdc 	.word	0x0800abdc
 8007360:	0800abe4 	.word	0x0800abe4
 8007364:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007366:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800736a:	4553      	cmp	r3, sl
 800736c:	bfa8      	it	ge
 800736e:	4653      	movge	r3, sl
 8007370:	2b00      	cmp	r3, #0
 8007372:	4699      	mov	r9, r3
 8007374:	dc36      	bgt.n	80073e4 <_printf_float+0x360>
 8007376:	f04f 0b00 	mov.w	fp, #0
 800737a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800737e:	f104 021a 	add.w	r2, r4, #26
 8007382:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007384:	9306      	str	r3, [sp, #24]
 8007386:	eba3 0309 	sub.w	r3, r3, r9
 800738a:	455b      	cmp	r3, fp
 800738c:	dc31      	bgt.n	80073f2 <_printf_float+0x36e>
 800738e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007390:	459a      	cmp	sl, r3
 8007392:	dc3a      	bgt.n	800740a <_printf_float+0x386>
 8007394:	6823      	ldr	r3, [r4, #0]
 8007396:	07da      	lsls	r2, r3, #31
 8007398:	d437      	bmi.n	800740a <_printf_float+0x386>
 800739a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800739c:	ebaa 0903 	sub.w	r9, sl, r3
 80073a0:	9b06      	ldr	r3, [sp, #24]
 80073a2:	ebaa 0303 	sub.w	r3, sl, r3
 80073a6:	4599      	cmp	r9, r3
 80073a8:	bfa8      	it	ge
 80073aa:	4699      	movge	r9, r3
 80073ac:	f1b9 0f00 	cmp.w	r9, #0
 80073b0:	dc33      	bgt.n	800741a <_printf_float+0x396>
 80073b2:	f04f 0800 	mov.w	r8, #0
 80073b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80073ba:	f104 0b1a 	add.w	fp, r4, #26
 80073be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073c0:	ebaa 0303 	sub.w	r3, sl, r3
 80073c4:	eba3 0309 	sub.w	r3, r3, r9
 80073c8:	4543      	cmp	r3, r8
 80073ca:	f77f af79 	ble.w	80072c0 <_printf_float+0x23c>
 80073ce:	2301      	movs	r3, #1
 80073d0:	465a      	mov	r2, fp
 80073d2:	4631      	mov	r1, r6
 80073d4:	4628      	mov	r0, r5
 80073d6:	47b8      	blx	r7
 80073d8:	3001      	adds	r0, #1
 80073da:	f43f aeae 	beq.w	800713a <_printf_float+0xb6>
 80073de:	f108 0801 	add.w	r8, r8, #1
 80073e2:	e7ec      	b.n	80073be <_printf_float+0x33a>
 80073e4:	4642      	mov	r2, r8
 80073e6:	4631      	mov	r1, r6
 80073e8:	4628      	mov	r0, r5
 80073ea:	47b8      	blx	r7
 80073ec:	3001      	adds	r0, #1
 80073ee:	d1c2      	bne.n	8007376 <_printf_float+0x2f2>
 80073f0:	e6a3      	b.n	800713a <_printf_float+0xb6>
 80073f2:	2301      	movs	r3, #1
 80073f4:	4631      	mov	r1, r6
 80073f6:	4628      	mov	r0, r5
 80073f8:	9206      	str	r2, [sp, #24]
 80073fa:	47b8      	blx	r7
 80073fc:	3001      	adds	r0, #1
 80073fe:	f43f ae9c 	beq.w	800713a <_printf_float+0xb6>
 8007402:	9a06      	ldr	r2, [sp, #24]
 8007404:	f10b 0b01 	add.w	fp, fp, #1
 8007408:	e7bb      	b.n	8007382 <_printf_float+0x2fe>
 800740a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800740e:	4631      	mov	r1, r6
 8007410:	4628      	mov	r0, r5
 8007412:	47b8      	blx	r7
 8007414:	3001      	adds	r0, #1
 8007416:	d1c0      	bne.n	800739a <_printf_float+0x316>
 8007418:	e68f      	b.n	800713a <_printf_float+0xb6>
 800741a:	9a06      	ldr	r2, [sp, #24]
 800741c:	464b      	mov	r3, r9
 800741e:	4442      	add	r2, r8
 8007420:	4631      	mov	r1, r6
 8007422:	4628      	mov	r0, r5
 8007424:	47b8      	blx	r7
 8007426:	3001      	adds	r0, #1
 8007428:	d1c3      	bne.n	80073b2 <_printf_float+0x32e>
 800742a:	e686      	b.n	800713a <_printf_float+0xb6>
 800742c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007430:	f1ba 0f01 	cmp.w	sl, #1
 8007434:	dc01      	bgt.n	800743a <_printf_float+0x3b6>
 8007436:	07db      	lsls	r3, r3, #31
 8007438:	d536      	bpl.n	80074a8 <_printf_float+0x424>
 800743a:	2301      	movs	r3, #1
 800743c:	4642      	mov	r2, r8
 800743e:	4631      	mov	r1, r6
 8007440:	4628      	mov	r0, r5
 8007442:	47b8      	blx	r7
 8007444:	3001      	adds	r0, #1
 8007446:	f43f ae78 	beq.w	800713a <_printf_float+0xb6>
 800744a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800744e:	4631      	mov	r1, r6
 8007450:	4628      	mov	r0, r5
 8007452:	47b8      	blx	r7
 8007454:	3001      	adds	r0, #1
 8007456:	f43f ae70 	beq.w	800713a <_printf_float+0xb6>
 800745a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800745e:	2200      	movs	r2, #0
 8007460:	2300      	movs	r3, #0
 8007462:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8007466:	f7f9 fb37 	bl	8000ad8 <__aeabi_dcmpeq>
 800746a:	b9c0      	cbnz	r0, 800749e <_printf_float+0x41a>
 800746c:	4653      	mov	r3, sl
 800746e:	f108 0201 	add.w	r2, r8, #1
 8007472:	4631      	mov	r1, r6
 8007474:	4628      	mov	r0, r5
 8007476:	47b8      	blx	r7
 8007478:	3001      	adds	r0, #1
 800747a:	d10c      	bne.n	8007496 <_printf_float+0x412>
 800747c:	e65d      	b.n	800713a <_printf_float+0xb6>
 800747e:	2301      	movs	r3, #1
 8007480:	465a      	mov	r2, fp
 8007482:	4631      	mov	r1, r6
 8007484:	4628      	mov	r0, r5
 8007486:	47b8      	blx	r7
 8007488:	3001      	adds	r0, #1
 800748a:	f43f ae56 	beq.w	800713a <_printf_float+0xb6>
 800748e:	f108 0801 	add.w	r8, r8, #1
 8007492:	45d0      	cmp	r8, sl
 8007494:	dbf3      	blt.n	800747e <_printf_float+0x3fa>
 8007496:	464b      	mov	r3, r9
 8007498:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800749c:	e6df      	b.n	800725e <_printf_float+0x1da>
 800749e:	f04f 0800 	mov.w	r8, #0
 80074a2:	f104 0b1a 	add.w	fp, r4, #26
 80074a6:	e7f4      	b.n	8007492 <_printf_float+0x40e>
 80074a8:	2301      	movs	r3, #1
 80074aa:	4642      	mov	r2, r8
 80074ac:	e7e1      	b.n	8007472 <_printf_float+0x3ee>
 80074ae:	2301      	movs	r3, #1
 80074b0:	464a      	mov	r2, r9
 80074b2:	4631      	mov	r1, r6
 80074b4:	4628      	mov	r0, r5
 80074b6:	47b8      	blx	r7
 80074b8:	3001      	adds	r0, #1
 80074ba:	f43f ae3e 	beq.w	800713a <_printf_float+0xb6>
 80074be:	f108 0801 	add.w	r8, r8, #1
 80074c2:	68e3      	ldr	r3, [r4, #12]
 80074c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80074c6:	1a5b      	subs	r3, r3, r1
 80074c8:	4543      	cmp	r3, r8
 80074ca:	dcf0      	bgt.n	80074ae <_printf_float+0x42a>
 80074cc:	e6fc      	b.n	80072c8 <_printf_float+0x244>
 80074ce:	f04f 0800 	mov.w	r8, #0
 80074d2:	f104 0919 	add.w	r9, r4, #25
 80074d6:	e7f4      	b.n	80074c2 <_printf_float+0x43e>

080074d8 <_printf_common>:
 80074d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074dc:	4616      	mov	r6, r2
 80074de:	4698      	mov	r8, r3
 80074e0:	688a      	ldr	r2, [r1, #8]
 80074e2:	690b      	ldr	r3, [r1, #16]
 80074e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80074e8:	4293      	cmp	r3, r2
 80074ea:	bfb8      	it	lt
 80074ec:	4613      	movlt	r3, r2
 80074ee:	6033      	str	r3, [r6, #0]
 80074f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80074f4:	4607      	mov	r7, r0
 80074f6:	460c      	mov	r4, r1
 80074f8:	b10a      	cbz	r2, 80074fe <_printf_common+0x26>
 80074fa:	3301      	adds	r3, #1
 80074fc:	6033      	str	r3, [r6, #0]
 80074fe:	6823      	ldr	r3, [r4, #0]
 8007500:	0699      	lsls	r1, r3, #26
 8007502:	bf42      	ittt	mi
 8007504:	6833      	ldrmi	r3, [r6, #0]
 8007506:	3302      	addmi	r3, #2
 8007508:	6033      	strmi	r3, [r6, #0]
 800750a:	6825      	ldr	r5, [r4, #0]
 800750c:	f015 0506 	ands.w	r5, r5, #6
 8007510:	d106      	bne.n	8007520 <_printf_common+0x48>
 8007512:	f104 0a19 	add.w	sl, r4, #25
 8007516:	68e3      	ldr	r3, [r4, #12]
 8007518:	6832      	ldr	r2, [r6, #0]
 800751a:	1a9b      	subs	r3, r3, r2
 800751c:	42ab      	cmp	r3, r5
 800751e:	dc26      	bgt.n	800756e <_printf_common+0x96>
 8007520:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007524:	6822      	ldr	r2, [r4, #0]
 8007526:	3b00      	subs	r3, #0
 8007528:	bf18      	it	ne
 800752a:	2301      	movne	r3, #1
 800752c:	0692      	lsls	r2, r2, #26
 800752e:	d42b      	bmi.n	8007588 <_printf_common+0xb0>
 8007530:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007534:	4641      	mov	r1, r8
 8007536:	4638      	mov	r0, r7
 8007538:	47c8      	blx	r9
 800753a:	3001      	adds	r0, #1
 800753c:	d01e      	beq.n	800757c <_printf_common+0xa4>
 800753e:	6823      	ldr	r3, [r4, #0]
 8007540:	6922      	ldr	r2, [r4, #16]
 8007542:	f003 0306 	and.w	r3, r3, #6
 8007546:	2b04      	cmp	r3, #4
 8007548:	bf02      	ittt	eq
 800754a:	68e5      	ldreq	r5, [r4, #12]
 800754c:	6833      	ldreq	r3, [r6, #0]
 800754e:	1aed      	subeq	r5, r5, r3
 8007550:	68a3      	ldr	r3, [r4, #8]
 8007552:	bf0c      	ite	eq
 8007554:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007558:	2500      	movne	r5, #0
 800755a:	4293      	cmp	r3, r2
 800755c:	bfc4      	itt	gt
 800755e:	1a9b      	subgt	r3, r3, r2
 8007560:	18ed      	addgt	r5, r5, r3
 8007562:	2600      	movs	r6, #0
 8007564:	341a      	adds	r4, #26
 8007566:	42b5      	cmp	r5, r6
 8007568:	d11a      	bne.n	80075a0 <_printf_common+0xc8>
 800756a:	2000      	movs	r0, #0
 800756c:	e008      	b.n	8007580 <_printf_common+0xa8>
 800756e:	2301      	movs	r3, #1
 8007570:	4652      	mov	r2, sl
 8007572:	4641      	mov	r1, r8
 8007574:	4638      	mov	r0, r7
 8007576:	47c8      	blx	r9
 8007578:	3001      	adds	r0, #1
 800757a:	d103      	bne.n	8007584 <_printf_common+0xac>
 800757c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007584:	3501      	adds	r5, #1
 8007586:	e7c6      	b.n	8007516 <_printf_common+0x3e>
 8007588:	18e1      	adds	r1, r4, r3
 800758a:	1c5a      	adds	r2, r3, #1
 800758c:	2030      	movs	r0, #48	@ 0x30
 800758e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007592:	4422      	add	r2, r4
 8007594:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007598:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800759c:	3302      	adds	r3, #2
 800759e:	e7c7      	b.n	8007530 <_printf_common+0x58>
 80075a0:	2301      	movs	r3, #1
 80075a2:	4622      	mov	r2, r4
 80075a4:	4641      	mov	r1, r8
 80075a6:	4638      	mov	r0, r7
 80075a8:	47c8      	blx	r9
 80075aa:	3001      	adds	r0, #1
 80075ac:	d0e6      	beq.n	800757c <_printf_common+0xa4>
 80075ae:	3601      	adds	r6, #1
 80075b0:	e7d9      	b.n	8007566 <_printf_common+0x8e>
	...

080075b4 <_printf_i>:
 80075b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075b8:	7e0f      	ldrb	r7, [r1, #24]
 80075ba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80075bc:	2f78      	cmp	r7, #120	@ 0x78
 80075be:	4691      	mov	r9, r2
 80075c0:	4680      	mov	r8, r0
 80075c2:	460c      	mov	r4, r1
 80075c4:	469a      	mov	sl, r3
 80075c6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80075ca:	d807      	bhi.n	80075dc <_printf_i+0x28>
 80075cc:	2f62      	cmp	r7, #98	@ 0x62
 80075ce:	d80a      	bhi.n	80075e6 <_printf_i+0x32>
 80075d0:	2f00      	cmp	r7, #0
 80075d2:	f000 80d1 	beq.w	8007778 <_printf_i+0x1c4>
 80075d6:	2f58      	cmp	r7, #88	@ 0x58
 80075d8:	f000 80b8 	beq.w	800774c <_printf_i+0x198>
 80075dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80075e0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80075e4:	e03a      	b.n	800765c <_printf_i+0xa8>
 80075e6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80075ea:	2b15      	cmp	r3, #21
 80075ec:	d8f6      	bhi.n	80075dc <_printf_i+0x28>
 80075ee:	a101      	add	r1, pc, #4	@ (adr r1, 80075f4 <_printf_i+0x40>)
 80075f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075f4:	0800764d 	.word	0x0800764d
 80075f8:	08007661 	.word	0x08007661
 80075fc:	080075dd 	.word	0x080075dd
 8007600:	080075dd 	.word	0x080075dd
 8007604:	080075dd 	.word	0x080075dd
 8007608:	080075dd 	.word	0x080075dd
 800760c:	08007661 	.word	0x08007661
 8007610:	080075dd 	.word	0x080075dd
 8007614:	080075dd 	.word	0x080075dd
 8007618:	080075dd 	.word	0x080075dd
 800761c:	080075dd 	.word	0x080075dd
 8007620:	0800775f 	.word	0x0800775f
 8007624:	0800768b 	.word	0x0800768b
 8007628:	08007719 	.word	0x08007719
 800762c:	080075dd 	.word	0x080075dd
 8007630:	080075dd 	.word	0x080075dd
 8007634:	08007781 	.word	0x08007781
 8007638:	080075dd 	.word	0x080075dd
 800763c:	0800768b 	.word	0x0800768b
 8007640:	080075dd 	.word	0x080075dd
 8007644:	080075dd 	.word	0x080075dd
 8007648:	08007721 	.word	0x08007721
 800764c:	6833      	ldr	r3, [r6, #0]
 800764e:	1d1a      	adds	r2, r3, #4
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	6032      	str	r2, [r6, #0]
 8007654:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007658:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800765c:	2301      	movs	r3, #1
 800765e:	e09c      	b.n	800779a <_printf_i+0x1e6>
 8007660:	6833      	ldr	r3, [r6, #0]
 8007662:	6820      	ldr	r0, [r4, #0]
 8007664:	1d19      	adds	r1, r3, #4
 8007666:	6031      	str	r1, [r6, #0]
 8007668:	0606      	lsls	r6, r0, #24
 800766a:	d501      	bpl.n	8007670 <_printf_i+0xbc>
 800766c:	681d      	ldr	r5, [r3, #0]
 800766e:	e003      	b.n	8007678 <_printf_i+0xc4>
 8007670:	0645      	lsls	r5, r0, #25
 8007672:	d5fb      	bpl.n	800766c <_printf_i+0xb8>
 8007674:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007678:	2d00      	cmp	r5, #0
 800767a:	da03      	bge.n	8007684 <_printf_i+0xd0>
 800767c:	232d      	movs	r3, #45	@ 0x2d
 800767e:	426d      	negs	r5, r5
 8007680:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007684:	4858      	ldr	r0, [pc, #352]	@ (80077e8 <_printf_i+0x234>)
 8007686:	230a      	movs	r3, #10
 8007688:	e011      	b.n	80076ae <_printf_i+0xfa>
 800768a:	6821      	ldr	r1, [r4, #0]
 800768c:	6833      	ldr	r3, [r6, #0]
 800768e:	0608      	lsls	r0, r1, #24
 8007690:	f853 5b04 	ldr.w	r5, [r3], #4
 8007694:	d402      	bmi.n	800769c <_printf_i+0xe8>
 8007696:	0649      	lsls	r1, r1, #25
 8007698:	bf48      	it	mi
 800769a:	b2ad      	uxthmi	r5, r5
 800769c:	2f6f      	cmp	r7, #111	@ 0x6f
 800769e:	4852      	ldr	r0, [pc, #328]	@ (80077e8 <_printf_i+0x234>)
 80076a0:	6033      	str	r3, [r6, #0]
 80076a2:	bf14      	ite	ne
 80076a4:	230a      	movne	r3, #10
 80076a6:	2308      	moveq	r3, #8
 80076a8:	2100      	movs	r1, #0
 80076aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80076ae:	6866      	ldr	r6, [r4, #4]
 80076b0:	60a6      	str	r6, [r4, #8]
 80076b2:	2e00      	cmp	r6, #0
 80076b4:	db05      	blt.n	80076c2 <_printf_i+0x10e>
 80076b6:	6821      	ldr	r1, [r4, #0]
 80076b8:	432e      	orrs	r6, r5
 80076ba:	f021 0104 	bic.w	r1, r1, #4
 80076be:	6021      	str	r1, [r4, #0]
 80076c0:	d04b      	beq.n	800775a <_printf_i+0x1a6>
 80076c2:	4616      	mov	r6, r2
 80076c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80076c8:	fb03 5711 	mls	r7, r3, r1, r5
 80076cc:	5dc7      	ldrb	r7, [r0, r7]
 80076ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80076d2:	462f      	mov	r7, r5
 80076d4:	42bb      	cmp	r3, r7
 80076d6:	460d      	mov	r5, r1
 80076d8:	d9f4      	bls.n	80076c4 <_printf_i+0x110>
 80076da:	2b08      	cmp	r3, #8
 80076dc:	d10b      	bne.n	80076f6 <_printf_i+0x142>
 80076de:	6823      	ldr	r3, [r4, #0]
 80076e0:	07df      	lsls	r7, r3, #31
 80076e2:	d508      	bpl.n	80076f6 <_printf_i+0x142>
 80076e4:	6923      	ldr	r3, [r4, #16]
 80076e6:	6861      	ldr	r1, [r4, #4]
 80076e8:	4299      	cmp	r1, r3
 80076ea:	bfde      	ittt	le
 80076ec:	2330      	movle	r3, #48	@ 0x30
 80076ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80076f2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80076f6:	1b92      	subs	r2, r2, r6
 80076f8:	6122      	str	r2, [r4, #16]
 80076fa:	f8cd a000 	str.w	sl, [sp]
 80076fe:	464b      	mov	r3, r9
 8007700:	aa03      	add	r2, sp, #12
 8007702:	4621      	mov	r1, r4
 8007704:	4640      	mov	r0, r8
 8007706:	f7ff fee7 	bl	80074d8 <_printf_common>
 800770a:	3001      	adds	r0, #1
 800770c:	d14a      	bne.n	80077a4 <_printf_i+0x1f0>
 800770e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007712:	b004      	add	sp, #16
 8007714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007718:	6823      	ldr	r3, [r4, #0]
 800771a:	f043 0320 	orr.w	r3, r3, #32
 800771e:	6023      	str	r3, [r4, #0]
 8007720:	4832      	ldr	r0, [pc, #200]	@ (80077ec <_printf_i+0x238>)
 8007722:	2778      	movs	r7, #120	@ 0x78
 8007724:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007728:	6823      	ldr	r3, [r4, #0]
 800772a:	6831      	ldr	r1, [r6, #0]
 800772c:	061f      	lsls	r7, r3, #24
 800772e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007732:	d402      	bmi.n	800773a <_printf_i+0x186>
 8007734:	065f      	lsls	r7, r3, #25
 8007736:	bf48      	it	mi
 8007738:	b2ad      	uxthmi	r5, r5
 800773a:	6031      	str	r1, [r6, #0]
 800773c:	07d9      	lsls	r1, r3, #31
 800773e:	bf44      	itt	mi
 8007740:	f043 0320 	orrmi.w	r3, r3, #32
 8007744:	6023      	strmi	r3, [r4, #0]
 8007746:	b11d      	cbz	r5, 8007750 <_printf_i+0x19c>
 8007748:	2310      	movs	r3, #16
 800774a:	e7ad      	b.n	80076a8 <_printf_i+0xf4>
 800774c:	4826      	ldr	r0, [pc, #152]	@ (80077e8 <_printf_i+0x234>)
 800774e:	e7e9      	b.n	8007724 <_printf_i+0x170>
 8007750:	6823      	ldr	r3, [r4, #0]
 8007752:	f023 0320 	bic.w	r3, r3, #32
 8007756:	6023      	str	r3, [r4, #0]
 8007758:	e7f6      	b.n	8007748 <_printf_i+0x194>
 800775a:	4616      	mov	r6, r2
 800775c:	e7bd      	b.n	80076da <_printf_i+0x126>
 800775e:	6833      	ldr	r3, [r6, #0]
 8007760:	6825      	ldr	r5, [r4, #0]
 8007762:	6961      	ldr	r1, [r4, #20]
 8007764:	1d18      	adds	r0, r3, #4
 8007766:	6030      	str	r0, [r6, #0]
 8007768:	062e      	lsls	r6, r5, #24
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	d501      	bpl.n	8007772 <_printf_i+0x1be>
 800776e:	6019      	str	r1, [r3, #0]
 8007770:	e002      	b.n	8007778 <_printf_i+0x1c4>
 8007772:	0668      	lsls	r0, r5, #25
 8007774:	d5fb      	bpl.n	800776e <_printf_i+0x1ba>
 8007776:	8019      	strh	r1, [r3, #0]
 8007778:	2300      	movs	r3, #0
 800777a:	6123      	str	r3, [r4, #16]
 800777c:	4616      	mov	r6, r2
 800777e:	e7bc      	b.n	80076fa <_printf_i+0x146>
 8007780:	6833      	ldr	r3, [r6, #0]
 8007782:	1d1a      	adds	r2, r3, #4
 8007784:	6032      	str	r2, [r6, #0]
 8007786:	681e      	ldr	r6, [r3, #0]
 8007788:	6862      	ldr	r2, [r4, #4]
 800778a:	2100      	movs	r1, #0
 800778c:	4630      	mov	r0, r6
 800778e:	f7f8 fd27 	bl	80001e0 <memchr>
 8007792:	b108      	cbz	r0, 8007798 <_printf_i+0x1e4>
 8007794:	1b80      	subs	r0, r0, r6
 8007796:	6060      	str	r0, [r4, #4]
 8007798:	6863      	ldr	r3, [r4, #4]
 800779a:	6123      	str	r3, [r4, #16]
 800779c:	2300      	movs	r3, #0
 800779e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80077a2:	e7aa      	b.n	80076fa <_printf_i+0x146>
 80077a4:	6923      	ldr	r3, [r4, #16]
 80077a6:	4632      	mov	r2, r6
 80077a8:	4649      	mov	r1, r9
 80077aa:	4640      	mov	r0, r8
 80077ac:	47d0      	blx	sl
 80077ae:	3001      	adds	r0, #1
 80077b0:	d0ad      	beq.n	800770e <_printf_i+0x15a>
 80077b2:	6823      	ldr	r3, [r4, #0]
 80077b4:	079b      	lsls	r3, r3, #30
 80077b6:	d413      	bmi.n	80077e0 <_printf_i+0x22c>
 80077b8:	68e0      	ldr	r0, [r4, #12]
 80077ba:	9b03      	ldr	r3, [sp, #12]
 80077bc:	4298      	cmp	r0, r3
 80077be:	bfb8      	it	lt
 80077c0:	4618      	movlt	r0, r3
 80077c2:	e7a6      	b.n	8007712 <_printf_i+0x15e>
 80077c4:	2301      	movs	r3, #1
 80077c6:	4632      	mov	r2, r6
 80077c8:	4649      	mov	r1, r9
 80077ca:	4640      	mov	r0, r8
 80077cc:	47d0      	blx	sl
 80077ce:	3001      	adds	r0, #1
 80077d0:	d09d      	beq.n	800770e <_printf_i+0x15a>
 80077d2:	3501      	adds	r5, #1
 80077d4:	68e3      	ldr	r3, [r4, #12]
 80077d6:	9903      	ldr	r1, [sp, #12]
 80077d8:	1a5b      	subs	r3, r3, r1
 80077da:	42ab      	cmp	r3, r5
 80077dc:	dcf2      	bgt.n	80077c4 <_printf_i+0x210>
 80077de:	e7eb      	b.n	80077b8 <_printf_i+0x204>
 80077e0:	2500      	movs	r5, #0
 80077e2:	f104 0619 	add.w	r6, r4, #25
 80077e6:	e7f5      	b.n	80077d4 <_printf_i+0x220>
 80077e8:	0800abe6 	.word	0x0800abe6
 80077ec:	0800abf7 	.word	0x0800abf7

080077f0 <std>:
 80077f0:	2300      	movs	r3, #0
 80077f2:	b510      	push	{r4, lr}
 80077f4:	4604      	mov	r4, r0
 80077f6:	e9c0 3300 	strd	r3, r3, [r0]
 80077fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077fe:	6083      	str	r3, [r0, #8]
 8007800:	8181      	strh	r1, [r0, #12]
 8007802:	6643      	str	r3, [r0, #100]	@ 0x64
 8007804:	81c2      	strh	r2, [r0, #14]
 8007806:	6183      	str	r3, [r0, #24]
 8007808:	4619      	mov	r1, r3
 800780a:	2208      	movs	r2, #8
 800780c:	305c      	adds	r0, #92	@ 0x5c
 800780e:	f000 fa2f 	bl	8007c70 <memset>
 8007812:	4b0d      	ldr	r3, [pc, #52]	@ (8007848 <std+0x58>)
 8007814:	6263      	str	r3, [r4, #36]	@ 0x24
 8007816:	4b0d      	ldr	r3, [pc, #52]	@ (800784c <std+0x5c>)
 8007818:	62a3      	str	r3, [r4, #40]	@ 0x28
 800781a:	4b0d      	ldr	r3, [pc, #52]	@ (8007850 <std+0x60>)
 800781c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800781e:	4b0d      	ldr	r3, [pc, #52]	@ (8007854 <std+0x64>)
 8007820:	6323      	str	r3, [r4, #48]	@ 0x30
 8007822:	4b0d      	ldr	r3, [pc, #52]	@ (8007858 <std+0x68>)
 8007824:	6224      	str	r4, [r4, #32]
 8007826:	429c      	cmp	r4, r3
 8007828:	d006      	beq.n	8007838 <std+0x48>
 800782a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800782e:	4294      	cmp	r4, r2
 8007830:	d002      	beq.n	8007838 <std+0x48>
 8007832:	33d0      	adds	r3, #208	@ 0xd0
 8007834:	429c      	cmp	r4, r3
 8007836:	d105      	bne.n	8007844 <std+0x54>
 8007838:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800783c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007840:	f000 ba92 	b.w	8007d68 <__retarget_lock_init_recursive>
 8007844:	bd10      	pop	{r4, pc}
 8007846:	bf00      	nop
 8007848:	08007ac1 	.word	0x08007ac1
 800784c:	08007ae3 	.word	0x08007ae3
 8007850:	08007b1b 	.word	0x08007b1b
 8007854:	08007b3f 	.word	0x08007b3f
 8007858:	20000760 	.word	0x20000760

0800785c <stdio_exit_handler>:
 800785c:	4a02      	ldr	r2, [pc, #8]	@ (8007868 <stdio_exit_handler+0xc>)
 800785e:	4903      	ldr	r1, [pc, #12]	@ (800786c <stdio_exit_handler+0x10>)
 8007860:	4803      	ldr	r0, [pc, #12]	@ (8007870 <stdio_exit_handler+0x14>)
 8007862:	f000 b869 	b.w	8007938 <_fwalk_sglue>
 8007866:	bf00      	nop
 8007868:	20000020 	.word	0x20000020
 800786c:	08009971 	.word	0x08009971
 8007870:	20000030 	.word	0x20000030

08007874 <cleanup_stdio>:
 8007874:	6841      	ldr	r1, [r0, #4]
 8007876:	4b0c      	ldr	r3, [pc, #48]	@ (80078a8 <cleanup_stdio+0x34>)
 8007878:	4299      	cmp	r1, r3
 800787a:	b510      	push	{r4, lr}
 800787c:	4604      	mov	r4, r0
 800787e:	d001      	beq.n	8007884 <cleanup_stdio+0x10>
 8007880:	f002 f876 	bl	8009970 <_fflush_r>
 8007884:	68a1      	ldr	r1, [r4, #8]
 8007886:	4b09      	ldr	r3, [pc, #36]	@ (80078ac <cleanup_stdio+0x38>)
 8007888:	4299      	cmp	r1, r3
 800788a:	d002      	beq.n	8007892 <cleanup_stdio+0x1e>
 800788c:	4620      	mov	r0, r4
 800788e:	f002 f86f 	bl	8009970 <_fflush_r>
 8007892:	68e1      	ldr	r1, [r4, #12]
 8007894:	4b06      	ldr	r3, [pc, #24]	@ (80078b0 <cleanup_stdio+0x3c>)
 8007896:	4299      	cmp	r1, r3
 8007898:	d004      	beq.n	80078a4 <cleanup_stdio+0x30>
 800789a:	4620      	mov	r0, r4
 800789c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078a0:	f002 b866 	b.w	8009970 <_fflush_r>
 80078a4:	bd10      	pop	{r4, pc}
 80078a6:	bf00      	nop
 80078a8:	20000760 	.word	0x20000760
 80078ac:	200007c8 	.word	0x200007c8
 80078b0:	20000830 	.word	0x20000830

080078b4 <global_stdio_init.part.0>:
 80078b4:	b510      	push	{r4, lr}
 80078b6:	4b0b      	ldr	r3, [pc, #44]	@ (80078e4 <global_stdio_init.part.0+0x30>)
 80078b8:	4c0b      	ldr	r4, [pc, #44]	@ (80078e8 <global_stdio_init.part.0+0x34>)
 80078ba:	4a0c      	ldr	r2, [pc, #48]	@ (80078ec <global_stdio_init.part.0+0x38>)
 80078bc:	601a      	str	r2, [r3, #0]
 80078be:	4620      	mov	r0, r4
 80078c0:	2200      	movs	r2, #0
 80078c2:	2104      	movs	r1, #4
 80078c4:	f7ff ff94 	bl	80077f0 <std>
 80078c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80078cc:	2201      	movs	r2, #1
 80078ce:	2109      	movs	r1, #9
 80078d0:	f7ff ff8e 	bl	80077f0 <std>
 80078d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80078d8:	2202      	movs	r2, #2
 80078da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078de:	2112      	movs	r1, #18
 80078e0:	f7ff bf86 	b.w	80077f0 <std>
 80078e4:	20000898 	.word	0x20000898
 80078e8:	20000760 	.word	0x20000760
 80078ec:	0800785d 	.word	0x0800785d

080078f0 <__sfp_lock_acquire>:
 80078f0:	4801      	ldr	r0, [pc, #4]	@ (80078f8 <__sfp_lock_acquire+0x8>)
 80078f2:	f000 ba3a 	b.w	8007d6a <__retarget_lock_acquire_recursive>
 80078f6:	bf00      	nop
 80078f8:	200008a1 	.word	0x200008a1

080078fc <__sfp_lock_release>:
 80078fc:	4801      	ldr	r0, [pc, #4]	@ (8007904 <__sfp_lock_release+0x8>)
 80078fe:	f000 ba35 	b.w	8007d6c <__retarget_lock_release_recursive>
 8007902:	bf00      	nop
 8007904:	200008a1 	.word	0x200008a1

08007908 <__sinit>:
 8007908:	b510      	push	{r4, lr}
 800790a:	4604      	mov	r4, r0
 800790c:	f7ff fff0 	bl	80078f0 <__sfp_lock_acquire>
 8007910:	6a23      	ldr	r3, [r4, #32]
 8007912:	b11b      	cbz	r3, 800791c <__sinit+0x14>
 8007914:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007918:	f7ff bff0 	b.w	80078fc <__sfp_lock_release>
 800791c:	4b04      	ldr	r3, [pc, #16]	@ (8007930 <__sinit+0x28>)
 800791e:	6223      	str	r3, [r4, #32]
 8007920:	4b04      	ldr	r3, [pc, #16]	@ (8007934 <__sinit+0x2c>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	2b00      	cmp	r3, #0
 8007926:	d1f5      	bne.n	8007914 <__sinit+0xc>
 8007928:	f7ff ffc4 	bl	80078b4 <global_stdio_init.part.0>
 800792c:	e7f2      	b.n	8007914 <__sinit+0xc>
 800792e:	bf00      	nop
 8007930:	08007875 	.word	0x08007875
 8007934:	20000898 	.word	0x20000898

08007938 <_fwalk_sglue>:
 8007938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800793c:	4607      	mov	r7, r0
 800793e:	4688      	mov	r8, r1
 8007940:	4614      	mov	r4, r2
 8007942:	2600      	movs	r6, #0
 8007944:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007948:	f1b9 0901 	subs.w	r9, r9, #1
 800794c:	d505      	bpl.n	800795a <_fwalk_sglue+0x22>
 800794e:	6824      	ldr	r4, [r4, #0]
 8007950:	2c00      	cmp	r4, #0
 8007952:	d1f7      	bne.n	8007944 <_fwalk_sglue+0xc>
 8007954:	4630      	mov	r0, r6
 8007956:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800795a:	89ab      	ldrh	r3, [r5, #12]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d907      	bls.n	8007970 <_fwalk_sglue+0x38>
 8007960:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007964:	3301      	adds	r3, #1
 8007966:	d003      	beq.n	8007970 <_fwalk_sglue+0x38>
 8007968:	4629      	mov	r1, r5
 800796a:	4638      	mov	r0, r7
 800796c:	47c0      	blx	r8
 800796e:	4306      	orrs	r6, r0
 8007970:	3568      	adds	r5, #104	@ 0x68
 8007972:	e7e9      	b.n	8007948 <_fwalk_sglue+0x10>

08007974 <iprintf>:
 8007974:	b40f      	push	{r0, r1, r2, r3}
 8007976:	b507      	push	{r0, r1, r2, lr}
 8007978:	4906      	ldr	r1, [pc, #24]	@ (8007994 <iprintf+0x20>)
 800797a:	ab04      	add	r3, sp, #16
 800797c:	6808      	ldr	r0, [r1, #0]
 800797e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007982:	6881      	ldr	r1, [r0, #8]
 8007984:	9301      	str	r3, [sp, #4]
 8007986:	f001 fe57 	bl	8009638 <_vfiprintf_r>
 800798a:	b003      	add	sp, #12
 800798c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007990:	b004      	add	sp, #16
 8007992:	4770      	bx	lr
 8007994:	2000002c 	.word	0x2000002c

08007998 <_puts_r>:
 8007998:	6a03      	ldr	r3, [r0, #32]
 800799a:	b570      	push	{r4, r5, r6, lr}
 800799c:	6884      	ldr	r4, [r0, #8]
 800799e:	4605      	mov	r5, r0
 80079a0:	460e      	mov	r6, r1
 80079a2:	b90b      	cbnz	r3, 80079a8 <_puts_r+0x10>
 80079a4:	f7ff ffb0 	bl	8007908 <__sinit>
 80079a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80079aa:	07db      	lsls	r3, r3, #31
 80079ac:	d405      	bmi.n	80079ba <_puts_r+0x22>
 80079ae:	89a3      	ldrh	r3, [r4, #12]
 80079b0:	0598      	lsls	r0, r3, #22
 80079b2:	d402      	bmi.n	80079ba <_puts_r+0x22>
 80079b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079b6:	f000 f9d8 	bl	8007d6a <__retarget_lock_acquire_recursive>
 80079ba:	89a3      	ldrh	r3, [r4, #12]
 80079bc:	0719      	lsls	r1, r3, #28
 80079be:	d502      	bpl.n	80079c6 <_puts_r+0x2e>
 80079c0:	6923      	ldr	r3, [r4, #16]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d135      	bne.n	8007a32 <_puts_r+0x9a>
 80079c6:	4621      	mov	r1, r4
 80079c8:	4628      	mov	r0, r5
 80079ca:	f000 f8fb 	bl	8007bc4 <__swsetup_r>
 80079ce:	b380      	cbz	r0, 8007a32 <_puts_r+0x9a>
 80079d0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 80079d4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80079d6:	07da      	lsls	r2, r3, #31
 80079d8:	d405      	bmi.n	80079e6 <_puts_r+0x4e>
 80079da:	89a3      	ldrh	r3, [r4, #12]
 80079dc:	059b      	lsls	r3, r3, #22
 80079de:	d402      	bmi.n	80079e6 <_puts_r+0x4e>
 80079e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80079e2:	f000 f9c3 	bl	8007d6c <__retarget_lock_release_recursive>
 80079e6:	4628      	mov	r0, r5
 80079e8:	bd70      	pop	{r4, r5, r6, pc}
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	da04      	bge.n	80079f8 <_puts_r+0x60>
 80079ee:	69a2      	ldr	r2, [r4, #24]
 80079f0:	429a      	cmp	r2, r3
 80079f2:	dc17      	bgt.n	8007a24 <_puts_r+0x8c>
 80079f4:	290a      	cmp	r1, #10
 80079f6:	d015      	beq.n	8007a24 <_puts_r+0x8c>
 80079f8:	6823      	ldr	r3, [r4, #0]
 80079fa:	1c5a      	adds	r2, r3, #1
 80079fc:	6022      	str	r2, [r4, #0]
 80079fe:	7019      	strb	r1, [r3, #0]
 8007a00:	68a3      	ldr	r3, [r4, #8]
 8007a02:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007a06:	3b01      	subs	r3, #1
 8007a08:	60a3      	str	r3, [r4, #8]
 8007a0a:	2900      	cmp	r1, #0
 8007a0c:	d1ed      	bne.n	80079ea <_puts_r+0x52>
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	da11      	bge.n	8007a36 <_puts_r+0x9e>
 8007a12:	4622      	mov	r2, r4
 8007a14:	210a      	movs	r1, #10
 8007a16:	4628      	mov	r0, r5
 8007a18:	f000 f895 	bl	8007b46 <__swbuf_r>
 8007a1c:	3001      	adds	r0, #1
 8007a1e:	d0d7      	beq.n	80079d0 <_puts_r+0x38>
 8007a20:	250a      	movs	r5, #10
 8007a22:	e7d7      	b.n	80079d4 <_puts_r+0x3c>
 8007a24:	4622      	mov	r2, r4
 8007a26:	4628      	mov	r0, r5
 8007a28:	f000 f88d 	bl	8007b46 <__swbuf_r>
 8007a2c:	3001      	adds	r0, #1
 8007a2e:	d1e7      	bne.n	8007a00 <_puts_r+0x68>
 8007a30:	e7ce      	b.n	80079d0 <_puts_r+0x38>
 8007a32:	3e01      	subs	r6, #1
 8007a34:	e7e4      	b.n	8007a00 <_puts_r+0x68>
 8007a36:	6823      	ldr	r3, [r4, #0]
 8007a38:	1c5a      	adds	r2, r3, #1
 8007a3a:	6022      	str	r2, [r4, #0]
 8007a3c:	220a      	movs	r2, #10
 8007a3e:	701a      	strb	r2, [r3, #0]
 8007a40:	e7ee      	b.n	8007a20 <_puts_r+0x88>
	...

08007a44 <puts>:
 8007a44:	4b02      	ldr	r3, [pc, #8]	@ (8007a50 <puts+0xc>)
 8007a46:	4601      	mov	r1, r0
 8007a48:	6818      	ldr	r0, [r3, #0]
 8007a4a:	f7ff bfa5 	b.w	8007998 <_puts_r>
 8007a4e:	bf00      	nop
 8007a50:	2000002c 	.word	0x2000002c

08007a54 <sniprintf>:
 8007a54:	b40c      	push	{r2, r3}
 8007a56:	b530      	push	{r4, r5, lr}
 8007a58:	4b18      	ldr	r3, [pc, #96]	@ (8007abc <sniprintf+0x68>)
 8007a5a:	1e0c      	subs	r4, r1, #0
 8007a5c:	681d      	ldr	r5, [r3, #0]
 8007a5e:	b09d      	sub	sp, #116	@ 0x74
 8007a60:	da08      	bge.n	8007a74 <sniprintf+0x20>
 8007a62:	238b      	movs	r3, #139	@ 0x8b
 8007a64:	602b      	str	r3, [r5, #0]
 8007a66:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a6a:	b01d      	add	sp, #116	@ 0x74
 8007a6c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a70:	b002      	add	sp, #8
 8007a72:	4770      	bx	lr
 8007a74:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007a78:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007a7c:	f04f 0300 	mov.w	r3, #0
 8007a80:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007a82:	bf14      	ite	ne
 8007a84:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8007a88:	4623      	moveq	r3, r4
 8007a8a:	9304      	str	r3, [sp, #16]
 8007a8c:	9307      	str	r3, [sp, #28]
 8007a8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007a92:	9002      	str	r0, [sp, #8]
 8007a94:	9006      	str	r0, [sp, #24]
 8007a96:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007a9a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007a9c:	ab21      	add	r3, sp, #132	@ 0x84
 8007a9e:	a902      	add	r1, sp, #8
 8007aa0:	4628      	mov	r0, r5
 8007aa2:	9301      	str	r3, [sp, #4]
 8007aa4:	f001 fca2 	bl	80093ec <_svfiprintf_r>
 8007aa8:	1c43      	adds	r3, r0, #1
 8007aaa:	bfbc      	itt	lt
 8007aac:	238b      	movlt	r3, #139	@ 0x8b
 8007aae:	602b      	strlt	r3, [r5, #0]
 8007ab0:	2c00      	cmp	r4, #0
 8007ab2:	d0da      	beq.n	8007a6a <sniprintf+0x16>
 8007ab4:	9b02      	ldr	r3, [sp, #8]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	701a      	strb	r2, [r3, #0]
 8007aba:	e7d6      	b.n	8007a6a <sniprintf+0x16>
 8007abc:	2000002c 	.word	0x2000002c

08007ac0 <__sread>:
 8007ac0:	b510      	push	{r4, lr}
 8007ac2:	460c      	mov	r4, r1
 8007ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ac8:	f000 f900 	bl	8007ccc <_read_r>
 8007acc:	2800      	cmp	r0, #0
 8007ace:	bfab      	itete	ge
 8007ad0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007ad2:	89a3      	ldrhlt	r3, [r4, #12]
 8007ad4:	181b      	addge	r3, r3, r0
 8007ad6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007ada:	bfac      	ite	ge
 8007adc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007ade:	81a3      	strhlt	r3, [r4, #12]
 8007ae0:	bd10      	pop	{r4, pc}

08007ae2 <__swrite>:
 8007ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae6:	461f      	mov	r7, r3
 8007ae8:	898b      	ldrh	r3, [r1, #12]
 8007aea:	05db      	lsls	r3, r3, #23
 8007aec:	4605      	mov	r5, r0
 8007aee:	460c      	mov	r4, r1
 8007af0:	4616      	mov	r6, r2
 8007af2:	d505      	bpl.n	8007b00 <__swrite+0x1e>
 8007af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007af8:	2302      	movs	r3, #2
 8007afa:	2200      	movs	r2, #0
 8007afc:	f000 f8d4 	bl	8007ca8 <_lseek_r>
 8007b00:	89a3      	ldrh	r3, [r4, #12]
 8007b02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b0a:	81a3      	strh	r3, [r4, #12]
 8007b0c:	4632      	mov	r2, r6
 8007b0e:	463b      	mov	r3, r7
 8007b10:	4628      	mov	r0, r5
 8007b12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b16:	f000 b8eb 	b.w	8007cf0 <_write_r>

08007b1a <__sseek>:
 8007b1a:	b510      	push	{r4, lr}
 8007b1c:	460c      	mov	r4, r1
 8007b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b22:	f000 f8c1 	bl	8007ca8 <_lseek_r>
 8007b26:	1c43      	adds	r3, r0, #1
 8007b28:	89a3      	ldrh	r3, [r4, #12]
 8007b2a:	bf15      	itete	ne
 8007b2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b36:	81a3      	strheq	r3, [r4, #12]
 8007b38:	bf18      	it	ne
 8007b3a:	81a3      	strhne	r3, [r4, #12]
 8007b3c:	bd10      	pop	{r4, pc}

08007b3e <__sclose>:
 8007b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b42:	f000 b8a1 	b.w	8007c88 <_close_r>

08007b46 <__swbuf_r>:
 8007b46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b48:	460e      	mov	r6, r1
 8007b4a:	4614      	mov	r4, r2
 8007b4c:	4605      	mov	r5, r0
 8007b4e:	b118      	cbz	r0, 8007b58 <__swbuf_r+0x12>
 8007b50:	6a03      	ldr	r3, [r0, #32]
 8007b52:	b90b      	cbnz	r3, 8007b58 <__swbuf_r+0x12>
 8007b54:	f7ff fed8 	bl	8007908 <__sinit>
 8007b58:	69a3      	ldr	r3, [r4, #24]
 8007b5a:	60a3      	str	r3, [r4, #8]
 8007b5c:	89a3      	ldrh	r3, [r4, #12]
 8007b5e:	071a      	lsls	r2, r3, #28
 8007b60:	d501      	bpl.n	8007b66 <__swbuf_r+0x20>
 8007b62:	6923      	ldr	r3, [r4, #16]
 8007b64:	b943      	cbnz	r3, 8007b78 <__swbuf_r+0x32>
 8007b66:	4621      	mov	r1, r4
 8007b68:	4628      	mov	r0, r5
 8007b6a:	f000 f82b 	bl	8007bc4 <__swsetup_r>
 8007b6e:	b118      	cbz	r0, 8007b78 <__swbuf_r+0x32>
 8007b70:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007b74:	4638      	mov	r0, r7
 8007b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b78:	6823      	ldr	r3, [r4, #0]
 8007b7a:	6922      	ldr	r2, [r4, #16]
 8007b7c:	1a98      	subs	r0, r3, r2
 8007b7e:	6963      	ldr	r3, [r4, #20]
 8007b80:	b2f6      	uxtb	r6, r6
 8007b82:	4283      	cmp	r3, r0
 8007b84:	4637      	mov	r7, r6
 8007b86:	dc05      	bgt.n	8007b94 <__swbuf_r+0x4e>
 8007b88:	4621      	mov	r1, r4
 8007b8a:	4628      	mov	r0, r5
 8007b8c:	f001 fef0 	bl	8009970 <_fflush_r>
 8007b90:	2800      	cmp	r0, #0
 8007b92:	d1ed      	bne.n	8007b70 <__swbuf_r+0x2a>
 8007b94:	68a3      	ldr	r3, [r4, #8]
 8007b96:	3b01      	subs	r3, #1
 8007b98:	60a3      	str	r3, [r4, #8]
 8007b9a:	6823      	ldr	r3, [r4, #0]
 8007b9c:	1c5a      	adds	r2, r3, #1
 8007b9e:	6022      	str	r2, [r4, #0]
 8007ba0:	701e      	strb	r6, [r3, #0]
 8007ba2:	6962      	ldr	r2, [r4, #20]
 8007ba4:	1c43      	adds	r3, r0, #1
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d004      	beq.n	8007bb4 <__swbuf_r+0x6e>
 8007baa:	89a3      	ldrh	r3, [r4, #12]
 8007bac:	07db      	lsls	r3, r3, #31
 8007bae:	d5e1      	bpl.n	8007b74 <__swbuf_r+0x2e>
 8007bb0:	2e0a      	cmp	r6, #10
 8007bb2:	d1df      	bne.n	8007b74 <__swbuf_r+0x2e>
 8007bb4:	4621      	mov	r1, r4
 8007bb6:	4628      	mov	r0, r5
 8007bb8:	f001 feda 	bl	8009970 <_fflush_r>
 8007bbc:	2800      	cmp	r0, #0
 8007bbe:	d0d9      	beq.n	8007b74 <__swbuf_r+0x2e>
 8007bc0:	e7d6      	b.n	8007b70 <__swbuf_r+0x2a>
	...

08007bc4 <__swsetup_r>:
 8007bc4:	b538      	push	{r3, r4, r5, lr}
 8007bc6:	4b29      	ldr	r3, [pc, #164]	@ (8007c6c <__swsetup_r+0xa8>)
 8007bc8:	4605      	mov	r5, r0
 8007bca:	6818      	ldr	r0, [r3, #0]
 8007bcc:	460c      	mov	r4, r1
 8007bce:	b118      	cbz	r0, 8007bd8 <__swsetup_r+0x14>
 8007bd0:	6a03      	ldr	r3, [r0, #32]
 8007bd2:	b90b      	cbnz	r3, 8007bd8 <__swsetup_r+0x14>
 8007bd4:	f7ff fe98 	bl	8007908 <__sinit>
 8007bd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bdc:	0719      	lsls	r1, r3, #28
 8007bde:	d422      	bmi.n	8007c26 <__swsetup_r+0x62>
 8007be0:	06da      	lsls	r2, r3, #27
 8007be2:	d407      	bmi.n	8007bf4 <__swsetup_r+0x30>
 8007be4:	2209      	movs	r2, #9
 8007be6:	602a      	str	r2, [r5, #0]
 8007be8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bec:	81a3      	strh	r3, [r4, #12]
 8007bee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007bf2:	e033      	b.n	8007c5c <__swsetup_r+0x98>
 8007bf4:	0758      	lsls	r0, r3, #29
 8007bf6:	d512      	bpl.n	8007c1e <__swsetup_r+0x5a>
 8007bf8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007bfa:	b141      	cbz	r1, 8007c0e <__swsetup_r+0x4a>
 8007bfc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c00:	4299      	cmp	r1, r3
 8007c02:	d002      	beq.n	8007c0a <__swsetup_r+0x46>
 8007c04:	4628      	mov	r0, r5
 8007c06:	f000 ff1b 	bl	8008a40 <_free_r>
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c0e:	89a3      	ldrh	r3, [r4, #12]
 8007c10:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007c14:	81a3      	strh	r3, [r4, #12]
 8007c16:	2300      	movs	r3, #0
 8007c18:	6063      	str	r3, [r4, #4]
 8007c1a:	6923      	ldr	r3, [r4, #16]
 8007c1c:	6023      	str	r3, [r4, #0]
 8007c1e:	89a3      	ldrh	r3, [r4, #12]
 8007c20:	f043 0308 	orr.w	r3, r3, #8
 8007c24:	81a3      	strh	r3, [r4, #12]
 8007c26:	6923      	ldr	r3, [r4, #16]
 8007c28:	b94b      	cbnz	r3, 8007c3e <__swsetup_r+0x7a>
 8007c2a:	89a3      	ldrh	r3, [r4, #12]
 8007c2c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007c30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c34:	d003      	beq.n	8007c3e <__swsetup_r+0x7a>
 8007c36:	4621      	mov	r1, r4
 8007c38:	4628      	mov	r0, r5
 8007c3a:	f001 fee7 	bl	8009a0c <__smakebuf_r>
 8007c3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c42:	f013 0201 	ands.w	r2, r3, #1
 8007c46:	d00a      	beq.n	8007c5e <__swsetup_r+0x9a>
 8007c48:	2200      	movs	r2, #0
 8007c4a:	60a2      	str	r2, [r4, #8]
 8007c4c:	6962      	ldr	r2, [r4, #20]
 8007c4e:	4252      	negs	r2, r2
 8007c50:	61a2      	str	r2, [r4, #24]
 8007c52:	6922      	ldr	r2, [r4, #16]
 8007c54:	b942      	cbnz	r2, 8007c68 <__swsetup_r+0xa4>
 8007c56:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007c5a:	d1c5      	bne.n	8007be8 <__swsetup_r+0x24>
 8007c5c:	bd38      	pop	{r3, r4, r5, pc}
 8007c5e:	0799      	lsls	r1, r3, #30
 8007c60:	bf58      	it	pl
 8007c62:	6962      	ldrpl	r2, [r4, #20]
 8007c64:	60a2      	str	r2, [r4, #8]
 8007c66:	e7f4      	b.n	8007c52 <__swsetup_r+0x8e>
 8007c68:	2000      	movs	r0, #0
 8007c6a:	e7f7      	b.n	8007c5c <__swsetup_r+0x98>
 8007c6c:	2000002c 	.word	0x2000002c

08007c70 <memset>:
 8007c70:	4402      	add	r2, r0
 8007c72:	4603      	mov	r3, r0
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d100      	bne.n	8007c7a <memset+0xa>
 8007c78:	4770      	bx	lr
 8007c7a:	f803 1b01 	strb.w	r1, [r3], #1
 8007c7e:	e7f9      	b.n	8007c74 <memset+0x4>

08007c80 <_localeconv_r>:
 8007c80:	4800      	ldr	r0, [pc, #0]	@ (8007c84 <_localeconv_r+0x4>)
 8007c82:	4770      	bx	lr
 8007c84:	2000016c 	.word	0x2000016c

08007c88 <_close_r>:
 8007c88:	b538      	push	{r3, r4, r5, lr}
 8007c8a:	4d06      	ldr	r5, [pc, #24]	@ (8007ca4 <_close_r+0x1c>)
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	4604      	mov	r4, r0
 8007c90:	4608      	mov	r0, r1
 8007c92:	602b      	str	r3, [r5, #0]
 8007c94:	f7fc f8d0 	bl	8003e38 <_close>
 8007c98:	1c43      	adds	r3, r0, #1
 8007c9a:	d102      	bne.n	8007ca2 <_close_r+0x1a>
 8007c9c:	682b      	ldr	r3, [r5, #0]
 8007c9e:	b103      	cbz	r3, 8007ca2 <_close_r+0x1a>
 8007ca0:	6023      	str	r3, [r4, #0]
 8007ca2:	bd38      	pop	{r3, r4, r5, pc}
 8007ca4:	2000089c 	.word	0x2000089c

08007ca8 <_lseek_r>:
 8007ca8:	b538      	push	{r3, r4, r5, lr}
 8007caa:	4d07      	ldr	r5, [pc, #28]	@ (8007cc8 <_lseek_r+0x20>)
 8007cac:	4604      	mov	r4, r0
 8007cae:	4608      	mov	r0, r1
 8007cb0:	4611      	mov	r1, r2
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	602a      	str	r2, [r5, #0]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	f7fc f8e5 	bl	8003e86 <_lseek>
 8007cbc:	1c43      	adds	r3, r0, #1
 8007cbe:	d102      	bne.n	8007cc6 <_lseek_r+0x1e>
 8007cc0:	682b      	ldr	r3, [r5, #0]
 8007cc2:	b103      	cbz	r3, 8007cc6 <_lseek_r+0x1e>
 8007cc4:	6023      	str	r3, [r4, #0]
 8007cc6:	bd38      	pop	{r3, r4, r5, pc}
 8007cc8:	2000089c 	.word	0x2000089c

08007ccc <_read_r>:
 8007ccc:	b538      	push	{r3, r4, r5, lr}
 8007cce:	4d07      	ldr	r5, [pc, #28]	@ (8007cec <_read_r+0x20>)
 8007cd0:	4604      	mov	r4, r0
 8007cd2:	4608      	mov	r0, r1
 8007cd4:	4611      	mov	r1, r2
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	602a      	str	r2, [r5, #0]
 8007cda:	461a      	mov	r2, r3
 8007cdc:	f7fc f878 	bl	8003dd0 <_read>
 8007ce0:	1c43      	adds	r3, r0, #1
 8007ce2:	d102      	bne.n	8007cea <_read_r+0x1e>
 8007ce4:	682b      	ldr	r3, [r5, #0]
 8007ce6:	b103      	cbz	r3, 8007cea <_read_r+0x1e>
 8007ce8:	6023      	str	r3, [r4, #0]
 8007cea:	bd38      	pop	{r3, r4, r5, pc}
 8007cec:	2000089c 	.word	0x2000089c

08007cf0 <_write_r>:
 8007cf0:	b538      	push	{r3, r4, r5, lr}
 8007cf2:	4d07      	ldr	r5, [pc, #28]	@ (8007d10 <_write_r+0x20>)
 8007cf4:	4604      	mov	r4, r0
 8007cf6:	4608      	mov	r0, r1
 8007cf8:	4611      	mov	r1, r2
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	602a      	str	r2, [r5, #0]
 8007cfe:	461a      	mov	r2, r3
 8007d00:	f7fc f884 	bl	8003e0c <_write>
 8007d04:	1c43      	adds	r3, r0, #1
 8007d06:	d102      	bne.n	8007d0e <_write_r+0x1e>
 8007d08:	682b      	ldr	r3, [r5, #0]
 8007d0a:	b103      	cbz	r3, 8007d0e <_write_r+0x1e>
 8007d0c:	6023      	str	r3, [r4, #0]
 8007d0e:	bd38      	pop	{r3, r4, r5, pc}
 8007d10:	2000089c 	.word	0x2000089c

08007d14 <__errno>:
 8007d14:	4b01      	ldr	r3, [pc, #4]	@ (8007d1c <__errno+0x8>)
 8007d16:	6818      	ldr	r0, [r3, #0]
 8007d18:	4770      	bx	lr
 8007d1a:	bf00      	nop
 8007d1c:	2000002c 	.word	0x2000002c

08007d20 <__libc_init_array>:
 8007d20:	b570      	push	{r4, r5, r6, lr}
 8007d22:	4d0d      	ldr	r5, [pc, #52]	@ (8007d58 <__libc_init_array+0x38>)
 8007d24:	4c0d      	ldr	r4, [pc, #52]	@ (8007d5c <__libc_init_array+0x3c>)
 8007d26:	1b64      	subs	r4, r4, r5
 8007d28:	10a4      	asrs	r4, r4, #2
 8007d2a:	2600      	movs	r6, #0
 8007d2c:	42a6      	cmp	r6, r4
 8007d2e:	d109      	bne.n	8007d44 <__libc_init_array+0x24>
 8007d30:	4d0b      	ldr	r5, [pc, #44]	@ (8007d60 <__libc_init_array+0x40>)
 8007d32:	4c0c      	ldr	r4, [pc, #48]	@ (8007d64 <__libc_init_array+0x44>)
 8007d34:	f001 ffd8 	bl	8009ce8 <_init>
 8007d38:	1b64      	subs	r4, r4, r5
 8007d3a:	10a4      	asrs	r4, r4, #2
 8007d3c:	2600      	movs	r6, #0
 8007d3e:	42a6      	cmp	r6, r4
 8007d40:	d105      	bne.n	8007d4e <__libc_init_array+0x2e>
 8007d42:	bd70      	pop	{r4, r5, r6, pc}
 8007d44:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d48:	4798      	blx	r3
 8007d4a:	3601      	adds	r6, #1
 8007d4c:	e7ee      	b.n	8007d2c <__libc_init_array+0xc>
 8007d4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d52:	4798      	blx	r3
 8007d54:	3601      	adds	r6, #1
 8007d56:	e7f2      	b.n	8007d3e <__libc_init_array+0x1e>
 8007d58:	0800af54 	.word	0x0800af54
 8007d5c:	0800af54 	.word	0x0800af54
 8007d60:	0800af54 	.word	0x0800af54
 8007d64:	0800af58 	.word	0x0800af58

08007d68 <__retarget_lock_init_recursive>:
 8007d68:	4770      	bx	lr

08007d6a <__retarget_lock_acquire_recursive>:
 8007d6a:	4770      	bx	lr

08007d6c <__retarget_lock_release_recursive>:
 8007d6c:	4770      	bx	lr

08007d6e <memcpy>:
 8007d6e:	440a      	add	r2, r1
 8007d70:	4291      	cmp	r1, r2
 8007d72:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007d76:	d100      	bne.n	8007d7a <memcpy+0xc>
 8007d78:	4770      	bx	lr
 8007d7a:	b510      	push	{r4, lr}
 8007d7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d80:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d84:	4291      	cmp	r1, r2
 8007d86:	d1f9      	bne.n	8007d7c <memcpy+0xe>
 8007d88:	bd10      	pop	{r4, pc}

08007d8a <quorem>:
 8007d8a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d8e:	6903      	ldr	r3, [r0, #16]
 8007d90:	690c      	ldr	r4, [r1, #16]
 8007d92:	42a3      	cmp	r3, r4
 8007d94:	4607      	mov	r7, r0
 8007d96:	db7e      	blt.n	8007e96 <quorem+0x10c>
 8007d98:	3c01      	subs	r4, #1
 8007d9a:	f101 0814 	add.w	r8, r1, #20
 8007d9e:	00a3      	lsls	r3, r4, #2
 8007da0:	f100 0514 	add.w	r5, r0, #20
 8007da4:	9300      	str	r3, [sp, #0]
 8007da6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007daa:	9301      	str	r3, [sp, #4]
 8007dac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007db0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007db4:	3301      	adds	r3, #1
 8007db6:	429a      	cmp	r2, r3
 8007db8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007dbc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007dc0:	d32e      	bcc.n	8007e20 <quorem+0x96>
 8007dc2:	f04f 0a00 	mov.w	sl, #0
 8007dc6:	46c4      	mov	ip, r8
 8007dc8:	46ae      	mov	lr, r5
 8007dca:	46d3      	mov	fp, sl
 8007dcc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007dd0:	b298      	uxth	r0, r3
 8007dd2:	fb06 a000 	mla	r0, r6, r0, sl
 8007dd6:	0c02      	lsrs	r2, r0, #16
 8007dd8:	0c1b      	lsrs	r3, r3, #16
 8007dda:	fb06 2303 	mla	r3, r6, r3, r2
 8007dde:	f8de 2000 	ldr.w	r2, [lr]
 8007de2:	b280      	uxth	r0, r0
 8007de4:	b292      	uxth	r2, r2
 8007de6:	1a12      	subs	r2, r2, r0
 8007de8:	445a      	add	r2, fp
 8007dea:	f8de 0000 	ldr.w	r0, [lr]
 8007dee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007df8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007dfc:	b292      	uxth	r2, r2
 8007dfe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007e02:	45e1      	cmp	r9, ip
 8007e04:	f84e 2b04 	str.w	r2, [lr], #4
 8007e08:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007e0c:	d2de      	bcs.n	8007dcc <quorem+0x42>
 8007e0e:	9b00      	ldr	r3, [sp, #0]
 8007e10:	58eb      	ldr	r3, [r5, r3]
 8007e12:	b92b      	cbnz	r3, 8007e20 <quorem+0x96>
 8007e14:	9b01      	ldr	r3, [sp, #4]
 8007e16:	3b04      	subs	r3, #4
 8007e18:	429d      	cmp	r5, r3
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	d32f      	bcc.n	8007e7e <quorem+0xf4>
 8007e1e:	613c      	str	r4, [r7, #16]
 8007e20:	4638      	mov	r0, r7
 8007e22:	f001 f97f 	bl	8009124 <__mcmp>
 8007e26:	2800      	cmp	r0, #0
 8007e28:	db25      	blt.n	8007e76 <quorem+0xec>
 8007e2a:	4629      	mov	r1, r5
 8007e2c:	2000      	movs	r0, #0
 8007e2e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007e32:	f8d1 c000 	ldr.w	ip, [r1]
 8007e36:	fa1f fe82 	uxth.w	lr, r2
 8007e3a:	fa1f f38c 	uxth.w	r3, ip
 8007e3e:	eba3 030e 	sub.w	r3, r3, lr
 8007e42:	4403      	add	r3, r0
 8007e44:	0c12      	lsrs	r2, r2, #16
 8007e46:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007e4a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e54:	45c1      	cmp	r9, r8
 8007e56:	f841 3b04 	str.w	r3, [r1], #4
 8007e5a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007e5e:	d2e6      	bcs.n	8007e2e <quorem+0xa4>
 8007e60:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e64:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e68:	b922      	cbnz	r2, 8007e74 <quorem+0xea>
 8007e6a:	3b04      	subs	r3, #4
 8007e6c:	429d      	cmp	r5, r3
 8007e6e:	461a      	mov	r2, r3
 8007e70:	d30b      	bcc.n	8007e8a <quorem+0x100>
 8007e72:	613c      	str	r4, [r7, #16]
 8007e74:	3601      	adds	r6, #1
 8007e76:	4630      	mov	r0, r6
 8007e78:	b003      	add	sp, #12
 8007e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e7e:	6812      	ldr	r2, [r2, #0]
 8007e80:	3b04      	subs	r3, #4
 8007e82:	2a00      	cmp	r2, #0
 8007e84:	d1cb      	bne.n	8007e1e <quorem+0x94>
 8007e86:	3c01      	subs	r4, #1
 8007e88:	e7c6      	b.n	8007e18 <quorem+0x8e>
 8007e8a:	6812      	ldr	r2, [r2, #0]
 8007e8c:	3b04      	subs	r3, #4
 8007e8e:	2a00      	cmp	r2, #0
 8007e90:	d1ef      	bne.n	8007e72 <quorem+0xe8>
 8007e92:	3c01      	subs	r4, #1
 8007e94:	e7ea      	b.n	8007e6c <quorem+0xe2>
 8007e96:	2000      	movs	r0, #0
 8007e98:	e7ee      	b.n	8007e78 <quorem+0xee>
 8007e9a:	0000      	movs	r0, r0
 8007e9c:	0000      	movs	r0, r0
	...

08007ea0 <_dtoa_r>:
 8007ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea4:	69c7      	ldr	r7, [r0, #28]
 8007ea6:	b097      	sub	sp, #92	@ 0x5c
 8007ea8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007eac:	ec55 4b10 	vmov	r4, r5, d0
 8007eb0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007eb2:	9107      	str	r1, [sp, #28]
 8007eb4:	4681      	mov	r9, r0
 8007eb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007eb8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007eba:	b97f      	cbnz	r7, 8007edc <_dtoa_r+0x3c>
 8007ebc:	2010      	movs	r0, #16
 8007ebe:	f000 fe09 	bl	8008ad4 <malloc>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	f8c9 001c 	str.w	r0, [r9, #28]
 8007ec8:	b920      	cbnz	r0, 8007ed4 <_dtoa_r+0x34>
 8007eca:	4ba9      	ldr	r3, [pc, #676]	@ (8008170 <_dtoa_r+0x2d0>)
 8007ecc:	21ef      	movs	r1, #239	@ 0xef
 8007ece:	48a9      	ldr	r0, [pc, #676]	@ (8008174 <_dtoa_r+0x2d4>)
 8007ed0:	f001 fe24 	bl	8009b1c <__assert_func>
 8007ed4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007ed8:	6007      	str	r7, [r0, #0]
 8007eda:	60c7      	str	r7, [r0, #12]
 8007edc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ee0:	6819      	ldr	r1, [r3, #0]
 8007ee2:	b159      	cbz	r1, 8007efc <_dtoa_r+0x5c>
 8007ee4:	685a      	ldr	r2, [r3, #4]
 8007ee6:	604a      	str	r2, [r1, #4]
 8007ee8:	2301      	movs	r3, #1
 8007eea:	4093      	lsls	r3, r2
 8007eec:	608b      	str	r3, [r1, #8]
 8007eee:	4648      	mov	r0, r9
 8007ef0:	f000 fee6 	bl	8008cc0 <_Bfree>
 8007ef4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	601a      	str	r2, [r3, #0]
 8007efc:	1e2b      	subs	r3, r5, #0
 8007efe:	bfb9      	ittee	lt
 8007f00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007f04:	9305      	strlt	r3, [sp, #20]
 8007f06:	2300      	movge	r3, #0
 8007f08:	6033      	strge	r3, [r6, #0]
 8007f0a:	9f05      	ldr	r7, [sp, #20]
 8007f0c:	4b9a      	ldr	r3, [pc, #616]	@ (8008178 <_dtoa_r+0x2d8>)
 8007f0e:	bfbc      	itt	lt
 8007f10:	2201      	movlt	r2, #1
 8007f12:	6032      	strlt	r2, [r6, #0]
 8007f14:	43bb      	bics	r3, r7
 8007f16:	d112      	bne.n	8007f3e <_dtoa_r+0x9e>
 8007f18:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007f1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007f1e:	6013      	str	r3, [r2, #0]
 8007f20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007f24:	4323      	orrs	r3, r4
 8007f26:	f000 855a 	beq.w	80089de <_dtoa_r+0xb3e>
 8007f2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f2c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800818c <_dtoa_r+0x2ec>
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	f000 855c 	beq.w	80089ee <_dtoa_r+0xb4e>
 8007f36:	f10a 0303 	add.w	r3, sl, #3
 8007f3a:	f000 bd56 	b.w	80089ea <_dtoa_r+0xb4a>
 8007f3e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007f42:	2200      	movs	r2, #0
 8007f44:	ec51 0b17 	vmov	r0, r1, d7
 8007f48:	2300      	movs	r3, #0
 8007f4a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007f4e:	f7f8 fdc3 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f52:	4680      	mov	r8, r0
 8007f54:	b158      	cbz	r0, 8007f6e <_dtoa_r+0xce>
 8007f56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007f58:	2301      	movs	r3, #1
 8007f5a:	6013      	str	r3, [r2, #0]
 8007f5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f5e:	b113      	cbz	r3, 8007f66 <_dtoa_r+0xc6>
 8007f60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007f62:	4b86      	ldr	r3, [pc, #536]	@ (800817c <_dtoa_r+0x2dc>)
 8007f64:	6013      	str	r3, [r2, #0]
 8007f66:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008190 <_dtoa_r+0x2f0>
 8007f6a:	f000 bd40 	b.w	80089ee <_dtoa_r+0xb4e>
 8007f6e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8007f72:	aa14      	add	r2, sp, #80	@ 0x50
 8007f74:	a915      	add	r1, sp, #84	@ 0x54
 8007f76:	4648      	mov	r0, r9
 8007f78:	f001 f984 	bl	8009284 <__d2b>
 8007f7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007f80:	9002      	str	r0, [sp, #8]
 8007f82:	2e00      	cmp	r6, #0
 8007f84:	d078      	beq.n	8008078 <_dtoa_r+0x1d8>
 8007f86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f88:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8007f8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007f94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007f98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007f9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007fa0:	4619      	mov	r1, r3
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	4b76      	ldr	r3, [pc, #472]	@ (8008180 <_dtoa_r+0x2e0>)
 8007fa6:	f7f8 f977 	bl	8000298 <__aeabi_dsub>
 8007faa:	a36b      	add	r3, pc, #428	@ (adr r3, 8008158 <_dtoa_r+0x2b8>)
 8007fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb0:	f7f8 fb2a 	bl	8000608 <__aeabi_dmul>
 8007fb4:	a36a      	add	r3, pc, #424	@ (adr r3, 8008160 <_dtoa_r+0x2c0>)
 8007fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fba:	f7f8 f96f 	bl	800029c <__adddf3>
 8007fbe:	4604      	mov	r4, r0
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	460d      	mov	r5, r1
 8007fc4:	f7f8 fab6 	bl	8000534 <__aeabi_i2d>
 8007fc8:	a367      	add	r3, pc, #412	@ (adr r3, 8008168 <_dtoa_r+0x2c8>)
 8007fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fce:	f7f8 fb1b 	bl	8000608 <__aeabi_dmul>
 8007fd2:	4602      	mov	r2, r0
 8007fd4:	460b      	mov	r3, r1
 8007fd6:	4620      	mov	r0, r4
 8007fd8:	4629      	mov	r1, r5
 8007fda:	f7f8 f95f 	bl	800029c <__adddf3>
 8007fde:	4604      	mov	r4, r0
 8007fe0:	460d      	mov	r5, r1
 8007fe2:	f7f8 fdc1 	bl	8000b68 <__aeabi_d2iz>
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	4607      	mov	r7, r0
 8007fea:	2300      	movs	r3, #0
 8007fec:	4620      	mov	r0, r4
 8007fee:	4629      	mov	r1, r5
 8007ff0:	f7f8 fd7c 	bl	8000aec <__aeabi_dcmplt>
 8007ff4:	b140      	cbz	r0, 8008008 <_dtoa_r+0x168>
 8007ff6:	4638      	mov	r0, r7
 8007ff8:	f7f8 fa9c 	bl	8000534 <__aeabi_i2d>
 8007ffc:	4622      	mov	r2, r4
 8007ffe:	462b      	mov	r3, r5
 8008000:	f7f8 fd6a 	bl	8000ad8 <__aeabi_dcmpeq>
 8008004:	b900      	cbnz	r0, 8008008 <_dtoa_r+0x168>
 8008006:	3f01      	subs	r7, #1
 8008008:	2f16      	cmp	r7, #22
 800800a:	d852      	bhi.n	80080b2 <_dtoa_r+0x212>
 800800c:	4b5d      	ldr	r3, [pc, #372]	@ (8008184 <_dtoa_r+0x2e4>)
 800800e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008016:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800801a:	f7f8 fd67 	bl	8000aec <__aeabi_dcmplt>
 800801e:	2800      	cmp	r0, #0
 8008020:	d049      	beq.n	80080b6 <_dtoa_r+0x216>
 8008022:	3f01      	subs	r7, #1
 8008024:	2300      	movs	r3, #0
 8008026:	9310      	str	r3, [sp, #64]	@ 0x40
 8008028:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800802a:	1b9b      	subs	r3, r3, r6
 800802c:	1e5a      	subs	r2, r3, #1
 800802e:	bf45      	ittet	mi
 8008030:	f1c3 0301 	rsbmi	r3, r3, #1
 8008034:	9300      	strmi	r3, [sp, #0]
 8008036:	2300      	movpl	r3, #0
 8008038:	2300      	movmi	r3, #0
 800803a:	9206      	str	r2, [sp, #24]
 800803c:	bf54      	ite	pl
 800803e:	9300      	strpl	r3, [sp, #0]
 8008040:	9306      	strmi	r3, [sp, #24]
 8008042:	2f00      	cmp	r7, #0
 8008044:	db39      	blt.n	80080ba <_dtoa_r+0x21a>
 8008046:	9b06      	ldr	r3, [sp, #24]
 8008048:	970d      	str	r7, [sp, #52]	@ 0x34
 800804a:	443b      	add	r3, r7
 800804c:	9306      	str	r3, [sp, #24]
 800804e:	2300      	movs	r3, #0
 8008050:	9308      	str	r3, [sp, #32]
 8008052:	9b07      	ldr	r3, [sp, #28]
 8008054:	2b09      	cmp	r3, #9
 8008056:	d863      	bhi.n	8008120 <_dtoa_r+0x280>
 8008058:	2b05      	cmp	r3, #5
 800805a:	bfc4      	itt	gt
 800805c:	3b04      	subgt	r3, #4
 800805e:	9307      	strgt	r3, [sp, #28]
 8008060:	9b07      	ldr	r3, [sp, #28]
 8008062:	f1a3 0302 	sub.w	r3, r3, #2
 8008066:	bfcc      	ite	gt
 8008068:	2400      	movgt	r4, #0
 800806a:	2401      	movle	r4, #1
 800806c:	2b03      	cmp	r3, #3
 800806e:	d863      	bhi.n	8008138 <_dtoa_r+0x298>
 8008070:	e8df f003 	tbb	[pc, r3]
 8008074:	2b375452 	.word	0x2b375452
 8008078:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800807c:	441e      	add	r6, r3
 800807e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008082:	2b20      	cmp	r3, #32
 8008084:	bfc1      	itttt	gt
 8008086:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800808a:	409f      	lslgt	r7, r3
 800808c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008090:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008094:	bfd6      	itet	le
 8008096:	f1c3 0320 	rsble	r3, r3, #32
 800809a:	ea47 0003 	orrgt.w	r0, r7, r3
 800809e:	fa04 f003 	lslle.w	r0, r4, r3
 80080a2:	f7f8 fa37 	bl	8000514 <__aeabi_ui2d>
 80080a6:	2201      	movs	r2, #1
 80080a8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80080ac:	3e01      	subs	r6, #1
 80080ae:	9212      	str	r2, [sp, #72]	@ 0x48
 80080b0:	e776      	b.n	8007fa0 <_dtoa_r+0x100>
 80080b2:	2301      	movs	r3, #1
 80080b4:	e7b7      	b.n	8008026 <_dtoa_r+0x186>
 80080b6:	9010      	str	r0, [sp, #64]	@ 0x40
 80080b8:	e7b6      	b.n	8008028 <_dtoa_r+0x188>
 80080ba:	9b00      	ldr	r3, [sp, #0]
 80080bc:	1bdb      	subs	r3, r3, r7
 80080be:	9300      	str	r3, [sp, #0]
 80080c0:	427b      	negs	r3, r7
 80080c2:	9308      	str	r3, [sp, #32]
 80080c4:	2300      	movs	r3, #0
 80080c6:	930d      	str	r3, [sp, #52]	@ 0x34
 80080c8:	e7c3      	b.n	8008052 <_dtoa_r+0x1b2>
 80080ca:	2301      	movs	r3, #1
 80080cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80080ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080d0:	eb07 0b03 	add.w	fp, r7, r3
 80080d4:	f10b 0301 	add.w	r3, fp, #1
 80080d8:	2b01      	cmp	r3, #1
 80080da:	9303      	str	r3, [sp, #12]
 80080dc:	bfb8      	it	lt
 80080de:	2301      	movlt	r3, #1
 80080e0:	e006      	b.n	80080f0 <_dtoa_r+0x250>
 80080e2:	2301      	movs	r3, #1
 80080e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80080e6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	dd28      	ble.n	800813e <_dtoa_r+0x29e>
 80080ec:	469b      	mov	fp, r3
 80080ee:	9303      	str	r3, [sp, #12]
 80080f0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80080f4:	2100      	movs	r1, #0
 80080f6:	2204      	movs	r2, #4
 80080f8:	f102 0514 	add.w	r5, r2, #20
 80080fc:	429d      	cmp	r5, r3
 80080fe:	d926      	bls.n	800814e <_dtoa_r+0x2ae>
 8008100:	6041      	str	r1, [r0, #4]
 8008102:	4648      	mov	r0, r9
 8008104:	f000 fd9c 	bl	8008c40 <_Balloc>
 8008108:	4682      	mov	sl, r0
 800810a:	2800      	cmp	r0, #0
 800810c:	d142      	bne.n	8008194 <_dtoa_r+0x2f4>
 800810e:	4b1e      	ldr	r3, [pc, #120]	@ (8008188 <_dtoa_r+0x2e8>)
 8008110:	4602      	mov	r2, r0
 8008112:	f240 11af 	movw	r1, #431	@ 0x1af
 8008116:	e6da      	b.n	8007ece <_dtoa_r+0x2e>
 8008118:	2300      	movs	r3, #0
 800811a:	e7e3      	b.n	80080e4 <_dtoa_r+0x244>
 800811c:	2300      	movs	r3, #0
 800811e:	e7d5      	b.n	80080cc <_dtoa_r+0x22c>
 8008120:	2401      	movs	r4, #1
 8008122:	2300      	movs	r3, #0
 8008124:	9307      	str	r3, [sp, #28]
 8008126:	9409      	str	r4, [sp, #36]	@ 0x24
 8008128:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800812c:	2200      	movs	r2, #0
 800812e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008132:	2312      	movs	r3, #18
 8008134:	920c      	str	r2, [sp, #48]	@ 0x30
 8008136:	e7db      	b.n	80080f0 <_dtoa_r+0x250>
 8008138:	2301      	movs	r3, #1
 800813a:	9309      	str	r3, [sp, #36]	@ 0x24
 800813c:	e7f4      	b.n	8008128 <_dtoa_r+0x288>
 800813e:	f04f 0b01 	mov.w	fp, #1
 8008142:	f8cd b00c 	str.w	fp, [sp, #12]
 8008146:	465b      	mov	r3, fp
 8008148:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800814c:	e7d0      	b.n	80080f0 <_dtoa_r+0x250>
 800814e:	3101      	adds	r1, #1
 8008150:	0052      	lsls	r2, r2, #1
 8008152:	e7d1      	b.n	80080f8 <_dtoa_r+0x258>
 8008154:	f3af 8000 	nop.w
 8008158:	636f4361 	.word	0x636f4361
 800815c:	3fd287a7 	.word	0x3fd287a7
 8008160:	8b60c8b3 	.word	0x8b60c8b3
 8008164:	3fc68a28 	.word	0x3fc68a28
 8008168:	509f79fb 	.word	0x509f79fb
 800816c:	3fd34413 	.word	0x3fd34413
 8008170:	0800ac15 	.word	0x0800ac15
 8008174:	0800ac2c 	.word	0x0800ac2c
 8008178:	7ff00000 	.word	0x7ff00000
 800817c:	0800abe5 	.word	0x0800abe5
 8008180:	3ff80000 	.word	0x3ff80000
 8008184:	0800ad80 	.word	0x0800ad80
 8008188:	0800ac84 	.word	0x0800ac84
 800818c:	0800ac11 	.word	0x0800ac11
 8008190:	0800abe4 	.word	0x0800abe4
 8008194:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008198:	6018      	str	r0, [r3, #0]
 800819a:	9b03      	ldr	r3, [sp, #12]
 800819c:	2b0e      	cmp	r3, #14
 800819e:	f200 80a1 	bhi.w	80082e4 <_dtoa_r+0x444>
 80081a2:	2c00      	cmp	r4, #0
 80081a4:	f000 809e 	beq.w	80082e4 <_dtoa_r+0x444>
 80081a8:	2f00      	cmp	r7, #0
 80081aa:	dd33      	ble.n	8008214 <_dtoa_r+0x374>
 80081ac:	4b9c      	ldr	r3, [pc, #624]	@ (8008420 <_dtoa_r+0x580>)
 80081ae:	f007 020f 	and.w	r2, r7, #15
 80081b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081b6:	ed93 7b00 	vldr	d7, [r3]
 80081ba:	05f8      	lsls	r0, r7, #23
 80081bc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80081c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80081c4:	d516      	bpl.n	80081f4 <_dtoa_r+0x354>
 80081c6:	4b97      	ldr	r3, [pc, #604]	@ (8008424 <_dtoa_r+0x584>)
 80081c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80081cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80081d0:	f7f8 fb44 	bl	800085c <__aeabi_ddiv>
 80081d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081d8:	f004 040f 	and.w	r4, r4, #15
 80081dc:	2603      	movs	r6, #3
 80081de:	4d91      	ldr	r5, [pc, #580]	@ (8008424 <_dtoa_r+0x584>)
 80081e0:	b954      	cbnz	r4, 80081f8 <_dtoa_r+0x358>
 80081e2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80081e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081ea:	f7f8 fb37 	bl	800085c <__aeabi_ddiv>
 80081ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081f2:	e028      	b.n	8008246 <_dtoa_r+0x3a6>
 80081f4:	2602      	movs	r6, #2
 80081f6:	e7f2      	b.n	80081de <_dtoa_r+0x33e>
 80081f8:	07e1      	lsls	r1, r4, #31
 80081fa:	d508      	bpl.n	800820e <_dtoa_r+0x36e>
 80081fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008200:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008204:	f7f8 fa00 	bl	8000608 <__aeabi_dmul>
 8008208:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800820c:	3601      	adds	r6, #1
 800820e:	1064      	asrs	r4, r4, #1
 8008210:	3508      	adds	r5, #8
 8008212:	e7e5      	b.n	80081e0 <_dtoa_r+0x340>
 8008214:	f000 80af 	beq.w	8008376 <_dtoa_r+0x4d6>
 8008218:	427c      	negs	r4, r7
 800821a:	4b81      	ldr	r3, [pc, #516]	@ (8008420 <_dtoa_r+0x580>)
 800821c:	4d81      	ldr	r5, [pc, #516]	@ (8008424 <_dtoa_r+0x584>)
 800821e:	f004 020f 	and.w	r2, r4, #15
 8008222:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800822a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800822e:	f7f8 f9eb 	bl	8000608 <__aeabi_dmul>
 8008232:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008236:	1124      	asrs	r4, r4, #4
 8008238:	2300      	movs	r3, #0
 800823a:	2602      	movs	r6, #2
 800823c:	2c00      	cmp	r4, #0
 800823e:	f040 808f 	bne.w	8008360 <_dtoa_r+0x4c0>
 8008242:	2b00      	cmp	r3, #0
 8008244:	d1d3      	bne.n	80081ee <_dtoa_r+0x34e>
 8008246:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008248:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800824c:	2b00      	cmp	r3, #0
 800824e:	f000 8094 	beq.w	800837a <_dtoa_r+0x4da>
 8008252:	4b75      	ldr	r3, [pc, #468]	@ (8008428 <_dtoa_r+0x588>)
 8008254:	2200      	movs	r2, #0
 8008256:	4620      	mov	r0, r4
 8008258:	4629      	mov	r1, r5
 800825a:	f7f8 fc47 	bl	8000aec <__aeabi_dcmplt>
 800825e:	2800      	cmp	r0, #0
 8008260:	f000 808b 	beq.w	800837a <_dtoa_r+0x4da>
 8008264:	9b03      	ldr	r3, [sp, #12]
 8008266:	2b00      	cmp	r3, #0
 8008268:	f000 8087 	beq.w	800837a <_dtoa_r+0x4da>
 800826c:	f1bb 0f00 	cmp.w	fp, #0
 8008270:	dd34      	ble.n	80082dc <_dtoa_r+0x43c>
 8008272:	4620      	mov	r0, r4
 8008274:	4b6d      	ldr	r3, [pc, #436]	@ (800842c <_dtoa_r+0x58c>)
 8008276:	2200      	movs	r2, #0
 8008278:	4629      	mov	r1, r5
 800827a:	f7f8 f9c5 	bl	8000608 <__aeabi_dmul>
 800827e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008282:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8008286:	3601      	adds	r6, #1
 8008288:	465c      	mov	r4, fp
 800828a:	4630      	mov	r0, r6
 800828c:	f7f8 f952 	bl	8000534 <__aeabi_i2d>
 8008290:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008294:	f7f8 f9b8 	bl	8000608 <__aeabi_dmul>
 8008298:	4b65      	ldr	r3, [pc, #404]	@ (8008430 <_dtoa_r+0x590>)
 800829a:	2200      	movs	r2, #0
 800829c:	f7f7 fffe 	bl	800029c <__adddf3>
 80082a0:	4605      	mov	r5, r0
 80082a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80082a6:	2c00      	cmp	r4, #0
 80082a8:	d16a      	bne.n	8008380 <_dtoa_r+0x4e0>
 80082aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082ae:	4b61      	ldr	r3, [pc, #388]	@ (8008434 <_dtoa_r+0x594>)
 80082b0:	2200      	movs	r2, #0
 80082b2:	f7f7 fff1 	bl	8000298 <__aeabi_dsub>
 80082b6:	4602      	mov	r2, r0
 80082b8:	460b      	mov	r3, r1
 80082ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80082be:	462a      	mov	r2, r5
 80082c0:	4633      	mov	r3, r6
 80082c2:	f7f8 fc31 	bl	8000b28 <__aeabi_dcmpgt>
 80082c6:	2800      	cmp	r0, #0
 80082c8:	f040 8298 	bne.w	80087fc <_dtoa_r+0x95c>
 80082cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80082d0:	462a      	mov	r2, r5
 80082d2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80082d6:	f7f8 fc09 	bl	8000aec <__aeabi_dcmplt>
 80082da:	bb38      	cbnz	r0, 800832c <_dtoa_r+0x48c>
 80082dc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80082e0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80082e4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	f2c0 8157 	blt.w	800859a <_dtoa_r+0x6fa>
 80082ec:	2f0e      	cmp	r7, #14
 80082ee:	f300 8154 	bgt.w	800859a <_dtoa_r+0x6fa>
 80082f2:	4b4b      	ldr	r3, [pc, #300]	@ (8008420 <_dtoa_r+0x580>)
 80082f4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80082f8:	ed93 7b00 	vldr	d7, [r3]
 80082fc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80082fe:	2b00      	cmp	r3, #0
 8008300:	ed8d 7b00 	vstr	d7, [sp]
 8008304:	f280 80e5 	bge.w	80084d2 <_dtoa_r+0x632>
 8008308:	9b03      	ldr	r3, [sp, #12]
 800830a:	2b00      	cmp	r3, #0
 800830c:	f300 80e1 	bgt.w	80084d2 <_dtoa_r+0x632>
 8008310:	d10c      	bne.n	800832c <_dtoa_r+0x48c>
 8008312:	4b48      	ldr	r3, [pc, #288]	@ (8008434 <_dtoa_r+0x594>)
 8008314:	2200      	movs	r2, #0
 8008316:	ec51 0b17 	vmov	r0, r1, d7
 800831a:	f7f8 f975 	bl	8000608 <__aeabi_dmul>
 800831e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008322:	f7f8 fbf7 	bl	8000b14 <__aeabi_dcmpge>
 8008326:	2800      	cmp	r0, #0
 8008328:	f000 8266 	beq.w	80087f8 <_dtoa_r+0x958>
 800832c:	2400      	movs	r4, #0
 800832e:	4625      	mov	r5, r4
 8008330:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008332:	4656      	mov	r6, sl
 8008334:	ea6f 0803 	mvn.w	r8, r3
 8008338:	2700      	movs	r7, #0
 800833a:	4621      	mov	r1, r4
 800833c:	4648      	mov	r0, r9
 800833e:	f000 fcbf 	bl	8008cc0 <_Bfree>
 8008342:	2d00      	cmp	r5, #0
 8008344:	f000 80bd 	beq.w	80084c2 <_dtoa_r+0x622>
 8008348:	b12f      	cbz	r7, 8008356 <_dtoa_r+0x4b6>
 800834a:	42af      	cmp	r7, r5
 800834c:	d003      	beq.n	8008356 <_dtoa_r+0x4b6>
 800834e:	4639      	mov	r1, r7
 8008350:	4648      	mov	r0, r9
 8008352:	f000 fcb5 	bl	8008cc0 <_Bfree>
 8008356:	4629      	mov	r1, r5
 8008358:	4648      	mov	r0, r9
 800835a:	f000 fcb1 	bl	8008cc0 <_Bfree>
 800835e:	e0b0      	b.n	80084c2 <_dtoa_r+0x622>
 8008360:	07e2      	lsls	r2, r4, #31
 8008362:	d505      	bpl.n	8008370 <_dtoa_r+0x4d0>
 8008364:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008368:	f7f8 f94e 	bl	8000608 <__aeabi_dmul>
 800836c:	3601      	adds	r6, #1
 800836e:	2301      	movs	r3, #1
 8008370:	1064      	asrs	r4, r4, #1
 8008372:	3508      	adds	r5, #8
 8008374:	e762      	b.n	800823c <_dtoa_r+0x39c>
 8008376:	2602      	movs	r6, #2
 8008378:	e765      	b.n	8008246 <_dtoa_r+0x3a6>
 800837a:	9c03      	ldr	r4, [sp, #12]
 800837c:	46b8      	mov	r8, r7
 800837e:	e784      	b.n	800828a <_dtoa_r+0x3ea>
 8008380:	4b27      	ldr	r3, [pc, #156]	@ (8008420 <_dtoa_r+0x580>)
 8008382:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008384:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008388:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800838c:	4454      	add	r4, sl
 800838e:	2900      	cmp	r1, #0
 8008390:	d054      	beq.n	800843c <_dtoa_r+0x59c>
 8008392:	4929      	ldr	r1, [pc, #164]	@ (8008438 <_dtoa_r+0x598>)
 8008394:	2000      	movs	r0, #0
 8008396:	f7f8 fa61 	bl	800085c <__aeabi_ddiv>
 800839a:	4633      	mov	r3, r6
 800839c:	462a      	mov	r2, r5
 800839e:	f7f7 ff7b 	bl	8000298 <__aeabi_dsub>
 80083a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80083a6:	4656      	mov	r6, sl
 80083a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083ac:	f7f8 fbdc 	bl	8000b68 <__aeabi_d2iz>
 80083b0:	4605      	mov	r5, r0
 80083b2:	f7f8 f8bf 	bl	8000534 <__aeabi_i2d>
 80083b6:	4602      	mov	r2, r0
 80083b8:	460b      	mov	r3, r1
 80083ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083be:	f7f7 ff6b 	bl	8000298 <__aeabi_dsub>
 80083c2:	3530      	adds	r5, #48	@ 0x30
 80083c4:	4602      	mov	r2, r0
 80083c6:	460b      	mov	r3, r1
 80083c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80083cc:	f806 5b01 	strb.w	r5, [r6], #1
 80083d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80083d4:	f7f8 fb8a 	bl	8000aec <__aeabi_dcmplt>
 80083d8:	2800      	cmp	r0, #0
 80083da:	d172      	bne.n	80084c2 <_dtoa_r+0x622>
 80083dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083e0:	4911      	ldr	r1, [pc, #68]	@ (8008428 <_dtoa_r+0x588>)
 80083e2:	2000      	movs	r0, #0
 80083e4:	f7f7 ff58 	bl	8000298 <__aeabi_dsub>
 80083e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80083ec:	f7f8 fb7e 	bl	8000aec <__aeabi_dcmplt>
 80083f0:	2800      	cmp	r0, #0
 80083f2:	f040 80b4 	bne.w	800855e <_dtoa_r+0x6be>
 80083f6:	42a6      	cmp	r6, r4
 80083f8:	f43f af70 	beq.w	80082dc <_dtoa_r+0x43c>
 80083fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008400:	4b0a      	ldr	r3, [pc, #40]	@ (800842c <_dtoa_r+0x58c>)
 8008402:	2200      	movs	r2, #0
 8008404:	f7f8 f900 	bl	8000608 <__aeabi_dmul>
 8008408:	4b08      	ldr	r3, [pc, #32]	@ (800842c <_dtoa_r+0x58c>)
 800840a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800840e:	2200      	movs	r2, #0
 8008410:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008414:	f7f8 f8f8 	bl	8000608 <__aeabi_dmul>
 8008418:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800841c:	e7c4      	b.n	80083a8 <_dtoa_r+0x508>
 800841e:	bf00      	nop
 8008420:	0800ad80 	.word	0x0800ad80
 8008424:	0800ad58 	.word	0x0800ad58
 8008428:	3ff00000 	.word	0x3ff00000
 800842c:	40240000 	.word	0x40240000
 8008430:	401c0000 	.word	0x401c0000
 8008434:	40140000 	.word	0x40140000
 8008438:	3fe00000 	.word	0x3fe00000
 800843c:	4631      	mov	r1, r6
 800843e:	4628      	mov	r0, r5
 8008440:	f7f8 f8e2 	bl	8000608 <__aeabi_dmul>
 8008444:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008448:	9413      	str	r4, [sp, #76]	@ 0x4c
 800844a:	4656      	mov	r6, sl
 800844c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008450:	f7f8 fb8a 	bl	8000b68 <__aeabi_d2iz>
 8008454:	4605      	mov	r5, r0
 8008456:	f7f8 f86d 	bl	8000534 <__aeabi_i2d>
 800845a:	4602      	mov	r2, r0
 800845c:	460b      	mov	r3, r1
 800845e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008462:	f7f7 ff19 	bl	8000298 <__aeabi_dsub>
 8008466:	3530      	adds	r5, #48	@ 0x30
 8008468:	f806 5b01 	strb.w	r5, [r6], #1
 800846c:	4602      	mov	r2, r0
 800846e:	460b      	mov	r3, r1
 8008470:	42a6      	cmp	r6, r4
 8008472:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008476:	f04f 0200 	mov.w	r2, #0
 800847a:	d124      	bne.n	80084c6 <_dtoa_r+0x626>
 800847c:	4baf      	ldr	r3, [pc, #700]	@ (800873c <_dtoa_r+0x89c>)
 800847e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008482:	f7f7 ff0b 	bl	800029c <__adddf3>
 8008486:	4602      	mov	r2, r0
 8008488:	460b      	mov	r3, r1
 800848a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800848e:	f7f8 fb4b 	bl	8000b28 <__aeabi_dcmpgt>
 8008492:	2800      	cmp	r0, #0
 8008494:	d163      	bne.n	800855e <_dtoa_r+0x6be>
 8008496:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800849a:	49a8      	ldr	r1, [pc, #672]	@ (800873c <_dtoa_r+0x89c>)
 800849c:	2000      	movs	r0, #0
 800849e:	f7f7 fefb 	bl	8000298 <__aeabi_dsub>
 80084a2:	4602      	mov	r2, r0
 80084a4:	460b      	mov	r3, r1
 80084a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084aa:	f7f8 fb1f 	bl	8000aec <__aeabi_dcmplt>
 80084ae:	2800      	cmp	r0, #0
 80084b0:	f43f af14 	beq.w	80082dc <_dtoa_r+0x43c>
 80084b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80084b6:	1e73      	subs	r3, r6, #1
 80084b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80084ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80084be:	2b30      	cmp	r3, #48	@ 0x30
 80084c0:	d0f8      	beq.n	80084b4 <_dtoa_r+0x614>
 80084c2:	4647      	mov	r7, r8
 80084c4:	e03b      	b.n	800853e <_dtoa_r+0x69e>
 80084c6:	4b9e      	ldr	r3, [pc, #632]	@ (8008740 <_dtoa_r+0x8a0>)
 80084c8:	f7f8 f89e 	bl	8000608 <__aeabi_dmul>
 80084cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084d0:	e7bc      	b.n	800844c <_dtoa_r+0x5ac>
 80084d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80084d6:	4656      	mov	r6, sl
 80084d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084dc:	4620      	mov	r0, r4
 80084de:	4629      	mov	r1, r5
 80084e0:	f7f8 f9bc 	bl	800085c <__aeabi_ddiv>
 80084e4:	f7f8 fb40 	bl	8000b68 <__aeabi_d2iz>
 80084e8:	4680      	mov	r8, r0
 80084ea:	f7f8 f823 	bl	8000534 <__aeabi_i2d>
 80084ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084f2:	f7f8 f889 	bl	8000608 <__aeabi_dmul>
 80084f6:	4602      	mov	r2, r0
 80084f8:	460b      	mov	r3, r1
 80084fa:	4620      	mov	r0, r4
 80084fc:	4629      	mov	r1, r5
 80084fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8008502:	f7f7 fec9 	bl	8000298 <__aeabi_dsub>
 8008506:	f806 4b01 	strb.w	r4, [r6], #1
 800850a:	9d03      	ldr	r5, [sp, #12]
 800850c:	eba6 040a 	sub.w	r4, r6, sl
 8008510:	42a5      	cmp	r5, r4
 8008512:	4602      	mov	r2, r0
 8008514:	460b      	mov	r3, r1
 8008516:	d133      	bne.n	8008580 <_dtoa_r+0x6e0>
 8008518:	f7f7 fec0 	bl	800029c <__adddf3>
 800851c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008520:	4604      	mov	r4, r0
 8008522:	460d      	mov	r5, r1
 8008524:	f7f8 fb00 	bl	8000b28 <__aeabi_dcmpgt>
 8008528:	b9c0      	cbnz	r0, 800855c <_dtoa_r+0x6bc>
 800852a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800852e:	4620      	mov	r0, r4
 8008530:	4629      	mov	r1, r5
 8008532:	f7f8 fad1 	bl	8000ad8 <__aeabi_dcmpeq>
 8008536:	b110      	cbz	r0, 800853e <_dtoa_r+0x69e>
 8008538:	f018 0f01 	tst.w	r8, #1
 800853c:	d10e      	bne.n	800855c <_dtoa_r+0x6bc>
 800853e:	9902      	ldr	r1, [sp, #8]
 8008540:	4648      	mov	r0, r9
 8008542:	f000 fbbd 	bl	8008cc0 <_Bfree>
 8008546:	2300      	movs	r3, #0
 8008548:	7033      	strb	r3, [r6, #0]
 800854a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800854c:	3701      	adds	r7, #1
 800854e:	601f      	str	r7, [r3, #0]
 8008550:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008552:	2b00      	cmp	r3, #0
 8008554:	f000 824b 	beq.w	80089ee <_dtoa_r+0xb4e>
 8008558:	601e      	str	r6, [r3, #0]
 800855a:	e248      	b.n	80089ee <_dtoa_r+0xb4e>
 800855c:	46b8      	mov	r8, r7
 800855e:	4633      	mov	r3, r6
 8008560:	461e      	mov	r6, r3
 8008562:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008566:	2a39      	cmp	r2, #57	@ 0x39
 8008568:	d106      	bne.n	8008578 <_dtoa_r+0x6d8>
 800856a:	459a      	cmp	sl, r3
 800856c:	d1f8      	bne.n	8008560 <_dtoa_r+0x6c0>
 800856e:	2230      	movs	r2, #48	@ 0x30
 8008570:	f108 0801 	add.w	r8, r8, #1
 8008574:	f88a 2000 	strb.w	r2, [sl]
 8008578:	781a      	ldrb	r2, [r3, #0]
 800857a:	3201      	adds	r2, #1
 800857c:	701a      	strb	r2, [r3, #0]
 800857e:	e7a0      	b.n	80084c2 <_dtoa_r+0x622>
 8008580:	4b6f      	ldr	r3, [pc, #444]	@ (8008740 <_dtoa_r+0x8a0>)
 8008582:	2200      	movs	r2, #0
 8008584:	f7f8 f840 	bl	8000608 <__aeabi_dmul>
 8008588:	2200      	movs	r2, #0
 800858a:	2300      	movs	r3, #0
 800858c:	4604      	mov	r4, r0
 800858e:	460d      	mov	r5, r1
 8008590:	f7f8 faa2 	bl	8000ad8 <__aeabi_dcmpeq>
 8008594:	2800      	cmp	r0, #0
 8008596:	d09f      	beq.n	80084d8 <_dtoa_r+0x638>
 8008598:	e7d1      	b.n	800853e <_dtoa_r+0x69e>
 800859a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800859c:	2a00      	cmp	r2, #0
 800859e:	f000 80ea 	beq.w	8008776 <_dtoa_r+0x8d6>
 80085a2:	9a07      	ldr	r2, [sp, #28]
 80085a4:	2a01      	cmp	r2, #1
 80085a6:	f300 80cd 	bgt.w	8008744 <_dtoa_r+0x8a4>
 80085aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80085ac:	2a00      	cmp	r2, #0
 80085ae:	f000 80c1 	beq.w	8008734 <_dtoa_r+0x894>
 80085b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80085b6:	9c08      	ldr	r4, [sp, #32]
 80085b8:	9e00      	ldr	r6, [sp, #0]
 80085ba:	9a00      	ldr	r2, [sp, #0]
 80085bc:	441a      	add	r2, r3
 80085be:	9200      	str	r2, [sp, #0]
 80085c0:	9a06      	ldr	r2, [sp, #24]
 80085c2:	2101      	movs	r1, #1
 80085c4:	441a      	add	r2, r3
 80085c6:	4648      	mov	r0, r9
 80085c8:	9206      	str	r2, [sp, #24]
 80085ca:	f000 fc2d 	bl	8008e28 <__i2b>
 80085ce:	4605      	mov	r5, r0
 80085d0:	b166      	cbz	r6, 80085ec <_dtoa_r+0x74c>
 80085d2:	9b06      	ldr	r3, [sp, #24]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	dd09      	ble.n	80085ec <_dtoa_r+0x74c>
 80085d8:	42b3      	cmp	r3, r6
 80085da:	9a00      	ldr	r2, [sp, #0]
 80085dc:	bfa8      	it	ge
 80085de:	4633      	movge	r3, r6
 80085e0:	1ad2      	subs	r2, r2, r3
 80085e2:	9200      	str	r2, [sp, #0]
 80085e4:	9a06      	ldr	r2, [sp, #24]
 80085e6:	1af6      	subs	r6, r6, r3
 80085e8:	1ad3      	subs	r3, r2, r3
 80085ea:	9306      	str	r3, [sp, #24]
 80085ec:	9b08      	ldr	r3, [sp, #32]
 80085ee:	b30b      	cbz	r3, 8008634 <_dtoa_r+0x794>
 80085f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	f000 80c6 	beq.w	8008784 <_dtoa_r+0x8e4>
 80085f8:	2c00      	cmp	r4, #0
 80085fa:	f000 80c0 	beq.w	800877e <_dtoa_r+0x8de>
 80085fe:	4629      	mov	r1, r5
 8008600:	4622      	mov	r2, r4
 8008602:	4648      	mov	r0, r9
 8008604:	f000 fcc8 	bl	8008f98 <__pow5mult>
 8008608:	9a02      	ldr	r2, [sp, #8]
 800860a:	4601      	mov	r1, r0
 800860c:	4605      	mov	r5, r0
 800860e:	4648      	mov	r0, r9
 8008610:	f000 fc20 	bl	8008e54 <__multiply>
 8008614:	9902      	ldr	r1, [sp, #8]
 8008616:	4680      	mov	r8, r0
 8008618:	4648      	mov	r0, r9
 800861a:	f000 fb51 	bl	8008cc0 <_Bfree>
 800861e:	9b08      	ldr	r3, [sp, #32]
 8008620:	1b1b      	subs	r3, r3, r4
 8008622:	9308      	str	r3, [sp, #32]
 8008624:	f000 80b1 	beq.w	800878a <_dtoa_r+0x8ea>
 8008628:	9a08      	ldr	r2, [sp, #32]
 800862a:	4641      	mov	r1, r8
 800862c:	4648      	mov	r0, r9
 800862e:	f000 fcb3 	bl	8008f98 <__pow5mult>
 8008632:	9002      	str	r0, [sp, #8]
 8008634:	2101      	movs	r1, #1
 8008636:	4648      	mov	r0, r9
 8008638:	f000 fbf6 	bl	8008e28 <__i2b>
 800863c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800863e:	4604      	mov	r4, r0
 8008640:	2b00      	cmp	r3, #0
 8008642:	f000 81d8 	beq.w	80089f6 <_dtoa_r+0xb56>
 8008646:	461a      	mov	r2, r3
 8008648:	4601      	mov	r1, r0
 800864a:	4648      	mov	r0, r9
 800864c:	f000 fca4 	bl	8008f98 <__pow5mult>
 8008650:	9b07      	ldr	r3, [sp, #28]
 8008652:	2b01      	cmp	r3, #1
 8008654:	4604      	mov	r4, r0
 8008656:	f300 809f 	bgt.w	8008798 <_dtoa_r+0x8f8>
 800865a:	9b04      	ldr	r3, [sp, #16]
 800865c:	2b00      	cmp	r3, #0
 800865e:	f040 8097 	bne.w	8008790 <_dtoa_r+0x8f0>
 8008662:	9b05      	ldr	r3, [sp, #20]
 8008664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008668:	2b00      	cmp	r3, #0
 800866a:	f040 8093 	bne.w	8008794 <_dtoa_r+0x8f4>
 800866e:	9b05      	ldr	r3, [sp, #20]
 8008670:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008674:	0d1b      	lsrs	r3, r3, #20
 8008676:	051b      	lsls	r3, r3, #20
 8008678:	b133      	cbz	r3, 8008688 <_dtoa_r+0x7e8>
 800867a:	9b00      	ldr	r3, [sp, #0]
 800867c:	3301      	adds	r3, #1
 800867e:	9300      	str	r3, [sp, #0]
 8008680:	9b06      	ldr	r3, [sp, #24]
 8008682:	3301      	adds	r3, #1
 8008684:	9306      	str	r3, [sp, #24]
 8008686:	2301      	movs	r3, #1
 8008688:	9308      	str	r3, [sp, #32]
 800868a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800868c:	2b00      	cmp	r3, #0
 800868e:	f000 81b8 	beq.w	8008a02 <_dtoa_r+0xb62>
 8008692:	6923      	ldr	r3, [r4, #16]
 8008694:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008698:	6918      	ldr	r0, [r3, #16]
 800869a:	f000 fb79 	bl	8008d90 <__hi0bits>
 800869e:	f1c0 0020 	rsb	r0, r0, #32
 80086a2:	9b06      	ldr	r3, [sp, #24]
 80086a4:	4418      	add	r0, r3
 80086a6:	f010 001f 	ands.w	r0, r0, #31
 80086aa:	f000 8082 	beq.w	80087b2 <_dtoa_r+0x912>
 80086ae:	f1c0 0320 	rsb	r3, r0, #32
 80086b2:	2b04      	cmp	r3, #4
 80086b4:	dd73      	ble.n	800879e <_dtoa_r+0x8fe>
 80086b6:	9b00      	ldr	r3, [sp, #0]
 80086b8:	f1c0 001c 	rsb	r0, r0, #28
 80086bc:	4403      	add	r3, r0
 80086be:	9300      	str	r3, [sp, #0]
 80086c0:	9b06      	ldr	r3, [sp, #24]
 80086c2:	4403      	add	r3, r0
 80086c4:	4406      	add	r6, r0
 80086c6:	9306      	str	r3, [sp, #24]
 80086c8:	9b00      	ldr	r3, [sp, #0]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	dd05      	ble.n	80086da <_dtoa_r+0x83a>
 80086ce:	9902      	ldr	r1, [sp, #8]
 80086d0:	461a      	mov	r2, r3
 80086d2:	4648      	mov	r0, r9
 80086d4:	f000 fcba 	bl	800904c <__lshift>
 80086d8:	9002      	str	r0, [sp, #8]
 80086da:	9b06      	ldr	r3, [sp, #24]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	dd05      	ble.n	80086ec <_dtoa_r+0x84c>
 80086e0:	4621      	mov	r1, r4
 80086e2:	461a      	mov	r2, r3
 80086e4:	4648      	mov	r0, r9
 80086e6:	f000 fcb1 	bl	800904c <__lshift>
 80086ea:	4604      	mov	r4, r0
 80086ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d061      	beq.n	80087b6 <_dtoa_r+0x916>
 80086f2:	9802      	ldr	r0, [sp, #8]
 80086f4:	4621      	mov	r1, r4
 80086f6:	f000 fd15 	bl	8009124 <__mcmp>
 80086fa:	2800      	cmp	r0, #0
 80086fc:	da5b      	bge.n	80087b6 <_dtoa_r+0x916>
 80086fe:	2300      	movs	r3, #0
 8008700:	9902      	ldr	r1, [sp, #8]
 8008702:	220a      	movs	r2, #10
 8008704:	4648      	mov	r0, r9
 8008706:	f000 fafd 	bl	8008d04 <__multadd>
 800870a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800870c:	9002      	str	r0, [sp, #8]
 800870e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8008712:	2b00      	cmp	r3, #0
 8008714:	f000 8177 	beq.w	8008a06 <_dtoa_r+0xb66>
 8008718:	4629      	mov	r1, r5
 800871a:	2300      	movs	r3, #0
 800871c:	220a      	movs	r2, #10
 800871e:	4648      	mov	r0, r9
 8008720:	f000 faf0 	bl	8008d04 <__multadd>
 8008724:	f1bb 0f00 	cmp.w	fp, #0
 8008728:	4605      	mov	r5, r0
 800872a:	dc6f      	bgt.n	800880c <_dtoa_r+0x96c>
 800872c:	9b07      	ldr	r3, [sp, #28]
 800872e:	2b02      	cmp	r3, #2
 8008730:	dc49      	bgt.n	80087c6 <_dtoa_r+0x926>
 8008732:	e06b      	b.n	800880c <_dtoa_r+0x96c>
 8008734:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008736:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800873a:	e73c      	b.n	80085b6 <_dtoa_r+0x716>
 800873c:	3fe00000 	.word	0x3fe00000
 8008740:	40240000 	.word	0x40240000
 8008744:	9b03      	ldr	r3, [sp, #12]
 8008746:	1e5c      	subs	r4, r3, #1
 8008748:	9b08      	ldr	r3, [sp, #32]
 800874a:	42a3      	cmp	r3, r4
 800874c:	db09      	blt.n	8008762 <_dtoa_r+0x8c2>
 800874e:	1b1c      	subs	r4, r3, r4
 8008750:	9b03      	ldr	r3, [sp, #12]
 8008752:	2b00      	cmp	r3, #0
 8008754:	f6bf af30 	bge.w	80085b8 <_dtoa_r+0x718>
 8008758:	9b00      	ldr	r3, [sp, #0]
 800875a:	9a03      	ldr	r2, [sp, #12]
 800875c:	1a9e      	subs	r6, r3, r2
 800875e:	2300      	movs	r3, #0
 8008760:	e72b      	b.n	80085ba <_dtoa_r+0x71a>
 8008762:	9b08      	ldr	r3, [sp, #32]
 8008764:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008766:	9408      	str	r4, [sp, #32]
 8008768:	1ae3      	subs	r3, r4, r3
 800876a:	441a      	add	r2, r3
 800876c:	9e00      	ldr	r6, [sp, #0]
 800876e:	9b03      	ldr	r3, [sp, #12]
 8008770:	920d      	str	r2, [sp, #52]	@ 0x34
 8008772:	2400      	movs	r4, #0
 8008774:	e721      	b.n	80085ba <_dtoa_r+0x71a>
 8008776:	9c08      	ldr	r4, [sp, #32]
 8008778:	9e00      	ldr	r6, [sp, #0]
 800877a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800877c:	e728      	b.n	80085d0 <_dtoa_r+0x730>
 800877e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008782:	e751      	b.n	8008628 <_dtoa_r+0x788>
 8008784:	9a08      	ldr	r2, [sp, #32]
 8008786:	9902      	ldr	r1, [sp, #8]
 8008788:	e750      	b.n	800862c <_dtoa_r+0x78c>
 800878a:	f8cd 8008 	str.w	r8, [sp, #8]
 800878e:	e751      	b.n	8008634 <_dtoa_r+0x794>
 8008790:	2300      	movs	r3, #0
 8008792:	e779      	b.n	8008688 <_dtoa_r+0x7e8>
 8008794:	9b04      	ldr	r3, [sp, #16]
 8008796:	e777      	b.n	8008688 <_dtoa_r+0x7e8>
 8008798:	2300      	movs	r3, #0
 800879a:	9308      	str	r3, [sp, #32]
 800879c:	e779      	b.n	8008692 <_dtoa_r+0x7f2>
 800879e:	d093      	beq.n	80086c8 <_dtoa_r+0x828>
 80087a0:	9a00      	ldr	r2, [sp, #0]
 80087a2:	331c      	adds	r3, #28
 80087a4:	441a      	add	r2, r3
 80087a6:	9200      	str	r2, [sp, #0]
 80087a8:	9a06      	ldr	r2, [sp, #24]
 80087aa:	441a      	add	r2, r3
 80087ac:	441e      	add	r6, r3
 80087ae:	9206      	str	r2, [sp, #24]
 80087b0:	e78a      	b.n	80086c8 <_dtoa_r+0x828>
 80087b2:	4603      	mov	r3, r0
 80087b4:	e7f4      	b.n	80087a0 <_dtoa_r+0x900>
 80087b6:	9b03      	ldr	r3, [sp, #12]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	46b8      	mov	r8, r7
 80087bc:	dc20      	bgt.n	8008800 <_dtoa_r+0x960>
 80087be:	469b      	mov	fp, r3
 80087c0:	9b07      	ldr	r3, [sp, #28]
 80087c2:	2b02      	cmp	r3, #2
 80087c4:	dd1e      	ble.n	8008804 <_dtoa_r+0x964>
 80087c6:	f1bb 0f00 	cmp.w	fp, #0
 80087ca:	f47f adb1 	bne.w	8008330 <_dtoa_r+0x490>
 80087ce:	4621      	mov	r1, r4
 80087d0:	465b      	mov	r3, fp
 80087d2:	2205      	movs	r2, #5
 80087d4:	4648      	mov	r0, r9
 80087d6:	f000 fa95 	bl	8008d04 <__multadd>
 80087da:	4601      	mov	r1, r0
 80087dc:	4604      	mov	r4, r0
 80087de:	9802      	ldr	r0, [sp, #8]
 80087e0:	f000 fca0 	bl	8009124 <__mcmp>
 80087e4:	2800      	cmp	r0, #0
 80087e6:	f77f ada3 	ble.w	8008330 <_dtoa_r+0x490>
 80087ea:	4656      	mov	r6, sl
 80087ec:	2331      	movs	r3, #49	@ 0x31
 80087ee:	f806 3b01 	strb.w	r3, [r6], #1
 80087f2:	f108 0801 	add.w	r8, r8, #1
 80087f6:	e59f      	b.n	8008338 <_dtoa_r+0x498>
 80087f8:	9c03      	ldr	r4, [sp, #12]
 80087fa:	46b8      	mov	r8, r7
 80087fc:	4625      	mov	r5, r4
 80087fe:	e7f4      	b.n	80087ea <_dtoa_r+0x94a>
 8008800:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008806:	2b00      	cmp	r3, #0
 8008808:	f000 8101 	beq.w	8008a0e <_dtoa_r+0xb6e>
 800880c:	2e00      	cmp	r6, #0
 800880e:	dd05      	ble.n	800881c <_dtoa_r+0x97c>
 8008810:	4629      	mov	r1, r5
 8008812:	4632      	mov	r2, r6
 8008814:	4648      	mov	r0, r9
 8008816:	f000 fc19 	bl	800904c <__lshift>
 800881a:	4605      	mov	r5, r0
 800881c:	9b08      	ldr	r3, [sp, #32]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d05c      	beq.n	80088dc <_dtoa_r+0xa3c>
 8008822:	6869      	ldr	r1, [r5, #4]
 8008824:	4648      	mov	r0, r9
 8008826:	f000 fa0b 	bl	8008c40 <_Balloc>
 800882a:	4606      	mov	r6, r0
 800882c:	b928      	cbnz	r0, 800883a <_dtoa_r+0x99a>
 800882e:	4b82      	ldr	r3, [pc, #520]	@ (8008a38 <_dtoa_r+0xb98>)
 8008830:	4602      	mov	r2, r0
 8008832:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008836:	f7ff bb4a 	b.w	8007ece <_dtoa_r+0x2e>
 800883a:	692a      	ldr	r2, [r5, #16]
 800883c:	3202      	adds	r2, #2
 800883e:	0092      	lsls	r2, r2, #2
 8008840:	f105 010c 	add.w	r1, r5, #12
 8008844:	300c      	adds	r0, #12
 8008846:	f7ff fa92 	bl	8007d6e <memcpy>
 800884a:	2201      	movs	r2, #1
 800884c:	4631      	mov	r1, r6
 800884e:	4648      	mov	r0, r9
 8008850:	f000 fbfc 	bl	800904c <__lshift>
 8008854:	f10a 0301 	add.w	r3, sl, #1
 8008858:	9300      	str	r3, [sp, #0]
 800885a:	eb0a 030b 	add.w	r3, sl, fp
 800885e:	9308      	str	r3, [sp, #32]
 8008860:	9b04      	ldr	r3, [sp, #16]
 8008862:	f003 0301 	and.w	r3, r3, #1
 8008866:	462f      	mov	r7, r5
 8008868:	9306      	str	r3, [sp, #24]
 800886a:	4605      	mov	r5, r0
 800886c:	9b00      	ldr	r3, [sp, #0]
 800886e:	9802      	ldr	r0, [sp, #8]
 8008870:	4621      	mov	r1, r4
 8008872:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8008876:	f7ff fa88 	bl	8007d8a <quorem>
 800887a:	4603      	mov	r3, r0
 800887c:	3330      	adds	r3, #48	@ 0x30
 800887e:	9003      	str	r0, [sp, #12]
 8008880:	4639      	mov	r1, r7
 8008882:	9802      	ldr	r0, [sp, #8]
 8008884:	9309      	str	r3, [sp, #36]	@ 0x24
 8008886:	f000 fc4d 	bl	8009124 <__mcmp>
 800888a:	462a      	mov	r2, r5
 800888c:	9004      	str	r0, [sp, #16]
 800888e:	4621      	mov	r1, r4
 8008890:	4648      	mov	r0, r9
 8008892:	f000 fc63 	bl	800915c <__mdiff>
 8008896:	68c2      	ldr	r2, [r0, #12]
 8008898:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800889a:	4606      	mov	r6, r0
 800889c:	bb02      	cbnz	r2, 80088e0 <_dtoa_r+0xa40>
 800889e:	4601      	mov	r1, r0
 80088a0:	9802      	ldr	r0, [sp, #8]
 80088a2:	f000 fc3f 	bl	8009124 <__mcmp>
 80088a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088a8:	4602      	mov	r2, r0
 80088aa:	4631      	mov	r1, r6
 80088ac:	4648      	mov	r0, r9
 80088ae:	920c      	str	r2, [sp, #48]	@ 0x30
 80088b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80088b2:	f000 fa05 	bl	8008cc0 <_Bfree>
 80088b6:	9b07      	ldr	r3, [sp, #28]
 80088b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80088ba:	9e00      	ldr	r6, [sp, #0]
 80088bc:	ea42 0103 	orr.w	r1, r2, r3
 80088c0:	9b06      	ldr	r3, [sp, #24]
 80088c2:	4319      	orrs	r1, r3
 80088c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088c6:	d10d      	bne.n	80088e4 <_dtoa_r+0xa44>
 80088c8:	2b39      	cmp	r3, #57	@ 0x39
 80088ca:	d027      	beq.n	800891c <_dtoa_r+0xa7c>
 80088cc:	9a04      	ldr	r2, [sp, #16]
 80088ce:	2a00      	cmp	r2, #0
 80088d0:	dd01      	ble.n	80088d6 <_dtoa_r+0xa36>
 80088d2:	9b03      	ldr	r3, [sp, #12]
 80088d4:	3331      	adds	r3, #49	@ 0x31
 80088d6:	f88b 3000 	strb.w	r3, [fp]
 80088da:	e52e      	b.n	800833a <_dtoa_r+0x49a>
 80088dc:	4628      	mov	r0, r5
 80088de:	e7b9      	b.n	8008854 <_dtoa_r+0x9b4>
 80088e0:	2201      	movs	r2, #1
 80088e2:	e7e2      	b.n	80088aa <_dtoa_r+0xa0a>
 80088e4:	9904      	ldr	r1, [sp, #16]
 80088e6:	2900      	cmp	r1, #0
 80088e8:	db04      	blt.n	80088f4 <_dtoa_r+0xa54>
 80088ea:	9807      	ldr	r0, [sp, #28]
 80088ec:	4301      	orrs	r1, r0
 80088ee:	9806      	ldr	r0, [sp, #24]
 80088f0:	4301      	orrs	r1, r0
 80088f2:	d120      	bne.n	8008936 <_dtoa_r+0xa96>
 80088f4:	2a00      	cmp	r2, #0
 80088f6:	ddee      	ble.n	80088d6 <_dtoa_r+0xa36>
 80088f8:	9902      	ldr	r1, [sp, #8]
 80088fa:	9300      	str	r3, [sp, #0]
 80088fc:	2201      	movs	r2, #1
 80088fe:	4648      	mov	r0, r9
 8008900:	f000 fba4 	bl	800904c <__lshift>
 8008904:	4621      	mov	r1, r4
 8008906:	9002      	str	r0, [sp, #8]
 8008908:	f000 fc0c 	bl	8009124 <__mcmp>
 800890c:	2800      	cmp	r0, #0
 800890e:	9b00      	ldr	r3, [sp, #0]
 8008910:	dc02      	bgt.n	8008918 <_dtoa_r+0xa78>
 8008912:	d1e0      	bne.n	80088d6 <_dtoa_r+0xa36>
 8008914:	07da      	lsls	r2, r3, #31
 8008916:	d5de      	bpl.n	80088d6 <_dtoa_r+0xa36>
 8008918:	2b39      	cmp	r3, #57	@ 0x39
 800891a:	d1da      	bne.n	80088d2 <_dtoa_r+0xa32>
 800891c:	2339      	movs	r3, #57	@ 0x39
 800891e:	f88b 3000 	strb.w	r3, [fp]
 8008922:	4633      	mov	r3, r6
 8008924:	461e      	mov	r6, r3
 8008926:	3b01      	subs	r3, #1
 8008928:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800892c:	2a39      	cmp	r2, #57	@ 0x39
 800892e:	d04e      	beq.n	80089ce <_dtoa_r+0xb2e>
 8008930:	3201      	adds	r2, #1
 8008932:	701a      	strb	r2, [r3, #0]
 8008934:	e501      	b.n	800833a <_dtoa_r+0x49a>
 8008936:	2a00      	cmp	r2, #0
 8008938:	dd03      	ble.n	8008942 <_dtoa_r+0xaa2>
 800893a:	2b39      	cmp	r3, #57	@ 0x39
 800893c:	d0ee      	beq.n	800891c <_dtoa_r+0xa7c>
 800893e:	3301      	adds	r3, #1
 8008940:	e7c9      	b.n	80088d6 <_dtoa_r+0xa36>
 8008942:	9a00      	ldr	r2, [sp, #0]
 8008944:	9908      	ldr	r1, [sp, #32]
 8008946:	f802 3c01 	strb.w	r3, [r2, #-1]
 800894a:	428a      	cmp	r2, r1
 800894c:	d028      	beq.n	80089a0 <_dtoa_r+0xb00>
 800894e:	9902      	ldr	r1, [sp, #8]
 8008950:	2300      	movs	r3, #0
 8008952:	220a      	movs	r2, #10
 8008954:	4648      	mov	r0, r9
 8008956:	f000 f9d5 	bl	8008d04 <__multadd>
 800895a:	42af      	cmp	r7, r5
 800895c:	9002      	str	r0, [sp, #8]
 800895e:	f04f 0300 	mov.w	r3, #0
 8008962:	f04f 020a 	mov.w	r2, #10
 8008966:	4639      	mov	r1, r7
 8008968:	4648      	mov	r0, r9
 800896a:	d107      	bne.n	800897c <_dtoa_r+0xadc>
 800896c:	f000 f9ca 	bl	8008d04 <__multadd>
 8008970:	4607      	mov	r7, r0
 8008972:	4605      	mov	r5, r0
 8008974:	9b00      	ldr	r3, [sp, #0]
 8008976:	3301      	adds	r3, #1
 8008978:	9300      	str	r3, [sp, #0]
 800897a:	e777      	b.n	800886c <_dtoa_r+0x9cc>
 800897c:	f000 f9c2 	bl	8008d04 <__multadd>
 8008980:	4629      	mov	r1, r5
 8008982:	4607      	mov	r7, r0
 8008984:	2300      	movs	r3, #0
 8008986:	220a      	movs	r2, #10
 8008988:	4648      	mov	r0, r9
 800898a:	f000 f9bb 	bl	8008d04 <__multadd>
 800898e:	4605      	mov	r5, r0
 8008990:	e7f0      	b.n	8008974 <_dtoa_r+0xad4>
 8008992:	f1bb 0f00 	cmp.w	fp, #0
 8008996:	bfcc      	ite	gt
 8008998:	465e      	movgt	r6, fp
 800899a:	2601      	movle	r6, #1
 800899c:	4456      	add	r6, sl
 800899e:	2700      	movs	r7, #0
 80089a0:	9902      	ldr	r1, [sp, #8]
 80089a2:	9300      	str	r3, [sp, #0]
 80089a4:	2201      	movs	r2, #1
 80089a6:	4648      	mov	r0, r9
 80089a8:	f000 fb50 	bl	800904c <__lshift>
 80089ac:	4621      	mov	r1, r4
 80089ae:	9002      	str	r0, [sp, #8]
 80089b0:	f000 fbb8 	bl	8009124 <__mcmp>
 80089b4:	2800      	cmp	r0, #0
 80089b6:	dcb4      	bgt.n	8008922 <_dtoa_r+0xa82>
 80089b8:	d102      	bne.n	80089c0 <_dtoa_r+0xb20>
 80089ba:	9b00      	ldr	r3, [sp, #0]
 80089bc:	07db      	lsls	r3, r3, #31
 80089be:	d4b0      	bmi.n	8008922 <_dtoa_r+0xa82>
 80089c0:	4633      	mov	r3, r6
 80089c2:	461e      	mov	r6, r3
 80089c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80089c8:	2a30      	cmp	r2, #48	@ 0x30
 80089ca:	d0fa      	beq.n	80089c2 <_dtoa_r+0xb22>
 80089cc:	e4b5      	b.n	800833a <_dtoa_r+0x49a>
 80089ce:	459a      	cmp	sl, r3
 80089d0:	d1a8      	bne.n	8008924 <_dtoa_r+0xa84>
 80089d2:	2331      	movs	r3, #49	@ 0x31
 80089d4:	f108 0801 	add.w	r8, r8, #1
 80089d8:	f88a 3000 	strb.w	r3, [sl]
 80089dc:	e4ad      	b.n	800833a <_dtoa_r+0x49a>
 80089de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80089e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008a3c <_dtoa_r+0xb9c>
 80089e4:	b11b      	cbz	r3, 80089ee <_dtoa_r+0xb4e>
 80089e6:	f10a 0308 	add.w	r3, sl, #8
 80089ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80089ec:	6013      	str	r3, [r2, #0]
 80089ee:	4650      	mov	r0, sl
 80089f0:	b017      	add	sp, #92	@ 0x5c
 80089f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f6:	9b07      	ldr	r3, [sp, #28]
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	f77f ae2e 	ble.w	800865a <_dtoa_r+0x7ba>
 80089fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a00:	9308      	str	r3, [sp, #32]
 8008a02:	2001      	movs	r0, #1
 8008a04:	e64d      	b.n	80086a2 <_dtoa_r+0x802>
 8008a06:	f1bb 0f00 	cmp.w	fp, #0
 8008a0a:	f77f aed9 	ble.w	80087c0 <_dtoa_r+0x920>
 8008a0e:	4656      	mov	r6, sl
 8008a10:	9802      	ldr	r0, [sp, #8]
 8008a12:	4621      	mov	r1, r4
 8008a14:	f7ff f9b9 	bl	8007d8a <quorem>
 8008a18:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008a1c:	f806 3b01 	strb.w	r3, [r6], #1
 8008a20:	eba6 020a 	sub.w	r2, r6, sl
 8008a24:	4593      	cmp	fp, r2
 8008a26:	ddb4      	ble.n	8008992 <_dtoa_r+0xaf2>
 8008a28:	9902      	ldr	r1, [sp, #8]
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	220a      	movs	r2, #10
 8008a2e:	4648      	mov	r0, r9
 8008a30:	f000 f968 	bl	8008d04 <__multadd>
 8008a34:	9002      	str	r0, [sp, #8]
 8008a36:	e7eb      	b.n	8008a10 <_dtoa_r+0xb70>
 8008a38:	0800ac84 	.word	0x0800ac84
 8008a3c:	0800ac08 	.word	0x0800ac08

08008a40 <_free_r>:
 8008a40:	b538      	push	{r3, r4, r5, lr}
 8008a42:	4605      	mov	r5, r0
 8008a44:	2900      	cmp	r1, #0
 8008a46:	d041      	beq.n	8008acc <_free_r+0x8c>
 8008a48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a4c:	1f0c      	subs	r4, r1, #4
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	bfb8      	it	lt
 8008a52:	18e4      	addlt	r4, r4, r3
 8008a54:	f000 f8e8 	bl	8008c28 <__malloc_lock>
 8008a58:	4a1d      	ldr	r2, [pc, #116]	@ (8008ad0 <_free_r+0x90>)
 8008a5a:	6813      	ldr	r3, [r2, #0]
 8008a5c:	b933      	cbnz	r3, 8008a6c <_free_r+0x2c>
 8008a5e:	6063      	str	r3, [r4, #4]
 8008a60:	6014      	str	r4, [r2, #0]
 8008a62:	4628      	mov	r0, r5
 8008a64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008a68:	f000 b8e4 	b.w	8008c34 <__malloc_unlock>
 8008a6c:	42a3      	cmp	r3, r4
 8008a6e:	d908      	bls.n	8008a82 <_free_r+0x42>
 8008a70:	6820      	ldr	r0, [r4, #0]
 8008a72:	1821      	adds	r1, r4, r0
 8008a74:	428b      	cmp	r3, r1
 8008a76:	bf01      	itttt	eq
 8008a78:	6819      	ldreq	r1, [r3, #0]
 8008a7a:	685b      	ldreq	r3, [r3, #4]
 8008a7c:	1809      	addeq	r1, r1, r0
 8008a7e:	6021      	streq	r1, [r4, #0]
 8008a80:	e7ed      	b.n	8008a5e <_free_r+0x1e>
 8008a82:	461a      	mov	r2, r3
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	b10b      	cbz	r3, 8008a8c <_free_r+0x4c>
 8008a88:	42a3      	cmp	r3, r4
 8008a8a:	d9fa      	bls.n	8008a82 <_free_r+0x42>
 8008a8c:	6811      	ldr	r1, [r2, #0]
 8008a8e:	1850      	adds	r0, r2, r1
 8008a90:	42a0      	cmp	r0, r4
 8008a92:	d10b      	bne.n	8008aac <_free_r+0x6c>
 8008a94:	6820      	ldr	r0, [r4, #0]
 8008a96:	4401      	add	r1, r0
 8008a98:	1850      	adds	r0, r2, r1
 8008a9a:	4283      	cmp	r3, r0
 8008a9c:	6011      	str	r1, [r2, #0]
 8008a9e:	d1e0      	bne.n	8008a62 <_free_r+0x22>
 8008aa0:	6818      	ldr	r0, [r3, #0]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	6053      	str	r3, [r2, #4]
 8008aa6:	4408      	add	r0, r1
 8008aa8:	6010      	str	r0, [r2, #0]
 8008aaa:	e7da      	b.n	8008a62 <_free_r+0x22>
 8008aac:	d902      	bls.n	8008ab4 <_free_r+0x74>
 8008aae:	230c      	movs	r3, #12
 8008ab0:	602b      	str	r3, [r5, #0]
 8008ab2:	e7d6      	b.n	8008a62 <_free_r+0x22>
 8008ab4:	6820      	ldr	r0, [r4, #0]
 8008ab6:	1821      	adds	r1, r4, r0
 8008ab8:	428b      	cmp	r3, r1
 8008aba:	bf04      	itt	eq
 8008abc:	6819      	ldreq	r1, [r3, #0]
 8008abe:	685b      	ldreq	r3, [r3, #4]
 8008ac0:	6063      	str	r3, [r4, #4]
 8008ac2:	bf04      	itt	eq
 8008ac4:	1809      	addeq	r1, r1, r0
 8008ac6:	6021      	streq	r1, [r4, #0]
 8008ac8:	6054      	str	r4, [r2, #4]
 8008aca:	e7ca      	b.n	8008a62 <_free_r+0x22>
 8008acc:	bd38      	pop	{r3, r4, r5, pc}
 8008ace:	bf00      	nop
 8008ad0:	200008a8 	.word	0x200008a8

08008ad4 <malloc>:
 8008ad4:	4b02      	ldr	r3, [pc, #8]	@ (8008ae0 <malloc+0xc>)
 8008ad6:	4601      	mov	r1, r0
 8008ad8:	6818      	ldr	r0, [r3, #0]
 8008ada:	f000 b825 	b.w	8008b28 <_malloc_r>
 8008ade:	bf00      	nop
 8008ae0:	2000002c 	.word	0x2000002c

08008ae4 <sbrk_aligned>:
 8008ae4:	b570      	push	{r4, r5, r6, lr}
 8008ae6:	4e0f      	ldr	r6, [pc, #60]	@ (8008b24 <sbrk_aligned+0x40>)
 8008ae8:	460c      	mov	r4, r1
 8008aea:	6831      	ldr	r1, [r6, #0]
 8008aec:	4605      	mov	r5, r0
 8008aee:	b911      	cbnz	r1, 8008af6 <sbrk_aligned+0x12>
 8008af0:	f001 f804 	bl	8009afc <_sbrk_r>
 8008af4:	6030      	str	r0, [r6, #0]
 8008af6:	4621      	mov	r1, r4
 8008af8:	4628      	mov	r0, r5
 8008afa:	f000 ffff 	bl	8009afc <_sbrk_r>
 8008afe:	1c43      	adds	r3, r0, #1
 8008b00:	d103      	bne.n	8008b0a <sbrk_aligned+0x26>
 8008b02:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008b06:	4620      	mov	r0, r4
 8008b08:	bd70      	pop	{r4, r5, r6, pc}
 8008b0a:	1cc4      	adds	r4, r0, #3
 8008b0c:	f024 0403 	bic.w	r4, r4, #3
 8008b10:	42a0      	cmp	r0, r4
 8008b12:	d0f8      	beq.n	8008b06 <sbrk_aligned+0x22>
 8008b14:	1a21      	subs	r1, r4, r0
 8008b16:	4628      	mov	r0, r5
 8008b18:	f000 fff0 	bl	8009afc <_sbrk_r>
 8008b1c:	3001      	adds	r0, #1
 8008b1e:	d1f2      	bne.n	8008b06 <sbrk_aligned+0x22>
 8008b20:	e7ef      	b.n	8008b02 <sbrk_aligned+0x1e>
 8008b22:	bf00      	nop
 8008b24:	200008a4 	.word	0x200008a4

08008b28 <_malloc_r>:
 8008b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b2c:	1ccd      	adds	r5, r1, #3
 8008b2e:	f025 0503 	bic.w	r5, r5, #3
 8008b32:	3508      	adds	r5, #8
 8008b34:	2d0c      	cmp	r5, #12
 8008b36:	bf38      	it	cc
 8008b38:	250c      	movcc	r5, #12
 8008b3a:	2d00      	cmp	r5, #0
 8008b3c:	4606      	mov	r6, r0
 8008b3e:	db01      	blt.n	8008b44 <_malloc_r+0x1c>
 8008b40:	42a9      	cmp	r1, r5
 8008b42:	d904      	bls.n	8008b4e <_malloc_r+0x26>
 8008b44:	230c      	movs	r3, #12
 8008b46:	6033      	str	r3, [r6, #0]
 8008b48:	2000      	movs	r0, #0
 8008b4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008c24 <_malloc_r+0xfc>
 8008b52:	f000 f869 	bl	8008c28 <__malloc_lock>
 8008b56:	f8d8 3000 	ldr.w	r3, [r8]
 8008b5a:	461c      	mov	r4, r3
 8008b5c:	bb44      	cbnz	r4, 8008bb0 <_malloc_r+0x88>
 8008b5e:	4629      	mov	r1, r5
 8008b60:	4630      	mov	r0, r6
 8008b62:	f7ff ffbf 	bl	8008ae4 <sbrk_aligned>
 8008b66:	1c43      	adds	r3, r0, #1
 8008b68:	4604      	mov	r4, r0
 8008b6a:	d158      	bne.n	8008c1e <_malloc_r+0xf6>
 8008b6c:	f8d8 4000 	ldr.w	r4, [r8]
 8008b70:	4627      	mov	r7, r4
 8008b72:	2f00      	cmp	r7, #0
 8008b74:	d143      	bne.n	8008bfe <_malloc_r+0xd6>
 8008b76:	2c00      	cmp	r4, #0
 8008b78:	d04b      	beq.n	8008c12 <_malloc_r+0xea>
 8008b7a:	6823      	ldr	r3, [r4, #0]
 8008b7c:	4639      	mov	r1, r7
 8008b7e:	4630      	mov	r0, r6
 8008b80:	eb04 0903 	add.w	r9, r4, r3
 8008b84:	f000 ffba 	bl	8009afc <_sbrk_r>
 8008b88:	4581      	cmp	r9, r0
 8008b8a:	d142      	bne.n	8008c12 <_malloc_r+0xea>
 8008b8c:	6821      	ldr	r1, [r4, #0]
 8008b8e:	1a6d      	subs	r5, r5, r1
 8008b90:	4629      	mov	r1, r5
 8008b92:	4630      	mov	r0, r6
 8008b94:	f7ff ffa6 	bl	8008ae4 <sbrk_aligned>
 8008b98:	3001      	adds	r0, #1
 8008b9a:	d03a      	beq.n	8008c12 <_malloc_r+0xea>
 8008b9c:	6823      	ldr	r3, [r4, #0]
 8008b9e:	442b      	add	r3, r5
 8008ba0:	6023      	str	r3, [r4, #0]
 8008ba2:	f8d8 3000 	ldr.w	r3, [r8]
 8008ba6:	685a      	ldr	r2, [r3, #4]
 8008ba8:	bb62      	cbnz	r2, 8008c04 <_malloc_r+0xdc>
 8008baa:	f8c8 7000 	str.w	r7, [r8]
 8008bae:	e00f      	b.n	8008bd0 <_malloc_r+0xa8>
 8008bb0:	6822      	ldr	r2, [r4, #0]
 8008bb2:	1b52      	subs	r2, r2, r5
 8008bb4:	d420      	bmi.n	8008bf8 <_malloc_r+0xd0>
 8008bb6:	2a0b      	cmp	r2, #11
 8008bb8:	d917      	bls.n	8008bea <_malloc_r+0xc2>
 8008bba:	1961      	adds	r1, r4, r5
 8008bbc:	42a3      	cmp	r3, r4
 8008bbe:	6025      	str	r5, [r4, #0]
 8008bc0:	bf18      	it	ne
 8008bc2:	6059      	strne	r1, [r3, #4]
 8008bc4:	6863      	ldr	r3, [r4, #4]
 8008bc6:	bf08      	it	eq
 8008bc8:	f8c8 1000 	streq.w	r1, [r8]
 8008bcc:	5162      	str	r2, [r4, r5]
 8008bce:	604b      	str	r3, [r1, #4]
 8008bd0:	4630      	mov	r0, r6
 8008bd2:	f000 f82f 	bl	8008c34 <__malloc_unlock>
 8008bd6:	f104 000b 	add.w	r0, r4, #11
 8008bda:	1d23      	adds	r3, r4, #4
 8008bdc:	f020 0007 	bic.w	r0, r0, #7
 8008be0:	1ac2      	subs	r2, r0, r3
 8008be2:	bf1c      	itt	ne
 8008be4:	1a1b      	subne	r3, r3, r0
 8008be6:	50a3      	strne	r3, [r4, r2]
 8008be8:	e7af      	b.n	8008b4a <_malloc_r+0x22>
 8008bea:	6862      	ldr	r2, [r4, #4]
 8008bec:	42a3      	cmp	r3, r4
 8008bee:	bf0c      	ite	eq
 8008bf0:	f8c8 2000 	streq.w	r2, [r8]
 8008bf4:	605a      	strne	r2, [r3, #4]
 8008bf6:	e7eb      	b.n	8008bd0 <_malloc_r+0xa8>
 8008bf8:	4623      	mov	r3, r4
 8008bfa:	6864      	ldr	r4, [r4, #4]
 8008bfc:	e7ae      	b.n	8008b5c <_malloc_r+0x34>
 8008bfe:	463c      	mov	r4, r7
 8008c00:	687f      	ldr	r7, [r7, #4]
 8008c02:	e7b6      	b.n	8008b72 <_malloc_r+0x4a>
 8008c04:	461a      	mov	r2, r3
 8008c06:	685b      	ldr	r3, [r3, #4]
 8008c08:	42a3      	cmp	r3, r4
 8008c0a:	d1fb      	bne.n	8008c04 <_malloc_r+0xdc>
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	6053      	str	r3, [r2, #4]
 8008c10:	e7de      	b.n	8008bd0 <_malloc_r+0xa8>
 8008c12:	230c      	movs	r3, #12
 8008c14:	6033      	str	r3, [r6, #0]
 8008c16:	4630      	mov	r0, r6
 8008c18:	f000 f80c 	bl	8008c34 <__malloc_unlock>
 8008c1c:	e794      	b.n	8008b48 <_malloc_r+0x20>
 8008c1e:	6005      	str	r5, [r0, #0]
 8008c20:	e7d6      	b.n	8008bd0 <_malloc_r+0xa8>
 8008c22:	bf00      	nop
 8008c24:	200008a8 	.word	0x200008a8

08008c28 <__malloc_lock>:
 8008c28:	4801      	ldr	r0, [pc, #4]	@ (8008c30 <__malloc_lock+0x8>)
 8008c2a:	f7ff b89e 	b.w	8007d6a <__retarget_lock_acquire_recursive>
 8008c2e:	bf00      	nop
 8008c30:	200008a0 	.word	0x200008a0

08008c34 <__malloc_unlock>:
 8008c34:	4801      	ldr	r0, [pc, #4]	@ (8008c3c <__malloc_unlock+0x8>)
 8008c36:	f7ff b899 	b.w	8007d6c <__retarget_lock_release_recursive>
 8008c3a:	bf00      	nop
 8008c3c:	200008a0 	.word	0x200008a0

08008c40 <_Balloc>:
 8008c40:	b570      	push	{r4, r5, r6, lr}
 8008c42:	69c6      	ldr	r6, [r0, #28]
 8008c44:	4604      	mov	r4, r0
 8008c46:	460d      	mov	r5, r1
 8008c48:	b976      	cbnz	r6, 8008c68 <_Balloc+0x28>
 8008c4a:	2010      	movs	r0, #16
 8008c4c:	f7ff ff42 	bl	8008ad4 <malloc>
 8008c50:	4602      	mov	r2, r0
 8008c52:	61e0      	str	r0, [r4, #28]
 8008c54:	b920      	cbnz	r0, 8008c60 <_Balloc+0x20>
 8008c56:	4b18      	ldr	r3, [pc, #96]	@ (8008cb8 <_Balloc+0x78>)
 8008c58:	4818      	ldr	r0, [pc, #96]	@ (8008cbc <_Balloc+0x7c>)
 8008c5a:	216b      	movs	r1, #107	@ 0x6b
 8008c5c:	f000 ff5e 	bl	8009b1c <__assert_func>
 8008c60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c64:	6006      	str	r6, [r0, #0]
 8008c66:	60c6      	str	r6, [r0, #12]
 8008c68:	69e6      	ldr	r6, [r4, #28]
 8008c6a:	68f3      	ldr	r3, [r6, #12]
 8008c6c:	b183      	cbz	r3, 8008c90 <_Balloc+0x50>
 8008c6e:	69e3      	ldr	r3, [r4, #28]
 8008c70:	68db      	ldr	r3, [r3, #12]
 8008c72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008c76:	b9b8      	cbnz	r0, 8008ca8 <_Balloc+0x68>
 8008c78:	2101      	movs	r1, #1
 8008c7a:	fa01 f605 	lsl.w	r6, r1, r5
 8008c7e:	1d72      	adds	r2, r6, #5
 8008c80:	0092      	lsls	r2, r2, #2
 8008c82:	4620      	mov	r0, r4
 8008c84:	f000 ff68 	bl	8009b58 <_calloc_r>
 8008c88:	b160      	cbz	r0, 8008ca4 <_Balloc+0x64>
 8008c8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008c8e:	e00e      	b.n	8008cae <_Balloc+0x6e>
 8008c90:	2221      	movs	r2, #33	@ 0x21
 8008c92:	2104      	movs	r1, #4
 8008c94:	4620      	mov	r0, r4
 8008c96:	f000 ff5f 	bl	8009b58 <_calloc_r>
 8008c9a:	69e3      	ldr	r3, [r4, #28]
 8008c9c:	60f0      	str	r0, [r6, #12]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d1e4      	bne.n	8008c6e <_Balloc+0x2e>
 8008ca4:	2000      	movs	r0, #0
 8008ca6:	bd70      	pop	{r4, r5, r6, pc}
 8008ca8:	6802      	ldr	r2, [r0, #0]
 8008caa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008cae:	2300      	movs	r3, #0
 8008cb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008cb4:	e7f7      	b.n	8008ca6 <_Balloc+0x66>
 8008cb6:	bf00      	nop
 8008cb8:	0800ac15 	.word	0x0800ac15
 8008cbc:	0800ac95 	.word	0x0800ac95

08008cc0 <_Bfree>:
 8008cc0:	b570      	push	{r4, r5, r6, lr}
 8008cc2:	69c6      	ldr	r6, [r0, #28]
 8008cc4:	4605      	mov	r5, r0
 8008cc6:	460c      	mov	r4, r1
 8008cc8:	b976      	cbnz	r6, 8008ce8 <_Bfree+0x28>
 8008cca:	2010      	movs	r0, #16
 8008ccc:	f7ff ff02 	bl	8008ad4 <malloc>
 8008cd0:	4602      	mov	r2, r0
 8008cd2:	61e8      	str	r0, [r5, #28]
 8008cd4:	b920      	cbnz	r0, 8008ce0 <_Bfree+0x20>
 8008cd6:	4b09      	ldr	r3, [pc, #36]	@ (8008cfc <_Bfree+0x3c>)
 8008cd8:	4809      	ldr	r0, [pc, #36]	@ (8008d00 <_Bfree+0x40>)
 8008cda:	218f      	movs	r1, #143	@ 0x8f
 8008cdc:	f000 ff1e 	bl	8009b1c <__assert_func>
 8008ce0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ce4:	6006      	str	r6, [r0, #0]
 8008ce6:	60c6      	str	r6, [r0, #12]
 8008ce8:	b13c      	cbz	r4, 8008cfa <_Bfree+0x3a>
 8008cea:	69eb      	ldr	r3, [r5, #28]
 8008cec:	6862      	ldr	r2, [r4, #4]
 8008cee:	68db      	ldr	r3, [r3, #12]
 8008cf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008cf4:	6021      	str	r1, [r4, #0]
 8008cf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008cfa:	bd70      	pop	{r4, r5, r6, pc}
 8008cfc:	0800ac15 	.word	0x0800ac15
 8008d00:	0800ac95 	.word	0x0800ac95

08008d04 <__multadd>:
 8008d04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d08:	690d      	ldr	r5, [r1, #16]
 8008d0a:	4607      	mov	r7, r0
 8008d0c:	460c      	mov	r4, r1
 8008d0e:	461e      	mov	r6, r3
 8008d10:	f101 0c14 	add.w	ip, r1, #20
 8008d14:	2000      	movs	r0, #0
 8008d16:	f8dc 3000 	ldr.w	r3, [ip]
 8008d1a:	b299      	uxth	r1, r3
 8008d1c:	fb02 6101 	mla	r1, r2, r1, r6
 8008d20:	0c1e      	lsrs	r6, r3, #16
 8008d22:	0c0b      	lsrs	r3, r1, #16
 8008d24:	fb02 3306 	mla	r3, r2, r6, r3
 8008d28:	b289      	uxth	r1, r1
 8008d2a:	3001      	adds	r0, #1
 8008d2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008d30:	4285      	cmp	r5, r0
 8008d32:	f84c 1b04 	str.w	r1, [ip], #4
 8008d36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008d3a:	dcec      	bgt.n	8008d16 <__multadd+0x12>
 8008d3c:	b30e      	cbz	r6, 8008d82 <__multadd+0x7e>
 8008d3e:	68a3      	ldr	r3, [r4, #8]
 8008d40:	42ab      	cmp	r3, r5
 8008d42:	dc19      	bgt.n	8008d78 <__multadd+0x74>
 8008d44:	6861      	ldr	r1, [r4, #4]
 8008d46:	4638      	mov	r0, r7
 8008d48:	3101      	adds	r1, #1
 8008d4a:	f7ff ff79 	bl	8008c40 <_Balloc>
 8008d4e:	4680      	mov	r8, r0
 8008d50:	b928      	cbnz	r0, 8008d5e <__multadd+0x5a>
 8008d52:	4602      	mov	r2, r0
 8008d54:	4b0c      	ldr	r3, [pc, #48]	@ (8008d88 <__multadd+0x84>)
 8008d56:	480d      	ldr	r0, [pc, #52]	@ (8008d8c <__multadd+0x88>)
 8008d58:	21ba      	movs	r1, #186	@ 0xba
 8008d5a:	f000 fedf 	bl	8009b1c <__assert_func>
 8008d5e:	6922      	ldr	r2, [r4, #16]
 8008d60:	3202      	adds	r2, #2
 8008d62:	f104 010c 	add.w	r1, r4, #12
 8008d66:	0092      	lsls	r2, r2, #2
 8008d68:	300c      	adds	r0, #12
 8008d6a:	f7ff f800 	bl	8007d6e <memcpy>
 8008d6e:	4621      	mov	r1, r4
 8008d70:	4638      	mov	r0, r7
 8008d72:	f7ff ffa5 	bl	8008cc0 <_Bfree>
 8008d76:	4644      	mov	r4, r8
 8008d78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008d7c:	3501      	adds	r5, #1
 8008d7e:	615e      	str	r6, [r3, #20]
 8008d80:	6125      	str	r5, [r4, #16]
 8008d82:	4620      	mov	r0, r4
 8008d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d88:	0800ac84 	.word	0x0800ac84
 8008d8c:	0800ac95 	.word	0x0800ac95

08008d90 <__hi0bits>:
 8008d90:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008d94:	4603      	mov	r3, r0
 8008d96:	bf36      	itet	cc
 8008d98:	0403      	lslcc	r3, r0, #16
 8008d9a:	2000      	movcs	r0, #0
 8008d9c:	2010      	movcc	r0, #16
 8008d9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008da2:	bf3c      	itt	cc
 8008da4:	021b      	lslcc	r3, r3, #8
 8008da6:	3008      	addcc	r0, #8
 8008da8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008dac:	bf3c      	itt	cc
 8008dae:	011b      	lslcc	r3, r3, #4
 8008db0:	3004      	addcc	r0, #4
 8008db2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008db6:	bf3c      	itt	cc
 8008db8:	009b      	lslcc	r3, r3, #2
 8008dba:	3002      	addcc	r0, #2
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	db05      	blt.n	8008dcc <__hi0bits+0x3c>
 8008dc0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008dc4:	f100 0001 	add.w	r0, r0, #1
 8008dc8:	bf08      	it	eq
 8008dca:	2020      	moveq	r0, #32
 8008dcc:	4770      	bx	lr

08008dce <__lo0bits>:
 8008dce:	6803      	ldr	r3, [r0, #0]
 8008dd0:	4602      	mov	r2, r0
 8008dd2:	f013 0007 	ands.w	r0, r3, #7
 8008dd6:	d00b      	beq.n	8008df0 <__lo0bits+0x22>
 8008dd8:	07d9      	lsls	r1, r3, #31
 8008dda:	d421      	bmi.n	8008e20 <__lo0bits+0x52>
 8008ddc:	0798      	lsls	r0, r3, #30
 8008dde:	bf49      	itett	mi
 8008de0:	085b      	lsrmi	r3, r3, #1
 8008de2:	089b      	lsrpl	r3, r3, #2
 8008de4:	2001      	movmi	r0, #1
 8008de6:	6013      	strmi	r3, [r2, #0]
 8008de8:	bf5c      	itt	pl
 8008dea:	6013      	strpl	r3, [r2, #0]
 8008dec:	2002      	movpl	r0, #2
 8008dee:	4770      	bx	lr
 8008df0:	b299      	uxth	r1, r3
 8008df2:	b909      	cbnz	r1, 8008df8 <__lo0bits+0x2a>
 8008df4:	0c1b      	lsrs	r3, r3, #16
 8008df6:	2010      	movs	r0, #16
 8008df8:	b2d9      	uxtb	r1, r3
 8008dfa:	b909      	cbnz	r1, 8008e00 <__lo0bits+0x32>
 8008dfc:	3008      	adds	r0, #8
 8008dfe:	0a1b      	lsrs	r3, r3, #8
 8008e00:	0719      	lsls	r1, r3, #28
 8008e02:	bf04      	itt	eq
 8008e04:	091b      	lsreq	r3, r3, #4
 8008e06:	3004      	addeq	r0, #4
 8008e08:	0799      	lsls	r1, r3, #30
 8008e0a:	bf04      	itt	eq
 8008e0c:	089b      	lsreq	r3, r3, #2
 8008e0e:	3002      	addeq	r0, #2
 8008e10:	07d9      	lsls	r1, r3, #31
 8008e12:	d403      	bmi.n	8008e1c <__lo0bits+0x4e>
 8008e14:	085b      	lsrs	r3, r3, #1
 8008e16:	f100 0001 	add.w	r0, r0, #1
 8008e1a:	d003      	beq.n	8008e24 <__lo0bits+0x56>
 8008e1c:	6013      	str	r3, [r2, #0]
 8008e1e:	4770      	bx	lr
 8008e20:	2000      	movs	r0, #0
 8008e22:	4770      	bx	lr
 8008e24:	2020      	movs	r0, #32
 8008e26:	4770      	bx	lr

08008e28 <__i2b>:
 8008e28:	b510      	push	{r4, lr}
 8008e2a:	460c      	mov	r4, r1
 8008e2c:	2101      	movs	r1, #1
 8008e2e:	f7ff ff07 	bl	8008c40 <_Balloc>
 8008e32:	4602      	mov	r2, r0
 8008e34:	b928      	cbnz	r0, 8008e42 <__i2b+0x1a>
 8008e36:	4b05      	ldr	r3, [pc, #20]	@ (8008e4c <__i2b+0x24>)
 8008e38:	4805      	ldr	r0, [pc, #20]	@ (8008e50 <__i2b+0x28>)
 8008e3a:	f240 1145 	movw	r1, #325	@ 0x145
 8008e3e:	f000 fe6d 	bl	8009b1c <__assert_func>
 8008e42:	2301      	movs	r3, #1
 8008e44:	6144      	str	r4, [r0, #20]
 8008e46:	6103      	str	r3, [r0, #16]
 8008e48:	bd10      	pop	{r4, pc}
 8008e4a:	bf00      	nop
 8008e4c:	0800ac84 	.word	0x0800ac84
 8008e50:	0800ac95 	.word	0x0800ac95

08008e54 <__multiply>:
 8008e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e58:	4617      	mov	r7, r2
 8008e5a:	690a      	ldr	r2, [r1, #16]
 8008e5c:	693b      	ldr	r3, [r7, #16]
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	bfa8      	it	ge
 8008e62:	463b      	movge	r3, r7
 8008e64:	4689      	mov	r9, r1
 8008e66:	bfa4      	itt	ge
 8008e68:	460f      	movge	r7, r1
 8008e6a:	4699      	movge	r9, r3
 8008e6c:	693d      	ldr	r5, [r7, #16]
 8008e6e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	6879      	ldr	r1, [r7, #4]
 8008e76:	eb05 060a 	add.w	r6, r5, sl
 8008e7a:	42b3      	cmp	r3, r6
 8008e7c:	b085      	sub	sp, #20
 8008e7e:	bfb8      	it	lt
 8008e80:	3101      	addlt	r1, #1
 8008e82:	f7ff fedd 	bl	8008c40 <_Balloc>
 8008e86:	b930      	cbnz	r0, 8008e96 <__multiply+0x42>
 8008e88:	4602      	mov	r2, r0
 8008e8a:	4b41      	ldr	r3, [pc, #260]	@ (8008f90 <__multiply+0x13c>)
 8008e8c:	4841      	ldr	r0, [pc, #260]	@ (8008f94 <__multiply+0x140>)
 8008e8e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008e92:	f000 fe43 	bl	8009b1c <__assert_func>
 8008e96:	f100 0414 	add.w	r4, r0, #20
 8008e9a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008e9e:	4623      	mov	r3, r4
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	4573      	cmp	r3, lr
 8008ea4:	d320      	bcc.n	8008ee8 <__multiply+0x94>
 8008ea6:	f107 0814 	add.w	r8, r7, #20
 8008eaa:	f109 0114 	add.w	r1, r9, #20
 8008eae:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008eb2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008eb6:	9302      	str	r3, [sp, #8]
 8008eb8:	1beb      	subs	r3, r5, r7
 8008eba:	3b15      	subs	r3, #21
 8008ebc:	f023 0303 	bic.w	r3, r3, #3
 8008ec0:	3304      	adds	r3, #4
 8008ec2:	3715      	adds	r7, #21
 8008ec4:	42bd      	cmp	r5, r7
 8008ec6:	bf38      	it	cc
 8008ec8:	2304      	movcc	r3, #4
 8008eca:	9301      	str	r3, [sp, #4]
 8008ecc:	9b02      	ldr	r3, [sp, #8]
 8008ece:	9103      	str	r1, [sp, #12]
 8008ed0:	428b      	cmp	r3, r1
 8008ed2:	d80c      	bhi.n	8008eee <__multiply+0x9a>
 8008ed4:	2e00      	cmp	r6, #0
 8008ed6:	dd03      	ble.n	8008ee0 <__multiply+0x8c>
 8008ed8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d055      	beq.n	8008f8c <__multiply+0x138>
 8008ee0:	6106      	str	r6, [r0, #16]
 8008ee2:	b005      	add	sp, #20
 8008ee4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ee8:	f843 2b04 	str.w	r2, [r3], #4
 8008eec:	e7d9      	b.n	8008ea2 <__multiply+0x4e>
 8008eee:	f8b1 a000 	ldrh.w	sl, [r1]
 8008ef2:	f1ba 0f00 	cmp.w	sl, #0
 8008ef6:	d01f      	beq.n	8008f38 <__multiply+0xe4>
 8008ef8:	46c4      	mov	ip, r8
 8008efa:	46a1      	mov	r9, r4
 8008efc:	2700      	movs	r7, #0
 8008efe:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008f02:	f8d9 3000 	ldr.w	r3, [r9]
 8008f06:	fa1f fb82 	uxth.w	fp, r2
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	fb0a 330b 	mla	r3, sl, fp, r3
 8008f10:	443b      	add	r3, r7
 8008f12:	f8d9 7000 	ldr.w	r7, [r9]
 8008f16:	0c12      	lsrs	r2, r2, #16
 8008f18:	0c3f      	lsrs	r7, r7, #16
 8008f1a:	fb0a 7202 	mla	r2, sl, r2, r7
 8008f1e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008f22:	b29b      	uxth	r3, r3
 8008f24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f28:	4565      	cmp	r5, ip
 8008f2a:	f849 3b04 	str.w	r3, [r9], #4
 8008f2e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008f32:	d8e4      	bhi.n	8008efe <__multiply+0xaa>
 8008f34:	9b01      	ldr	r3, [sp, #4]
 8008f36:	50e7      	str	r7, [r4, r3]
 8008f38:	9b03      	ldr	r3, [sp, #12]
 8008f3a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008f3e:	3104      	adds	r1, #4
 8008f40:	f1b9 0f00 	cmp.w	r9, #0
 8008f44:	d020      	beq.n	8008f88 <__multiply+0x134>
 8008f46:	6823      	ldr	r3, [r4, #0]
 8008f48:	4647      	mov	r7, r8
 8008f4a:	46a4      	mov	ip, r4
 8008f4c:	f04f 0a00 	mov.w	sl, #0
 8008f50:	f8b7 b000 	ldrh.w	fp, [r7]
 8008f54:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008f58:	fb09 220b 	mla	r2, r9, fp, r2
 8008f5c:	4452      	add	r2, sl
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f64:	f84c 3b04 	str.w	r3, [ip], #4
 8008f68:	f857 3b04 	ldr.w	r3, [r7], #4
 8008f6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f70:	f8bc 3000 	ldrh.w	r3, [ip]
 8008f74:	fb09 330a 	mla	r3, r9, sl, r3
 8008f78:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008f7c:	42bd      	cmp	r5, r7
 8008f7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f82:	d8e5      	bhi.n	8008f50 <__multiply+0xfc>
 8008f84:	9a01      	ldr	r2, [sp, #4]
 8008f86:	50a3      	str	r3, [r4, r2]
 8008f88:	3404      	adds	r4, #4
 8008f8a:	e79f      	b.n	8008ecc <__multiply+0x78>
 8008f8c:	3e01      	subs	r6, #1
 8008f8e:	e7a1      	b.n	8008ed4 <__multiply+0x80>
 8008f90:	0800ac84 	.word	0x0800ac84
 8008f94:	0800ac95 	.word	0x0800ac95

08008f98 <__pow5mult>:
 8008f98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f9c:	4615      	mov	r5, r2
 8008f9e:	f012 0203 	ands.w	r2, r2, #3
 8008fa2:	4607      	mov	r7, r0
 8008fa4:	460e      	mov	r6, r1
 8008fa6:	d007      	beq.n	8008fb8 <__pow5mult+0x20>
 8008fa8:	4c25      	ldr	r4, [pc, #148]	@ (8009040 <__pow5mult+0xa8>)
 8008faa:	3a01      	subs	r2, #1
 8008fac:	2300      	movs	r3, #0
 8008fae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008fb2:	f7ff fea7 	bl	8008d04 <__multadd>
 8008fb6:	4606      	mov	r6, r0
 8008fb8:	10ad      	asrs	r5, r5, #2
 8008fba:	d03d      	beq.n	8009038 <__pow5mult+0xa0>
 8008fbc:	69fc      	ldr	r4, [r7, #28]
 8008fbe:	b97c      	cbnz	r4, 8008fe0 <__pow5mult+0x48>
 8008fc0:	2010      	movs	r0, #16
 8008fc2:	f7ff fd87 	bl	8008ad4 <malloc>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	61f8      	str	r0, [r7, #28]
 8008fca:	b928      	cbnz	r0, 8008fd8 <__pow5mult+0x40>
 8008fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8009044 <__pow5mult+0xac>)
 8008fce:	481e      	ldr	r0, [pc, #120]	@ (8009048 <__pow5mult+0xb0>)
 8008fd0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008fd4:	f000 fda2 	bl	8009b1c <__assert_func>
 8008fd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fdc:	6004      	str	r4, [r0, #0]
 8008fde:	60c4      	str	r4, [r0, #12]
 8008fe0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008fe4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fe8:	b94c      	cbnz	r4, 8008ffe <__pow5mult+0x66>
 8008fea:	f240 2171 	movw	r1, #625	@ 0x271
 8008fee:	4638      	mov	r0, r7
 8008ff0:	f7ff ff1a 	bl	8008e28 <__i2b>
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ffa:	4604      	mov	r4, r0
 8008ffc:	6003      	str	r3, [r0, #0]
 8008ffe:	f04f 0900 	mov.w	r9, #0
 8009002:	07eb      	lsls	r3, r5, #31
 8009004:	d50a      	bpl.n	800901c <__pow5mult+0x84>
 8009006:	4631      	mov	r1, r6
 8009008:	4622      	mov	r2, r4
 800900a:	4638      	mov	r0, r7
 800900c:	f7ff ff22 	bl	8008e54 <__multiply>
 8009010:	4631      	mov	r1, r6
 8009012:	4680      	mov	r8, r0
 8009014:	4638      	mov	r0, r7
 8009016:	f7ff fe53 	bl	8008cc0 <_Bfree>
 800901a:	4646      	mov	r6, r8
 800901c:	106d      	asrs	r5, r5, #1
 800901e:	d00b      	beq.n	8009038 <__pow5mult+0xa0>
 8009020:	6820      	ldr	r0, [r4, #0]
 8009022:	b938      	cbnz	r0, 8009034 <__pow5mult+0x9c>
 8009024:	4622      	mov	r2, r4
 8009026:	4621      	mov	r1, r4
 8009028:	4638      	mov	r0, r7
 800902a:	f7ff ff13 	bl	8008e54 <__multiply>
 800902e:	6020      	str	r0, [r4, #0]
 8009030:	f8c0 9000 	str.w	r9, [r0]
 8009034:	4604      	mov	r4, r0
 8009036:	e7e4      	b.n	8009002 <__pow5mult+0x6a>
 8009038:	4630      	mov	r0, r6
 800903a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800903e:	bf00      	nop
 8009040:	0800ad48 	.word	0x0800ad48
 8009044:	0800ac15 	.word	0x0800ac15
 8009048:	0800ac95 	.word	0x0800ac95

0800904c <__lshift>:
 800904c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009050:	460c      	mov	r4, r1
 8009052:	6849      	ldr	r1, [r1, #4]
 8009054:	6923      	ldr	r3, [r4, #16]
 8009056:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800905a:	68a3      	ldr	r3, [r4, #8]
 800905c:	4607      	mov	r7, r0
 800905e:	4691      	mov	r9, r2
 8009060:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009064:	f108 0601 	add.w	r6, r8, #1
 8009068:	42b3      	cmp	r3, r6
 800906a:	db0b      	blt.n	8009084 <__lshift+0x38>
 800906c:	4638      	mov	r0, r7
 800906e:	f7ff fde7 	bl	8008c40 <_Balloc>
 8009072:	4605      	mov	r5, r0
 8009074:	b948      	cbnz	r0, 800908a <__lshift+0x3e>
 8009076:	4602      	mov	r2, r0
 8009078:	4b28      	ldr	r3, [pc, #160]	@ (800911c <__lshift+0xd0>)
 800907a:	4829      	ldr	r0, [pc, #164]	@ (8009120 <__lshift+0xd4>)
 800907c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009080:	f000 fd4c 	bl	8009b1c <__assert_func>
 8009084:	3101      	adds	r1, #1
 8009086:	005b      	lsls	r3, r3, #1
 8009088:	e7ee      	b.n	8009068 <__lshift+0x1c>
 800908a:	2300      	movs	r3, #0
 800908c:	f100 0114 	add.w	r1, r0, #20
 8009090:	f100 0210 	add.w	r2, r0, #16
 8009094:	4618      	mov	r0, r3
 8009096:	4553      	cmp	r3, sl
 8009098:	db33      	blt.n	8009102 <__lshift+0xb6>
 800909a:	6920      	ldr	r0, [r4, #16]
 800909c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80090a0:	f104 0314 	add.w	r3, r4, #20
 80090a4:	f019 091f 	ands.w	r9, r9, #31
 80090a8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80090ac:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80090b0:	d02b      	beq.n	800910a <__lshift+0xbe>
 80090b2:	f1c9 0e20 	rsb	lr, r9, #32
 80090b6:	468a      	mov	sl, r1
 80090b8:	2200      	movs	r2, #0
 80090ba:	6818      	ldr	r0, [r3, #0]
 80090bc:	fa00 f009 	lsl.w	r0, r0, r9
 80090c0:	4310      	orrs	r0, r2
 80090c2:	f84a 0b04 	str.w	r0, [sl], #4
 80090c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80090ca:	459c      	cmp	ip, r3
 80090cc:	fa22 f20e 	lsr.w	r2, r2, lr
 80090d0:	d8f3      	bhi.n	80090ba <__lshift+0x6e>
 80090d2:	ebac 0304 	sub.w	r3, ip, r4
 80090d6:	3b15      	subs	r3, #21
 80090d8:	f023 0303 	bic.w	r3, r3, #3
 80090dc:	3304      	adds	r3, #4
 80090de:	f104 0015 	add.w	r0, r4, #21
 80090e2:	4560      	cmp	r0, ip
 80090e4:	bf88      	it	hi
 80090e6:	2304      	movhi	r3, #4
 80090e8:	50ca      	str	r2, [r1, r3]
 80090ea:	b10a      	cbz	r2, 80090f0 <__lshift+0xa4>
 80090ec:	f108 0602 	add.w	r6, r8, #2
 80090f0:	3e01      	subs	r6, #1
 80090f2:	4638      	mov	r0, r7
 80090f4:	612e      	str	r6, [r5, #16]
 80090f6:	4621      	mov	r1, r4
 80090f8:	f7ff fde2 	bl	8008cc0 <_Bfree>
 80090fc:	4628      	mov	r0, r5
 80090fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009102:	f842 0f04 	str.w	r0, [r2, #4]!
 8009106:	3301      	adds	r3, #1
 8009108:	e7c5      	b.n	8009096 <__lshift+0x4a>
 800910a:	3904      	subs	r1, #4
 800910c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009110:	f841 2f04 	str.w	r2, [r1, #4]!
 8009114:	459c      	cmp	ip, r3
 8009116:	d8f9      	bhi.n	800910c <__lshift+0xc0>
 8009118:	e7ea      	b.n	80090f0 <__lshift+0xa4>
 800911a:	bf00      	nop
 800911c:	0800ac84 	.word	0x0800ac84
 8009120:	0800ac95 	.word	0x0800ac95

08009124 <__mcmp>:
 8009124:	690a      	ldr	r2, [r1, #16]
 8009126:	4603      	mov	r3, r0
 8009128:	6900      	ldr	r0, [r0, #16]
 800912a:	1a80      	subs	r0, r0, r2
 800912c:	b530      	push	{r4, r5, lr}
 800912e:	d10e      	bne.n	800914e <__mcmp+0x2a>
 8009130:	3314      	adds	r3, #20
 8009132:	3114      	adds	r1, #20
 8009134:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009138:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800913c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009140:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009144:	4295      	cmp	r5, r2
 8009146:	d003      	beq.n	8009150 <__mcmp+0x2c>
 8009148:	d205      	bcs.n	8009156 <__mcmp+0x32>
 800914a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800914e:	bd30      	pop	{r4, r5, pc}
 8009150:	42a3      	cmp	r3, r4
 8009152:	d3f3      	bcc.n	800913c <__mcmp+0x18>
 8009154:	e7fb      	b.n	800914e <__mcmp+0x2a>
 8009156:	2001      	movs	r0, #1
 8009158:	e7f9      	b.n	800914e <__mcmp+0x2a>
	...

0800915c <__mdiff>:
 800915c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009160:	4689      	mov	r9, r1
 8009162:	4606      	mov	r6, r0
 8009164:	4611      	mov	r1, r2
 8009166:	4648      	mov	r0, r9
 8009168:	4614      	mov	r4, r2
 800916a:	f7ff ffdb 	bl	8009124 <__mcmp>
 800916e:	1e05      	subs	r5, r0, #0
 8009170:	d112      	bne.n	8009198 <__mdiff+0x3c>
 8009172:	4629      	mov	r1, r5
 8009174:	4630      	mov	r0, r6
 8009176:	f7ff fd63 	bl	8008c40 <_Balloc>
 800917a:	4602      	mov	r2, r0
 800917c:	b928      	cbnz	r0, 800918a <__mdiff+0x2e>
 800917e:	4b3f      	ldr	r3, [pc, #252]	@ (800927c <__mdiff+0x120>)
 8009180:	f240 2137 	movw	r1, #567	@ 0x237
 8009184:	483e      	ldr	r0, [pc, #248]	@ (8009280 <__mdiff+0x124>)
 8009186:	f000 fcc9 	bl	8009b1c <__assert_func>
 800918a:	2301      	movs	r3, #1
 800918c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009190:	4610      	mov	r0, r2
 8009192:	b003      	add	sp, #12
 8009194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009198:	bfbc      	itt	lt
 800919a:	464b      	movlt	r3, r9
 800919c:	46a1      	movlt	r9, r4
 800919e:	4630      	mov	r0, r6
 80091a0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80091a4:	bfba      	itte	lt
 80091a6:	461c      	movlt	r4, r3
 80091a8:	2501      	movlt	r5, #1
 80091aa:	2500      	movge	r5, #0
 80091ac:	f7ff fd48 	bl	8008c40 <_Balloc>
 80091b0:	4602      	mov	r2, r0
 80091b2:	b918      	cbnz	r0, 80091bc <__mdiff+0x60>
 80091b4:	4b31      	ldr	r3, [pc, #196]	@ (800927c <__mdiff+0x120>)
 80091b6:	f240 2145 	movw	r1, #581	@ 0x245
 80091ba:	e7e3      	b.n	8009184 <__mdiff+0x28>
 80091bc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80091c0:	6926      	ldr	r6, [r4, #16]
 80091c2:	60c5      	str	r5, [r0, #12]
 80091c4:	f109 0310 	add.w	r3, r9, #16
 80091c8:	f109 0514 	add.w	r5, r9, #20
 80091cc:	f104 0e14 	add.w	lr, r4, #20
 80091d0:	f100 0b14 	add.w	fp, r0, #20
 80091d4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80091d8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80091dc:	9301      	str	r3, [sp, #4]
 80091de:	46d9      	mov	r9, fp
 80091e0:	f04f 0c00 	mov.w	ip, #0
 80091e4:	9b01      	ldr	r3, [sp, #4]
 80091e6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80091ea:	f853 af04 	ldr.w	sl, [r3, #4]!
 80091ee:	9301      	str	r3, [sp, #4]
 80091f0:	fa1f f38a 	uxth.w	r3, sl
 80091f4:	4619      	mov	r1, r3
 80091f6:	b283      	uxth	r3, r0
 80091f8:	1acb      	subs	r3, r1, r3
 80091fa:	0c00      	lsrs	r0, r0, #16
 80091fc:	4463      	add	r3, ip
 80091fe:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009202:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009206:	b29b      	uxth	r3, r3
 8009208:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800920c:	4576      	cmp	r6, lr
 800920e:	f849 3b04 	str.w	r3, [r9], #4
 8009212:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009216:	d8e5      	bhi.n	80091e4 <__mdiff+0x88>
 8009218:	1b33      	subs	r3, r6, r4
 800921a:	3b15      	subs	r3, #21
 800921c:	f023 0303 	bic.w	r3, r3, #3
 8009220:	3415      	adds	r4, #21
 8009222:	3304      	adds	r3, #4
 8009224:	42a6      	cmp	r6, r4
 8009226:	bf38      	it	cc
 8009228:	2304      	movcc	r3, #4
 800922a:	441d      	add	r5, r3
 800922c:	445b      	add	r3, fp
 800922e:	461e      	mov	r6, r3
 8009230:	462c      	mov	r4, r5
 8009232:	4544      	cmp	r4, r8
 8009234:	d30e      	bcc.n	8009254 <__mdiff+0xf8>
 8009236:	f108 0103 	add.w	r1, r8, #3
 800923a:	1b49      	subs	r1, r1, r5
 800923c:	f021 0103 	bic.w	r1, r1, #3
 8009240:	3d03      	subs	r5, #3
 8009242:	45a8      	cmp	r8, r5
 8009244:	bf38      	it	cc
 8009246:	2100      	movcc	r1, #0
 8009248:	440b      	add	r3, r1
 800924a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800924e:	b191      	cbz	r1, 8009276 <__mdiff+0x11a>
 8009250:	6117      	str	r7, [r2, #16]
 8009252:	e79d      	b.n	8009190 <__mdiff+0x34>
 8009254:	f854 1b04 	ldr.w	r1, [r4], #4
 8009258:	46e6      	mov	lr, ip
 800925a:	0c08      	lsrs	r0, r1, #16
 800925c:	fa1c fc81 	uxtah	ip, ip, r1
 8009260:	4471      	add	r1, lr
 8009262:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009266:	b289      	uxth	r1, r1
 8009268:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800926c:	f846 1b04 	str.w	r1, [r6], #4
 8009270:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009274:	e7dd      	b.n	8009232 <__mdiff+0xd6>
 8009276:	3f01      	subs	r7, #1
 8009278:	e7e7      	b.n	800924a <__mdiff+0xee>
 800927a:	bf00      	nop
 800927c:	0800ac84 	.word	0x0800ac84
 8009280:	0800ac95 	.word	0x0800ac95

08009284 <__d2b>:
 8009284:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009288:	460f      	mov	r7, r1
 800928a:	2101      	movs	r1, #1
 800928c:	ec59 8b10 	vmov	r8, r9, d0
 8009290:	4616      	mov	r6, r2
 8009292:	f7ff fcd5 	bl	8008c40 <_Balloc>
 8009296:	4604      	mov	r4, r0
 8009298:	b930      	cbnz	r0, 80092a8 <__d2b+0x24>
 800929a:	4602      	mov	r2, r0
 800929c:	4b23      	ldr	r3, [pc, #140]	@ (800932c <__d2b+0xa8>)
 800929e:	4824      	ldr	r0, [pc, #144]	@ (8009330 <__d2b+0xac>)
 80092a0:	f240 310f 	movw	r1, #783	@ 0x30f
 80092a4:	f000 fc3a 	bl	8009b1c <__assert_func>
 80092a8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80092ac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80092b0:	b10d      	cbz	r5, 80092b6 <__d2b+0x32>
 80092b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80092b6:	9301      	str	r3, [sp, #4]
 80092b8:	f1b8 0300 	subs.w	r3, r8, #0
 80092bc:	d023      	beq.n	8009306 <__d2b+0x82>
 80092be:	4668      	mov	r0, sp
 80092c0:	9300      	str	r3, [sp, #0]
 80092c2:	f7ff fd84 	bl	8008dce <__lo0bits>
 80092c6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80092ca:	b1d0      	cbz	r0, 8009302 <__d2b+0x7e>
 80092cc:	f1c0 0320 	rsb	r3, r0, #32
 80092d0:	fa02 f303 	lsl.w	r3, r2, r3
 80092d4:	430b      	orrs	r3, r1
 80092d6:	40c2      	lsrs	r2, r0
 80092d8:	6163      	str	r3, [r4, #20]
 80092da:	9201      	str	r2, [sp, #4]
 80092dc:	9b01      	ldr	r3, [sp, #4]
 80092de:	61a3      	str	r3, [r4, #24]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	bf0c      	ite	eq
 80092e4:	2201      	moveq	r2, #1
 80092e6:	2202      	movne	r2, #2
 80092e8:	6122      	str	r2, [r4, #16]
 80092ea:	b1a5      	cbz	r5, 8009316 <__d2b+0x92>
 80092ec:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80092f0:	4405      	add	r5, r0
 80092f2:	603d      	str	r5, [r7, #0]
 80092f4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80092f8:	6030      	str	r0, [r6, #0]
 80092fa:	4620      	mov	r0, r4
 80092fc:	b003      	add	sp, #12
 80092fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009302:	6161      	str	r1, [r4, #20]
 8009304:	e7ea      	b.n	80092dc <__d2b+0x58>
 8009306:	a801      	add	r0, sp, #4
 8009308:	f7ff fd61 	bl	8008dce <__lo0bits>
 800930c:	9b01      	ldr	r3, [sp, #4]
 800930e:	6163      	str	r3, [r4, #20]
 8009310:	3020      	adds	r0, #32
 8009312:	2201      	movs	r2, #1
 8009314:	e7e8      	b.n	80092e8 <__d2b+0x64>
 8009316:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800931a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800931e:	6038      	str	r0, [r7, #0]
 8009320:	6918      	ldr	r0, [r3, #16]
 8009322:	f7ff fd35 	bl	8008d90 <__hi0bits>
 8009326:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800932a:	e7e5      	b.n	80092f8 <__d2b+0x74>
 800932c:	0800ac84 	.word	0x0800ac84
 8009330:	0800ac95 	.word	0x0800ac95

08009334 <__ssputs_r>:
 8009334:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009338:	688e      	ldr	r6, [r1, #8]
 800933a:	461f      	mov	r7, r3
 800933c:	42be      	cmp	r6, r7
 800933e:	680b      	ldr	r3, [r1, #0]
 8009340:	4682      	mov	sl, r0
 8009342:	460c      	mov	r4, r1
 8009344:	4690      	mov	r8, r2
 8009346:	d82d      	bhi.n	80093a4 <__ssputs_r+0x70>
 8009348:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800934c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009350:	d026      	beq.n	80093a0 <__ssputs_r+0x6c>
 8009352:	6965      	ldr	r5, [r4, #20]
 8009354:	6909      	ldr	r1, [r1, #16]
 8009356:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800935a:	eba3 0901 	sub.w	r9, r3, r1
 800935e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009362:	1c7b      	adds	r3, r7, #1
 8009364:	444b      	add	r3, r9
 8009366:	106d      	asrs	r5, r5, #1
 8009368:	429d      	cmp	r5, r3
 800936a:	bf38      	it	cc
 800936c:	461d      	movcc	r5, r3
 800936e:	0553      	lsls	r3, r2, #21
 8009370:	d527      	bpl.n	80093c2 <__ssputs_r+0x8e>
 8009372:	4629      	mov	r1, r5
 8009374:	f7ff fbd8 	bl	8008b28 <_malloc_r>
 8009378:	4606      	mov	r6, r0
 800937a:	b360      	cbz	r0, 80093d6 <__ssputs_r+0xa2>
 800937c:	6921      	ldr	r1, [r4, #16]
 800937e:	464a      	mov	r2, r9
 8009380:	f7fe fcf5 	bl	8007d6e <memcpy>
 8009384:	89a3      	ldrh	r3, [r4, #12]
 8009386:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800938a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800938e:	81a3      	strh	r3, [r4, #12]
 8009390:	6126      	str	r6, [r4, #16]
 8009392:	6165      	str	r5, [r4, #20]
 8009394:	444e      	add	r6, r9
 8009396:	eba5 0509 	sub.w	r5, r5, r9
 800939a:	6026      	str	r6, [r4, #0]
 800939c:	60a5      	str	r5, [r4, #8]
 800939e:	463e      	mov	r6, r7
 80093a0:	42be      	cmp	r6, r7
 80093a2:	d900      	bls.n	80093a6 <__ssputs_r+0x72>
 80093a4:	463e      	mov	r6, r7
 80093a6:	6820      	ldr	r0, [r4, #0]
 80093a8:	4632      	mov	r2, r6
 80093aa:	4641      	mov	r1, r8
 80093ac:	f000 fb6a 	bl	8009a84 <memmove>
 80093b0:	68a3      	ldr	r3, [r4, #8]
 80093b2:	1b9b      	subs	r3, r3, r6
 80093b4:	60a3      	str	r3, [r4, #8]
 80093b6:	6823      	ldr	r3, [r4, #0]
 80093b8:	4433      	add	r3, r6
 80093ba:	6023      	str	r3, [r4, #0]
 80093bc:	2000      	movs	r0, #0
 80093be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093c2:	462a      	mov	r2, r5
 80093c4:	f000 fbee 	bl	8009ba4 <_realloc_r>
 80093c8:	4606      	mov	r6, r0
 80093ca:	2800      	cmp	r0, #0
 80093cc:	d1e0      	bne.n	8009390 <__ssputs_r+0x5c>
 80093ce:	6921      	ldr	r1, [r4, #16]
 80093d0:	4650      	mov	r0, sl
 80093d2:	f7ff fb35 	bl	8008a40 <_free_r>
 80093d6:	230c      	movs	r3, #12
 80093d8:	f8ca 3000 	str.w	r3, [sl]
 80093dc:	89a3      	ldrh	r3, [r4, #12]
 80093de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80093e2:	81a3      	strh	r3, [r4, #12]
 80093e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80093e8:	e7e9      	b.n	80093be <__ssputs_r+0x8a>
	...

080093ec <_svfiprintf_r>:
 80093ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f0:	4698      	mov	r8, r3
 80093f2:	898b      	ldrh	r3, [r1, #12]
 80093f4:	061b      	lsls	r3, r3, #24
 80093f6:	b09d      	sub	sp, #116	@ 0x74
 80093f8:	4607      	mov	r7, r0
 80093fa:	460d      	mov	r5, r1
 80093fc:	4614      	mov	r4, r2
 80093fe:	d510      	bpl.n	8009422 <_svfiprintf_r+0x36>
 8009400:	690b      	ldr	r3, [r1, #16]
 8009402:	b973      	cbnz	r3, 8009422 <_svfiprintf_r+0x36>
 8009404:	2140      	movs	r1, #64	@ 0x40
 8009406:	f7ff fb8f 	bl	8008b28 <_malloc_r>
 800940a:	6028      	str	r0, [r5, #0]
 800940c:	6128      	str	r0, [r5, #16]
 800940e:	b930      	cbnz	r0, 800941e <_svfiprintf_r+0x32>
 8009410:	230c      	movs	r3, #12
 8009412:	603b      	str	r3, [r7, #0]
 8009414:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009418:	b01d      	add	sp, #116	@ 0x74
 800941a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800941e:	2340      	movs	r3, #64	@ 0x40
 8009420:	616b      	str	r3, [r5, #20]
 8009422:	2300      	movs	r3, #0
 8009424:	9309      	str	r3, [sp, #36]	@ 0x24
 8009426:	2320      	movs	r3, #32
 8009428:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800942c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009430:	2330      	movs	r3, #48	@ 0x30
 8009432:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80095d0 <_svfiprintf_r+0x1e4>
 8009436:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800943a:	f04f 0901 	mov.w	r9, #1
 800943e:	4623      	mov	r3, r4
 8009440:	469a      	mov	sl, r3
 8009442:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009446:	b10a      	cbz	r2, 800944c <_svfiprintf_r+0x60>
 8009448:	2a25      	cmp	r2, #37	@ 0x25
 800944a:	d1f9      	bne.n	8009440 <_svfiprintf_r+0x54>
 800944c:	ebba 0b04 	subs.w	fp, sl, r4
 8009450:	d00b      	beq.n	800946a <_svfiprintf_r+0x7e>
 8009452:	465b      	mov	r3, fp
 8009454:	4622      	mov	r2, r4
 8009456:	4629      	mov	r1, r5
 8009458:	4638      	mov	r0, r7
 800945a:	f7ff ff6b 	bl	8009334 <__ssputs_r>
 800945e:	3001      	adds	r0, #1
 8009460:	f000 80a7 	beq.w	80095b2 <_svfiprintf_r+0x1c6>
 8009464:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009466:	445a      	add	r2, fp
 8009468:	9209      	str	r2, [sp, #36]	@ 0x24
 800946a:	f89a 3000 	ldrb.w	r3, [sl]
 800946e:	2b00      	cmp	r3, #0
 8009470:	f000 809f 	beq.w	80095b2 <_svfiprintf_r+0x1c6>
 8009474:	2300      	movs	r3, #0
 8009476:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800947a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800947e:	f10a 0a01 	add.w	sl, sl, #1
 8009482:	9304      	str	r3, [sp, #16]
 8009484:	9307      	str	r3, [sp, #28]
 8009486:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800948a:	931a      	str	r3, [sp, #104]	@ 0x68
 800948c:	4654      	mov	r4, sl
 800948e:	2205      	movs	r2, #5
 8009490:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009494:	484e      	ldr	r0, [pc, #312]	@ (80095d0 <_svfiprintf_r+0x1e4>)
 8009496:	f7f6 fea3 	bl	80001e0 <memchr>
 800949a:	9a04      	ldr	r2, [sp, #16]
 800949c:	b9d8      	cbnz	r0, 80094d6 <_svfiprintf_r+0xea>
 800949e:	06d0      	lsls	r0, r2, #27
 80094a0:	bf44      	itt	mi
 80094a2:	2320      	movmi	r3, #32
 80094a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094a8:	0711      	lsls	r1, r2, #28
 80094aa:	bf44      	itt	mi
 80094ac:	232b      	movmi	r3, #43	@ 0x2b
 80094ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80094b2:	f89a 3000 	ldrb.w	r3, [sl]
 80094b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80094b8:	d015      	beq.n	80094e6 <_svfiprintf_r+0xfa>
 80094ba:	9a07      	ldr	r2, [sp, #28]
 80094bc:	4654      	mov	r4, sl
 80094be:	2000      	movs	r0, #0
 80094c0:	f04f 0c0a 	mov.w	ip, #10
 80094c4:	4621      	mov	r1, r4
 80094c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80094ca:	3b30      	subs	r3, #48	@ 0x30
 80094cc:	2b09      	cmp	r3, #9
 80094ce:	d94b      	bls.n	8009568 <_svfiprintf_r+0x17c>
 80094d0:	b1b0      	cbz	r0, 8009500 <_svfiprintf_r+0x114>
 80094d2:	9207      	str	r2, [sp, #28]
 80094d4:	e014      	b.n	8009500 <_svfiprintf_r+0x114>
 80094d6:	eba0 0308 	sub.w	r3, r0, r8
 80094da:	fa09 f303 	lsl.w	r3, r9, r3
 80094de:	4313      	orrs	r3, r2
 80094e0:	9304      	str	r3, [sp, #16]
 80094e2:	46a2      	mov	sl, r4
 80094e4:	e7d2      	b.n	800948c <_svfiprintf_r+0xa0>
 80094e6:	9b03      	ldr	r3, [sp, #12]
 80094e8:	1d19      	adds	r1, r3, #4
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	9103      	str	r1, [sp, #12]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	bfbb      	ittet	lt
 80094f2:	425b      	neglt	r3, r3
 80094f4:	f042 0202 	orrlt.w	r2, r2, #2
 80094f8:	9307      	strge	r3, [sp, #28]
 80094fa:	9307      	strlt	r3, [sp, #28]
 80094fc:	bfb8      	it	lt
 80094fe:	9204      	strlt	r2, [sp, #16]
 8009500:	7823      	ldrb	r3, [r4, #0]
 8009502:	2b2e      	cmp	r3, #46	@ 0x2e
 8009504:	d10a      	bne.n	800951c <_svfiprintf_r+0x130>
 8009506:	7863      	ldrb	r3, [r4, #1]
 8009508:	2b2a      	cmp	r3, #42	@ 0x2a
 800950a:	d132      	bne.n	8009572 <_svfiprintf_r+0x186>
 800950c:	9b03      	ldr	r3, [sp, #12]
 800950e:	1d1a      	adds	r2, r3, #4
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	9203      	str	r2, [sp, #12]
 8009514:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009518:	3402      	adds	r4, #2
 800951a:	9305      	str	r3, [sp, #20]
 800951c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80095e0 <_svfiprintf_r+0x1f4>
 8009520:	7821      	ldrb	r1, [r4, #0]
 8009522:	2203      	movs	r2, #3
 8009524:	4650      	mov	r0, sl
 8009526:	f7f6 fe5b 	bl	80001e0 <memchr>
 800952a:	b138      	cbz	r0, 800953c <_svfiprintf_r+0x150>
 800952c:	9b04      	ldr	r3, [sp, #16]
 800952e:	eba0 000a 	sub.w	r0, r0, sl
 8009532:	2240      	movs	r2, #64	@ 0x40
 8009534:	4082      	lsls	r2, r0
 8009536:	4313      	orrs	r3, r2
 8009538:	3401      	adds	r4, #1
 800953a:	9304      	str	r3, [sp, #16]
 800953c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009540:	4824      	ldr	r0, [pc, #144]	@ (80095d4 <_svfiprintf_r+0x1e8>)
 8009542:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009546:	2206      	movs	r2, #6
 8009548:	f7f6 fe4a 	bl	80001e0 <memchr>
 800954c:	2800      	cmp	r0, #0
 800954e:	d036      	beq.n	80095be <_svfiprintf_r+0x1d2>
 8009550:	4b21      	ldr	r3, [pc, #132]	@ (80095d8 <_svfiprintf_r+0x1ec>)
 8009552:	bb1b      	cbnz	r3, 800959c <_svfiprintf_r+0x1b0>
 8009554:	9b03      	ldr	r3, [sp, #12]
 8009556:	3307      	adds	r3, #7
 8009558:	f023 0307 	bic.w	r3, r3, #7
 800955c:	3308      	adds	r3, #8
 800955e:	9303      	str	r3, [sp, #12]
 8009560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009562:	4433      	add	r3, r6
 8009564:	9309      	str	r3, [sp, #36]	@ 0x24
 8009566:	e76a      	b.n	800943e <_svfiprintf_r+0x52>
 8009568:	fb0c 3202 	mla	r2, ip, r2, r3
 800956c:	460c      	mov	r4, r1
 800956e:	2001      	movs	r0, #1
 8009570:	e7a8      	b.n	80094c4 <_svfiprintf_r+0xd8>
 8009572:	2300      	movs	r3, #0
 8009574:	3401      	adds	r4, #1
 8009576:	9305      	str	r3, [sp, #20]
 8009578:	4619      	mov	r1, r3
 800957a:	f04f 0c0a 	mov.w	ip, #10
 800957e:	4620      	mov	r0, r4
 8009580:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009584:	3a30      	subs	r2, #48	@ 0x30
 8009586:	2a09      	cmp	r2, #9
 8009588:	d903      	bls.n	8009592 <_svfiprintf_r+0x1a6>
 800958a:	2b00      	cmp	r3, #0
 800958c:	d0c6      	beq.n	800951c <_svfiprintf_r+0x130>
 800958e:	9105      	str	r1, [sp, #20]
 8009590:	e7c4      	b.n	800951c <_svfiprintf_r+0x130>
 8009592:	fb0c 2101 	mla	r1, ip, r1, r2
 8009596:	4604      	mov	r4, r0
 8009598:	2301      	movs	r3, #1
 800959a:	e7f0      	b.n	800957e <_svfiprintf_r+0x192>
 800959c:	ab03      	add	r3, sp, #12
 800959e:	9300      	str	r3, [sp, #0]
 80095a0:	462a      	mov	r2, r5
 80095a2:	4b0e      	ldr	r3, [pc, #56]	@ (80095dc <_svfiprintf_r+0x1f0>)
 80095a4:	a904      	add	r1, sp, #16
 80095a6:	4638      	mov	r0, r7
 80095a8:	f7fd fd6c 	bl	8007084 <_printf_float>
 80095ac:	1c42      	adds	r2, r0, #1
 80095ae:	4606      	mov	r6, r0
 80095b0:	d1d6      	bne.n	8009560 <_svfiprintf_r+0x174>
 80095b2:	89ab      	ldrh	r3, [r5, #12]
 80095b4:	065b      	lsls	r3, r3, #25
 80095b6:	f53f af2d 	bmi.w	8009414 <_svfiprintf_r+0x28>
 80095ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80095bc:	e72c      	b.n	8009418 <_svfiprintf_r+0x2c>
 80095be:	ab03      	add	r3, sp, #12
 80095c0:	9300      	str	r3, [sp, #0]
 80095c2:	462a      	mov	r2, r5
 80095c4:	4b05      	ldr	r3, [pc, #20]	@ (80095dc <_svfiprintf_r+0x1f0>)
 80095c6:	a904      	add	r1, sp, #16
 80095c8:	4638      	mov	r0, r7
 80095ca:	f7fd fff3 	bl	80075b4 <_printf_i>
 80095ce:	e7ed      	b.n	80095ac <_svfiprintf_r+0x1c0>
 80095d0:	0800acee 	.word	0x0800acee
 80095d4:	0800acf8 	.word	0x0800acf8
 80095d8:	08007085 	.word	0x08007085
 80095dc:	08009335 	.word	0x08009335
 80095e0:	0800acf4 	.word	0x0800acf4

080095e4 <__sfputc_r>:
 80095e4:	6893      	ldr	r3, [r2, #8]
 80095e6:	3b01      	subs	r3, #1
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	b410      	push	{r4}
 80095ec:	6093      	str	r3, [r2, #8]
 80095ee:	da08      	bge.n	8009602 <__sfputc_r+0x1e>
 80095f0:	6994      	ldr	r4, [r2, #24]
 80095f2:	42a3      	cmp	r3, r4
 80095f4:	db01      	blt.n	80095fa <__sfputc_r+0x16>
 80095f6:	290a      	cmp	r1, #10
 80095f8:	d103      	bne.n	8009602 <__sfputc_r+0x1e>
 80095fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80095fe:	f7fe baa2 	b.w	8007b46 <__swbuf_r>
 8009602:	6813      	ldr	r3, [r2, #0]
 8009604:	1c58      	adds	r0, r3, #1
 8009606:	6010      	str	r0, [r2, #0]
 8009608:	7019      	strb	r1, [r3, #0]
 800960a:	4608      	mov	r0, r1
 800960c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009610:	4770      	bx	lr

08009612 <__sfputs_r>:
 8009612:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009614:	4606      	mov	r6, r0
 8009616:	460f      	mov	r7, r1
 8009618:	4614      	mov	r4, r2
 800961a:	18d5      	adds	r5, r2, r3
 800961c:	42ac      	cmp	r4, r5
 800961e:	d101      	bne.n	8009624 <__sfputs_r+0x12>
 8009620:	2000      	movs	r0, #0
 8009622:	e007      	b.n	8009634 <__sfputs_r+0x22>
 8009624:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009628:	463a      	mov	r2, r7
 800962a:	4630      	mov	r0, r6
 800962c:	f7ff ffda 	bl	80095e4 <__sfputc_r>
 8009630:	1c43      	adds	r3, r0, #1
 8009632:	d1f3      	bne.n	800961c <__sfputs_r+0xa>
 8009634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009638 <_vfiprintf_r>:
 8009638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800963c:	460d      	mov	r5, r1
 800963e:	b09d      	sub	sp, #116	@ 0x74
 8009640:	4614      	mov	r4, r2
 8009642:	4698      	mov	r8, r3
 8009644:	4606      	mov	r6, r0
 8009646:	b118      	cbz	r0, 8009650 <_vfiprintf_r+0x18>
 8009648:	6a03      	ldr	r3, [r0, #32]
 800964a:	b90b      	cbnz	r3, 8009650 <_vfiprintf_r+0x18>
 800964c:	f7fe f95c 	bl	8007908 <__sinit>
 8009650:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009652:	07d9      	lsls	r1, r3, #31
 8009654:	d405      	bmi.n	8009662 <_vfiprintf_r+0x2a>
 8009656:	89ab      	ldrh	r3, [r5, #12]
 8009658:	059a      	lsls	r2, r3, #22
 800965a:	d402      	bmi.n	8009662 <_vfiprintf_r+0x2a>
 800965c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800965e:	f7fe fb84 	bl	8007d6a <__retarget_lock_acquire_recursive>
 8009662:	89ab      	ldrh	r3, [r5, #12]
 8009664:	071b      	lsls	r3, r3, #28
 8009666:	d501      	bpl.n	800966c <_vfiprintf_r+0x34>
 8009668:	692b      	ldr	r3, [r5, #16]
 800966a:	b99b      	cbnz	r3, 8009694 <_vfiprintf_r+0x5c>
 800966c:	4629      	mov	r1, r5
 800966e:	4630      	mov	r0, r6
 8009670:	f7fe faa8 	bl	8007bc4 <__swsetup_r>
 8009674:	b170      	cbz	r0, 8009694 <_vfiprintf_r+0x5c>
 8009676:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009678:	07dc      	lsls	r4, r3, #31
 800967a:	d504      	bpl.n	8009686 <_vfiprintf_r+0x4e>
 800967c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009680:	b01d      	add	sp, #116	@ 0x74
 8009682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009686:	89ab      	ldrh	r3, [r5, #12]
 8009688:	0598      	lsls	r0, r3, #22
 800968a:	d4f7      	bmi.n	800967c <_vfiprintf_r+0x44>
 800968c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800968e:	f7fe fb6d 	bl	8007d6c <__retarget_lock_release_recursive>
 8009692:	e7f3      	b.n	800967c <_vfiprintf_r+0x44>
 8009694:	2300      	movs	r3, #0
 8009696:	9309      	str	r3, [sp, #36]	@ 0x24
 8009698:	2320      	movs	r3, #32
 800969a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800969e:	f8cd 800c 	str.w	r8, [sp, #12]
 80096a2:	2330      	movs	r3, #48	@ 0x30
 80096a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009854 <_vfiprintf_r+0x21c>
 80096a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80096ac:	f04f 0901 	mov.w	r9, #1
 80096b0:	4623      	mov	r3, r4
 80096b2:	469a      	mov	sl, r3
 80096b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096b8:	b10a      	cbz	r2, 80096be <_vfiprintf_r+0x86>
 80096ba:	2a25      	cmp	r2, #37	@ 0x25
 80096bc:	d1f9      	bne.n	80096b2 <_vfiprintf_r+0x7a>
 80096be:	ebba 0b04 	subs.w	fp, sl, r4
 80096c2:	d00b      	beq.n	80096dc <_vfiprintf_r+0xa4>
 80096c4:	465b      	mov	r3, fp
 80096c6:	4622      	mov	r2, r4
 80096c8:	4629      	mov	r1, r5
 80096ca:	4630      	mov	r0, r6
 80096cc:	f7ff ffa1 	bl	8009612 <__sfputs_r>
 80096d0:	3001      	adds	r0, #1
 80096d2:	f000 80a7 	beq.w	8009824 <_vfiprintf_r+0x1ec>
 80096d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80096d8:	445a      	add	r2, fp
 80096da:	9209      	str	r2, [sp, #36]	@ 0x24
 80096dc:	f89a 3000 	ldrb.w	r3, [sl]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	f000 809f 	beq.w	8009824 <_vfiprintf_r+0x1ec>
 80096e6:	2300      	movs	r3, #0
 80096e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80096ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096f0:	f10a 0a01 	add.w	sl, sl, #1
 80096f4:	9304      	str	r3, [sp, #16]
 80096f6:	9307      	str	r3, [sp, #28]
 80096f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80096fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80096fe:	4654      	mov	r4, sl
 8009700:	2205      	movs	r2, #5
 8009702:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009706:	4853      	ldr	r0, [pc, #332]	@ (8009854 <_vfiprintf_r+0x21c>)
 8009708:	f7f6 fd6a 	bl	80001e0 <memchr>
 800970c:	9a04      	ldr	r2, [sp, #16]
 800970e:	b9d8      	cbnz	r0, 8009748 <_vfiprintf_r+0x110>
 8009710:	06d1      	lsls	r1, r2, #27
 8009712:	bf44      	itt	mi
 8009714:	2320      	movmi	r3, #32
 8009716:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800971a:	0713      	lsls	r3, r2, #28
 800971c:	bf44      	itt	mi
 800971e:	232b      	movmi	r3, #43	@ 0x2b
 8009720:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009724:	f89a 3000 	ldrb.w	r3, [sl]
 8009728:	2b2a      	cmp	r3, #42	@ 0x2a
 800972a:	d015      	beq.n	8009758 <_vfiprintf_r+0x120>
 800972c:	9a07      	ldr	r2, [sp, #28]
 800972e:	4654      	mov	r4, sl
 8009730:	2000      	movs	r0, #0
 8009732:	f04f 0c0a 	mov.w	ip, #10
 8009736:	4621      	mov	r1, r4
 8009738:	f811 3b01 	ldrb.w	r3, [r1], #1
 800973c:	3b30      	subs	r3, #48	@ 0x30
 800973e:	2b09      	cmp	r3, #9
 8009740:	d94b      	bls.n	80097da <_vfiprintf_r+0x1a2>
 8009742:	b1b0      	cbz	r0, 8009772 <_vfiprintf_r+0x13a>
 8009744:	9207      	str	r2, [sp, #28]
 8009746:	e014      	b.n	8009772 <_vfiprintf_r+0x13a>
 8009748:	eba0 0308 	sub.w	r3, r0, r8
 800974c:	fa09 f303 	lsl.w	r3, r9, r3
 8009750:	4313      	orrs	r3, r2
 8009752:	9304      	str	r3, [sp, #16]
 8009754:	46a2      	mov	sl, r4
 8009756:	e7d2      	b.n	80096fe <_vfiprintf_r+0xc6>
 8009758:	9b03      	ldr	r3, [sp, #12]
 800975a:	1d19      	adds	r1, r3, #4
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	9103      	str	r1, [sp, #12]
 8009760:	2b00      	cmp	r3, #0
 8009762:	bfbb      	ittet	lt
 8009764:	425b      	neglt	r3, r3
 8009766:	f042 0202 	orrlt.w	r2, r2, #2
 800976a:	9307      	strge	r3, [sp, #28]
 800976c:	9307      	strlt	r3, [sp, #28]
 800976e:	bfb8      	it	lt
 8009770:	9204      	strlt	r2, [sp, #16]
 8009772:	7823      	ldrb	r3, [r4, #0]
 8009774:	2b2e      	cmp	r3, #46	@ 0x2e
 8009776:	d10a      	bne.n	800978e <_vfiprintf_r+0x156>
 8009778:	7863      	ldrb	r3, [r4, #1]
 800977a:	2b2a      	cmp	r3, #42	@ 0x2a
 800977c:	d132      	bne.n	80097e4 <_vfiprintf_r+0x1ac>
 800977e:	9b03      	ldr	r3, [sp, #12]
 8009780:	1d1a      	adds	r2, r3, #4
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	9203      	str	r2, [sp, #12]
 8009786:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800978a:	3402      	adds	r4, #2
 800978c:	9305      	str	r3, [sp, #20]
 800978e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009864 <_vfiprintf_r+0x22c>
 8009792:	7821      	ldrb	r1, [r4, #0]
 8009794:	2203      	movs	r2, #3
 8009796:	4650      	mov	r0, sl
 8009798:	f7f6 fd22 	bl	80001e0 <memchr>
 800979c:	b138      	cbz	r0, 80097ae <_vfiprintf_r+0x176>
 800979e:	9b04      	ldr	r3, [sp, #16]
 80097a0:	eba0 000a 	sub.w	r0, r0, sl
 80097a4:	2240      	movs	r2, #64	@ 0x40
 80097a6:	4082      	lsls	r2, r0
 80097a8:	4313      	orrs	r3, r2
 80097aa:	3401      	adds	r4, #1
 80097ac:	9304      	str	r3, [sp, #16]
 80097ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097b2:	4829      	ldr	r0, [pc, #164]	@ (8009858 <_vfiprintf_r+0x220>)
 80097b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80097b8:	2206      	movs	r2, #6
 80097ba:	f7f6 fd11 	bl	80001e0 <memchr>
 80097be:	2800      	cmp	r0, #0
 80097c0:	d03f      	beq.n	8009842 <_vfiprintf_r+0x20a>
 80097c2:	4b26      	ldr	r3, [pc, #152]	@ (800985c <_vfiprintf_r+0x224>)
 80097c4:	bb1b      	cbnz	r3, 800980e <_vfiprintf_r+0x1d6>
 80097c6:	9b03      	ldr	r3, [sp, #12]
 80097c8:	3307      	adds	r3, #7
 80097ca:	f023 0307 	bic.w	r3, r3, #7
 80097ce:	3308      	adds	r3, #8
 80097d0:	9303      	str	r3, [sp, #12]
 80097d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097d4:	443b      	add	r3, r7
 80097d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80097d8:	e76a      	b.n	80096b0 <_vfiprintf_r+0x78>
 80097da:	fb0c 3202 	mla	r2, ip, r2, r3
 80097de:	460c      	mov	r4, r1
 80097e0:	2001      	movs	r0, #1
 80097e2:	e7a8      	b.n	8009736 <_vfiprintf_r+0xfe>
 80097e4:	2300      	movs	r3, #0
 80097e6:	3401      	adds	r4, #1
 80097e8:	9305      	str	r3, [sp, #20]
 80097ea:	4619      	mov	r1, r3
 80097ec:	f04f 0c0a 	mov.w	ip, #10
 80097f0:	4620      	mov	r0, r4
 80097f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097f6:	3a30      	subs	r2, #48	@ 0x30
 80097f8:	2a09      	cmp	r2, #9
 80097fa:	d903      	bls.n	8009804 <_vfiprintf_r+0x1cc>
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d0c6      	beq.n	800978e <_vfiprintf_r+0x156>
 8009800:	9105      	str	r1, [sp, #20]
 8009802:	e7c4      	b.n	800978e <_vfiprintf_r+0x156>
 8009804:	fb0c 2101 	mla	r1, ip, r1, r2
 8009808:	4604      	mov	r4, r0
 800980a:	2301      	movs	r3, #1
 800980c:	e7f0      	b.n	80097f0 <_vfiprintf_r+0x1b8>
 800980e:	ab03      	add	r3, sp, #12
 8009810:	9300      	str	r3, [sp, #0]
 8009812:	462a      	mov	r2, r5
 8009814:	4b12      	ldr	r3, [pc, #72]	@ (8009860 <_vfiprintf_r+0x228>)
 8009816:	a904      	add	r1, sp, #16
 8009818:	4630      	mov	r0, r6
 800981a:	f7fd fc33 	bl	8007084 <_printf_float>
 800981e:	4607      	mov	r7, r0
 8009820:	1c78      	adds	r0, r7, #1
 8009822:	d1d6      	bne.n	80097d2 <_vfiprintf_r+0x19a>
 8009824:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009826:	07d9      	lsls	r1, r3, #31
 8009828:	d405      	bmi.n	8009836 <_vfiprintf_r+0x1fe>
 800982a:	89ab      	ldrh	r3, [r5, #12]
 800982c:	059a      	lsls	r2, r3, #22
 800982e:	d402      	bmi.n	8009836 <_vfiprintf_r+0x1fe>
 8009830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009832:	f7fe fa9b 	bl	8007d6c <__retarget_lock_release_recursive>
 8009836:	89ab      	ldrh	r3, [r5, #12]
 8009838:	065b      	lsls	r3, r3, #25
 800983a:	f53f af1f 	bmi.w	800967c <_vfiprintf_r+0x44>
 800983e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009840:	e71e      	b.n	8009680 <_vfiprintf_r+0x48>
 8009842:	ab03      	add	r3, sp, #12
 8009844:	9300      	str	r3, [sp, #0]
 8009846:	462a      	mov	r2, r5
 8009848:	4b05      	ldr	r3, [pc, #20]	@ (8009860 <_vfiprintf_r+0x228>)
 800984a:	a904      	add	r1, sp, #16
 800984c:	4630      	mov	r0, r6
 800984e:	f7fd feb1 	bl	80075b4 <_printf_i>
 8009852:	e7e4      	b.n	800981e <_vfiprintf_r+0x1e6>
 8009854:	0800acee 	.word	0x0800acee
 8009858:	0800acf8 	.word	0x0800acf8
 800985c:	08007085 	.word	0x08007085
 8009860:	08009613 	.word	0x08009613
 8009864:	0800acf4 	.word	0x0800acf4

08009868 <__sflush_r>:
 8009868:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800986c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009870:	0716      	lsls	r6, r2, #28
 8009872:	4605      	mov	r5, r0
 8009874:	460c      	mov	r4, r1
 8009876:	d454      	bmi.n	8009922 <__sflush_r+0xba>
 8009878:	684b      	ldr	r3, [r1, #4]
 800987a:	2b00      	cmp	r3, #0
 800987c:	dc02      	bgt.n	8009884 <__sflush_r+0x1c>
 800987e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009880:	2b00      	cmp	r3, #0
 8009882:	dd48      	ble.n	8009916 <__sflush_r+0xae>
 8009884:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009886:	2e00      	cmp	r6, #0
 8009888:	d045      	beq.n	8009916 <__sflush_r+0xae>
 800988a:	2300      	movs	r3, #0
 800988c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009890:	682f      	ldr	r7, [r5, #0]
 8009892:	6a21      	ldr	r1, [r4, #32]
 8009894:	602b      	str	r3, [r5, #0]
 8009896:	d030      	beq.n	80098fa <__sflush_r+0x92>
 8009898:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800989a:	89a3      	ldrh	r3, [r4, #12]
 800989c:	0759      	lsls	r1, r3, #29
 800989e:	d505      	bpl.n	80098ac <__sflush_r+0x44>
 80098a0:	6863      	ldr	r3, [r4, #4]
 80098a2:	1ad2      	subs	r2, r2, r3
 80098a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80098a6:	b10b      	cbz	r3, 80098ac <__sflush_r+0x44>
 80098a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80098aa:	1ad2      	subs	r2, r2, r3
 80098ac:	2300      	movs	r3, #0
 80098ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80098b0:	6a21      	ldr	r1, [r4, #32]
 80098b2:	4628      	mov	r0, r5
 80098b4:	47b0      	blx	r6
 80098b6:	1c43      	adds	r3, r0, #1
 80098b8:	89a3      	ldrh	r3, [r4, #12]
 80098ba:	d106      	bne.n	80098ca <__sflush_r+0x62>
 80098bc:	6829      	ldr	r1, [r5, #0]
 80098be:	291d      	cmp	r1, #29
 80098c0:	d82b      	bhi.n	800991a <__sflush_r+0xb2>
 80098c2:	4a2a      	ldr	r2, [pc, #168]	@ (800996c <__sflush_r+0x104>)
 80098c4:	40ca      	lsrs	r2, r1
 80098c6:	07d6      	lsls	r6, r2, #31
 80098c8:	d527      	bpl.n	800991a <__sflush_r+0xb2>
 80098ca:	2200      	movs	r2, #0
 80098cc:	6062      	str	r2, [r4, #4]
 80098ce:	04d9      	lsls	r1, r3, #19
 80098d0:	6922      	ldr	r2, [r4, #16]
 80098d2:	6022      	str	r2, [r4, #0]
 80098d4:	d504      	bpl.n	80098e0 <__sflush_r+0x78>
 80098d6:	1c42      	adds	r2, r0, #1
 80098d8:	d101      	bne.n	80098de <__sflush_r+0x76>
 80098da:	682b      	ldr	r3, [r5, #0]
 80098dc:	b903      	cbnz	r3, 80098e0 <__sflush_r+0x78>
 80098de:	6560      	str	r0, [r4, #84]	@ 0x54
 80098e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098e2:	602f      	str	r7, [r5, #0]
 80098e4:	b1b9      	cbz	r1, 8009916 <__sflush_r+0xae>
 80098e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098ea:	4299      	cmp	r1, r3
 80098ec:	d002      	beq.n	80098f4 <__sflush_r+0x8c>
 80098ee:	4628      	mov	r0, r5
 80098f0:	f7ff f8a6 	bl	8008a40 <_free_r>
 80098f4:	2300      	movs	r3, #0
 80098f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80098f8:	e00d      	b.n	8009916 <__sflush_r+0xae>
 80098fa:	2301      	movs	r3, #1
 80098fc:	4628      	mov	r0, r5
 80098fe:	47b0      	blx	r6
 8009900:	4602      	mov	r2, r0
 8009902:	1c50      	adds	r0, r2, #1
 8009904:	d1c9      	bne.n	800989a <__sflush_r+0x32>
 8009906:	682b      	ldr	r3, [r5, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d0c6      	beq.n	800989a <__sflush_r+0x32>
 800990c:	2b1d      	cmp	r3, #29
 800990e:	d001      	beq.n	8009914 <__sflush_r+0xac>
 8009910:	2b16      	cmp	r3, #22
 8009912:	d11e      	bne.n	8009952 <__sflush_r+0xea>
 8009914:	602f      	str	r7, [r5, #0]
 8009916:	2000      	movs	r0, #0
 8009918:	e022      	b.n	8009960 <__sflush_r+0xf8>
 800991a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800991e:	b21b      	sxth	r3, r3
 8009920:	e01b      	b.n	800995a <__sflush_r+0xf2>
 8009922:	690f      	ldr	r7, [r1, #16]
 8009924:	2f00      	cmp	r7, #0
 8009926:	d0f6      	beq.n	8009916 <__sflush_r+0xae>
 8009928:	0793      	lsls	r3, r2, #30
 800992a:	680e      	ldr	r6, [r1, #0]
 800992c:	bf08      	it	eq
 800992e:	694b      	ldreq	r3, [r1, #20]
 8009930:	600f      	str	r7, [r1, #0]
 8009932:	bf18      	it	ne
 8009934:	2300      	movne	r3, #0
 8009936:	eba6 0807 	sub.w	r8, r6, r7
 800993a:	608b      	str	r3, [r1, #8]
 800993c:	f1b8 0f00 	cmp.w	r8, #0
 8009940:	dde9      	ble.n	8009916 <__sflush_r+0xae>
 8009942:	6a21      	ldr	r1, [r4, #32]
 8009944:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009946:	4643      	mov	r3, r8
 8009948:	463a      	mov	r2, r7
 800994a:	4628      	mov	r0, r5
 800994c:	47b0      	blx	r6
 800994e:	2800      	cmp	r0, #0
 8009950:	dc08      	bgt.n	8009964 <__sflush_r+0xfc>
 8009952:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009956:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800995a:	81a3      	strh	r3, [r4, #12]
 800995c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009964:	4407      	add	r7, r0
 8009966:	eba8 0800 	sub.w	r8, r8, r0
 800996a:	e7e7      	b.n	800993c <__sflush_r+0xd4>
 800996c:	20400001 	.word	0x20400001

08009970 <_fflush_r>:
 8009970:	b538      	push	{r3, r4, r5, lr}
 8009972:	690b      	ldr	r3, [r1, #16]
 8009974:	4605      	mov	r5, r0
 8009976:	460c      	mov	r4, r1
 8009978:	b913      	cbnz	r3, 8009980 <_fflush_r+0x10>
 800997a:	2500      	movs	r5, #0
 800997c:	4628      	mov	r0, r5
 800997e:	bd38      	pop	{r3, r4, r5, pc}
 8009980:	b118      	cbz	r0, 800998a <_fflush_r+0x1a>
 8009982:	6a03      	ldr	r3, [r0, #32]
 8009984:	b90b      	cbnz	r3, 800998a <_fflush_r+0x1a>
 8009986:	f7fd ffbf 	bl	8007908 <__sinit>
 800998a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d0f3      	beq.n	800997a <_fflush_r+0xa>
 8009992:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009994:	07d0      	lsls	r0, r2, #31
 8009996:	d404      	bmi.n	80099a2 <_fflush_r+0x32>
 8009998:	0599      	lsls	r1, r3, #22
 800999a:	d402      	bmi.n	80099a2 <_fflush_r+0x32>
 800999c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800999e:	f7fe f9e4 	bl	8007d6a <__retarget_lock_acquire_recursive>
 80099a2:	4628      	mov	r0, r5
 80099a4:	4621      	mov	r1, r4
 80099a6:	f7ff ff5f 	bl	8009868 <__sflush_r>
 80099aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80099ac:	07da      	lsls	r2, r3, #31
 80099ae:	4605      	mov	r5, r0
 80099b0:	d4e4      	bmi.n	800997c <_fflush_r+0xc>
 80099b2:	89a3      	ldrh	r3, [r4, #12]
 80099b4:	059b      	lsls	r3, r3, #22
 80099b6:	d4e1      	bmi.n	800997c <_fflush_r+0xc>
 80099b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80099ba:	f7fe f9d7 	bl	8007d6c <__retarget_lock_release_recursive>
 80099be:	e7dd      	b.n	800997c <_fflush_r+0xc>

080099c0 <__swhatbuf_r>:
 80099c0:	b570      	push	{r4, r5, r6, lr}
 80099c2:	460c      	mov	r4, r1
 80099c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099c8:	2900      	cmp	r1, #0
 80099ca:	b096      	sub	sp, #88	@ 0x58
 80099cc:	4615      	mov	r5, r2
 80099ce:	461e      	mov	r6, r3
 80099d0:	da0d      	bge.n	80099ee <__swhatbuf_r+0x2e>
 80099d2:	89a3      	ldrh	r3, [r4, #12]
 80099d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80099d8:	f04f 0100 	mov.w	r1, #0
 80099dc:	bf14      	ite	ne
 80099de:	2340      	movne	r3, #64	@ 0x40
 80099e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80099e4:	2000      	movs	r0, #0
 80099e6:	6031      	str	r1, [r6, #0]
 80099e8:	602b      	str	r3, [r5, #0]
 80099ea:	b016      	add	sp, #88	@ 0x58
 80099ec:	bd70      	pop	{r4, r5, r6, pc}
 80099ee:	466a      	mov	r2, sp
 80099f0:	f000 f862 	bl	8009ab8 <_fstat_r>
 80099f4:	2800      	cmp	r0, #0
 80099f6:	dbec      	blt.n	80099d2 <__swhatbuf_r+0x12>
 80099f8:	9901      	ldr	r1, [sp, #4]
 80099fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80099fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009a02:	4259      	negs	r1, r3
 8009a04:	4159      	adcs	r1, r3
 8009a06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009a0a:	e7eb      	b.n	80099e4 <__swhatbuf_r+0x24>

08009a0c <__smakebuf_r>:
 8009a0c:	898b      	ldrh	r3, [r1, #12]
 8009a0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009a10:	079d      	lsls	r5, r3, #30
 8009a12:	4606      	mov	r6, r0
 8009a14:	460c      	mov	r4, r1
 8009a16:	d507      	bpl.n	8009a28 <__smakebuf_r+0x1c>
 8009a18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009a1c:	6023      	str	r3, [r4, #0]
 8009a1e:	6123      	str	r3, [r4, #16]
 8009a20:	2301      	movs	r3, #1
 8009a22:	6163      	str	r3, [r4, #20]
 8009a24:	b003      	add	sp, #12
 8009a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009a28:	ab01      	add	r3, sp, #4
 8009a2a:	466a      	mov	r2, sp
 8009a2c:	f7ff ffc8 	bl	80099c0 <__swhatbuf_r>
 8009a30:	9f00      	ldr	r7, [sp, #0]
 8009a32:	4605      	mov	r5, r0
 8009a34:	4639      	mov	r1, r7
 8009a36:	4630      	mov	r0, r6
 8009a38:	f7ff f876 	bl	8008b28 <_malloc_r>
 8009a3c:	b948      	cbnz	r0, 8009a52 <__smakebuf_r+0x46>
 8009a3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a42:	059a      	lsls	r2, r3, #22
 8009a44:	d4ee      	bmi.n	8009a24 <__smakebuf_r+0x18>
 8009a46:	f023 0303 	bic.w	r3, r3, #3
 8009a4a:	f043 0302 	orr.w	r3, r3, #2
 8009a4e:	81a3      	strh	r3, [r4, #12]
 8009a50:	e7e2      	b.n	8009a18 <__smakebuf_r+0xc>
 8009a52:	89a3      	ldrh	r3, [r4, #12]
 8009a54:	6020      	str	r0, [r4, #0]
 8009a56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009a5a:	81a3      	strh	r3, [r4, #12]
 8009a5c:	9b01      	ldr	r3, [sp, #4]
 8009a5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009a62:	b15b      	cbz	r3, 8009a7c <__smakebuf_r+0x70>
 8009a64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a68:	4630      	mov	r0, r6
 8009a6a:	f000 f837 	bl	8009adc <_isatty_r>
 8009a6e:	b128      	cbz	r0, 8009a7c <__smakebuf_r+0x70>
 8009a70:	89a3      	ldrh	r3, [r4, #12]
 8009a72:	f023 0303 	bic.w	r3, r3, #3
 8009a76:	f043 0301 	orr.w	r3, r3, #1
 8009a7a:	81a3      	strh	r3, [r4, #12]
 8009a7c:	89a3      	ldrh	r3, [r4, #12]
 8009a7e:	431d      	orrs	r5, r3
 8009a80:	81a5      	strh	r5, [r4, #12]
 8009a82:	e7cf      	b.n	8009a24 <__smakebuf_r+0x18>

08009a84 <memmove>:
 8009a84:	4288      	cmp	r0, r1
 8009a86:	b510      	push	{r4, lr}
 8009a88:	eb01 0402 	add.w	r4, r1, r2
 8009a8c:	d902      	bls.n	8009a94 <memmove+0x10>
 8009a8e:	4284      	cmp	r4, r0
 8009a90:	4623      	mov	r3, r4
 8009a92:	d807      	bhi.n	8009aa4 <memmove+0x20>
 8009a94:	1e43      	subs	r3, r0, #1
 8009a96:	42a1      	cmp	r1, r4
 8009a98:	d008      	beq.n	8009aac <memmove+0x28>
 8009a9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009aa2:	e7f8      	b.n	8009a96 <memmove+0x12>
 8009aa4:	4402      	add	r2, r0
 8009aa6:	4601      	mov	r1, r0
 8009aa8:	428a      	cmp	r2, r1
 8009aaa:	d100      	bne.n	8009aae <memmove+0x2a>
 8009aac:	bd10      	pop	{r4, pc}
 8009aae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009ab2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ab6:	e7f7      	b.n	8009aa8 <memmove+0x24>

08009ab8 <_fstat_r>:
 8009ab8:	b538      	push	{r3, r4, r5, lr}
 8009aba:	4d07      	ldr	r5, [pc, #28]	@ (8009ad8 <_fstat_r+0x20>)
 8009abc:	2300      	movs	r3, #0
 8009abe:	4604      	mov	r4, r0
 8009ac0:	4608      	mov	r0, r1
 8009ac2:	4611      	mov	r1, r2
 8009ac4:	602b      	str	r3, [r5, #0]
 8009ac6:	f7fa f9c3 	bl	8003e50 <_fstat>
 8009aca:	1c43      	adds	r3, r0, #1
 8009acc:	d102      	bne.n	8009ad4 <_fstat_r+0x1c>
 8009ace:	682b      	ldr	r3, [r5, #0]
 8009ad0:	b103      	cbz	r3, 8009ad4 <_fstat_r+0x1c>
 8009ad2:	6023      	str	r3, [r4, #0]
 8009ad4:	bd38      	pop	{r3, r4, r5, pc}
 8009ad6:	bf00      	nop
 8009ad8:	2000089c 	.word	0x2000089c

08009adc <_isatty_r>:
 8009adc:	b538      	push	{r3, r4, r5, lr}
 8009ade:	4d06      	ldr	r5, [pc, #24]	@ (8009af8 <_isatty_r+0x1c>)
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	4604      	mov	r4, r0
 8009ae4:	4608      	mov	r0, r1
 8009ae6:	602b      	str	r3, [r5, #0]
 8009ae8:	f7fa f9c2 	bl	8003e70 <_isatty>
 8009aec:	1c43      	adds	r3, r0, #1
 8009aee:	d102      	bne.n	8009af6 <_isatty_r+0x1a>
 8009af0:	682b      	ldr	r3, [r5, #0]
 8009af2:	b103      	cbz	r3, 8009af6 <_isatty_r+0x1a>
 8009af4:	6023      	str	r3, [r4, #0]
 8009af6:	bd38      	pop	{r3, r4, r5, pc}
 8009af8:	2000089c 	.word	0x2000089c

08009afc <_sbrk_r>:
 8009afc:	b538      	push	{r3, r4, r5, lr}
 8009afe:	4d06      	ldr	r5, [pc, #24]	@ (8009b18 <_sbrk_r+0x1c>)
 8009b00:	2300      	movs	r3, #0
 8009b02:	4604      	mov	r4, r0
 8009b04:	4608      	mov	r0, r1
 8009b06:	602b      	str	r3, [r5, #0]
 8009b08:	f7fa f9ca 	bl	8003ea0 <_sbrk>
 8009b0c:	1c43      	adds	r3, r0, #1
 8009b0e:	d102      	bne.n	8009b16 <_sbrk_r+0x1a>
 8009b10:	682b      	ldr	r3, [r5, #0]
 8009b12:	b103      	cbz	r3, 8009b16 <_sbrk_r+0x1a>
 8009b14:	6023      	str	r3, [r4, #0]
 8009b16:	bd38      	pop	{r3, r4, r5, pc}
 8009b18:	2000089c 	.word	0x2000089c

08009b1c <__assert_func>:
 8009b1c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009b1e:	4614      	mov	r4, r2
 8009b20:	461a      	mov	r2, r3
 8009b22:	4b09      	ldr	r3, [pc, #36]	@ (8009b48 <__assert_func+0x2c>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	4605      	mov	r5, r0
 8009b28:	68d8      	ldr	r0, [r3, #12]
 8009b2a:	b14c      	cbz	r4, 8009b40 <__assert_func+0x24>
 8009b2c:	4b07      	ldr	r3, [pc, #28]	@ (8009b4c <__assert_func+0x30>)
 8009b2e:	9100      	str	r1, [sp, #0]
 8009b30:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009b34:	4906      	ldr	r1, [pc, #24]	@ (8009b50 <__assert_func+0x34>)
 8009b36:	462b      	mov	r3, r5
 8009b38:	f000 f870 	bl	8009c1c <fiprintf>
 8009b3c:	f000 f880 	bl	8009c40 <abort>
 8009b40:	4b04      	ldr	r3, [pc, #16]	@ (8009b54 <__assert_func+0x38>)
 8009b42:	461c      	mov	r4, r3
 8009b44:	e7f3      	b.n	8009b2e <__assert_func+0x12>
 8009b46:	bf00      	nop
 8009b48:	2000002c 	.word	0x2000002c
 8009b4c:	0800ad09 	.word	0x0800ad09
 8009b50:	0800ad16 	.word	0x0800ad16
 8009b54:	0800ad44 	.word	0x0800ad44

08009b58 <_calloc_r>:
 8009b58:	b570      	push	{r4, r5, r6, lr}
 8009b5a:	fba1 5402 	umull	r5, r4, r1, r2
 8009b5e:	b934      	cbnz	r4, 8009b6e <_calloc_r+0x16>
 8009b60:	4629      	mov	r1, r5
 8009b62:	f7fe ffe1 	bl	8008b28 <_malloc_r>
 8009b66:	4606      	mov	r6, r0
 8009b68:	b928      	cbnz	r0, 8009b76 <_calloc_r+0x1e>
 8009b6a:	4630      	mov	r0, r6
 8009b6c:	bd70      	pop	{r4, r5, r6, pc}
 8009b6e:	220c      	movs	r2, #12
 8009b70:	6002      	str	r2, [r0, #0]
 8009b72:	2600      	movs	r6, #0
 8009b74:	e7f9      	b.n	8009b6a <_calloc_r+0x12>
 8009b76:	462a      	mov	r2, r5
 8009b78:	4621      	mov	r1, r4
 8009b7a:	f7fe f879 	bl	8007c70 <memset>
 8009b7e:	e7f4      	b.n	8009b6a <_calloc_r+0x12>

08009b80 <__ascii_mbtowc>:
 8009b80:	b082      	sub	sp, #8
 8009b82:	b901      	cbnz	r1, 8009b86 <__ascii_mbtowc+0x6>
 8009b84:	a901      	add	r1, sp, #4
 8009b86:	b142      	cbz	r2, 8009b9a <__ascii_mbtowc+0x1a>
 8009b88:	b14b      	cbz	r3, 8009b9e <__ascii_mbtowc+0x1e>
 8009b8a:	7813      	ldrb	r3, [r2, #0]
 8009b8c:	600b      	str	r3, [r1, #0]
 8009b8e:	7812      	ldrb	r2, [r2, #0]
 8009b90:	1e10      	subs	r0, r2, #0
 8009b92:	bf18      	it	ne
 8009b94:	2001      	movne	r0, #1
 8009b96:	b002      	add	sp, #8
 8009b98:	4770      	bx	lr
 8009b9a:	4610      	mov	r0, r2
 8009b9c:	e7fb      	b.n	8009b96 <__ascii_mbtowc+0x16>
 8009b9e:	f06f 0001 	mvn.w	r0, #1
 8009ba2:	e7f8      	b.n	8009b96 <__ascii_mbtowc+0x16>

08009ba4 <_realloc_r>:
 8009ba4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ba8:	4607      	mov	r7, r0
 8009baa:	4614      	mov	r4, r2
 8009bac:	460d      	mov	r5, r1
 8009bae:	b921      	cbnz	r1, 8009bba <_realloc_r+0x16>
 8009bb0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009bb4:	4611      	mov	r1, r2
 8009bb6:	f7fe bfb7 	b.w	8008b28 <_malloc_r>
 8009bba:	b92a      	cbnz	r2, 8009bc8 <_realloc_r+0x24>
 8009bbc:	f7fe ff40 	bl	8008a40 <_free_r>
 8009bc0:	4625      	mov	r5, r4
 8009bc2:	4628      	mov	r0, r5
 8009bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009bc8:	f000 f841 	bl	8009c4e <_malloc_usable_size_r>
 8009bcc:	4284      	cmp	r4, r0
 8009bce:	4606      	mov	r6, r0
 8009bd0:	d802      	bhi.n	8009bd8 <_realloc_r+0x34>
 8009bd2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009bd6:	d8f4      	bhi.n	8009bc2 <_realloc_r+0x1e>
 8009bd8:	4621      	mov	r1, r4
 8009bda:	4638      	mov	r0, r7
 8009bdc:	f7fe ffa4 	bl	8008b28 <_malloc_r>
 8009be0:	4680      	mov	r8, r0
 8009be2:	b908      	cbnz	r0, 8009be8 <_realloc_r+0x44>
 8009be4:	4645      	mov	r5, r8
 8009be6:	e7ec      	b.n	8009bc2 <_realloc_r+0x1e>
 8009be8:	42b4      	cmp	r4, r6
 8009bea:	4622      	mov	r2, r4
 8009bec:	4629      	mov	r1, r5
 8009bee:	bf28      	it	cs
 8009bf0:	4632      	movcs	r2, r6
 8009bf2:	f7fe f8bc 	bl	8007d6e <memcpy>
 8009bf6:	4629      	mov	r1, r5
 8009bf8:	4638      	mov	r0, r7
 8009bfa:	f7fe ff21 	bl	8008a40 <_free_r>
 8009bfe:	e7f1      	b.n	8009be4 <_realloc_r+0x40>

08009c00 <__ascii_wctomb>:
 8009c00:	4603      	mov	r3, r0
 8009c02:	4608      	mov	r0, r1
 8009c04:	b141      	cbz	r1, 8009c18 <__ascii_wctomb+0x18>
 8009c06:	2aff      	cmp	r2, #255	@ 0xff
 8009c08:	d904      	bls.n	8009c14 <__ascii_wctomb+0x14>
 8009c0a:	228a      	movs	r2, #138	@ 0x8a
 8009c0c:	601a      	str	r2, [r3, #0]
 8009c0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c12:	4770      	bx	lr
 8009c14:	700a      	strb	r2, [r1, #0]
 8009c16:	2001      	movs	r0, #1
 8009c18:	4770      	bx	lr
	...

08009c1c <fiprintf>:
 8009c1c:	b40e      	push	{r1, r2, r3}
 8009c1e:	b503      	push	{r0, r1, lr}
 8009c20:	4601      	mov	r1, r0
 8009c22:	ab03      	add	r3, sp, #12
 8009c24:	4805      	ldr	r0, [pc, #20]	@ (8009c3c <fiprintf+0x20>)
 8009c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c2a:	6800      	ldr	r0, [r0, #0]
 8009c2c:	9301      	str	r3, [sp, #4]
 8009c2e:	f7ff fd03 	bl	8009638 <_vfiprintf_r>
 8009c32:	b002      	add	sp, #8
 8009c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8009c38:	b003      	add	sp, #12
 8009c3a:	4770      	bx	lr
 8009c3c:	2000002c 	.word	0x2000002c

08009c40 <abort>:
 8009c40:	b508      	push	{r3, lr}
 8009c42:	2006      	movs	r0, #6
 8009c44:	f000 f834 	bl	8009cb0 <raise>
 8009c48:	2001      	movs	r0, #1
 8009c4a:	f7fa f8b6 	bl	8003dba <_exit>

08009c4e <_malloc_usable_size_r>:
 8009c4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009c52:	1f18      	subs	r0, r3, #4
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	bfbc      	itt	lt
 8009c58:	580b      	ldrlt	r3, [r1, r0]
 8009c5a:	18c0      	addlt	r0, r0, r3
 8009c5c:	4770      	bx	lr

08009c5e <_raise_r>:
 8009c5e:	291f      	cmp	r1, #31
 8009c60:	b538      	push	{r3, r4, r5, lr}
 8009c62:	4605      	mov	r5, r0
 8009c64:	460c      	mov	r4, r1
 8009c66:	d904      	bls.n	8009c72 <_raise_r+0x14>
 8009c68:	2316      	movs	r3, #22
 8009c6a:	6003      	str	r3, [r0, #0]
 8009c6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009c70:	bd38      	pop	{r3, r4, r5, pc}
 8009c72:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009c74:	b112      	cbz	r2, 8009c7c <_raise_r+0x1e>
 8009c76:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009c7a:	b94b      	cbnz	r3, 8009c90 <_raise_r+0x32>
 8009c7c:	4628      	mov	r0, r5
 8009c7e:	f000 f831 	bl	8009ce4 <_getpid_r>
 8009c82:	4622      	mov	r2, r4
 8009c84:	4601      	mov	r1, r0
 8009c86:	4628      	mov	r0, r5
 8009c88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c8c:	f000 b818 	b.w	8009cc0 <_kill_r>
 8009c90:	2b01      	cmp	r3, #1
 8009c92:	d00a      	beq.n	8009caa <_raise_r+0x4c>
 8009c94:	1c59      	adds	r1, r3, #1
 8009c96:	d103      	bne.n	8009ca0 <_raise_r+0x42>
 8009c98:	2316      	movs	r3, #22
 8009c9a:	6003      	str	r3, [r0, #0]
 8009c9c:	2001      	movs	r0, #1
 8009c9e:	e7e7      	b.n	8009c70 <_raise_r+0x12>
 8009ca0:	2100      	movs	r1, #0
 8009ca2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009ca6:	4620      	mov	r0, r4
 8009ca8:	4798      	blx	r3
 8009caa:	2000      	movs	r0, #0
 8009cac:	e7e0      	b.n	8009c70 <_raise_r+0x12>
	...

08009cb0 <raise>:
 8009cb0:	4b02      	ldr	r3, [pc, #8]	@ (8009cbc <raise+0xc>)
 8009cb2:	4601      	mov	r1, r0
 8009cb4:	6818      	ldr	r0, [r3, #0]
 8009cb6:	f7ff bfd2 	b.w	8009c5e <_raise_r>
 8009cba:	bf00      	nop
 8009cbc:	2000002c 	.word	0x2000002c

08009cc0 <_kill_r>:
 8009cc0:	b538      	push	{r3, r4, r5, lr}
 8009cc2:	4d07      	ldr	r5, [pc, #28]	@ (8009ce0 <_kill_r+0x20>)
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	4604      	mov	r4, r0
 8009cc8:	4608      	mov	r0, r1
 8009cca:	4611      	mov	r1, r2
 8009ccc:	602b      	str	r3, [r5, #0]
 8009cce:	f7fa f864 	bl	8003d9a <_kill>
 8009cd2:	1c43      	adds	r3, r0, #1
 8009cd4:	d102      	bne.n	8009cdc <_kill_r+0x1c>
 8009cd6:	682b      	ldr	r3, [r5, #0]
 8009cd8:	b103      	cbz	r3, 8009cdc <_kill_r+0x1c>
 8009cda:	6023      	str	r3, [r4, #0]
 8009cdc:	bd38      	pop	{r3, r4, r5, pc}
 8009cde:	bf00      	nop
 8009ce0:	2000089c 	.word	0x2000089c

08009ce4 <_getpid_r>:
 8009ce4:	f7fa b851 	b.w	8003d8a <_getpid>

08009ce8 <_init>:
 8009ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cea:	bf00      	nop
 8009cec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cee:	bc08      	pop	{r3}
 8009cf0:	469e      	mov	lr, r3
 8009cf2:	4770      	bx	lr

08009cf4 <_fini>:
 8009cf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cf6:	bf00      	nop
 8009cf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cfa:	bc08      	pop	{r3}
 8009cfc:	469e      	mov	lr, r3
 8009cfe:	4770      	bx	lr
