// Seed: 3716259234
module module_0 (
    input wire id_0,
    output tri0 id_1
    , id_15,
    input tri1 id_2,
    input supply0 id_3,
    output tri1 id_4,
    output wand id_5,
    input supply1 id_6,
    output tri1 id_7
    , id_16,
    input tri0 id_8,
    output wor id_9,
    input supply0 id_10,
    output wire id_11,
    output wor id_12,
    input supply0 id_13
);
  always @(id_15) release id_7;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    output tri   id_2,
    input  tri0  id_3
    , id_5
);
  logic id_6 = id_1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_0,
      id_2,
      id_3,
      id_0,
      id_3,
      id_0,
      id_3,
      id_0,
      id_2,
      id_3
  );
endmodule
