/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  reg [12:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  reg [4:0] celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [16:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_46z;
  wire [41:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [15:0] celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire [9:0] celloutsig_0_81z;
  wire celloutsig_0_83z;
  wire celloutsig_0_8z;
  wire celloutsig_0_95z;
  reg [20:0] celloutsig_0_96z;
  wire celloutsig_1_0z;
  wire [23:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_95z = celloutsig_0_2z ? celloutsig_0_70z[4] : celloutsig_0_20z[3];
  assign celloutsig_1_7z = celloutsig_1_1z[17] ? celloutsig_1_1z[13] : in_data[126];
  assign celloutsig_1_15z = celloutsig_1_9z ? celloutsig_1_6z[3] : in_data[111];
  assign celloutsig_0_12z = in_data[5] ? celloutsig_0_10z : celloutsig_0_1z;
  assign celloutsig_0_27z = celloutsig_0_17z[0] ? celloutsig_0_33z : celloutsig_0_1z;
  assign celloutsig_0_1z = ~celloutsig_0_0z;
  assign celloutsig_0_0z = ~((in_data[33] | in_data[74]) & (in_data[57] | in_data[95]));
  assign celloutsig_0_3z = ~((celloutsig_0_1z | celloutsig_0_2z) & (celloutsig_0_0z | celloutsig_0_2z));
  assign celloutsig_0_13z = ~((celloutsig_0_0z | celloutsig_0_2z) & (celloutsig_0_5z | celloutsig_0_33z));
  assign celloutsig_0_83z = celloutsig_0_18z[4] | ~(celloutsig_0_50z);
  assign celloutsig_0_34z = celloutsig_0_7z ^ celloutsig_0_33z;
  assign celloutsig_0_6z = in_data[46] ^ celloutsig_0_3z;
  assign celloutsig_1_6z = { in_data[149:147], celloutsig_1_0z } + { celloutsig_1_2z[2], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_2z = celloutsig_1_1z[5:2] / { 1'h1, in_data[173:171] };
  assign celloutsig_0_23z = celloutsig_0_17z[9:7] / { 1'h1, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[170:148] == in_data[149:127];
  assign celloutsig_1_5z = { in_data[144:122], celloutsig_1_4z } == { in_data[176:156], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_10z[3:0] === { celloutsig_1_6z[2:1], celloutsig_1_12z, celloutsig_1_11z };
  assign celloutsig_0_5z = { celloutsig_0_4z[37:34], celloutsig_0_1z } && celloutsig_0_4z[14:10];
  assign celloutsig_0_7z = { in_data[91:81], celloutsig_0_3z, celloutsig_0_6z } && celloutsig_0_4z[19:7];
  assign celloutsig_0_33z = in_data[42:36] && { celloutsig_0_4z[8:4], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_0z } && { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_33z };
  assign celloutsig_1_16z = { celloutsig_1_6z, celloutsig_1_8z } && { in_data[126:120], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_14z = { in_data[63:54], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z } && { celloutsig_0_4z[26:15], celloutsig_0_11z };
  assign celloutsig_0_2z = { in_data[59:42], celloutsig_0_0z } && in_data[94:76];
  assign celloutsig_1_4z = ! { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_9z = ! celloutsig_1_1z[11:2];
  assign celloutsig_1_11z = ! { celloutsig_1_10z[13:6], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_12z = ! { celloutsig_1_10z[15:12], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_25z = ! { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_1_3z = celloutsig_1_2z[1] & ~(in_data[149]);
  assign celloutsig_0_35z = celloutsig_0_15z[13:11] * celloutsig_0_17z[10:8];
  assign celloutsig_0_17z = { celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_33z, celloutsig_0_14z } * { in_data[58:55], celloutsig_0_3z, celloutsig_0_33z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_10z };
  assign celloutsig_0_24z = celloutsig_0_22z * celloutsig_0_20z[5:1];
  assign celloutsig_0_31z = { celloutsig_0_26z[4], celloutsig_0_23z } * { celloutsig_0_22z[4:2], celloutsig_0_27z };
  assign celloutsig_0_4z = celloutsig_0_0z ? { in_data[41:1], celloutsig_0_3z } : { in_data[59:20], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_81z = celloutsig_0_25z ? { celloutsig_0_23z, celloutsig_0_46z, celloutsig_0_29z, celloutsig_0_35z } : { celloutsig_0_44z[9:1], celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_0z ? in_data[106:101] : { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_18z, 1'h0, celloutsig_1_15z, celloutsig_1_16z };
  assign celloutsig_0_20z = celloutsig_0_15z[4] ? { celloutsig_0_18z[5:2], celloutsig_0_5z, celloutsig_0_7z } : celloutsig_0_4z[7:2];
  assign celloutsig_0_44z = - { celloutsig_0_17z[9:3], celloutsig_0_24z, celloutsig_0_35z };
  assign celloutsig_0_46z = - celloutsig_0_24z[4:2];
  assign celloutsig_0_70z = - { celloutsig_0_4z[39:31], celloutsig_0_33z, celloutsig_0_31z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_1_1z = - in_data[180:157];
  assign celloutsig_1_10z = - { celloutsig_1_1z[22:0], celloutsig_1_0z };
  assign celloutsig_0_15z = - { celloutsig_0_4z[12:5], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_8z = | { celloutsig_0_4z[9], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_11z = | { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, in_data[58:56] };
  assign celloutsig_0_50z = ~^ { celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_34z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_17z[7:6], celloutsig_0_13z };
  assign celloutsig_0_18z = { celloutsig_0_16z[7:5], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_14z } <<< { celloutsig_0_15z[9:4], celloutsig_0_5z };
  assign celloutsig_1_8z = celloutsig_1_1z[14:7] >>> { celloutsig_1_1z[6:0], celloutsig_1_0z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_96z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_96z = { celloutsig_0_16z[10:2], celloutsig_0_83z, celloutsig_0_81z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_16z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_0_16z = { celloutsig_0_15z[17:8], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_22z = 5'h00;
    else if (clkin_data[32]) celloutsig_0_22z = { celloutsig_0_20z[3:0], celloutsig_0_3z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_26z = 17'h00000;
    else if (clkin_data[32]) celloutsig_0_26z = in_data[56:40];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
