
PWM_PWM_LED_ComADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000ff4  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00400ff4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000e0  20000434  00401428  00020434  2**2
                  ALLOC
  3 .stack        00003004  20000514  00401508  00020434  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002045e  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000f1bb  00000000  00000000  000204b7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001f0c  00000000  00000000  0002f672  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00003ef2  00000000  00000000  0003157e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000008a0  00000000  00000000  00035470  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000820  00000000  00000000  00035d10  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001331e  00000000  00000000  00036530  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00008d7d  00000000  00000000  0004984e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00056343  00000000  00000000  000525cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000013b8  00000000  00000000  000a8910  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	18 35 00 20 bd 09 40 00 bb 09 40 00 bb 09 40 00     .5. ..@...@...@.
  400010:	bb 09 40 00 bb 09 40 00 bb 09 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	bb 09 40 00 bb 09 40 00 00 00 00 00 bb 09 40 00     ..@...@.......@.
  40003c:	bb 09 40 00 bb 09 40 00 bb 09 40 00 bb 09 40 00     ..@...@...@...@.
  40004c:	bb 09 40 00 bb 09 40 00 bb 09 40 00 bb 09 40 00     ..@...@...@...@.
  40005c:	bb 09 40 00 bb 09 40 00 bb 09 40 00 00 00 00 00     ..@...@...@.....
  40006c:	ed 05 40 00 01 06 40 00 15 06 40 00 bb 09 40 00     ..@...@...@...@.
  40007c:	bb 09 40 00 00 00 00 00 00 00 00 00 bb 09 40 00     ..@...........@.
  40008c:	bb 09 40 00 bb 09 40 00 bb 09 40 00 bb 09 40 00     ..@...@...@...@.
  40009c:	bb 09 40 00 bb 09 40 00 bb 09 40 00 51 0c 40 00     ..@...@...@.Q.@.
  4000ac:	bb 09 40 00 bb 09 40 00 0d 0c 40 00 bb 09 40 00     ..@...@...@...@.
  4000bc:	bb 09 40 00 bb 09 40 00 bb 09 40 00 bb 09 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000434 	.word	0x20000434
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00400ff4 	.word	0x00400ff4

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00400ff4 	.word	0x00400ff4
  40012c:	20000438 	.word	0x20000438
  400130:	00400ff4 	.word	0x00400ff4
  400134:	00000000 	.word	0x00000000

00400138 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400138:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40013a:	480e      	ldr	r0, [pc, #56]	; (400174 <sysclk_init+0x3c>)
  40013c:	4b0e      	ldr	r3, [pc, #56]	; (400178 <sysclk_init+0x40>)
  40013e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400140:	213e      	movs	r1, #62	; 0x3e
  400142:	2000      	movs	r0, #0
  400144:	4b0d      	ldr	r3, [pc, #52]	; (40017c <sysclk_init+0x44>)
  400146:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400148:	4c0d      	ldr	r4, [pc, #52]	; (400180 <sysclk_init+0x48>)
  40014a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40014c:	2800      	cmp	r0, #0
  40014e:	d0fc      	beq.n	40014a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400150:	4b0c      	ldr	r3, [pc, #48]	; (400184 <sysclk_init+0x4c>)
  400152:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400154:	4a0c      	ldr	r2, [pc, #48]	; (400188 <sysclk_init+0x50>)
  400156:	4b0d      	ldr	r3, [pc, #52]	; (40018c <sysclk_init+0x54>)
  400158:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40015a:	4c0d      	ldr	r4, [pc, #52]	; (400190 <sysclk_init+0x58>)
  40015c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40015e:	2800      	cmp	r0, #0
  400160:	d0fc      	beq.n	40015c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400162:	2010      	movs	r0, #16
  400164:	4b0b      	ldr	r3, [pc, #44]	; (400194 <sysclk_init+0x5c>)
  400166:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400168:	4b0b      	ldr	r3, [pc, #44]	; (400198 <sysclk_init+0x60>)
  40016a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40016c:	4801      	ldr	r0, [pc, #4]	; (400174 <sysclk_init+0x3c>)
  40016e:	4b02      	ldr	r3, [pc, #8]	; (400178 <sysclk_init+0x40>)
  400170:	4798      	blx	r3
  400172:	bd10      	pop	{r4, pc}
  400174:	07270e00 	.word	0x07270e00
  400178:	00400b79 	.word	0x00400b79
  40017c:	0040068d 	.word	0x0040068d
  400180:	004006e1 	.word	0x004006e1
  400184:	004006f1 	.word	0x004006f1
  400188:	20133f01 	.word	0x20133f01
  40018c:	400e0400 	.word	0x400e0400
  400190:	00400701 	.word	0x00400701
  400194:	00400629 	.word	0x00400629
  400198:	00400a69 	.word	0x00400a69

0040019c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  40019c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40019e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4001a2:	4b14      	ldr	r3, [pc, #80]	; (4001f4 <board_init+0x58>)
  4001a4:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001a6:	200b      	movs	r0, #11
  4001a8:	4c13      	ldr	r4, [pc, #76]	; (4001f8 <board_init+0x5c>)
  4001aa:	47a0      	blx	r4
  4001ac:	200c      	movs	r0, #12
  4001ae:	47a0      	blx	r4
  4001b0:	200d      	movs	r0, #13
  4001b2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4001b4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001b8:	2013      	movs	r0, #19
  4001ba:	4c10      	ldr	r4, [pc, #64]	; (4001fc <board_init+0x60>)
  4001bc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4001be:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4001c2:	2014      	movs	r0, #20
  4001c4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4001c6:	490e      	ldr	r1, [pc, #56]	; (400200 <board_init+0x64>)
  4001c8:	2023      	movs	r0, #35	; 0x23
  4001ca:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4001cc:	490d      	ldr	r1, [pc, #52]	; (400204 <board_init+0x68>)
  4001ce:	204c      	movs	r0, #76	; 0x4c
  4001d0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4001d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4001d6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4001da:	480b      	ldr	r0, [pc, #44]	; (400208 <board_init+0x6c>)
  4001dc:	4b0b      	ldr	r3, [pc, #44]	; (40020c <board_init+0x70>)
  4001de:	4798      	blx	r3
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
#endif

#ifdef CONF_BOARD_PWM_LED0
	/* Configure PWM LED0 pin */
	gpio_configure_pin(PIN_PWM_LED0_GPIO, PIN_PWM_LED0_FLAGS);
  4001e0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4001e4:	2013      	movs	r0, #19
  4001e6:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_PWM_LED1
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
  4001e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4001ec:	2014      	movs	r0, #20
  4001ee:	47a0      	blx	r4
  4001f0:	bd10      	pop	{r4, pc}
  4001f2:	bf00      	nop
  4001f4:	400e1450 	.word	0x400e1450
  4001f8:	00400711 	.word	0x00400711
  4001fc:	0040038d 	.word	0x0040038d
  400200:	28000079 	.word	0x28000079
  400204:	28000059 	.word	0x28000059
  400208:	400e0e00 	.word	0x400e0e00
  40020c:	004004ad 	.word	0x004004ad

00400210 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400210:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400212:	2401      	movs	r4, #1
  400214:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  400216:	2400      	movs	r4, #0
  400218:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  40021a:	f240 2502 	movw	r5, #514	; 0x202
  40021e:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400222:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400226:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  40022a:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  40022c:	0052      	lsls	r2, r2, #1
  40022e:	fbb1 f2f2 	udiv	r2, r1, r2
  400232:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400234:	0212      	lsls	r2, r2, #8
  400236:	b292      	uxth	r2, r2
  400238:	432b      	orrs	r3, r5
  40023a:	431a      	orrs	r2, r3
  40023c:	6042      	str	r2, [r0, #4]
	return 0;
}
  40023e:	4620      	mov	r0, r4
  400240:	bc30      	pop	{r4, r5}
  400242:	4770      	bx	lr

00400244 <adc_set_resolution>:
		p_adc->ADC_MR &= ~ADC_MR_LOWRES;
		p_adc->ADC_EMR |= resolution;
		break;
	}
#else
	p_adc->ADC_MR &= ~ADC_MR_LOWRES;
  400244:	6843      	ldr	r3, [r0, #4]
  400246:	f023 0310 	bic.w	r3, r3, #16
  40024a:	6043      	str	r3, [r0, #4]
	p_adc->ADC_MR |= resolution;
  40024c:	6843      	ldr	r3, [r0, #4]
  40024e:	4319      	orrs	r1, r3
  400250:	6041      	str	r1, [r0, #4]
  400252:	4770      	bx	lr

00400254 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400254:	6843      	ldr	r3, [r0, #4]
  400256:	01d2      	lsls	r2, r2, #7
  400258:	b2d2      	uxtb	r2, r2
  40025a:	4319      	orrs	r1, r3
  40025c:	430a      	orrs	r2, r1
  40025e:	6042      	str	r2, [r0, #4]
  400260:	4770      	bx	lr

00400262 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400262:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400264:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400266:	0609      	lsls	r1, r1, #24
  400268:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  40026c:	4321      	orrs	r1, r4
  40026e:	430a      	orrs	r2, r1
  400270:	0719      	lsls	r1, r3, #28
  400272:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  400276:	4311      	orrs	r1, r2
  400278:	6041      	str	r1, [r0, #4]
}
  40027a:	bc10      	pop	{r4}
  40027c:	4770      	bx	lr

0040027e <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  40027e:	2302      	movs	r3, #2
  400280:	6003      	str	r3, [r0, #0]
  400282:	4770      	bx	lr

00400284 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400284:	2301      	movs	r3, #1
  400286:	fa03 f101 	lsl.w	r1, r3, r1
  40028a:	6101      	str	r1, [r0, #16]
  40028c:	4770      	bx	lr

0040028e <adc_get_latest_value>:
 *
 * \return ADC latest value.
 */
uint32_t adc_get_latest_value(const Adc *p_adc)
{
	return p_adc->ADC_LCDR;
  40028e:	6a00      	ldr	r0, [r0, #32]
}
  400290:	4770      	bx	lr

00400292 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400292:	6241      	str	r1, [r0, #36]	; 0x24
  400294:	4770      	bx	lr

00400296 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400296:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400298:	4770      	bx	lr

0040029a <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40029a:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40029c:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4002a0:	d039      	beq.n	400316 <pio_set_peripheral+0x7c>
  4002a2:	d813      	bhi.n	4002cc <pio_set_peripheral+0x32>
  4002a4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4002a8:	d025      	beq.n	4002f6 <pio_set_peripheral+0x5c>
  4002aa:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4002ae:	d10a      	bne.n	4002c6 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002b0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002b2:	4313      	orrs	r3, r2
  4002b4:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4002b6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4002b8:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4002ba:	400b      	ands	r3, r1
  4002bc:	ea23 0302 	bic.w	r3, r3, r2
  4002c0:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4002c2:	6042      	str	r2, [r0, #4]
  4002c4:	4770      	bx	lr
	switch (ul_type) {
  4002c6:	2900      	cmp	r1, #0
  4002c8:	d1fb      	bne.n	4002c2 <pio_set_peripheral+0x28>
  4002ca:	4770      	bx	lr
  4002cc:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4002d0:	d020      	beq.n	400314 <pio_set_peripheral+0x7a>
  4002d2:	d809      	bhi.n	4002e8 <pio_set_peripheral+0x4e>
  4002d4:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4002d8:	d1f3      	bne.n	4002c2 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002da:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4002dc:	4313      	orrs	r3, r2
  4002de:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4002e0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4002e2:	4313      	orrs	r3, r2
  4002e4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4002e6:	e7ec      	b.n	4002c2 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4002e8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4002ec:	d012      	beq.n	400314 <pio_set_peripheral+0x7a>
  4002ee:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4002f2:	d00f      	beq.n	400314 <pio_set_peripheral+0x7a>
  4002f4:	e7e5      	b.n	4002c2 <pio_set_peripheral+0x28>
{
  4002f6:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4002f8:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4002fa:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4002fc:	43d3      	mvns	r3, r2
  4002fe:	4021      	ands	r1, r4
  400300:	461c      	mov	r4, r3
  400302:	4019      	ands	r1, r3
  400304:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400306:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400308:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40030a:	400b      	ands	r3, r1
  40030c:	4023      	ands	r3, r4
  40030e:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400310:	6042      	str	r2, [r0, #4]
}
  400312:	bc10      	pop	{r4}
  400314:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400316:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400318:	6f01      	ldr	r1, [r0, #112]	; 0x70
  40031a:	400b      	ands	r3, r1
  40031c:	ea23 0302 	bic.w	r3, r3, r2
  400320:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400322:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400324:	4313      	orrs	r3, r2
  400326:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400328:	e7cb      	b.n	4002c2 <pio_set_peripheral+0x28>

0040032a <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40032a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  40032c:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400330:	bf14      	ite	ne
  400332:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400334:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400336:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  40033a:	bf14      	ite	ne
  40033c:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  40033e:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400340:	f012 0f02 	tst.w	r2, #2
  400344:	d107      	bne.n	400356 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400346:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40034a:	bf18      	it	ne
  40034c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400350:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400352:	6001      	str	r1, [r0, #0]
  400354:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400356:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  40035a:	e7f9      	b.n	400350 <pio_set_input+0x26>

0040035c <pio_set_output>:
{
  40035c:	b410      	push	{r4}
  40035e:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400360:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400362:	b944      	cbnz	r4, 400376 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400364:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400366:	b143      	cbz	r3, 40037a <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400368:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  40036a:	b942      	cbnz	r2, 40037e <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  40036c:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  40036e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400370:	6001      	str	r1, [r0, #0]
}
  400372:	bc10      	pop	{r4}
  400374:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400376:	6641      	str	r1, [r0, #100]	; 0x64
  400378:	e7f5      	b.n	400366 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  40037a:	6541      	str	r1, [r0, #84]	; 0x54
  40037c:	e7f5      	b.n	40036a <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  40037e:	6301      	str	r1, [r0, #48]	; 0x30
  400380:	e7f5      	b.n	40036e <pio_set_output+0x12>

00400382 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400382:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400384:	4770      	bx	lr

00400386 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400386:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400388:	4770      	bx	lr
	...

0040038c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40038c:	b570      	push	{r4, r5, r6, lr}
  40038e:	b082      	sub	sp, #8
  400390:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400392:	0943      	lsrs	r3, r0, #5
  400394:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400398:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40039c:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  40039e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4003a2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4003a6:	d053      	beq.n	400450 <pio_configure_pin+0xc4>
  4003a8:	d80a      	bhi.n	4003c0 <pio_configure_pin+0x34>
  4003aa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4003ae:	d02d      	beq.n	40040c <pio_configure_pin+0x80>
  4003b0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4003b4:	d03b      	beq.n	40042e <pio_configure_pin+0xa2>
  4003b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4003ba:	d015      	beq.n	4003e8 <pio_configure_pin+0x5c>
		return 0;
  4003bc:	2000      	movs	r0, #0
  4003be:	e023      	b.n	400408 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  4003c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4003c4:	d055      	beq.n	400472 <pio_configure_pin+0xe6>
  4003c6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4003ca:	d052      	beq.n	400472 <pio_configure_pin+0xe6>
  4003cc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4003d0:	d1f4      	bne.n	4003bc <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4003d2:	f000 011f 	and.w	r1, r0, #31
  4003d6:	2601      	movs	r6, #1
  4003d8:	462a      	mov	r2, r5
  4003da:	fa06 f101 	lsl.w	r1, r6, r1
  4003de:	4620      	mov	r0, r4
  4003e0:	4b2f      	ldr	r3, [pc, #188]	; (4004a0 <pio_configure_pin+0x114>)
  4003e2:	4798      	blx	r3
	return 1;
  4003e4:	4630      	mov	r0, r6
		break;
  4003e6:	e00f      	b.n	400408 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4003e8:	f000 001f 	and.w	r0, r0, #31
  4003ec:	2601      	movs	r6, #1
  4003ee:	4086      	lsls	r6, r0
  4003f0:	4632      	mov	r2, r6
  4003f2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4003f6:	4620      	mov	r0, r4
  4003f8:	4b2a      	ldr	r3, [pc, #168]	; (4004a4 <pio_configure_pin+0x118>)
  4003fa:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4003fc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400400:	bf14      	ite	ne
  400402:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400404:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400406:	2001      	movs	r0, #1
}
  400408:	b002      	add	sp, #8
  40040a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40040c:	f000 001f 	and.w	r0, r0, #31
  400410:	2601      	movs	r6, #1
  400412:	4086      	lsls	r6, r0
  400414:	4632      	mov	r2, r6
  400416:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40041a:	4620      	mov	r0, r4
  40041c:	4b21      	ldr	r3, [pc, #132]	; (4004a4 <pio_configure_pin+0x118>)
  40041e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400420:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400424:	bf14      	ite	ne
  400426:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400428:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40042a:	2001      	movs	r0, #1
  40042c:	e7ec      	b.n	400408 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40042e:	f000 001f 	and.w	r0, r0, #31
  400432:	2601      	movs	r6, #1
  400434:	4086      	lsls	r6, r0
  400436:	4632      	mov	r2, r6
  400438:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40043c:	4620      	mov	r0, r4
  40043e:	4b19      	ldr	r3, [pc, #100]	; (4004a4 <pio_configure_pin+0x118>)
  400440:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400442:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400446:	bf14      	ite	ne
  400448:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40044a:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40044c:	2001      	movs	r0, #1
  40044e:	e7db      	b.n	400408 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400450:	f000 001f 	and.w	r0, r0, #31
  400454:	2601      	movs	r6, #1
  400456:	4086      	lsls	r6, r0
  400458:	4632      	mov	r2, r6
  40045a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40045e:	4620      	mov	r0, r4
  400460:	4b10      	ldr	r3, [pc, #64]	; (4004a4 <pio_configure_pin+0x118>)
  400462:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400464:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400468:	bf14      	ite	ne
  40046a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40046c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  40046e:	2001      	movs	r0, #1
  400470:	e7ca      	b.n	400408 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400472:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400476:	f000 011f 	and.w	r1, r0, #31
  40047a:	2601      	movs	r6, #1
  40047c:	ea05 0306 	and.w	r3, r5, r6
  400480:	9300      	str	r3, [sp, #0]
  400482:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400486:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40048a:	bf14      	ite	ne
  40048c:	2200      	movne	r2, #0
  40048e:	2201      	moveq	r2, #1
  400490:	fa06 f101 	lsl.w	r1, r6, r1
  400494:	4620      	mov	r0, r4
  400496:	4c04      	ldr	r4, [pc, #16]	; (4004a8 <pio_configure_pin+0x11c>)
  400498:	47a0      	blx	r4
	return 1;
  40049a:	4630      	mov	r0, r6
		break;
  40049c:	e7b4      	b.n	400408 <pio_configure_pin+0x7c>
  40049e:	bf00      	nop
  4004a0:	0040032b 	.word	0x0040032b
  4004a4:	0040029b 	.word	0x0040029b
  4004a8:	0040035d 	.word	0x0040035d

004004ac <pio_configure_pin_group>:
{
  4004ac:	b570      	push	{r4, r5, r6, lr}
  4004ae:	b082      	sub	sp, #8
  4004b0:	4605      	mov	r5, r0
  4004b2:	460e      	mov	r6, r1
  4004b4:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  4004b6:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  4004ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4004be:	d03d      	beq.n	40053c <pio_configure_pin_group+0x90>
  4004c0:	d80a      	bhi.n	4004d8 <pio_configure_pin_group+0x2c>
  4004c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4004c6:	d021      	beq.n	40050c <pio_configure_pin_group+0x60>
  4004c8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4004cc:	d02a      	beq.n	400524 <pio_configure_pin_group+0x78>
  4004ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4004d2:	d00e      	beq.n	4004f2 <pio_configure_pin_group+0x46>
		return 0;
  4004d4:	2000      	movs	r0, #0
  4004d6:	e017      	b.n	400508 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  4004d8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4004dc:	d03a      	beq.n	400554 <pio_configure_pin_group+0xa8>
  4004de:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4004e2:	d037      	beq.n	400554 <pio_configure_pin_group+0xa8>
  4004e4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4004e8:	d1f4      	bne.n	4004d4 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  4004ea:	4b23      	ldr	r3, [pc, #140]	; (400578 <pio_configure_pin_group+0xcc>)
  4004ec:	4798      	blx	r3
	return 1;
  4004ee:	2001      	movs	r0, #1
		break;
  4004f0:	e00a      	b.n	400508 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4004f2:	460a      	mov	r2, r1
  4004f4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004f8:	4b20      	ldr	r3, [pc, #128]	; (40057c <pio_configure_pin_group+0xd0>)
  4004fa:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4004fc:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400500:	bf14      	ite	ne
  400502:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400504:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400506:	2001      	movs	r0, #1
}
  400508:	b002      	add	sp, #8
  40050a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40050c:	460a      	mov	r2, r1
  40050e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400512:	4b1a      	ldr	r3, [pc, #104]	; (40057c <pio_configure_pin_group+0xd0>)
  400514:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400516:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40051a:	bf14      	ite	ne
  40051c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40051e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400520:	2001      	movs	r0, #1
  400522:	e7f1      	b.n	400508 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400524:	460a      	mov	r2, r1
  400526:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40052a:	4b14      	ldr	r3, [pc, #80]	; (40057c <pio_configure_pin_group+0xd0>)
  40052c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40052e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400532:	bf14      	ite	ne
  400534:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400536:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400538:	2001      	movs	r0, #1
  40053a:	e7e5      	b.n	400508 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40053c:	460a      	mov	r2, r1
  40053e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400542:	4b0e      	ldr	r3, [pc, #56]	; (40057c <pio_configure_pin_group+0xd0>)
  400544:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400546:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40054a:	bf14      	ite	ne
  40054c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40054e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400550:	2001      	movs	r0, #1
  400552:	e7d9      	b.n	400508 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400554:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  400558:	f004 0301 	and.w	r3, r4, #1
  40055c:	9300      	str	r3, [sp, #0]
  40055e:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400562:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400566:	bf14      	ite	ne
  400568:	2200      	movne	r2, #0
  40056a:	2201      	moveq	r2, #1
  40056c:	4631      	mov	r1, r6
  40056e:	4628      	mov	r0, r5
  400570:	4c03      	ldr	r4, [pc, #12]	; (400580 <pio_configure_pin_group+0xd4>)
  400572:	47a0      	blx	r4
	return 1;
  400574:	2001      	movs	r0, #1
		break;
  400576:	e7c7      	b.n	400508 <pio_configure_pin_group+0x5c>
  400578:	0040032b 	.word	0x0040032b
  40057c:	0040029b 	.word	0x0040029b
  400580:	0040035d 	.word	0x0040035d

00400584 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400588:	4681      	mov	r9, r0
  40058a:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40058c:	4b12      	ldr	r3, [pc, #72]	; (4005d8 <pio_handler_process+0x54>)
  40058e:	4798      	blx	r3
  400590:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400592:	4648      	mov	r0, r9
  400594:	4b11      	ldr	r3, [pc, #68]	; (4005dc <pio_handler_process+0x58>)
  400596:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400598:	4005      	ands	r5, r0
  40059a:	d013      	beq.n	4005c4 <pio_handler_process+0x40>
  40059c:	4c10      	ldr	r4, [pc, #64]	; (4005e0 <pio_handler_process+0x5c>)
  40059e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  4005a2:	e003      	b.n	4005ac <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4005a4:	42b4      	cmp	r4, r6
  4005a6:	d00d      	beq.n	4005c4 <pio_handler_process+0x40>
  4005a8:	3410      	adds	r4, #16
		while (status != 0) {
  4005aa:	b15d      	cbz	r5, 4005c4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  4005ac:	6820      	ldr	r0, [r4, #0]
  4005ae:	42b8      	cmp	r0, r7
  4005b0:	d1f8      	bne.n	4005a4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4005b2:	6861      	ldr	r1, [r4, #4]
  4005b4:	4229      	tst	r1, r5
  4005b6:	d0f5      	beq.n	4005a4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4005b8:	68e3      	ldr	r3, [r4, #12]
  4005ba:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  4005bc:	6863      	ldr	r3, [r4, #4]
  4005be:	ea25 0503 	bic.w	r5, r5, r3
  4005c2:	e7ef      	b.n	4005a4 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  4005c4:	4b07      	ldr	r3, [pc, #28]	; (4005e4 <pio_handler_process+0x60>)
  4005c6:	681b      	ldr	r3, [r3, #0]
  4005c8:	b123      	cbz	r3, 4005d4 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  4005ca:	4b07      	ldr	r3, [pc, #28]	; (4005e8 <pio_handler_process+0x64>)
  4005cc:	681b      	ldr	r3, [r3, #0]
  4005ce:	b10b      	cbz	r3, 4005d4 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  4005d0:	4648      	mov	r0, r9
  4005d2:	4798      	blx	r3
  4005d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4005d8:	00400383 	.word	0x00400383
  4005dc:	00400387 	.word	0x00400387
  4005e0:	20000450 	.word	0x20000450
  4005e4:	200004c4 	.word	0x200004c4
  4005e8:	200004c0 	.word	0x200004c0

004005ec <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4005ec:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4005ee:	210b      	movs	r1, #11
  4005f0:	4801      	ldr	r0, [pc, #4]	; (4005f8 <PIOA_Handler+0xc>)
  4005f2:	4b02      	ldr	r3, [pc, #8]	; (4005fc <PIOA_Handler+0x10>)
  4005f4:	4798      	blx	r3
  4005f6:	bd08      	pop	{r3, pc}
  4005f8:	400e0e00 	.word	0x400e0e00
  4005fc:	00400585 	.word	0x00400585

00400600 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400600:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400602:	210c      	movs	r1, #12
  400604:	4801      	ldr	r0, [pc, #4]	; (40060c <PIOB_Handler+0xc>)
  400606:	4b02      	ldr	r3, [pc, #8]	; (400610 <PIOB_Handler+0x10>)
  400608:	4798      	blx	r3
  40060a:	bd08      	pop	{r3, pc}
  40060c:	400e1000 	.word	0x400e1000
  400610:	00400585 	.word	0x00400585

00400614 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400614:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400616:	210d      	movs	r1, #13
  400618:	4801      	ldr	r0, [pc, #4]	; (400620 <PIOC_Handler+0xc>)
  40061a:	4b02      	ldr	r3, [pc, #8]	; (400624 <PIOC_Handler+0x10>)
  40061c:	4798      	blx	r3
  40061e:	bd08      	pop	{r3, pc}
  400620:	400e1200 	.word	0x400e1200
  400624:	00400585 	.word	0x00400585

00400628 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400628:	4a17      	ldr	r2, [pc, #92]	; (400688 <pmc_switch_mck_to_pllack+0x60>)
  40062a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40062c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400630:	4318      	orrs	r0, r3
  400632:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400634:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400636:	f013 0f08 	tst.w	r3, #8
  40063a:	d10a      	bne.n	400652 <pmc_switch_mck_to_pllack+0x2a>
  40063c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400640:	4911      	ldr	r1, [pc, #68]	; (400688 <pmc_switch_mck_to_pllack+0x60>)
  400642:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400644:	f012 0f08 	tst.w	r2, #8
  400648:	d103      	bne.n	400652 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40064a:	3b01      	subs	r3, #1
  40064c:	d1f9      	bne.n	400642 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40064e:	2001      	movs	r0, #1
  400650:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400652:	4a0d      	ldr	r2, [pc, #52]	; (400688 <pmc_switch_mck_to_pllack+0x60>)
  400654:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400656:	f023 0303 	bic.w	r3, r3, #3
  40065a:	f043 0302 	orr.w	r3, r3, #2
  40065e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400660:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400662:	f013 0f08 	tst.w	r3, #8
  400666:	d10a      	bne.n	40067e <pmc_switch_mck_to_pllack+0x56>
  400668:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40066c:	4906      	ldr	r1, [pc, #24]	; (400688 <pmc_switch_mck_to_pllack+0x60>)
  40066e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400670:	f012 0f08 	tst.w	r2, #8
  400674:	d105      	bne.n	400682 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400676:	3b01      	subs	r3, #1
  400678:	d1f9      	bne.n	40066e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40067a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40067c:	4770      	bx	lr
	return 0;
  40067e:	2000      	movs	r0, #0
  400680:	4770      	bx	lr
  400682:	2000      	movs	r0, #0
  400684:	4770      	bx	lr
  400686:	bf00      	nop
  400688:	400e0400 	.word	0x400e0400

0040068c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40068c:	b9c8      	cbnz	r0, 4006c2 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40068e:	4a11      	ldr	r2, [pc, #68]	; (4006d4 <pmc_switch_mainck_to_xtal+0x48>)
  400690:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400692:	0209      	lsls	r1, r1, #8
  400694:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400696:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40069a:	f023 0303 	bic.w	r3, r3, #3
  40069e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4006a2:	f043 0301 	orr.w	r3, r3, #1
  4006a6:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4006a8:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4006aa:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4006ac:	f013 0f01 	tst.w	r3, #1
  4006b0:	d0fb      	beq.n	4006aa <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4006b2:	4a08      	ldr	r2, [pc, #32]	; (4006d4 <pmc_switch_mainck_to_xtal+0x48>)
  4006b4:	6a13      	ldr	r3, [r2, #32]
  4006b6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4006ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4006be:	6213      	str	r3, [r2, #32]
  4006c0:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006c2:	4904      	ldr	r1, [pc, #16]	; (4006d4 <pmc_switch_mainck_to_xtal+0x48>)
  4006c4:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4006c6:	4a04      	ldr	r2, [pc, #16]	; (4006d8 <pmc_switch_mainck_to_xtal+0x4c>)
  4006c8:	401a      	ands	r2, r3
  4006ca:	4b04      	ldr	r3, [pc, #16]	; (4006dc <pmc_switch_mainck_to_xtal+0x50>)
  4006cc:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006ce:	620b      	str	r3, [r1, #32]
  4006d0:	4770      	bx	lr
  4006d2:	bf00      	nop
  4006d4:	400e0400 	.word	0x400e0400
  4006d8:	fec8fffc 	.word	0xfec8fffc
  4006dc:	01370002 	.word	0x01370002

004006e0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4006e0:	4b02      	ldr	r3, [pc, #8]	; (4006ec <pmc_osc_is_ready_mainck+0xc>)
  4006e2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006e4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4006e8:	4770      	bx	lr
  4006ea:	bf00      	nop
  4006ec:	400e0400 	.word	0x400e0400

004006f0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4006f0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4006f4:	4b01      	ldr	r3, [pc, #4]	; (4006fc <pmc_disable_pllack+0xc>)
  4006f6:	629a      	str	r2, [r3, #40]	; 0x28
  4006f8:	4770      	bx	lr
  4006fa:	bf00      	nop
  4006fc:	400e0400 	.word	0x400e0400

00400700 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400700:	4b02      	ldr	r3, [pc, #8]	; (40070c <pmc_is_locked_pllack+0xc>)
  400702:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400704:	f000 0002 	and.w	r0, r0, #2
  400708:	4770      	bx	lr
  40070a:	bf00      	nop
  40070c:	400e0400 	.word	0x400e0400

00400710 <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  400710:	2822      	cmp	r0, #34	; 0x22
  400712:	d81e      	bhi.n	400752 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400714:	281f      	cmp	r0, #31
  400716:	d80c      	bhi.n	400732 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400718:	4b11      	ldr	r3, [pc, #68]	; (400760 <pmc_enable_periph_clk+0x50>)
  40071a:	699a      	ldr	r2, [r3, #24]
  40071c:	2301      	movs	r3, #1
  40071e:	4083      	lsls	r3, r0
  400720:	4393      	bics	r3, r2
  400722:	d018      	beq.n	400756 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400724:	2301      	movs	r3, #1
  400726:	fa03 f000 	lsl.w	r0, r3, r0
  40072a:	4b0d      	ldr	r3, [pc, #52]	; (400760 <pmc_enable_periph_clk+0x50>)
  40072c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40072e:	2000      	movs	r0, #0
  400730:	4770      	bx	lr
		ul_id -= 32;
  400732:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400734:	4b0a      	ldr	r3, [pc, #40]	; (400760 <pmc_enable_periph_clk+0x50>)
  400736:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40073a:	2301      	movs	r3, #1
  40073c:	4083      	lsls	r3, r0
  40073e:	4393      	bics	r3, r2
  400740:	d00b      	beq.n	40075a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400742:	2301      	movs	r3, #1
  400744:	fa03 f000 	lsl.w	r0, r3, r0
  400748:	4b05      	ldr	r3, [pc, #20]	; (400760 <pmc_enable_periph_clk+0x50>)
  40074a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40074e:	2000      	movs	r0, #0
  400750:	4770      	bx	lr
		return 1;
  400752:	2001      	movs	r0, #1
  400754:	4770      	bx	lr
	return 0;
  400756:	2000      	movs	r0, #0
  400758:	4770      	bx	lr
  40075a:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  40075c:	4770      	bx	lr
  40075e:	bf00      	nop
  400760:	400e0400 	.word	0x400e0400

00400764 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400764:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400766:	0189      	lsls	r1, r1, #6
  400768:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40076a:	2402      	movs	r4, #2
  40076c:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40076e:	f04f 31ff 	mov.w	r1, #4294967295
  400772:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400774:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400776:	605a      	str	r2, [r3, #4]
}
  400778:	bc10      	pop	{r4}
  40077a:	4770      	bx	lr

0040077c <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40077c:	0189      	lsls	r1, r1, #6
  40077e:	2305      	movs	r3, #5
  400780:	5043      	str	r3, [r0, r1]
  400782:	4770      	bx	lr

00400784 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400784:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400788:	61ca      	str	r2, [r1, #28]
  40078a:	4770      	bx	lr

0040078c <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40078c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400790:	624a      	str	r2, [r1, #36]	; 0x24
  400792:	4770      	bx	lr

00400794 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400794:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400798:	6a08      	ldr	r0, [r1, #32]
}
  40079a:	4770      	bx	lr

0040079c <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40079c:	b4f0      	push	{r4, r5, r6, r7}
  40079e:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4007a0:	2402      	movs	r4, #2
  4007a2:	9401      	str	r4, [sp, #4]
  4007a4:	2408      	movs	r4, #8
  4007a6:	9402      	str	r4, [sp, #8]
  4007a8:	2420      	movs	r4, #32
  4007aa:	9403      	str	r4, [sp, #12]
  4007ac:	2480      	movs	r4, #128	; 0x80
  4007ae:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4007b0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4007b2:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4007b4:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4007b6:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4007ba:	d814      	bhi.n	4007e6 <tc_find_mck_divisor+0x4a>
  4007bc:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4007be:	42a0      	cmp	r0, r4
  4007c0:	d217      	bcs.n	4007f2 <tc_find_mck_divisor+0x56>
  4007c2:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4007c4:	af01      	add	r7, sp, #4
  4007c6:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4007ca:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4007ce:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4007d0:	4284      	cmp	r4, r0
  4007d2:	d30a      	bcc.n	4007ea <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4007d4:	4286      	cmp	r6, r0
  4007d6:	d90d      	bls.n	4007f4 <tc_find_mck_divisor+0x58>
			ul_index++) {
  4007d8:	3501      	adds	r5, #1
	for (ul_index = 0;
  4007da:	2d05      	cmp	r5, #5
  4007dc:	d1f3      	bne.n	4007c6 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4007de:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4007e0:	b006      	add	sp, #24
  4007e2:	bcf0      	pop	{r4, r5, r6, r7}
  4007e4:	4770      	bx	lr
			return 0;
  4007e6:	2000      	movs	r0, #0
  4007e8:	e7fa      	b.n	4007e0 <tc_find_mck_divisor+0x44>
  4007ea:	2000      	movs	r0, #0
  4007ec:	e7f8      	b.n	4007e0 <tc_find_mck_divisor+0x44>
	return 1;
  4007ee:	2001      	movs	r0, #1
  4007f0:	e7f6      	b.n	4007e0 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4007f2:	2500      	movs	r5, #0
	if (p_uldiv) {
  4007f4:	b12a      	cbz	r2, 400802 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4007f6:	a906      	add	r1, sp, #24
  4007f8:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4007fc:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400800:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400802:	2b00      	cmp	r3, #0
  400804:	d0f3      	beq.n	4007ee <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400806:	601d      	str	r5, [r3, #0]
	return 1;
  400808:	2001      	movs	r0, #1
  40080a:	e7e9      	b.n	4007e0 <tc_find_mck_divisor+0x44>

0040080c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  40080c:	b4f0      	push	{r4, r5, r6, r7}
  40080e:	b08c      	sub	sp, #48	; 0x30
  400810:	4607      	mov	r7, r0
  400812:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  400814:	ac01      	add	r4, sp, #4
  400816:	4d11      	ldr	r5, [pc, #68]	; (40085c <pwm_clocks_generate+0x50>)
  400818:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40081a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40081c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40081e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400820:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  400824:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  400828:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  40082a:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  40082c:	f852 0b04 	ldr.w	r0, [r2], #4
  400830:	fbb6 f0f0 	udiv	r0, r6, r0
  400834:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  400838:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  40083c:	d907      	bls.n	40084e <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
  40083e:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  400840:	2b0b      	cmp	r3, #11
  400842:	d1f3      	bne.n	40082c <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  400844:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
  400848:	b00c      	add	sp, #48	; 0x30
  40084a:	bcf0      	pop	{r4, r5, r6, r7}
  40084c:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  40084e:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
  400850:	bf94      	ite	ls
  400852:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
  400856:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
  40085a:	e7f5      	b.n	400848 <pwm_clocks_generate+0x3c>
  40085c:	00400fa0 	.word	0x00400fa0

00400860 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  400860:	b570      	push	{r4, r5, r6, lr}
  400862:	4606      	mov	r6, r0
  400864:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  400866:	680c      	ldr	r4, [r1, #0]
  400868:	b144      	cbz	r4, 40087c <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  40086a:	6889      	ldr	r1, [r1, #8]
  40086c:	4620      	mov	r0, r4
  40086e:	4b0c      	ldr	r3, [pc, #48]	; (4008a0 <pwm_init+0x40>)
  400870:	4798      	blx	r3
  400872:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
  400874:	f64f 73ff 	movw	r3, #65535	; 0xffff
  400878:	4298      	cmp	r0, r3
  40087a:	d00c      	beq.n	400896 <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  40087c:	6868      	ldr	r0, [r5, #4]
  40087e:	b140      	cbz	r0, 400892 <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  400880:	68a9      	ldr	r1, [r5, #8]
  400882:	4b07      	ldr	r3, [pc, #28]	; (4008a0 <pwm_init+0x40>)
  400884:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  400886:	f64f 73ff 	movw	r3, #65535	; 0xffff
  40088a:	4298      	cmp	r0, r3
  40088c:	d005      	beq.n	40089a <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
  40088e:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  400892:	6034      	str	r4, [r6, #0]
#endif
	return 0;
  400894:	2400      	movs	r4, #0
}
  400896:	4620      	mov	r0, r4
  400898:	bd70      	pop	{r4, r5, r6, pc}
			return result;
  40089a:	4604      	mov	r4, r0
  40089c:	e7fb      	b.n	400896 <pwm_init+0x36>
  40089e:	bf00      	nop
  4008a0:	0040080d 	.word	0x0040080d

004008a4 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  4008a4:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  4008a6:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4008a8:	684b      	ldr	r3, [r1, #4]
  4008aa:	f003 030f 	and.w	r3, r3, #15
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
			(p_channel->counter_event) |
  4008ae:	8a8c      	ldrh	r4, [r1, #20]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4008b0:	4323      	orrs	r3, r4
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
  4008b2:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4008b4:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
  4008b6:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4008b8:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
			(p_channel->b_deadtime_generator << 16) |
  4008bc:	7d8c      	ldrb	r4, [r1, #22]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4008be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
  4008c2:	7dcc      	ldrb	r4, [r1, #23]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4008c4:	ea43 4344 	orr.w	r3, r3, r4, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
  4008c8:	7e0c      	ldrb	r4, [r1, #24]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  4008ca:	ea43 4384 	orr.w	r3, r3, r4, lsl #18
  4008ce:	eb00 1442 	add.w	r4, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  4008d2:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  4008d6:	68cb      	ldr	r3, [r1, #12]
  4008d8:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  4008dc:	690b      	ldr	r3, [r1, #16]
  4008de:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  4008e2:	7d8b      	ldrb	r3, [r1, #22]
  4008e4:	b13b      	cbz	r3, 4008f6 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
  4008e6:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  4008e8:	8b4b      	ldrh	r3, [r1, #26]
  4008ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  4008ee:	eb00 1442 	add.w	r4, r0, r2, lsl #5
  4008f2:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  4008f6:	6c85      	ldr	r5, [r0, #72]	; 0x48
  4008f8:	f04f 1301 	mov.w	r3, #65537	; 0x10001
  4008fc:	4093      	lsls	r3, r2
  4008fe:	43db      	mvns	r3, r3
  400900:	401d      	ands	r5, r3
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
  400902:	7fcc      	ldrb	r4, [r1, #31]
  400904:	fa04 f602 	lsl.w	r6, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  400908:	7f8c      	ldrb	r4, [r1, #30]
  40090a:	4094      	lsls	r4, r2
  40090c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  400910:	432c      	orrs	r4, r5
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  400912:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  400914:	6c44      	ldr	r4, [r0, #68]	; 0x44
  400916:	4023      	ands	r3, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
  400918:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
  40091c:	fa04 f502 	lsl.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  400920:	f891 4020 	ldrb.w	r4, [r1, #32]
  400924:	4094      	lsls	r4, r2
  400926:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40092a:	4323      	orrs	r3, r4
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  40092c:	6443      	str	r3, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  40092e:	2301      	movs	r3, #1
  400930:	4093      	lsls	r3, r2
	if (p_channel->b_sync_ch) {
  400932:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  400936:	b31c      	cbz	r4, 400980 <pwm_channel_init+0xdc>
		p_pwm->PWM_SCM |= channel;
  400938:	6a04      	ldr	r4, [r0, #32]
  40093a:	431c      	orrs	r4, r3
  40093c:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  40093e:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  400942:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
  400944:	6e84      	ldr	r4, [r0, #104]	; 0x68
  400946:	bf0c      	ite	eq
  400948:	431c      	orreq	r4, r3
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
  40094a:	439c      	bicne	r4, r3
  40094c:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  40094e:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  400952:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
  400954:	6e84      	ldr	r4, [r0, #104]	; 0x68
  400956:	bf0c      	ite	eq
  400958:	ea44 4303 	orreq.w	r3, r4, r3, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
  40095c:	ea24 4303 	bicne.w	r3, r4, r3, lsl #16
  400960:	6683      	str	r3, [r0, #104]	; 0x68
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  400962:	00d2      	lsls	r2, r2, #3
	fault_enable_reg = p_pwm->PWM_FPE;
  400964:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
	fault_enable_reg &= ~(0xFF << ch_num);
  400966:	23ff      	movs	r3, #255	; 0xff
  400968:	4093      	lsls	r3, r2
  40096a:	ea24 0403 	bic.w	r4, r4, r3
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  40096e:	f891 3023 	ldrb.w	r3, [r1, #35]	; 0x23
  400972:	fa03 f202 	lsl.w	r2, r3, r2
  400976:	4322      	orrs	r2, r4
	p_pwm->PWM_FPE = fault_enable_reg;
  400978:	66c2      	str	r2, [r0, #108]	; 0x6c
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  40097a:	2000      	movs	r0, #0
  40097c:	bc70      	pop	{r4, r5, r6}
  40097e:	4770      	bx	lr
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  400980:	6a04      	ldr	r4, [r0, #32]
  400982:	ea24 0403 	bic.w	r4, r4, r3
  400986:	6204      	str	r4, [r0, #32]
  400988:	e7d9      	b.n	40093e <pwm_channel_init+0x9a>

0040098a <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  40098a:	690b      	ldr	r3, [r1, #16]
  40098c:	4293      	cmp	r3, r2
  40098e:	d202      	bcs.n	400996 <pwm_channel_update_duty+0xc>
		return PWM_INVALID_ARGUMENT;
  400990:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  400994:	4770      	bx	lr
	uint32_t ch_num = p_channel->channel;
  400996:	680b      	ldr	r3, [r1, #0]
		p_channel->ul_duty = ul_duty;
  400998:	60ca      	str	r2, [r1, #12]
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  40099a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  40099e:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
	return 0;
  4009a2:	2000      	movs	r0, #0
  4009a4:	4770      	bx	lr

004009a6 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  4009a6:	2301      	movs	r3, #1
  4009a8:	fa03 f101 	lsl.w	r1, r3, r1
  4009ac:	6041      	str	r1, [r0, #4]
  4009ae:	4770      	bx	lr

004009b0 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  4009b0:	2301      	movs	r3, #1
  4009b2:	fa03 f101 	lsl.w	r1, r3, r1
  4009b6:	6081      	str	r1, [r0, #8]
  4009b8:	4770      	bx	lr

004009ba <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4009ba:	e7fe      	b.n	4009ba <Dummy_Handler>

004009bc <Reset_Handler>:
{
  4009bc:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4009be:	4b21      	ldr	r3, [pc, #132]	; (400a44 <Reset_Handler+0x88>)
  4009c0:	4a21      	ldr	r2, [pc, #132]	; (400a48 <Reset_Handler+0x8c>)
  4009c2:	429a      	cmp	r2, r3
  4009c4:	d928      	bls.n	400a18 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4009c6:	4b21      	ldr	r3, [pc, #132]	; (400a4c <Reset_Handler+0x90>)
  4009c8:	4a1e      	ldr	r2, [pc, #120]	; (400a44 <Reset_Handler+0x88>)
  4009ca:	429a      	cmp	r2, r3
  4009cc:	d20c      	bcs.n	4009e8 <Reset_Handler+0x2c>
  4009ce:	3b01      	subs	r3, #1
  4009d0:	1a9b      	subs	r3, r3, r2
  4009d2:	f023 0303 	bic.w	r3, r3, #3
  4009d6:	3304      	adds	r3, #4
  4009d8:	4413      	add	r3, r2
  4009da:	491b      	ldr	r1, [pc, #108]	; (400a48 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4009dc:	f851 0b04 	ldr.w	r0, [r1], #4
  4009e0:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4009e4:	429a      	cmp	r2, r3
  4009e6:	d1f9      	bne.n	4009dc <Reset_Handler+0x20>
	__NOP();
  4009e8:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  4009ea:	4b19      	ldr	r3, [pc, #100]	; (400a50 <Reset_Handler+0x94>)
  4009ec:	4a19      	ldr	r2, [pc, #100]	; (400a54 <Reset_Handler+0x98>)
  4009ee:	429a      	cmp	r2, r3
  4009f0:	d20a      	bcs.n	400a08 <Reset_Handler+0x4c>
  4009f2:	3b01      	subs	r3, #1
  4009f4:	1a9b      	subs	r3, r3, r2
  4009f6:	f023 0303 	bic.w	r3, r3, #3
  4009fa:	3304      	adds	r3, #4
  4009fc:	4413      	add	r3, r2
		*pDest++ = 0;
  4009fe:	2100      	movs	r1, #0
  400a00:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400a04:	429a      	cmp	r2, r3
  400a06:	d1fb      	bne.n	400a00 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  400a08:	4b13      	ldr	r3, [pc, #76]	; (400a58 <Reset_Handler+0x9c>)
  400a0a:	4a14      	ldr	r2, [pc, #80]	; (400a5c <Reset_Handler+0xa0>)
  400a0c:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  400a0e:	4b14      	ldr	r3, [pc, #80]	; (400a60 <Reset_Handler+0xa4>)
  400a10:	4798      	blx	r3
	main();
  400a12:	4b14      	ldr	r3, [pc, #80]	; (400a64 <Reset_Handler+0xa8>)
  400a14:	4798      	blx	r3
  400a16:	e7fe      	b.n	400a16 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  400a18:	4b0a      	ldr	r3, [pc, #40]	; (400a44 <Reset_Handler+0x88>)
  400a1a:	4a0b      	ldr	r2, [pc, #44]	; (400a48 <Reset_Handler+0x8c>)
  400a1c:	429a      	cmp	r2, r3
  400a1e:	d2e3      	bcs.n	4009e8 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400a20:	4b0a      	ldr	r3, [pc, #40]	; (400a4c <Reset_Handler+0x90>)
  400a22:	4808      	ldr	r0, [pc, #32]	; (400a44 <Reset_Handler+0x88>)
  400a24:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400a26:	4611      	mov	r1, r2
  400a28:	3a04      	subs	r2, #4
  400a2a:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  400a2c:	2800      	cmp	r0, #0
  400a2e:	d0db      	beq.n	4009e8 <Reset_Handler+0x2c>
  400a30:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  400a34:	f852 0904 	ldr.w	r0, [r2], #-4
  400a38:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  400a3c:	42ca      	cmn	r2, r1
  400a3e:	d1f9      	bne.n	400a34 <Reset_Handler+0x78>
  400a40:	e7d2      	b.n	4009e8 <Reset_Handler+0x2c>
  400a42:	bf00      	nop
  400a44:	20000000 	.word	0x20000000
  400a48:	00400ff4 	.word	0x00400ff4
  400a4c:	20000434 	.word	0x20000434
  400a50:	20000514 	.word	0x20000514
  400a54:	20000434 	.word	0x20000434
  400a58:	e000ed00 	.word	0xe000ed00
  400a5c:	00400000 	.word	0x00400000
  400a60:	00400e31 	.word	0x00400e31
  400a64:	00400c75 	.word	0x00400c75

00400a68 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400a68:	4b3c      	ldr	r3, [pc, #240]	; (400b5c <SystemCoreClockUpdate+0xf4>)
  400a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a6c:	f003 0303 	and.w	r3, r3, #3
  400a70:	2b03      	cmp	r3, #3
  400a72:	d80e      	bhi.n	400a92 <SystemCoreClockUpdate+0x2a>
  400a74:	e8df f003 	tbb	[pc, r3]
  400a78:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400a7c:	4b38      	ldr	r3, [pc, #224]	; (400b60 <SystemCoreClockUpdate+0xf8>)
  400a7e:	695b      	ldr	r3, [r3, #20]
  400a80:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400a84:	bf14      	ite	ne
  400a86:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400a8a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400a8e:	4b35      	ldr	r3, [pc, #212]	; (400b64 <SystemCoreClockUpdate+0xfc>)
  400a90:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400a92:	4b32      	ldr	r3, [pc, #200]	; (400b5c <SystemCoreClockUpdate+0xf4>)
  400a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a96:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a9a:	2b70      	cmp	r3, #112	; 0x70
  400a9c:	d055      	beq.n	400b4a <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400a9e:	4b2f      	ldr	r3, [pc, #188]	; (400b5c <SystemCoreClockUpdate+0xf4>)
  400aa0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  400aa2:	4930      	ldr	r1, [pc, #192]	; (400b64 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400aa4:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  400aa8:	680b      	ldr	r3, [r1, #0]
  400aaa:	40d3      	lsrs	r3, r2
  400aac:	600b      	str	r3, [r1, #0]
  400aae:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400ab0:	4b2a      	ldr	r3, [pc, #168]	; (400b5c <SystemCoreClockUpdate+0xf4>)
  400ab2:	6a1b      	ldr	r3, [r3, #32]
  400ab4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400ab8:	d003      	beq.n	400ac2 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400aba:	4a2b      	ldr	r2, [pc, #172]	; (400b68 <SystemCoreClockUpdate+0x100>)
  400abc:	4b29      	ldr	r3, [pc, #164]	; (400b64 <SystemCoreClockUpdate+0xfc>)
  400abe:	601a      	str	r2, [r3, #0]
  400ac0:	e7e7      	b.n	400a92 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ac2:	4a2a      	ldr	r2, [pc, #168]	; (400b6c <SystemCoreClockUpdate+0x104>)
  400ac4:	4b27      	ldr	r3, [pc, #156]	; (400b64 <SystemCoreClockUpdate+0xfc>)
  400ac6:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400ac8:	4b24      	ldr	r3, [pc, #144]	; (400b5c <SystemCoreClockUpdate+0xf4>)
  400aca:	6a1b      	ldr	r3, [r3, #32]
  400acc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ad0:	2b10      	cmp	r3, #16
  400ad2:	d005      	beq.n	400ae0 <SystemCoreClockUpdate+0x78>
  400ad4:	2b20      	cmp	r3, #32
  400ad6:	d1dc      	bne.n	400a92 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400ad8:	4a23      	ldr	r2, [pc, #140]	; (400b68 <SystemCoreClockUpdate+0x100>)
  400ada:	4b22      	ldr	r3, [pc, #136]	; (400b64 <SystemCoreClockUpdate+0xfc>)
  400adc:	601a      	str	r2, [r3, #0]
			break;
  400ade:	e7d8      	b.n	400a92 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400ae0:	4a23      	ldr	r2, [pc, #140]	; (400b70 <SystemCoreClockUpdate+0x108>)
  400ae2:	4b20      	ldr	r3, [pc, #128]	; (400b64 <SystemCoreClockUpdate+0xfc>)
  400ae4:	601a      	str	r2, [r3, #0]
			break;
  400ae6:	e7d4      	b.n	400a92 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400ae8:	4b1c      	ldr	r3, [pc, #112]	; (400b5c <SystemCoreClockUpdate+0xf4>)
  400aea:	6a1b      	ldr	r3, [r3, #32]
  400aec:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400af0:	d018      	beq.n	400b24 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400af2:	4a1d      	ldr	r2, [pc, #116]	; (400b68 <SystemCoreClockUpdate+0x100>)
  400af4:	4b1b      	ldr	r3, [pc, #108]	; (400b64 <SystemCoreClockUpdate+0xfc>)
  400af6:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400af8:	4b18      	ldr	r3, [pc, #96]	; (400b5c <SystemCoreClockUpdate+0xf4>)
  400afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400afc:	f003 0303 	and.w	r3, r3, #3
  400b00:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400b02:	4a16      	ldr	r2, [pc, #88]	; (400b5c <SystemCoreClockUpdate+0xf4>)
  400b04:	bf07      	ittee	eq
  400b06:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400b08:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400b0a:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400b0c:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400b0e:	4815      	ldr	r0, [pc, #84]	; (400b64 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400b10:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400b14:	6803      	ldr	r3, [r0, #0]
  400b16:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  400b1a:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400b1c:	fbb3 f3f2 	udiv	r3, r3, r2
  400b20:	6003      	str	r3, [r0, #0]
  400b22:	e7b6      	b.n	400a92 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b24:	4a11      	ldr	r2, [pc, #68]	; (400b6c <SystemCoreClockUpdate+0x104>)
  400b26:	4b0f      	ldr	r3, [pc, #60]	; (400b64 <SystemCoreClockUpdate+0xfc>)
  400b28:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400b2a:	4b0c      	ldr	r3, [pc, #48]	; (400b5c <SystemCoreClockUpdate+0xf4>)
  400b2c:	6a1b      	ldr	r3, [r3, #32]
  400b2e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b32:	2b10      	cmp	r3, #16
  400b34:	d005      	beq.n	400b42 <SystemCoreClockUpdate+0xda>
  400b36:	2b20      	cmp	r3, #32
  400b38:	d1de      	bne.n	400af8 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400b3a:	4a0b      	ldr	r2, [pc, #44]	; (400b68 <SystemCoreClockUpdate+0x100>)
  400b3c:	4b09      	ldr	r3, [pc, #36]	; (400b64 <SystemCoreClockUpdate+0xfc>)
  400b3e:	601a      	str	r2, [r3, #0]
					break;
  400b40:	e7da      	b.n	400af8 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400b42:	4a0b      	ldr	r2, [pc, #44]	; (400b70 <SystemCoreClockUpdate+0x108>)
  400b44:	4b07      	ldr	r3, [pc, #28]	; (400b64 <SystemCoreClockUpdate+0xfc>)
  400b46:	601a      	str	r2, [r3, #0]
					break;
  400b48:	e7d6      	b.n	400af8 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  400b4a:	4a06      	ldr	r2, [pc, #24]	; (400b64 <SystemCoreClockUpdate+0xfc>)
  400b4c:	6813      	ldr	r3, [r2, #0]
  400b4e:	4909      	ldr	r1, [pc, #36]	; (400b74 <SystemCoreClockUpdate+0x10c>)
  400b50:	fba1 1303 	umull	r1, r3, r1, r3
  400b54:	085b      	lsrs	r3, r3, #1
  400b56:	6013      	str	r3, [r2, #0]
  400b58:	4770      	bx	lr
  400b5a:	bf00      	nop
  400b5c:	400e0400 	.word	0x400e0400
  400b60:	400e1410 	.word	0x400e1410
  400b64:	20000000 	.word	0x20000000
  400b68:	00b71b00 	.word	0x00b71b00
  400b6c:	003d0900 	.word	0x003d0900
  400b70:	007a1200 	.word	0x007a1200
  400b74:	aaaaaaab 	.word	0xaaaaaaab

00400b78 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400b78:	4b1a      	ldr	r3, [pc, #104]	; (400be4 <system_init_flash+0x6c>)
  400b7a:	4298      	cmp	r0, r3
  400b7c:	d914      	bls.n	400ba8 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400b7e:	4b1a      	ldr	r3, [pc, #104]	; (400be8 <system_init_flash+0x70>)
  400b80:	4298      	cmp	r0, r3
  400b82:	d919      	bls.n	400bb8 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400b84:	4b19      	ldr	r3, [pc, #100]	; (400bec <system_init_flash+0x74>)
  400b86:	4298      	cmp	r0, r3
  400b88:	d91d      	bls.n	400bc6 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400b8a:	4b19      	ldr	r3, [pc, #100]	; (400bf0 <system_init_flash+0x78>)
  400b8c:	4298      	cmp	r0, r3
  400b8e:	d921      	bls.n	400bd4 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400b90:	4b18      	ldr	r3, [pc, #96]	; (400bf4 <system_init_flash+0x7c>)
  400b92:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400b94:	bf94      	ite	ls
  400b96:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400b9a:	4b17      	ldrhi	r3, [pc, #92]	; (400bf8 <system_init_flash+0x80>)
  400b9c:	4a17      	ldr	r2, [pc, #92]	; (400bfc <system_init_flash+0x84>)
  400b9e:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400ba0:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400ba4:	6013      	str	r3, [r2, #0]
  400ba6:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400ba8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400bac:	4a13      	ldr	r2, [pc, #76]	; (400bfc <system_init_flash+0x84>)
  400bae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400bb0:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400bb4:	6013      	str	r3, [r2, #0]
  400bb6:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400bb8:	4b11      	ldr	r3, [pc, #68]	; (400c00 <system_init_flash+0x88>)
  400bba:	4a10      	ldr	r2, [pc, #64]	; (400bfc <system_init_flash+0x84>)
  400bbc:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400bbe:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400bc2:	6013      	str	r3, [r2, #0]
  400bc4:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400bc6:	4b0f      	ldr	r3, [pc, #60]	; (400c04 <system_init_flash+0x8c>)
  400bc8:	4a0c      	ldr	r2, [pc, #48]	; (400bfc <system_init_flash+0x84>)
  400bca:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400bcc:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400bd0:	6013      	str	r3, [r2, #0]
  400bd2:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400bd4:	4b0c      	ldr	r3, [pc, #48]	; (400c08 <system_init_flash+0x90>)
  400bd6:	4a09      	ldr	r2, [pc, #36]	; (400bfc <system_init_flash+0x84>)
  400bd8:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400bda:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400bde:	6013      	str	r3, [r2, #0]
  400be0:	4770      	bx	lr
  400be2:	bf00      	nop
  400be4:	01312cff 	.word	0x01312cff
  400be8:	026259ff 	.word	0x026259ff
  400bec:	039386ff 	.word	0x039386ff
  400bf0:	04c4b3ff 	.word	0x04c4b3ff
  400bf4:	05f5e0ff 	.word	0x05f5e0ff
  400bf8:	04000500 	.word	0x04000500
  400bfc:	400e0a00 	.word	0x400e0a00
  400c00:	04000100 	.word	0x04000100
  400c04:	04000200 	.word	0x04000200
  400c08:	04000300 	.word	0x04000300

00400c0c <ADC_Handler>:
pwm_channel_t g_pwm_channel_led; // cria estrutura do tipo pwm_channel_t para configurar PWM


// rotina interrupo ADC (l canal 5 - Potencimetro)
void ADC_Handler(void)
{
  400c0c:	b508      	push	{r3, lr}
	if ((adc_get_status(ADC) & ADC_IER_EOC5) == ADC_IER_EOC5) {
  400c0e:	480a      	ldr	r0, [pc, #40]	; (400c38 <ADC_Handler+0x2c>)
  400c10:	4b0a      	ldr	r3, [pc, #40]	; (400c3c <ADC_Handler+0x30>)
  400c12:	4798      	blx	r3
  400c14:	f010 0f20 	tst.w	r0, #32
  400c18:	d100      	bne.n	400c1c <ADC_Handler+0x10>
  400c1a:	bd08      	pop	{r3, pc}
		uint32_t result = adc_get_latest_value(ADC);				
  400c1c:	4806      	ldr	r0, [pc, #24]	; (400c38 <ADC_Handler+0x2c>)
  400c1e:	4b08      	ldr	r3, [pc, #32]	; (400c40 <ADC_Handler+0x34>)
  400c20:	4798      	blx	r3
		double ul_duty =  (result*PERIOD_VALUE)/4096;		//duty cycle pode ir no mximo at o valor do PERIOD_VALUE (100)
															// ADC  de 0 a 4095
		
		g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL;
  400c22:	4908      	ldr	r1, [pc, #32]	; (400c44 <ADC_Handler+0x38>)
  400c24:	2300      	movs	r3, #0
  400c26:	600b      	str	r3, [r1, #0]
		double ul_duty =  (result*PERIOD_VALUE)/4096;		//duty cycle pode ir no mximo at o valor do PERIOD_VALUE (100)
  400c28:	2264      	movs	r2, #100	; 0x64
  400c2a:	fb02 f200 	mul.w	r2, r2, r0
		pwm_channel_update_duty(PWM, &g_pwm_channel_led, ul_duty); // muda o duty do canal 0 (led azul)		
  400c2e:	0b12      	lsrs	r2, r2, #12
  400c30:	4805      	ldr	r0, [pc, #20]	; (400c48 <ADC_Handler+0x3c>)
  400c32:	4b06      	ldr	r3, [pc, #24]	; (400c4c <ADC_Handler+0x40>)
  400c34:	4798      	blx	r3
																   // led verde mantm como iniciado
	}
}
  400c36:	e7f0      	b.n	400c1a <ADC_Handler+0xe>
  400c38:	40038000 	.word	0x40038000
  400c3c:	00400297 	.word	0x00400297
  400c40:	0040028f 	.word	0x0040028f
  400c44:	200004c8 	.word	0x200004c8
  400c48:	40020000 	.word	0x40020000
  400c4c:	0040098b 	.word	0x0040098b

00400c50 <TC3_Handler>:
	adc_start(ADC);
}

// rotina interrupo timer 1 canal 0 - Dispara a cada 200 Hz
void TC3_Handler(void) 
{
  400c50:	b508      	push	{r3, lr}
	tc_get_status(TC,CHANNEL);
  400c52:	2100      	movs	r1, #0
  400c54:	4803      	ldr	r0, [pc, #12]	; (400c64 <TC3_Handler+0x14>)
  400c56:	4b04      	ldr	r3, [pc, #16]	; (400c68 <TC3_Handler+0x18>)
  400c58:	4798      	blx	r3
	adc_start(ADC);				//dispara timer
  400c5a:	4804      	ldr	r0, [pc, #16]	; (400c6c <TC3_Handler+0x1c>)
  400c5c:	4b04      	ldr	r3, [pc, #16]	; (400c70 <TC3_Handler+0x20>)
  400c5e:	4798      	blx	r3
  400c60:	bd08      	pop	{r3, pc}
  400c62:	bf00      	nop
  400c64:	40014000 	.word	0x40014000
  400c68:	00400795 	.word	0x00400795
  400c6c:	40038000 	.word	0x40038000
  400c70:	0040027f 	.word	0x0040027f

00400c74 <main>:
	pwm_channel_enable(PWM, PIN_PWM_LED1_CHANNEL);	//habilita PWM LED VERDE
}


int main(void)
{
  400c74:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
  400c78:	b087      	sub	sp, #28
	sysclk_init();
  400c7a:	4b4f      	ldr	r3, [pc, #316]	; (400db8 <main+0x144>)
  400c7c:	4798      	blx	r3
	board_init();	
  400c7e:	4b4f      	ldr	r3, [pc, #316]	; (400dbc <main+0x148>)
  400c80:	4798      	blx	r3
	pio_configure_pin(LED_AZUL, PIO_TYPE_PIO_PERIPH_B);
  400c82:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c86:	2013      	movs	r0, #19
  400c88:	4c4d      	ldr	r4, [pc, #308]	; (400dc0 <main+0x14c>)
  400c8a:	47a0      	blx	r4
	pio_configure_pin(LED_VERDE,PIO_TYPE_PIO_PERIPH_B);
  400c8c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c90:	2014      	movs	r0, #20
  400c92:	47a0      	blx	r4
	pmc_enable_periph_clk(ID_PWM);    //ID_PWM = 31
  400c94:	201f      	movs	r0, #31
  400c96:	f8df 9194 	ldr.w	r9, [pc, #404]	; 400e2c <main+0x1b8>
  400c9a:	47c8      	blx	r9
	pwm_channel_disable(PWM, PIN_PWM_LED0_CHANNEL); // desabilita canal 0 do PWM
  400c9c:	2100      	movs	r1, #0
  400c9e:	4849      	ldr	r0, [pc, #292]	; (400dc4 <main+0x150>)
  400ca0:	4c49      	ldr	r4, [pc, #292]	; (400dc8 <main+0x154>)
  400ca2:	47a0      	blx	r4
	pwm_channel_disable(PWM, PIN_PWM_LED1_CHANNEL); // desabilita canal 1 do pwm
  400ca4:	2101      	movs	r1, #1
  400ca6:	4847      	ldr	r0, [pc, #284]	; (400dc4 <main+0x150>)
  400ca8:	47a0      	blx	r4
	pwm_clock_t clock_setting = {
  400caa:	4b48      	ldr	r3, [pc, #288]	; (400dcc <main+0x158>)
  400cac:	9303      	str	r3, [sp, #12]
  400cae:	2400      	movs	r4, #0
  400cb0:	9404      	str	r4, [sp, #16]
  400cb2:	4e47      	ldr	r6, [pc, #284]	; (400dd0 <main+0x15c>)
  400cb4:	9605      	str	r6, [sp, #20]
	pwm_init(PWM, &clock_setting);					//aplica as configuraes de clock
  400cb6:	a903      	add	r1, sp, #12
  400cb8:	4842      	ldr	r0, [pc, #264]	; (400dc4 <main+0x150>)
  400cba:	4b46      	ldr	r3, [pc, #280]	; (400dd4 <main+0x160>)
  400cbc:	4798      	blx	r3
	g_pwm_channel_led.alignment = PWM_ALIGN_LEFT;
  400cbe:	4d46      	ldr	r5, [pc, #280]	; (400dd8 <main+0x164>)
  400cc0:	812c      	strh	r4, [r5, #8]
	g_pwm_channel_led.polarity = PWM_LOW;				// define nvel ativo do PWM como baixo (para Sada PWM_Hx)   
  400cc2:	72ac      	strb	r4, [r5, #10]
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA; // programa como fonte de clock para o canal PWM o clock A
  400cc4:	f04f 0b0b 	mov.w	fp, #11
  400cc8:	f8c5 b004 	str.w	fp, [r5, #4]
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
  400ccc:	f04f 0a64 	mov.w	sl, #100	; 0x64
  400cd0:	f8c5 a010 	str.w	sl, [r5, #16]
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE;
  400cd4:	60ec      	str	r4, [r5, #12]
	g_pwm_channel_led.channel = PIN_PWM_LED0_CHANNEL; // Vamos usar o canal 0 do PWM
  400cd6:	602c      	str	r4, [r5, #0]
	pwm_channel_init(PWM, &g_pwm_channel_led);	// aplica as configuraes iniciando o PWM canal 0
  400cd8:	4629      	mov	r1, r5
  400cda:	483a      	ldr	r0, [pc, #232]	; (400dc4 <main+0x150>)
  400cdc:	4f3f      	ldr	r7, [pc, #252]	; (400ddc <main+0x168>)
  400cde:	47b8      	blx	r7
	g_pwm_channel_led.alignment = PWM_ALIGN_CENTER;
  400ce0:	f44f 7380 	mov.w	r3, #256	; 0x100
  400ce4:	812b      	strh	r3, [r5, #8]
	g_pwm_channel_led.polarity = PWM_HIGH;
  400ce6:	f04f 0801 	mov.w	r8, #1
  400cea:	f885 800a 	strb.w	r8, [r5, #10]
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
  400cee:	f8c5 b004 	str.w	fp, [r5, #4]
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
  400cf2:	f8c5 a010 	str.w	sl, [r5, #16]
	g_pwm_channel_led.ul_duty = INIT_DUTY_VALUE + 50; // coloca duty de 50% para os valores utilizados (50/100)
  400cf6:	2332      	movs	r3, #50	; 0x32
  400cf8:	60eb      	str	r3, [r5, #12]
	g_pwm_channel_led.channel = PIN_PWM_LED1_CHANNEL;
  400cfa:	f8c5 8000 	str.w	r8, [r5]
	pwm_channel_init(PWM, &g_pwm_channel_led);
  400cfe:	4629      	mov	r1, r5
  400d00:	4830      	ldr	r0, [pc, #192]	; (400dc4 <main+0x150>)
  400d02:	47b8      	blx	r7
	pwm_channel_enable(PWM, PIN_PWM_LED0_CHANNEL);	//habilita PWM LED AZUL
  400d04:	4621      	mov	r1, r4
  400d06:	482f      	ldr	r0, [pc, #188]	; (400dc4 <main+0x150>)
  400d08:	4d35      	ldr	r5, [pc, #212]	; (400de0 <main+0x16c>)
  400d0a:	47a8      	blx	r5
	pwm_channel_enable(PWM, PIN_PWM_LED1_CHANNEL);	//habilita PWM LED VERDE
  400d0c:	4641      	mov	r1, r8
  400d0e:	482d      	ldr	r0, [pc, #180]	; (400dc4 <main+0x150>)
  400d10:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_ADC);
  400d12:	201d      	movs	r0, #29
  400d14:	47c8      	blx	r9
	adc_init(ADC, sysclk_get_main_hz(), ADC_CLOCK, 8);
  400d16:	4d33      	ldr	r5, [pc, #204]	; (400de4 <main+0x170>)
  400d18:	2308      	movs	r3, #8
  400d1a:	4a33      	ldr	r2, [pc, #204]	; (400de8 <main+0x174>)
  400d1c:	4933      	ldr	r1, [pc, #204]	; (400dec <main+0x178>)
  400d1e:	4628      	mov	r0, r5
  400d20:	4f33      	ldr	r7, [pc, #204]	; (400df0 <main+0x17c>)
  400d22:	47b8      	blx	r7
	adc_configure_timing(ADC, 0, ADC_SETTLING_TIME_3, 1);
  400d24:	4643      	mov	r3, r8
  400d26:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  400d2a:	4621      	mov	r1, r4
  400d2c:	4628      	mov	r0, r5
  400d2e:	4f31      	ldr	r7, [pc, #196]	; (400df4 <main+0x180>)
  400d30:	47b8      	blx	r7
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);
  400d32:	4621      	mov	r1, r4
  400d34:	4628      	mov	r0, r5
  400d36:	4b30      	ldr	r3, [pc, #192]	; (400df8 <main+0x184>)
  400d38:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_5);
  400d3a:	2105      	movs	r1, #5
  400d3c:	4628      	mov	r0, r5
  400d3e:	4b2f      	ldr	r3, [pc, #188]	; (400dfc <main+0x188>)
  400d40:	4798      	blx	r3
	adc_enable_interrupt(ADC, ADC_IER_EOC5); //habilita interrupo quando tiver completado a converso do canal 5;
  400d42:	2120      	movs	r1, #32
  400d44:	4628      	mov	r0, r5
  400d46:	4b2e      	ldr	r3, [pc, #184]	; (400e00 <main+0x18c>)
  400d48:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  400d4a:	4622      	mov	r2, r4
  400d4c:	4621      	mov	r1, r4
  400d4e:	4628      	mov	r0, r5
  400d50:	4b2c      	ldr	r3, [pc, #176]	; (400e04 <main+0x190>)
  400d52:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400d54:	4f2c      	ldr	r7, [pc, #176]	; (400e08 <main+0x194>)
  400d56:	f887 431d 	strb.w	r4, [r7, #797]	; 0x31d
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400d5a:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
  400d5e:	603b      	str	r3, [r7, #0]
	adc_start(ADC);
  400d60:	4628      	mov	r0, r5
  400d62:	4b2a      	ldr	r3, [pc, #168]	; (400e0c <main+0x198>)
  400d64:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);
  400d66:	201a      	movs	r0, #26
  400d68:	47c8      	blx	r9
	tc_find_mck_divisor(freq_desired,ul_sysclk,&ul_div,&ul_tcclk,ul_sysclk);
  400d6a:	9600      	str	r6, [sp, #0]
  400d6c:	ab02      	add	r3, sp, #8
  400d6e:	aa03      	add	r2, sp, #12
  400d70:	4631      	mov	r1, r6
  400d72:	20c8      	movs	r0, #200	; 0xc8
  400d74:	4d26      	ldr	r5, [pc, #152]	; (400e10 <main+0x19c>)
  400d76:	47a8      	blx	r5
	tc_init(TC,CHANNEL,TC_CMR_CPCTRG|ul_tcclk);
  400d78:	4d26      	ldr	r5, [pc, #152]	; (400e14 <main+0x1a0>)
  400d7a:	9a02      	ldr	r2, [sp, #8]
  400d7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400d80:	4621      	mov	r1, r4
  400d82:	4628      	mov	r0, r5
  400d84:	4b24      	ldr	r3, [pc, #144]	; (400e18 <main+0x1a4>)
  400d86:	4798      	blx	r3
	uint32_t counter = (ul_sysclk/ul_div)/freq_desired;
  400d88:	9a03      	ldr	r2, [sp, #12]
  400d8a:	fbb6 f2f2 	udiv	r2, r6, r2
  400d8e:	4b23      	ldr	r3, [pc, #140]	; (400e1c <main+0x1a8>)
  400d90:	fba3 3202 	umull	r3, r2, r3, r2
    tc_write_rc(TC,CHANNEL,counter);
  400d94:	0992      	lsrs	r2, r2, #6
  400d96:	4621      	mov	r1, r4
  400d98:	4628      	mov	r0, r5
  400d9a:	4b21      	ldr	r3, [pc, #132]	; (400e20 <main+0x1ac>)
  400d9c:	4798      	blx	r3
	tc_enable_interrupt(TC,CHANNEL,TC_IER_CPCS);
  400d9e:	2210      	movs	r2, #16
  400da0:	4621      	mov	r1, r4
  400da2:	4628      	mov	r0, r5
  400da4:	4b1f      	ldr	r3, [pc, #124]	; (400e24 <main+0x1b0>)
  400da6:	4798      	blx	r3
  400da8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400dac:	603b      	str	r3, [r7, #0]
    tc_start(TC,CHANNEL);
  400dae:	4621      	mov	r1, r4
  400db0:	4628      	mov	r0, r5
  400db2:	4b1d      	ldr	r3, [pc, #116]	; (400e28 <main+0x1b4>)
  400db4:	4798      	blx	r3
  400db6:	e7fe      	b.n	400db6 <main+0x142>
  400db8:	00400139 	.word	0x00400139
  400dbc:	0040019d 	.word	0x0040019d
  400dc0:	0040038d 	.word	0x0040038d
  400dc4:	40020000 	.word	0x40020000
  400dc8:	004009b1 	.word	0x004009b1
  400dcc:	001e8480 	.word	0x001e8480
  400dd0:	07270e00 	.word	0x07270e00
  400dd4:	00400861 	.word	0x00400861
  400dd8:	200004c8 	.word	0x200004c8
  400ddc:	004008a5 	.word	0x004008a5
  400de0:	004009a7 	.word	0x004009a7
  400de4:	40038000 	.word	0x40038000
  400de8:	0061a800 	.word	0x0061a800
  400dec:	0e4e1c00 	.word	0x0e4e1c00
  400df0:	00400211 	.word	0x00400211
  400df4:	00400263 	.word	0x00400263
  400df8:	00400245 	.word	0x00400245
  400dfc:	00400285 	.word	0x00400285
  400e00:	00400293 	.word	0x00400293
  400e04:	00400255 	.word	0x00400255
  400e08:	e000e100 	.word	0xe000e100
  400e0c:	0040027f 	.word	0x0040027f
  400e10:	0040079d 	.word	0x0040079d
  400e14:	40014000 	.word	0x40014000
  400e18:	00400765 	.word	0x00400765
  400e1c:	51eb851f 	.word	0x51eb851f
  400e20:	00400785 	.word	0x00400785
  400e24:	0040078d 	.word	0x0040078d
  400e28:	0040077d 	.word	0x0040077d
  400e2c:	00400711 	.word	0x00400711

00400e30 <__libc_init_array>:
  400e30:	b570      	push	{r4, r5, r6, lr}
  400e32:	4e0f      	ldr	r6, [pc, #60]	; (400e70 <__libc_init_array+0x40>)
  400e34:	4d0f      	ldr	r5, [pc, #60]	; (400e74 <__libc_init_array+0x44>)
  400e36:	1b76      	subs	r6, r6, r5
  400e38:	10b6      	asrs	r6, r6, #2
  400e3a:	bf18      	it	ne
  400e3c:	2400      	movne	r4, #0
  400e3e:	d005      	beq.n	400e4c <__libc_init_array+0x1c>
  400e40:	3401      	adds	r4, #1
  400e42:	f855 3b04 	ldr.w	r3, [r5], #4
  400e46:	4798      	blx	r3
  400e48:	42a6      	cmp	r6, r4
  400e4a:	d1f9      	bne.n	400e40 <__libc_init_array+0x10>
  400e4c:	4e0a      	ldr	r6, [pc, #40]	; (400e78 <__libc_init_array+0x48>)
  400e4e:	4d0b      	ldr	r5, [pc, #44]	; (400e7c <__libc_init_array+0x4c>)
  400e50:	1b76      	subs	r6, r6, r5
  400e52:	f000 f8bd 	bl	400fd0 <_init>
  400e56:	10b6      	asrs	r6, r6, #2
  400e58:	bf18      	it	ne
  400e5a:	2400      	movne	r4, #0
  400e5c:	d006      	beq.n	400e6c <__libc_init_array+0x3c>
  400e5e:	3401      	adds	r4, #1
  400e60:	f855 3b04 	ldr.w	r3, [r5], #4
  400e64:	4798      	blx	r3
  400e66:	42a6      	cmp	r6, r4
  400e68:	d1f9      	bne.n	400e5e <__libc_init_array+0x2e>
  400e6a:	bd70      	pop	{r4, r5, r6, pc}
  400e6c:	bd70      	pop	{r4, r5, r6, pc}
  400e6e:	bf00      	nop
  400e70:	00400fdc 	.word	0x00400fdc
  400e74:	00400fdc 	.word	0x00400fdc
  400e78:	00400fe4 	.word	0x00400fe4
  400e7c:	00400fdc 	.word	0x00400fdc

00400e80 <register_fini>:
  400e80:	4b02      	ldr	r3, [pc, #8]	; (400e8c <register_fini+0xc>)
  400e82:	b113      	cbz	r3, 400e8a <register_fini+0xa>
  400e84:	4802      	ldr	r0, [pc, #8]	; (400e90 <register_fini+0x10>)
  400e86:	f000 b805 	b.w	400e94 <atexit>
  400e8a:	4770      	bx	lr
  400e8c:	00000000 	.word	0x00000000
  400e90:	00400ea1 	.word	0x00400ea1

00400e94 <atexit>:
  400e94:	2300      	movs	r3, #0
  400e96:	4601      	mov	r1, r0
  400e98:	461a      	mov	r2, r3
  400e9a:	4618      	mov	r0, r3
  400e9c:	f000 b81e 	b.w	400edc <__register_exitproc>

00400ea0 <__libc_fini_array>:
  400ea0:	b538      	push	{r3, r4, r5, lr}
  400ea2:	4c0a      	ldr	r4, [pc, #40]	; (400ecc <__libc_fini_array+0x2c>)
  400ea4:	4d0a      	ldr	r5, [pc, #40]	; (400ed0 <__libc_fini_array+0x30>)
  400ea6:	1b64      	subs	r4, r4, r5
  400ea8:	10a4      	asrs	r4, r4, #2
  400eaa:	d00a      	beq.n	400ec2 <__libc_fini_array+0x22>
  400eac:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  400eb0:	3b01      	subs	r3, #1
  400eb2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  400eb6:	3c01      	subs	r4, #1
  400eb8:	f855 3904 	ldr.w	r3, [r5], #-4
  400ebc:	4798      	blx	r3
  400ebe:	2c00      	cmp	r4, #0
  400ec0:	d1f9      	bne.n	400eb6 <__libc_fini_array+0x16>
  400ec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  400ec6:	f000 b88d 	b.w	400fe4 <_fini>
  400eca:	bf00      	nop
  400ecc:	00400ff4 	.word	0x00400ff4
  400ed0:	00400ff0 	.word	0x00400ff0

00400ed4 <__retarget_lock_acquire_recursive>:
  400ed4:	4770      	bx	lr
  400ed6:	bf00      	nop

00400ed8 <__retarget_lock_release_recursive>:
  400ed8:	4770      	bx	lr
  400eda:	bf00      	nop

00400edc <__register_exitproc>:
  400edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400ee0:	4d2c      	ldr	r5, [pc, #176]	; (400f94 <__register_exitproc+0xb8>)
  400ee2:	4606      	mov	r6, r0
  400ee4:	6828      	ldr	r0, [r5, #0]
  400ee6:	4698      	mov	r8, r3
  400ee8:	460f      	mov	r7, r1
  400eea:	4691      	mov	r9, r2
  400eec:	f7ff fff2 	bl	400ed4 <__retarget_lock_acquire_recursive>
  400ef0:	4b29      	ldr	r3, [pc, #164]	; (400f98 <__register_exitproc+0xbc>)
  400ef2:	681c      	ldr	r4, [r3, #0]
  400ef4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  400ef8:	2b00      	cmp	r3, #0
  400efa:	d03e      	beq.n	400f7a <__register_exitproc+0x9e>
  400efc:	685a      	ldr	r2, [r3, #4]
  400efe:	2a1f      	cmp	r2, #31
  400f00:	dc1c      	bgt.n	400f3c <__register_exitproc+0x60>
  400f02:	f102 0e01 	add.w	lr, r2, #1
  400f06:	b176      	cbz	r6, 400f26 <__register_exitproc+0x4a>
  400f08:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  400f0c:	2401      	movs	r4, #1
  400f0e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  400f12:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  400f16:	4094      	lsls	r4, r2
  400f18:	4320      	orrs	r0, r4
  400f1a:	2e02      	cmp	r6, #2
  400f1c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  400f20:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  400f24:	d023      	beq.n	400f6e <__register_exitproc+0x92>
  400f26:	3202      	adds	r2, #2
  400f28:	f8c3 e004 	str.w	lr, [r3, #4]
  400f2c:	6828      	ldr	r0, [r5, #0]
  400f2e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  400f32:	f7ff ffd1 	bl	400ed8 <__retarget_lock_release_recursive>
  400f36:	2000      	movs	r0, #0
  400f38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f3c:	4b17      	ldr	r3, [pc, #92]	; (400f9c <__register_exitproc+0xc0>)
  400f3e:	b30b      	cbz	r3, 400f84 <__register_exitproc+0xa8>
  400f40:	f44f 70c8 	mov.w	r0, #400	; 0x190
  400f44:	f3af 8000 	nop.w
  400f48:	4603      	mov	r3, r0
  400f4a:	b1d8      	cbz	r0, 400f84 <__register_exitproc+0xa8>
  400f4c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  400f50:	6002      	str	r2, [r0, #0]
  400f52:	2100      	movs	r1, #0
  400f54:	6041      	str	r1, [r0, #4]
  400f56:	460a      	mov	r2, r1
  400f58:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  400f5c:	f04f 0e01 	mov.w	lr, #1
  400f60:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  400f64:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  400f68:	2e00      	cmp	r6, #0
  400f6a:	d0dc      	beq.n	400f26 <__register_exitproc+0x4a>
  400f6c:	e7cc      	b.n	400f08 <__register_exitproc+0x2c>
  400f6e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  400f72:	430c      	orrs	r4, r1
  400f74:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  400f78:	e7d5      	b.n	400f26 <__register_exitproc+0x4a>
  400f7a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  400f7e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  400f82:	e7bb      	b.n	400efc <__register_exitproc+0x20>
  400f84:	6828      	ldr	r0, [r5, #0]
  400f86:	f7ff ffa7 	bl	400ed8 <__retarget_lock_release_recursive>
  400f8a:	f04f 30ff 	mov.w	r0, #4294967295
  400f8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400f92:	bf00      	nop
  400f94:	20000430 	.word	0x20000430
  400f98:	00400fcc 	.word	0x00400fcc
  400f9c:	00000000 	.word	0x00000000
  400fa0:	00000001 	.word	0x00000001
  400fa4:	00000002 	.word	0x00000002
  400fa8:	00000004 	.word	0x00000004
  400fac:	00000008 	.word	0x00000008
  400fb0:	00000010 	.word	0x00000010
  400fb4:	00000020 	.word	0x00000020
  400fb8:	00000040 	.word	0x00000040
  400fbc:	00000080 	.word	0x00000080
  400fc0:	00000100 	.word	0x00000100
  400fc4:	00000200 	.word	0x00000200
  400fc8:	00000400 	.word	0x00000400

00400fcc <_global_impure_ptr>:
  400fcc:	20000008                                ... 

00400fd0 <_init>:
  400fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400fd2:	bf00      	nop
  400fd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400fd6:	bc08      	pop	{r3}
  400fd8:	469e      	mov	lr, r3
  400fda:	4770      	bx	lr

00400fdc <__init_array_start>:
  400fdc:	00400e81 	.word	0x00400e81

00400fe0 <__frame_dummy_init_array_entry>:
  400fe0:	004000f1                                ..@.

00400fe4 <_fini>:
  400fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400fe6:	bf00      	nop
  400fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  400fea:	bc08      	pop	{r3}
  400fec:	469e      	mov	lr, r3
  400fee:	4770      	bx	lr

00400ff0 <__fini_array_start>:
  400ff0:	004000cd 	.word	0x004000cd
