    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ADC_bSAR_SEQ
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
ADC_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B1_UDB08_CTL
ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
ADC_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
ADC_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
ADC_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
ADC_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B1_UDB04_MSK
ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
ADC_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B1_UDB04_ST

; ADC_FinalBuf
ADC_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_FinalBuf__DRQ_NUMBER EQU 0
ADC_FinalBuf__NUMBEROF_TDS EQU 0
ADC_FinalBuf__PRIORITY EQU 2
ADC_FinalBuf__TERMIN_EN EQU 0
ADC_FinalBuf__TERMIN_SEL EQU 0
ADC_FinalBuf__TERMOUT0_EN EQU 1
ADC_FinalBuf__TERMOUT0_SEL EQU 0
ADC_FinalBuf__TERMOUT1_EN EQU 0
ADC_FinalBuf__TERMOUT1_SEL EQU 0

; ADC_IntClock
ADC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_IntClock__INDEX EQU 0x00
ADC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_IntClock__PM_ACT_MSK EQU 0x01
ADC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_IntClock__PM_STBY_MSK EQU 0x01

; ADC_IRQ
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ADC_SAR_ADC_SAR
ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

; ADC_TempBuf
ADC_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_TempBuf__DRQ_NUMBER EQU 1
ADC_TempBuf__NUMBEROF_TDS EQU 0
ADC_TempBuf__PRIORITY EQU 2
ADC_TempBuf__TERMIN_EN EQU 0
ADC_TempBuf__TERMIN_SEL EQU 0
ADC_TempBuf__TERMOUT0_EN EQU 1
ADC_TempBuf__TERMOUT0_SEL EQU 1
ADC_TempBuf__TERMOUT1_EN EQU 0
ADC_TempBuf__TERMOUT1_SEL EQU 0

; IN_C
IN_C__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
IN_C__0__MASK EQU 0x04
IN_C__0__PC EQU CYREG_PRT4_PC2
IN_C__0__PORT EQU 4
IN_C__0__SHIFT EQU 2
IN_C__AG EQU CYREG_PRT4_AG
IN_C__AMUX EQU CYREG_PRT4_AMUX
IN_C__BIE EQU CYREG_PRT4_BIE
IN_C__BIT_MASK EQU CYREG_PRT4_BIT_MASK
IN_C__BYP EQU CYREG_PRT4_BYP
IN_C__CTL EQU CYREG_PRT4_CTL
IN_C__DM0 EQU CYREG_PRT4_DM0
IN_C__DM1 EQU CYREG_PRT4_DM1
IN_C__DM2 EQU CYREG_PRT4_DM2
IN_C__DR EQU CYREG_PRT4_DR
IN_C__INP_DIS EQU CYREG_PRT4_INP_DIS
IN_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
IN_C__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
IN_C__LCD_EN EQU CYREG_PRT4_LCD_EN
IN_C__MASK EQU 0x04
IN_C__PORT EQU 4
IN_C__PRT EQU CYREG_PRT4_PRT
IN_C__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
IN_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
IN_C__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
IN_C__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
IN_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
IN_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
IN_C__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
IN_C__PS EQU CYREG_PRT4_PS
IN_C__SHIFT EQU 2
IN_C__SLW EQU CYREG_PRT4_SLW

; IN_D
IN_D__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
IN_D__0__MASK EQU 0x04
IN_D__0__PC EQU CYREG_PRT0_PC2
IN_D__0__PORT EQU 0
IN_D__0__SHIFT EQU 2
IN_D__AG EQU CYREG_PRT0_AG
IN_D__AMUX EQU CYREG_PRT0_AMUX
IN_D__BIE EQU CYREG_PRT0_BIE
IN_D__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IN_D__BYP EQU CYREG_PRT0_BYP
IN_D__CTL EQU CYREG_PRT0_CTL
IN_D__DM0 EQU CYREG_PRT0_DM0
IN_D__DM1 EQU CYREG_PRT0_DM1
IN_D__DM2 EQU CYREG_PRT0_DM2
IN_D__DR EQU CYREG_PRT0_DR
IN_D__INP_DIS EQU CYREG_PRT0_INP_DIS
IN_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IN_D__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IN_D__LCD_EN EQU CYREG_PRT0_LCD_EN
IN_D__MASK EQU 0x04
IN_D__PORT EQU 0
IN_D__PRT EQU CYREG_PRT0_PRT
IN_D__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IN_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IN_D__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IN_D__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IN_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IN_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IN_D__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IN_D__PS EQU CYREG_PRT0_PS
IN_D__SHIFT EQU 2
IN_D__SLW EQU CYREG_PRT0_SLW

; IN_P
IN_P__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
IN_P__0__MASK EQU 0x40
IN_P__0__PC EQU CYREG_PRT0_PC6
IN_P__0__PORT EQU 0
IN_P__0__SHIFT EQU 6
IN_P__AG EQU CYREG_PRT0_AG
IN_P__AMUX EQU CYREG_PRT0_AMUX
IN_P__BIE EQU CYREG_PRT0_BIE
IN_P__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IN_P__BYP EQU CYREG_PRT0_BYP
IN_P__CTL EQU CYREG_PRT0_CTL
IN_P__DM0 EQU CYREG_PRT0_DM0
IN_P__DM1 EQU CYREG_PRT0_DM1
IN_P__DM2 EQU CYREG_PRT0_DM2
IN_P__DR EQU CYREG_PRT0_DR
IN_P__INP_DIS EQU CYREG_PRT0_INP_DIS
IN_P__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IN_P__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IN_P__LCD_EN EQU CYREG_PRT0_LCD_EN
IN_P__MASK EQU 0x40
IN_P__PORT EQU 0
IN_P__PRT EQU CYREG_PRT0_PRT
IN_P__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IN_P__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IN_P__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IN_P__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IN_P__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IN_P__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IN_P__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IN_P__PS EQU CYREG_PRT0_PS
IN_P__SHIFT EQU 6
IN_P__SLW EQU CYREG_PRT0_SLW

; LED1
LED1__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
LED1__0__MASK EQU 0x40
LED1__0__PC EQU CYREG_PRT1_PC6
LED1__0__PORT EQU 1
LED1__0__SHIFT EQU 6
LED1__AG EQU CYREG_PRT1_AG
LED1__AMUX EQU CYREG_PRT1_AMUX
LED1__BIE EQU CYREG_PRT1_BIE
LED1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED1__BYP EQU CYREG_PRT1_BYP
LED1__CTL EQU CYREG_PRT1_CTL
LED1__DM0 EQU CYREG_PRT1_DM0
LED1__DM1 EQU CYREG_PRT1_DM1
LED1__DM2 EQU CYREG_PRT1_DM2
LED1__DR EQU CYREG_PRT1_DR
LED1__INP_DIS EQU CYREG_PRT1_INP_DIS
LED1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED1__LCD_EN EQU CYREG_PRT1_LCD_EN
LED1__MASK EQU 0x40
LED1__PORT EQU 1
LED1__PRT EQU CYREG_PRT1_PRT
LED1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED1__PS EQU CYREG_PRT1_PS
LED1__SHIFT EQU 6
LED1__SLW EQU CYREG_PRT1_SLW

; LED2
LED2__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
LED2__0__MASK EQU 0x80
LED2__0__PC EQU CYREG_PRT1_PC7
LED2__0__PORT EQU 1
LED2__0__SHIFT EQU 7
LED2__AG EQU CYREG_PRT1_AG
LED2__AMUX EQU CYREG_PRT1_AMUX
LED2__BIE EQU CYREG_PRT1_BIE
LED2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
LED2__BYP EQU CYREG_PRT1_BYP
LED2__CTL EQU CYREG_PRT1_CTL
LED2__DM0 EQU CYREG_PRT1_DM0
LED2__DM1 EQU CYREG_PRT1_DM1
LED2__DM2 EQU CYREG_PRT1_DM2
LED2__DR EQU CYREG_PRT1_DR
LED2__INP_DIS EQU CYREG_PRT1_INP_DIS
LED2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
LED2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
LED2__LCD_EN EQU CYREG_PRT1_LCD_EN
LED2__MASK EQU 0x80
LED2__PORT EQU 1
LED2__PRT EQU CYREG_PRT1_PRT
LED2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
LED2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
LED2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
LED2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
LED2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
LED2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
LED2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
LED2__PS EQU CYREG_PRT1_PS
LED2__SHIFT EQU 7
LED2__SLW EQU CYREG_PRT1_SLW

; LED3
LED3__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
LED3__0__MASK EQU 0x40
LED3__0__PC EQU CYREG_PRT12_PC6
LED3__0__PORT EQU 12
LED3__0__SHIFT EQU 6
LED3__AG EQU CYREG_PRT12_AG
LED3__BIE EQU CYREG_PRT12_BIE
LED3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED3__BYP EQU CYREG_PRT12_BYP
LED3__DM0 EQU CYREG_PRT12_DM0
LED3__DM1 EQU CYREG_PRT12_DM1
LED3__DM2 EQU CYREG_PRT12_DM2
LED3__DR EQU CYREG_PRT12_DR
LED3__INP_DIS EQU CYREG_PRT12_INP_DIS
LED3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED3__MASK EQU 0x40
LED3__PORT EQU 12
LED3__PRT EQU CYREG_PRT12_PRT
LED3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED3__PS EQU CYREG_PRT12_PS
LED3__SHIFT EQU 6
LED3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED3__SLW EQU CYREG_PRT12_SLW

; LED4
LED4__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
LED4__0__MASK EQU 0x80
LED4__0__PC EQU CYREG_PRT12_PC7
LED4__0__PORT EQU 12
LED4__0__SHIFT EQU 7
LED4__AG EQU CYREG_PRT12_AG
LED4__BIE EQU CYREG_PRT12_BIE
LED4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LED4__BYP EQU CYREG_PRT12_BYP
LED4__DM0 EQU CYREG_PRT12_DM0
LED4__DM1 EQU CYREG_PRT12_DM1
LED4__DM2 EQU CYREG_PRT12_DM2
LED4__DR EQU CYREG_PRT12_DR
LED4__INP_DIS EQU CYREG_PRT12_INP_DIS
LED4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LED4__MASK EQU 0x80
LED4__PORT EQU 12
LED4__PRT EQU CYREG_PRT12_PRT
LED4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LED4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LED4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LED4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LED4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LED4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LED4__PS EQU CYREG_PRT12_PS
LED4__SHIFT EQU 7
LED4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LED4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LED4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LED4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LED4__SLW EQU CYREG_PRT12_SLW

; LED5
LED5__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
LED5__0__MASK EQU 0x10
LED5__0__PC EQU CYREG_PRT5_PC4
LED5__0__PORT EQU 5
LED5__0__SHIFT EQU 4
LED5__AG EQU CYREG_PRT5_AG
LED5__AMUX EQU CYREG_PRT5_AMUX
LED5__BIE EQU CYREG_PRT5_BIE
LED5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED5__BYP EQU CYREG_PRT5_BYP
LED5__CTL EQU CYREG_PRT5_CTL
LED5__DM0 EQU CYREG_PRT5_DM0
LED5__DM1 EQU CYREG_PRT5_DM1
LED5__DM2 EQU CYREG_PRT5_DM2
LED5__DR EQU CYREG_PRT5_DR
LED5__INP_DIS EQU CYREG_PRT5_INP_DIS
LED5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED5__LCD_EN EQU CYREG_PRT5_LCD_EN
LED5__MASK EQU 0x10
LED5__PORT EQU 5
LED5__PRT EQU CYREG_PRT5_PRT
LED5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED5__PS EQU CYREG_PRT5_PS
LED5__SHIFT EQU 4
LED5__SLW EQU CYREG_PRT5_SLW

; LED6
LED6__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
LED6__0__MASK EQU 0x20
LED6__0__PC EQU CYREG_PRT5_PC5
LED6__0__PORT EQU 5
LED6__0__SHIFT EQU 5
LED6__AG EQU CYREG_PRT5_AG
LED6__AMUX EQU CYREG_PRT5_AMUX
LED6__BIE EQU CYREG_PRT5_BIE
LED6__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED6__BYP EQU CYREG_PRT5_BYP
LED6__CTL EQU CYREG_PRT5_CTL
LED6__DM0 EQU CYREG_PRT5_DM0
LED6__DM1 EQU CYREG_PRT5_DM1
LED6__DM2 EQU CYREG_PRT5_DM2
LED6__DR EQU CYREG_PRT5_DR
LED6__INP_DIS EQU CYREG_PRT5_INP_DIS
LED6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED6__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED6__LCD_EN EQU CYREG_PRT5_LCD_EN
LED6__MASK EQU 0x20
LED6__PORT EQU 5
LED6__PRT EQU CYREG_PRT5_PRT
LED6__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED6__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED6__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED6__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED6__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED6__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED6__PS EQU CYREG_PRT5_PS
LED6__SHIFT EQU 5
LED6__SLW EQU CYREG_PRT5_SLW

; LED7
LED7__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
LED7__0__MASK EQU 0x40
LED7__0__PC EQU CYREG_PRT5_PC6
LED7__0__PORT EQU 5
LED7__0__SHIFT EQU 6
LED7__AG EQU CYREG_PRT5_AG
LED7__AMUX EQU CYREG_PRT5_AMUX
LED7__BIE EQU CYREG_PRT5_BIE
LED7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED7__BYP EQU CYREG_PRT5_BYP
LED7__CTL EQU CYREG_PRT5_CTL
LED7__DM0 EQU CYREG_PRT5_DM0
LED7__DM1 EQU CYREG_PRT5_DM1
LED7__DM2 EQU CYREG_PRT5_DM2
LED7__DR EQU CYREG_PRT5_DR
LED7__INP_DIS EQU CYREG_PRT5_INP_DIS
LED7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED7__LCD_EN EQU CYREG_PRT5_LCD_EN
LED7__MASK EQU 0x40
LED7__PORT EQU 5
LED7__PRT EQU CYREG_PRT5_PRT
LED7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED7__PS EQU CYREG_PRT5_PS
LED7__SHIFT EQU 6
LED7__SLW EQU CYREG_PRT5_SLW

; LED8
LED8__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
LED8__0__MASK EQU 0x80
LED8__0__PC EQU CYREG_PRT5_PC7
LED8__0__PORT EQU 5
LED8__0__SHIFT EQU 7
LED8__AG EQU CYREG_PRT5_AG
LED8__AMUX EQU CYREG_PRT5_AMUX
LED8__BIE EQU CYREG_PRT5_BIE
LED8__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED8__BYP EQU CYREG_PRT5_BYP
LED8__CTL EQU CYREG_PRT5_CTL
LED8__DM0 EQU CYREG_PRT5_DM0
LED8__DM1 EQU CYREG_PRT5_DM1
LED8__DM2 EQU CYREG_PRT5_DM2
LED8__DR EQU CYREG_PRT5_DR
LED8__INP_DIS EQU CYREG_PRT5_INP_DIS
LED8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED8__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED8__LCD_EN EQU CYREG_PRT5_LCD_EN
LED8__MASK EQU 0x80
LED8__PORT EQU 5
LED8__PRT EQU CYREG_PRT5_PRT
LED8__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED8__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED8__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED8__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED8__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED8__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED8__PS EQU CYREG_PRT5_PS
LED8__SHIFT EQU 7
LED8__SLW EQU CYREG_PRT5_SLW

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Pin_1__0__MASK EQU 0x20
Pin_1__0__PC EQU CYREG_IO_PC_PRT15_PC5
Pin_1__0__PORT EQU 15
Pin_1__0__SHIFT EQU 5
Pin_1__AG EQU CYREG_PRT15_AG
Pin_1__AMUX EQU CYREG_PRT15_AMUX
Pin_1__BIE EQU CYREG_PRT15_BIE
Pin_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_1__BYP EQU CYREG_PRT15_BYP
Pin_1__CTL EQU CYREG_PRT15_CTL
Pin_1__DM0 EQU CYREG_PRT15_DM0
Pin_1__DM1 EQU CYREG_PRT15_DM1
Pin_1__DM2 EQU CYREG_PRT15_DM2
Pin_1__DR EQU CYREG_PRT15_DR
Pin_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_1__MASK EQU 0x20
Pin_1__PORT EQU 15
Pin_1__PRT EQU CYREG_PRT15_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_1__PS EQU CYREG_PRT15_PS
Pin_1__SHIFT EQU 5
Pin_1__SLW EQU CYREG_PRT15_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Pin_2__0__MASK EQU 0x10
Pin_2__0__PC EQU CYREG_IO_PC_PRT15_PC4
Pin_2__0__PORT EQU 15
Pin_2__0__SHIFT EQU 4
Pin_2__AG EQU CYREG_PRT15_AG
Pin_2__AMUX EQU CYREG_PRT15_AMUX
Pin_2__BIE EQU CYREG_PRT15_BIE
Pin_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_2__BYP EQU CYREG_PRT15_BYP
Pin_2__CTL EQU CYREG_PRT15_CTL
Pin_2__DM0 EQU CYREG_PRT15_DM0
Pin_2__DM1 EQU CYREG_PRT15_DM1
Pin_2__DM2 EQU CYREG_PRT15_DM2
Pin_2__DR EQU CYREG_PRT15_DR
Pin_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_2__MASK EQU 0x10
Pin_2__PORT EQU 15
Pin_2__PRT EQU CYREG_PRT15_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_2__PS EQU CYREG_PRT15_PS
Pin_2__SHIFT EQU 4
Pin_2__SLW EQU CYREG_PRT15_SLW

; Rx_JY
Rx_JY__0__INTTYPE EQU CYREG_PICU4_INTTYPE4
Rx_JY__0__MASK EQU 0x10
Rx_JY__0__PC EQU CYREG_PRT4_PC4
Rx_JY__0__PORT EQU 4
Rx_JY__0__SHIFT EQU 4
Rx_JY__AG EQU CYREG_PRT4_AG
Rx_JY__AMUX EQU CYREG_PRT4_AMUX
Rx_JY__BIE EQU CYREG_PRT4_BIE
Rx_JY__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Rx_JY__BYP EQU CYREG_PRT4_BYP
Rx_JY__CTL EQU CYREG_PRT4_CTL
Rx_JY__DM0 EQU CYREG_PRT4_DM0
Rx_JY__DM1 EQU CYREG_PRT4_DM1
Rx_JY__DM2 EQU CYREG_PRT4_DM2
Rx_JY__DR EQU CYREG_PRT4_DR
Rx_JY__INP_DIS EQU CYREG_PRT4_INP_DIS
Rx_JY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Rx_JY__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Rx_JY__LCD_EN EQU CYREG_PRT4_LCD_EN
Rx_JY__MASK EQU 0x10
Rx_JY__PORT EQU 4
Rx_JY__PRT EQU CYREG_PRT4_PRT
Rx_JY__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Rx_JY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Rx_JY__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Rx_JY__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Rx_JY__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Rx_JY__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Rx_JY__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Rx_JY__PS EQU CYREG_PRT4_PS
Rx_JY__SHIFT EQU 4
Rx_JY__SLW EQU CYREG_PRT4_SLW

; Tx_JY
Tx_JY__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
Tx_JY__0__MASK EQU 0x08
Tx_JY__0__PC EQU CYREG_PRT4_PC3
Tx_JY__0__PORT EQU 4
Tx_JY__0__SHIFT EQU 3
Tx_JY__AG EQU CYREG_PRT4_AG
Tx_JY__AMUX EQU CYREG_PRT4_AMUX
Tx_JY__BIE EQU CYREG_PRT4_BIE
Tx_JY__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Tx_JY__BYP EQU CYREG_PRT4_BYP
Tx_JY__CTL EQU CYREG_PRT4_CTL
Tx_JY__DM0 EQU CYREG_PRT4_DM0
Tx_JY__DM1 EQU CYREG_PRT4_DM1
Tx_JY__DM2 EQU CYREG_PRT4_DM2
Tx_JY__DR EQU CYREG_PRT4_DR
Tx_JY__INP_DIS EQU CYREG_PRT4_INP_DIS
Tx_JY__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Tx_JY__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Tx_JY__LCD_EN EQU CYREG_PRT4_LCD_EN
Tx_JY__MASK EQU 0x08
Tx_JY__PORT EQU 4
Tx_JY__PRT EQU CYREG_PRT4_PRT
Tx_JY__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Tx_JY__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Tx_JY__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Tx_JY__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Tx_JY__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Tx_JY__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Tx_JY__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Tx_JY__PS EQU CYREG_PRT4_PS
Tx_JY__SHIFT EQU 3
Tx_JY__SLW EQU CYREG_PRT4_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x02
isr_1__INTC_NUMBER EQU 1
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; L_IN_1
L_IN_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
L_IN_1__0__MASK EQU 0x01
L_IN_1__0__PC EQU CYREG_PRT12_PC0
L_IN_1__0__PORT EQU 12
L_IN_1__0__SHIFT EQU 0
L_IN_1__AG EQU CYREG_PRT12_AG
L_IN_1__BIE EQU CYREG_PRT12_BIE
L_IN_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
L_IN_1__BYP EQU CYREG_PRT12_BYP
L_IN_1__DM0 EQU CYREG_PRT12_DM0
L_IN_1__DM1 EQU CYREG_PRT12_DM1
L_IN_1__DM2 EQU CYREG_PRT12_DM2
L_IN_1__DR EQU CYREG_PRT12_DR
L_IN_1__INP_DIS EQU CYREG_PRT12_INP_DIS
L_IN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
L_IN_1__MASK EQU 0x01
L_IN_1__PORT EQU 12
L_IN_1__PRT EQU CYREG_PRT12_PRT
L_IN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
L_IN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
L_IN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
L_IN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
L_IN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
L_IN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
L_IN_1__PS EQU CYREG_PRT12_PS
L_IN_1__SHIFT EQU 0
L_IN_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
L_IN_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
L_IN_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
L_IN_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
L_IN_1__SLW EQU CYREG_PRT12_SLW

; L_IN_2
L_IN_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
L_IN_2__0__MASK EQU 0x40
L_IN_2__0__PC EQU CYREG_PRT3_PC6
L_IN_2__0__PORT EQU 3
L_IN_2__0__SHIFT EQU 6
L_IN_2__AG EQU CYREG_PRT3_AG
L_IN_2__AMUX EQU CYREG_PRT3_AMUX
L_IN_2__BIE EQU CYREG_PRT3_BIE
L_IN_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
L_IN_2__BYP EQU CYREG_PRT3_BYP
L_IN_2__CTL EQU CYREG_PRT3_CTL
L_IN_2__DM0 EQU CYREG_PRT3_DM0
L_IN_2__DM1 EQU CYREG_PRT3_DM1
L_IN_2__DM2 EQU CYREG_PRT3_DM2
L_IN_2__DR EQU CYREG_PRT3_DR
L_IN_2__INP_DIS EQU CYREG_PRT3_INP_DIS
L_IN_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
L_IN_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
L_IN_2__LCD_EN EQU CYREG_PRT3_LCD_EN
L_IN_2__MASK EQU 0x40
L_IN_2__PORT EQU 3
L_IN_2__PRT EQU CYREG_PRT3_PRT
L_IN_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
L_IN_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
L_IN_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
L_IN_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
L_IN_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
L_IN_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
L_IN_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
L_IN_2__PS EQU CYREG_PRT3_PS
L_IN_2__SHIFT EQU 6
L_IN_2__SLW EQU CYREG_PRT3_SLW

; R_IN_1
R_IN_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
R_IN_1__0__MASK EQU 0x02
R_IN_1__0__PC EQU CYREG_PRT12_PC1
R_IN_1__0__PORT EQU 12
R_IN_1__0__SHIFT EQU 1
R_IN_1__AG EQU CYREG_PRT12_AG
R_IN_1__BIE EQU CYREG_PRT12_BIE
R_IN_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
R_IN_1__BYP EQU CYREG_PRT12_BYP
R_IN_1__DM0 EQU CYREG_PRT12_DM0
R_IN_1__DM1 EQU CYREG_PRT12_DM1
R_IN_1__DM2 EQU CYREG_PRT12_DM2
R_IN_1__DR EQU CYREG_PRT12_DR
R_IN_1__INP_DIS EQU CYREG_PRT12_INP_DIS
R_IN_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
R_IN_1__MASK EQU 0x02
R_IN_1__PORT EQU 12
R_IN_1__PRT EQU CYREG_PRT12_PRT
R_IN_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
R_IN_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
R_IN_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
R_IN_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
R_IN_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
R_IN_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
R_IN_1__PS EQU CYREG_PRT12_PS
R_IN_1__SHIFT EQU 1
R_IN_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
R_IN_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
R_IN_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
R_IN_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
R_IN_1__SLW EQU CYREG_PRT12_SLW

; R_IN_2
R_IN_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
R_IN_2__0__MASK EQU 0x80
R_IN_2__0__PC EQU CYREG_PRT3_PC7
R_IN_2__0__PORT EQU 3
R_IN_2__0__SHIFT EQU 7
R_IN_2__AG EQU CYREG_PRT3_AG
R_IN_2__AMUX EQU CYREG_PRT3_AMUX
R_IN_2__BIE EQU CYREG_PRT3_BIE
R_IN_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
R_IN_2__BYP EQU CYREG_PRT3_BYP
R_IN_2__CTL EQU CYREG_PRT3_CTL
R_IN_2__DM0 EQU CYREG_PRT3_DM0
R_IN_2__DM1 EQU CYREG_PRT3_DM1
R_IN_2__DM2 EQU CYREG_PRT3_DM2
R_IN_2__DR EQU CYREG_PRT3_DR
R_IN_2__INP_DIS EQU CYREG_PRT3_INP_DIS
R_IN_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
R_IN_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
R_IN_2__LCD_EN EQU CYREG_PRT3_LCD_EN
R_IN_2__MASK EQU 0x80
R_IN_2__PORT EQU 3
R_IN_2__PRT EQU CYREG_PRT3_PRT
R_IN_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
R_IN_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
R_IN_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
R_IN_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
R_IN_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
R_IN_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
R_IN_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
R_IN_2__PS EQU CYREG_PRT3_PS
R_IN_2__SHIFT EQU 7
R_IN_2__SLW EQU CYREG_PRT3_SLW

; Rx_net
Rx_net__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Rx_net__0__MASK EQU 0x40
Rx_net__0__PC EQU CYREG_PRT6_PC6
Rx_net__0__PORT EQU 6
Rx_net__0__SHIFT EQU 6
Rx_net__AG EQU CYREG_PRT6_AG
Rx_net__AMUX EQU CYREG_PRT6_AMUX
Rx_net__BIE EQU CYREG_PRT6_BIE
Rx_net__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_net__BYP EQU CYREG_PRT6_BYP
Rx_net__CTL EQU CYREG_PRT6_CTL
Rx_net__DM0 EQU CYREG_PRT6_DM0
Rx_net__DM1 EQU CYREG_PRT6_DM1
Rx_net__DM2 EQU CYREG_PRT6_DM2
Rx_net__DR EQU CYREG_PRT6_DR
Rx_net__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_net__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_net__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_net__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_net__MASK EQU 0x40
Rx_net__PORT EQU 6
Rx_net__PRT EQU CYREG_PRT6_PRT
Rx_net__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_net__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_net__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_net__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_net__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_net__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_net__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_net__PS EQU CYREG_PRT6_PS
Rx_net__SHIFT EQU 6
Rx_net__SLW EQU CYREG_PRT6_SLW

; Tx_net
Tx_net__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Tx_net__0__MASK EQU 0x80
Tx_net__0__PC EQU CYREG_PRT6_PC7
Tx_net__0__PORT EQU 6
Tx_net__0__SHIFT EQU 7
Tx_net__AG EQU CYREG_PRT6_AG
Tx_net__AMUX EQU CYREG_PRT6_AMUX
Tx_net__BIE EQU CYREG_PRT6_BIE
Tx_net__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_net__BYP EQU CYREG_PRT6_BYP
Tx_net__CTL EQU CYREG_PRT6_CTL
Tx_net__DM0 EQU CYREG_PRT6_DM0
Tx_net__DM1 EQU CYREG_PRT6_DM1
Tx_net__DM2 EQU CYREG_PRT6_DM2
Tx_net__DR EQU CYREG_PRT6_DR
Tx_net__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_net__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_net__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_net__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_net__MASK EQU 0x80
Tx_net__PORT EQU 6
Tx_net__PRT EQU CYREG_PRT6_PRT
Tx_net__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_net__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_net__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_net__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_net__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_net__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_net__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_net__PS EQU CYREG_PRT6_PS
Tx_net__SHIFT EQU 7
Tx_net__SLW EQU CYREG_PRT6_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; Clock_6
Clock_6__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_6__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_6__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_6__CFG2_SRC_SEL_MASK EQU 0x07
Clock_6__INDEX EQU 0x02
Clock_6__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_6__PM_ACT_MSK EQU 0x04
Clock_6__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_6__PM_STBY_MSK EQU 0x04

; L_PWM_1
L_PWM_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
L_PWM_1__0__MASK EQU 0x04
L_PWM_1__0__PC EQU CYREG_IO_PC_PRT15_PC2
L_PWM_1__0__PORT EQU 15
L_PWM_1__0__SHIFT EQU 2
L_PWM_1__AG EQU CYREG_PRT15_AG
L_PWM_1__AMUX EQU CYREG_PRT15_AMUX
L_PWM_1__BIE EQU CYREG_PRT15_BIE
L_PWM_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
L_PWM_1__BYP EQU CYREG_PRT15_BYP
L_PWM_1__CTL EQU CYREG_PRT15_CTL
L_PWM_1__DM0 EQU CYREG_PRT15_DM0
L_PWM_1__DM1 EQU CYREG_PRT15_DM1
L_PWM_1__DM2 EQU CYREG_PRT15_DM2
L_PWM_1__DR EQU CYREG_PRT15_DR
L_PWM_1__INP_DIS EQU CYREG_PRT15_INP_DIS
L_PWM_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
L_PWM_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
L_PWM_1__LCD_EN EQU CYREG_PRT15_LCD_EN
L_PWM_1__MASK EQU 0x04
L_PWM_1__PORT EQU 15
L_PWM_1__PRT EQU CYREG_PRT15_PRT
L_PWM_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
L_PWM_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
L_PWM_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
L_PWM_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
L_PWM_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
L_PWM_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
L_PWM_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
L_PWM_1__PS EQU CYREG_PRT15_PS
L_PWM_1__SHIFT EQU 2
L_PWM_1__SLW EQU CYREG_PRT15_SLW

; R_PWM_1
R_PWM_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
R_PWM_1__0__MASK EQU 0x08
R_PWM_1__0__PC EQU CYREG_IO_PC_PRT15_PC3
R_PWM_1__0__PORT EQU 15
R_PWM_1__0__SHIFT EQU 3
R_PWM_1__AG EQU CYREG_PRT15_AG
R_PWM_1__AMUX EQU CYREG_PRT15_AMUX
R_PWM_1__BIE EQU CYREG_PRT15_BIE
R_PWM_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
R_PWM_1__BYP EQU CYREG_PRT15_BYP
R_PWM_1__CTL EQU CYREG_PRT15_CTL
R_PWM_1__DM0 EQU CYREG_PRT15_DM0
R_PWM_1__DM1 EQU CYREG_PRT15_DM1
R_PWM_1__DM2 EQU CYREG_PRT15_DM2
R_PWM_1__DR EQU CYREG_PRT15_DR
R_PWM_1__INP_DIS EQU CYREG_PRT15_INP_DIS
R_PWM_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
R_PWM_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
R_PWM_1__LCD_EN EQU CYREG_PRT15_LCD_EN
R_PWM_1__MASK EQU 0x08
R_PWM_1__PORT EQU 15
R_PWM_1__PRT EQU CYREG_PRT15_PRT
R_PWM_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
R_PWM_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
R_PWM_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
R_PWM_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
R_PWM_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
R_PWM_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
R_PWM_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
R_PWM_1__PS EQU CYREG_PRT15_PS
R_PWM_1__SHIFT EQU 3
R_PWM_1__SLW EQU CYREG_PRT15_SLW

; Timer_1_TimerUDB
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB05_A0
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB05_A1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB05_D0
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB05_D1
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB05_F0
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB05_F1
Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB06_A0
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB06_A1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB06_D0
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB06_D1
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB06_F0
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB06_F1

; UART_JY_BUART
UART_JY_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_JY_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
UART_JY_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
UART_JY_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
UART_JY_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
UART_JY_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
UART_JY_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
UART_JY_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
UART_JY_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
UART_JY_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_JY_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
UART_JY_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
UART_JY_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
UART_JY_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
UART_JY_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_JY_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_JY_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
UART_JY_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_JY_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_JY_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_JY_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_JY_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
UART_JY_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_JY_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_JY_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_JY_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_JY_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_JY_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_JY_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_JY_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_JY_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_JY_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB02_A0
UART_JY_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB02_A1
UART_JY_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_JY_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB02_D0
UART_JY_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB02_D1
UART_JY_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_JY_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_JY_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB02_F0
UART_JY_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB02_F1
UART_JY_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_JY_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
UART_JY_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_JY_BUART_sRX_RxSts__3__POS EQU 3
UART_JY_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_JY_BUART_sRX_RxSts__4__POS EQU 4
UART_JY_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_JY_BUART_sRX_RxSts__5__POS EQU 5
UART_JY_BUART_sRX_RxSts__MASK EQU 0x38
UART_JY_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
UART_JY_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_JY_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
UART_JY_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
UART_JY_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_JY_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_JY_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_JY_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_JY_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_JY_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_JY_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_JY_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_JY_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_JY_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_JY_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_JY_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_JY_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_JY_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_JY_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_JY_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_JY_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_JY_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_JY_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_JY_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_JY_BUART_sTX_TxSts__0__POS EQU 0
UART_JY_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_JY_BUART_sTX_TxSts__1__POS EQU 1
UART_JY_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_JY_BUART_sTX_TxSts__2__POS EQU 2
UART_JY_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_JY_BUART_sTX_TxSts__3__POS EQU 3
UART_JY_BUART_sTX_TxSts__MASK EQU 0x0F
UART_JY_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_JY_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_JY_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB11_ST

; UART_JY_IntClock
UART_JY_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_JY_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_JY_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_JY_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_JY_IntClock__INDEX EQU 0x03
UART_JY_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_JY_IntClock__PM_ACT_MSK EQU 0x08
UART_JY_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_JY_IntClock__PM_STBY_MSK EQU 0x08

; UART_net_BUART
UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_net_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_net_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_net_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_net_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
UART_net_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_net_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
UART_net_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_net_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_net_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_net_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
UART_net_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_net_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_net_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
UART_net_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
UART_net_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_net_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
UART_net_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
UART_net_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_net_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_net_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
UART_net_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
UART_net_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_net_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_net_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_net_BUART_sRX_RxSts__3__POS EQU 3
UART_net_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_net_BUART_sRX_RxSts__4__POS EQU 4
UART_net_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_net_BUART_sRX_RxSts__5__POS EQU 5
UART_net_BUART_sRX_RxSts__MASK EQU 0x38
UART_net_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_net_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_net_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_net_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_net_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_net_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_net_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_net_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_net_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_net_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_net_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_net_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_net_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_net_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_net_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_net_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_net_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_net_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_net_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_net_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_net_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_net_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_net_BUART_sTX_TxSts__0__POS EQU 0
UART_net_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_net_BUART_sTX_TxSts__1__POS EQU 1
UART_net_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_net_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
UART_net_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_net_BUART_sTX_TxSts__2__POS EQU 2
UART_net_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_net_BUART_sTX_TxSts__3__POS EQU 3
UART_net_BUART_sTX_TxSts__MASK EQU 0x0F
UART_net_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB00_MSK
UART_net_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_net_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB00_ST

; UART_net_IntClock
UART_net_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_net_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_net_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_net_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_net_IntClock__INDEX EQU 0x04
UART_net_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_net_IntClock__PM_ACT_MSK EQU 0x10
UART_net_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_net_IntClock__PM_STBY_MSK EQU 0x10

; PTZ_UP_EN
PTZ_UP_EN__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
PTZ_UP_EN__0__MASK EQU 0x20
PTZ_UP_EN__0__PC EQU CYREG_PRT3_PC5
PTZ_UP_EN__0__PORT EQU 3
PTZ_UP_EN__0__SHIFT EQU 5
PTZ_UP_EN__AG EQU CYREG_PRT3_AG
PTZ_UP_EN__AMUX EQU CYREG_PRT3_AMUX
PTZ_UP_EN__BIE EQU CYREG_PRT3_BIE
PTZ_UP_EN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PTZ_UP_EN__BYP EQU CYREG_PRT3_BYP
PTZ_UP_EN__CTL EQU CYREG_PRT3_CTL
PTZ_UP_EN__DM0 EQU CYREG_PRT3_DM0
PTZ_UP_EN__DM1 EQU CYREG_PRT3_DM1
PTZ_UP_EN__DM2 EQU CYREG_PRT3_DM2
PTZ_UP_EN__DR EQU CYREG_PRT3_DR
PTZ_UP_EN__INP_DIS EQU CYREG_PRT3_INP_DIS
PTZ_UP_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PTZ_UP_EN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PTZ_UP_EN__LCD_EN EQU CYREG_PRT3_LCD_EN
PTZ_UP_EN__MASK EQU 0x20
PTZ_UP_EN__PORT EQU 3
PTZ_UP_EN__PRT EQU CYREG_PRT3_PRT
PTZ_UP_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PTZ_UP_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PTZ_UP_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PTZ_UP_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PTZ_UP_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PTZ_UP_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PTZ_UP_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PTZ_UP_EN__PS EQU CYREG_PRT3_PS
PTZ_UP_EN__SHIFT EQU 5
PTZ_UP_EN__SLW EQU CYREG_PRT3_SLW

; PWM_LED_1_PWMHW
PWM_LED_1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_LED_1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_LED_1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_LED_1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_LED_1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_LED_1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_LED_1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_LED_1_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_LED_1_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_LED_1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_LED_1_PWMHW__PM_ACT_MSK EQU 0x01
PWM_LED_1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_LED_1_PWMHW__PM_STBY_MSK EQU 0x01
PWM_LED_1_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_LED_1_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_LED_1_PWMHW__SR0 EQU CYREG_TMR0_SR0

; PWM_LED_2_PWMHW
PWM_LED_2_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_LED_2_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_LED_2_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_LED_2_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_LED_2_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_LED_2_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_LED_2_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_LED_2_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_LED_2_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_LED_2_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_LED_2_PWMHW__PM_ACT_MSK EQU 0x02
PWM_LED_2_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_LED_2_PWMHW__PM_STBY_MSK EQU 0x02
PWM_LED_2_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_LED_2_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_LED_2_PWMHW__SR0 EQU CYREG_TMR1_SR0

; PWM_LED_3_PWMHW
PWM_LED_3_PWMHW__CAP0 EQU CYREG_TMR2_CAP0
PWM_LED_3_PWMHW__CAP1 EQU CYREG_TMR2_CAP1
PWM_LED_3_PWMHW__CFG0 EQU CYREG_TMR2_CFG0
PWM_LED_3_PWMHW__CFG1 EQU CYREG_TMR2_CFG1
PWM_LED_3_PWMHW__CFG2 EQU CYREG_TMR2_CFG2
PWM_LED_3_PWMHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
PWM_LED_3_PWMHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
PWM_LED_3_PWMHW__PER0 EQU CYREG_TMR2_PER0
PWM_LED_3_PWMHW__PER1 EQU CYREG_TMR2_PER1
PWM_LED_3_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_LED_3_PWMHW__PM_ACT_MSK EQU 0x04
PWM_LED_3_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_LED_3_PWMHW__PM_STBY_MSK EQU 0x04
PWM_LED_3_PWMHW__RT0 EQU CYREG_TMR2_RT0
PWM_LED_3_PWMHW__RT1 EQU CYREG_TMR2_RT1
PWM_LED_3_PWMHW__SR0 EQU CYREG_TMR2_SR0

; PWM_LED_4_PWMHW
PWM_LED_4_PWMHW__CAP0 EQU CYREG_TMR3_CAP0
PWM_LED_4_PWMHW__CAP1 EQU CYREG_TMR3_CAP1
PWM_LED_4_PWMHW__CFG0 EQU CYREG_TMR3_CFG0
PWM_LED_4_PWMHW__CFG1 EQU CYREG_TMR3_CFG1
PWM_LED_4_PWMHW__CFG2 EQU CYREG_TMR3_CFG2
PWM_LED_4_PWMHW__CNT_CMP0 EQU CYREG_TMR3_CNT_CMP0
PWM_LED_4_PWMHW__CNT_CMP1 EQU CYREG_TMR3_CNT_CMP1
PWM_LED_4_PWMHW__PER0 EQU CYREG_TMR3_PER0
PWM_LED_4_PWMHW__PER1 EQU CYREG_TMR3_PER1
PWM_LED_4_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_LED_4_PWMHW__PM_ACT_MSK EQU 0x08
PWM_LED_4_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_LED_4_PWMHW__PM_STBY_MSK EQU 0x08
PWM_LED_4_PWMHW__RT0 EQU CYREG_TMR3_RT0
PWM_LED_4_PWMHW__RT1 EQU CYREG_TMR3_RT1
PWM_LED_4_PWMHW__SR0 EQU CYREG_TMR3_SR0

; PWM_MOTOR_PWMUDB
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_MOTOR_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

; QuadDec_1_bQuadDec
QuadDec_1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
QuadDec_1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
QuadDec_1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
QuadDec_1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
QuadDec_1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST

; QuadDec_1_Cnt16_CounterUDB
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
QuadDec_1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST

; SRF_TRG_1
SRF_TRG_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
SRF_TRG_1__0__MASK EQU 0x08
SRF_TRG_1__0__PC EQU CYREG_PRT2_PC3
SRF_TRG_1__0__PORT EQU 2
SRF_TRG_1__0__SHIFT EQU 3
SRF_TRG_1__AG EQU CYREG_PRT2_AG
SRF_TRG_1__AMUX EQU CYREG_PRT2_AMUX
SRF_TRG_1__BIE EQU CYREG_PRT2_BIE
SRF_TRG_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRF_TRG_1__BYP EQU CYREG_PRT2_BYP
SRF_TRG_1__CTL EQU CYREG_PRT2_CTL
SRF_TRG_1__DM0 EQU CYREG_PRT2_DM0
SRF_TRG_1__DM1 EQU CYREG_PRT2_DM1
SRF_TRG_1__DM2 EQU CYREG_PRT2_DM2
SRF_TRG_1__DR EQU CYREG_PRT2_DR
SRF_TRG_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SRF_TRG_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRF_TRG_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRF_TRG_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SRF_TRG_1__MASK EQU 0x08
SRF_TRG_1__PORT EQU 2
SRF_TRG_1__PRT EQU CYREG_PRT2_PRT
SRF_TRG_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRF_TRG_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRF_TRG_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRF_TRG_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRF_TRG_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRF_TRG_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRF_TRG_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRF_TRG_1__PS EQU CYREG_PRT2_PS
SRF_TRG_1__SHIFT EQU 3
SRF_TRG_1__SLW EQU CYREG_PRT2_SLW

; SRF_TRG_2
SRF_TRG_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
SRF_TRG_2__0__MASK EQU 0x02
SRF_TRG_2__0__PC EQU CYREG_PRT2_PC1
SRF_TRG_2__0__PORT EQU 2
SRF_TRG_2__0__SHIFT EQU 1
SRF_TRG_2__AG EQU CYREG_PRT2_AG
SRF_TRG_2__AMUX EQU CYREG_PRT2_AMUX
SRF_TRG_2__BIE EQU CYREG_PRT2_BIE
SRF_TRG_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRF_TRG_2__BYP EQU CYREG_PRT2_BYP
SRF_TRG_2__CTL EQU CYREG_PRT2_CTL
SRF_TRG_2__DM0 EQU CYREG_PRT2_DM0
SRF_TRG_2__DM1 EQU CYREG_PRT2_DM1
SRF_TRG_2__DM2 EQU CYREG_PRT2_DM2
SRF_TRG_2__DR EQU CYREG_PRT2_DR
SRF_TRG_2__INP_DIS EQU CYREG_PRT2_INP_DIS
SRF_TRG_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRF_TRG_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRF_TRG_2__LCD_EN EQU CYREG_PRT2_LCD_EN
SRF_TRG_2__MASK EQU 0x02
SRF_TRG_2__PORT EQU 2
SRF_TRG_2__PRT EQU CYREG_PRT2_PRT
SRF_TRG_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRF_TRG_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRF_TRG_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRF_TRG_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRF_TRG_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRF_TRG_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRF_TRG_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRF_TRG_2__PS EQU CYREG_PRT2_PS
SRF_TRG_2__SHIFT EQU 1
SRF_TRG_2__SLW EQU CYREG_PRT2_SLW

; isr_rx_jy
isr_rx_jy__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rx_jy__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rx_jy__INTC_MASK EQU 0x04
isr_rx_jy__INTC_NUMBER EQU 2
isr_rx_jy__INTC_PRIOR_NUM EQU 7
isr_rx_jy__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_rx_jy__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rx_jy__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_timer
isr_timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_timer__INTC_MASK EQU 0x40
isr_timer__INTC_NUMBER EQU 6
isr_timer__INTC_PRIOR_NUM EQU 7
isr_timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CHANGE_PWR
CHANGE_PWR__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
CHANGE_PWR__0__MASK EQU 0x02
CHANGE_PWR__0__PC EQU CYREG_IO_PC_PRT15_PC1
CHANGE_PWR__0__PORT EQU 15
CHANGE_PWR__0__SHIFT EQU 1
CHANGE_PWR__AG EQU CYREG_PRT15_AG
CHANGE_PWR__AMUX EQU CYREG_PRT15_AMUX
CHANGE_PWR__BIE EQU CYREG_PRT15_BIE
CHANGE_PWR__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CHANGE_PWR__BYP EQU CYREG_PRT15_BYP
CHANGE_PWR__CTL EQU CYREG_PRT15_CTL
CHANGE_PWR__DM0 EQU CYREG_PRT15_DM0
CHANGE_PWR__DM1 EQU CYREG_PRT15_DM1
CHANGE_PWR__DM2 EQU CYREG_PRT15_DM2
CHANGE_PWR__DR EQU CYREG_PRT15_DR
CHANGE_PWR__INP_DIS EQU CYREG_PRT15_INP_DIS
CHANGE_PWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CHANGE_PWR__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CHANGE_PWR__LCD_EN EQU CYREG_PRT15_LCD_EN
CHANGE_PWR__MASK EQU 0x02
CHANGE_PWR__PORT EQU 15
CHANGE_PWR__PRT EQU CYREG_PRT15_PRT
CHANGE_PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CHANGE_PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CHANGE_PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CHANGE_PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CHANGE_PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CHANGE_PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CHANGE_PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CHANGE_PWR__PS EQU CYREG_PRT15_PS
CHANGE_PWR__SHIFT EQU 1
CHANGE_PWR__SLW EQU CYREG_PRT15_SLW

; PTZ_UP_DIR
PTZ_UP_DIR__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
PTZ_UP_DIR__0__MASK EQU 0x08
PTZ_UP_DIR__0__PC EQU CYREG_PRT3_PC3
PTZ_UP_DIR__0__PORT EQU 3
PTZ_UP_DIR__0__SHIFT EQU 3
PTZ_UP_DIR__AG EQU CYREG_PRT3_AG
PTZ_UP_DIR__AMUX EQU CYREG_PRT3_AMUX
PTZ_UP_DIR__BIE EQU CYREG_PRT3_BIE
PTZ_UP_DIR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PTZ_UP_DIR__BYP EQU CYREG_PRT3_BYP
PTZ_UP_DIR__CTL EQU CYREG_PRT3_CTL
PTZ_UP_DIR__DM0 EQU CYREG_PRT3_DM0
PTZ_UP_DIR__DM1 EQU CYREG_PRT3_DM1
PTZ_UP_DIR__DM2 EQU CYREG_PRT3_DM2
PTZ_UP_DIR__DR EQU CYREG_PRT3_DR
PTZ_UP_DIR__INP_DIS EQU CYREG_PRT3_INP_DIS
PTZ_UP_DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PTZ_UP_DIR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PTZ_UP_DIR__LCD_EN EQU CYREG_PRT3_LCD_EN
PTZ_UP_DIR__MASK EQU 0x08
PTZ_UP_DIR__PORT EQU 3
PTZ_UP_DIR__PRT EQU CYREG_PRT3_PRT
PTZ_UP_DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PTZ_UP_DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PTZ_UP_DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PTZ_UP_DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PTZ_UP_DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PTZ_UP_DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PTZ_UP_DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PTZ_UP_DIR__PS EQU CYREG_PRT3_PS
PTZ_UP_DIR__SHIFT EQU 3
PTZ_UP_DIR__SLW EQU CYREG_PRT3_SLW

; SRF_ECHO_1
SRF_ECHO_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
SRF_ECHO_1__0__MASK EQU 0x10
SRF_ECHO_1__0__PC EQU CYREG_PRT2_PC4
SRF_ECHO_1__0__PORT EQU 2
SRF_ECHO_1__0__SHIFT EQU 4
SRF_ECHO_1__AG EQU CYREG_PRT2_AG
SRF_ECHO_1__AMUX EQU CYREG_PRT2_AMUX
SRF_ECHO_1__BIE EQU CYREG_PRT2_BIE
SRF_ECHO_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRF_ECHO_1__BYP EQU CYREG_PRT2_BYP
SRF_ECHO_1__CTL EQU CYREG_PRT2_CTL
SRF_ECHO_1__DM0 EQU CYREG_PRT2_DM0
SRF_ECHO_1__DM1 EQU CYREG_PRT2_DM1
SRF_ECHO_1__DM2 EQU CYREG_PRT2_DM2
SRF_ECHO_1__DR EQU CYREG_PRT2_DR
SRF_ECHO_1__INP_DIS EQU CYREG_PRT2_INP_DIS
SRF_ECHO_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRF_ECHO_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRF_ECHO_1__LCD_EN EQU CYREG_PRT2_LCD_EN
SRF_ECHO_1__MASK EQU 0x10
SRF_ECHO_1__PORT EQU 2
SRF_ECHO_1__PRT EQU CYREG_PRT2_PRT
SRF_ECHO_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRF_ECHO_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRF_ECHO_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRF_ECHO_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRF_ECHO_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRF_ECHO_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRF_ECHO_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRF_ECHO_1__PS EQU CYREG_PRT2_PS
SRF_ECHO_1__SHIFT EQU 4
SRF_ECHO_1__SLW EQU CYREG_PRT2_SLW

; SRF_ECHO_2
SRF_ECHO_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
SRF_ECHO_2__0__MASK EQU 0x04
SRF_ECHO_2__0__PC EQU CYREG_PRT2_PC2
SRF_ECHO_2__0__PORT EQU 2
SRF_ECHO_2__0__SHIFT EQU 2
SRF_ECHO_2__AG EQU CYREG_PRT2_AG
SRF_ECHO_2__AMUX EQU CYREG_PRT2_AMUX
SRF_ECHO_2__BIE EQU CYREG_PRT2_BIE
SRF_ECHO_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SRF_ECHO_2__BYP EQU CYREG_PRT2_BYP
SRF_ECHO_2__CTL EQU CYREG_PRT2_CTL
SRF_ECHO_2__DM0 EQU CYREG_PRT2_DM0
SRF_ECHO_2__DM1 EQU CYREG_PRT2_DM1
SRF_ECHO_2__DM2 EQU CYREG_PRT2_DM2
SRF_ECHO_2__DR EQU CYREG_PRT2_DR
SRF_ECHO_2__INP_DIS EQU CYREG_PRT2_INP_DIS
SRF_ECHO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SRF_ECHO_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SRF_ECHO_2__LCD_EN EQU CYREG_PRT2_LCD_EN
SRF_ECHO_2__MASK EQU 0x04
SRF_ECHO_2__PORT EQU 2
SRF_ECHO_2__PRT EQU CYREG_PRT2_PRT
SRF_ECHO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SRF_ECHO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SRF_ECHO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SRF_ECHO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SRF_ECHO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SRF_ECHO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SRF_ECHO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SRF_ECHO_2__PS EQU CYREG_PRT2_PS
SRF_ECHO_2__SHIFT EQU 2
SRF_ECHO_2__SLW EQU CYREG_PRT2_SLW

; debug_time
debug_time__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
debug_time__0__MASK EQU 0x01
debug_time__0__PC EQU CYREG_PRT0_PC0
debug_time__0__PORT EQU 0
debug_time__0__SHIFT EQU 0
debug_time__AG EQU CYREG_PRT0_AG
debug_time__AMUX EQU CYREG_PRT0_AMUX
debug_time__BIE EQU CYREG_PRT0_BIE
debug_time__BIT_MASK EQU CYREG_PRT0_BIT_MASK
debug_time__BYP EQU CYREG_PRT0_BYP
debug_time__CTL EQU CYREG_PRT0_CTL
debug_time__DM0 EQU CYREG_PRT0_DM0
debug_time__DM1 EQU CYREG_PRT0_DM1
debug_time__DM2 EQU CYREG_PRT0_DM2
debug_time__DR EQU CYREG_PRT0_DR
debug_time__INP_DIS EQU CYREG_PRT0_INP_DIS
debug_time__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
debug_time__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
debug_time__LCD_EN EQU CYREG_PRT0_LCD_EN
debug_time__MASK EQU 0x01
debug_time__PORT EQU 0
debug_time__PRT EQU CYREG_PRT0_PRT
debug_time__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
debug_time__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
debug_time__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
debug_time__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
debug_time__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
debug_time__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
debug_time__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
debug_time__PS EQU CYREG_PRT0_PS
debug_time__SHIFT EQU 0
debug_time__SLW EQU CYREG_PRT0_SLW

; isr_rx_net
isr_rx_net__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rx_net__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rx_net__INTC_MASK EQU 0x08
isr_rx_net__INTC_NUMBER EQU 3
isr_rx_net__INTC_PRIOR_NUM EQU 7
isr_rx_net__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_rx_net__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rx_net__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_tx_net
isr_tx_net__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_tx_net__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_tx_net__INTC_MASK EQU 0x80
isr_tx_net__INTC_NUMBER EQU 7
isr_tx_net__INTC_PRIOR_NUM EQU 7
isr_tx_net__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_tx_net__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_tx_net__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; PTZ_DOWN_EN
PTZ_DOWN_EN__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
PTZ_DOWN_EN__0__MASK EQU 0x04
PTZ_DOWN_EN__0__PC EQU CYREG_PRT3_PC2
PTZ_DOWN_EN__0__PORT EQU 3
PTZ_DOWN_EN__0__SHIFT EQU 2
PTZ_DOWN_EN__AG EQU CYREG_PRT3_AG
PTZ_DOWN_EN__AMUX EQU CYREG_PRT3_AMUX
PTZ_DOWN_EN__BIE EQU CYREG_PRT3_BIE
PTZ_DOWN_EN__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PTZ_DOWN_EN__BYP EQU CYREG_PRT3_BYP
PTZ_DOWN_EN__CTL EQU CYREG_PRT3_CTL
PTZ_DOWN_EN__DM0 EQU CYREG_PRT3_DM0
PTZ_DOWN_EN__DM1 EQU CYREG_PRT3_DM1
PTZ_DOWN_EN__DM2 EQU CYREG_PRT3_DM2
PTZ_DOWN_EN__DR EQU CYREG_PRT3_DR
PTZ_DOWN_EN__INP_DIS EQU CYREG_PRT3_INP_DIS
PTZ_DOWN_EN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PTZ_DOWN_EN__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PTZ_DOWN_EN__LCD_EN EQU CYREG_PRT3_LCD_EN
PTZ_DOWN_EN__MASK EQU 0x04
PTZ_DOWN_EN__PORT EQU 3
PTZ_DOWN_EN__PRT EQU CYREG_PRT3_PRT
PTZ_DOWN_EN__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PTZ_DOWN_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PTZ_DOWN_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PTZ_DOWN_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PTZ_DOWN_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PTZ_DOWN_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PTZ_DOWN_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PTZ_DOWN_EN__PS EQU CYREG_PRT3_PS
PTZ_DOWN_EN__SHIFT EQU 2
PTZ_DOWN_EN__SLW EQU CYREG_PRT3_SLW

; PTZ_UP_STEP
PTZ_UP_STEP__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
PTZ_UP_STEP__0__MASK EQU 0x10
PTZ_UP_STEP__0__PC EQU CYREG_PRT3_PC4
PTZ_UP_STEP__0__PORT EQU 3
PTZ_UP_STEP__0__SHIFT EQU 4
PTZ_UP_STEP__AG EQU CYREG_PRT3_AG
PTZ_UP_STEP__AMUX EQU CYREG_PRT3_AMUX
PTZ_UP_STEP__BIE EQU CYREG_PRT3_BIE
PTZ_UP_STEP__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PTZ_UP_STEP__BYP EQU CYREG_PRT3_BYP
PTZ_UP_STEP__CTL EQU CYREG_PRT3_CTL
PTZ_UP_STEP__DM0 EQU CYREG_PRT3_DM0
PTZ_UP_STEP__DM1 EQU CYREG_PRT3_DM1
PTZ_UP_STEP__DM2 EQU CYREG_PRT3_DM2
PTZ_UP_STEP__DR EQU CYREG_PRT3_DR
PTZ_UP_STEP__INP_DIS EQU CYREG_PRT3_INP_DIS
PTZ_UP_STEP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PTZ_UP_STEP__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PTZ_UP_STEP__LCD_EN EQU CYREG_PRT3_LCD_EN
PTZ_UP_STEP__MASK EQU 0x10
PTZ_UP_STEP__PORT EQU 3
PTZ_UP_STEP__PRT EQU CYREG_PRT3_PRT
PTZ_UP_STEP__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PTZ_UP_STEP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PTZ_UP_STEP__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PTZ_UP_STEP__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PTZ_UP_STEP__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PTZ_UP_STEP__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PTZ_UP_STEP__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PTZ_UP_STEP__PS EQU CYREG_PRT3_PS
PTZ_UP_STEP__SHIFT EQU 4
PTZ_UP_STEP__SLW EQU CYREG_PRT3_SLW

; PTZ_DOWN_DIR
PTZ_DOWN_DIR__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
PTZ_DOWN_DIR__0__MASK EQU 0x01
PTZ_DOWN_DIR__0__PC EQU CYREG_PRT3_PC0
PTZ_DOWN_DIR__0__PORT EQU 3
PTZ_DOWN_DIR__0__SHIFT EQU 0
PTZ_DOWN_DIR__AG EQU CYREG_PRT3_AG
PTZ_DOWN_DIR__AMUX EQU CYREG_PRT3_AMUX
PTZ_DOWN_DIR__BIE EQU CYREG_PRT3_BIE
PTZ_DOWN_DIR__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PTZ_DOWN_DIR__BYP EQU CYREG_PRT3_BYP
PTZ_DOWN_DIR__CTL EQU CYREG_PRT3_CTL
PTZ_DOWN_DIR__DM0 EQU CYREG_PRT3_DM0
PTZ_DOWN_DIR__DM1 EQU CYREG_PRT3_DM1
PTZ_DOWN_DIR__DM2 EQU CYREG_PRT3_DM2
PTZ_DOWN_DIR__DR EQU CYREG_PRT3_DR
PTZ_DOWN_DIR__INP_DIS EQU CYREG_PRT3_INP_DIS
PTZ_DOWN_DIR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PTZ_DOWN_DIR__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PTZ_DOWN_DIR__LCD_EN EQU CYREG_PRT3_LCD_EN
PTZ_DOWN_DIR__MASK EQU 0x01
PTZ_DOWN_DIR__PORT EQU 3
PTZ_DOWN_DIR__PRT EQU CYREG_PRT3_PRT
PTZ_DOWN_DIR__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PTZ_DOWN_DIR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PTZ_DOWN_DIR__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PTZ_DOWN_DIR__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PTZ_DOWN_DIR__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PTZ_DOWN_DIR__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PTZ_DOWN_DIR__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PTZ_DOWN_DIR__PS EQU CYREG_PRT3_PS
PTZ_DOWN_DIR__SHIFT EQU 0
PTZ_DOWN_DIR__SLW EQU CYREG_PRT3_SLW

; SRF_05_Timer_1_TimerUDB
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__1__POS EQU 1
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
SRF_05_Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SRF_05_Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SRF_05_Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; SRF_05_Timer_TimerUDB
SRF_05_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
SRF_05_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
SRF_05_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
SRF_05_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
SRF_05_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SRF_05_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
SRF_05_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
SRF_05_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
SRF_05_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
SRF_05_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
SRF_05_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
SRF_05_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
SRF_05_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SRF_05_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
SRF_05_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SRF_05_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
SRF_05_Timer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

; isr_srf_back
isr_srf_back__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_srf_back__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_srf_back__INTC_MASK EQU 0x10
isr_srf_back__INTC_NUMBER EQU 4
isr_srf_back__INTC_PRIOR_NUM EQU 7
isr_srf_back__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_srf_back__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_srf_back__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; CONTRAL_LIDAR
CONTRAL_LIDAR__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
CONTRAL_LIDAR__0__MASK EQU 0x80
CONTRAL_LIDAR__0__PC EQU CYREG_PRT2_PC7
CONTRAL_LIDAR__0__PORT EQU 2
CONTRAL_LIDAR__0__SHIFT EQU 7
CONTRAL_LIDAR__AG EQU CYREG_PRT2_AG
CONTRAL_LIDAR__AMUX EQU CYREG_PRT2_AMUX
CONTRAL_LIDAR__BIE EQU CYREG_PRT2_BIE
CONTRAL_LIDAR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
CONTRAL_LIDAR__BYP EQU CYREG_PRT2_BYP
CONTRAL_LIDAR__CTL EQU CYREG_PRT2_CTL
CONTRAL_LIDAR__DM0 EQU CYREG_PRT2_DM0
CONTRAL_LIDAR__DM1 EQU CYREG_PRT2_DM1
CONTRAL_LIDAR__DM2 EQU CYREG_PRT2_DM2
CONTRAL_LIDAR__DR EQU CYREG_PRT2_DR
CONTRAL_LIDAR__INP_DIS EQU CYREG_PRT2_INP_DIS
CONTRAL_LIDAR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
CONTRAL_LIDAR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
CONTRAL_LIDAR__LCD_EN EQU CYREG_PRT2_LCD_EN
CONTRAL_LIDAR__MASK EQU 0x80
CONTRAL_LIDAR__PORT EQU 2
CONTRAL_LIDAR__PRT EQU CYREG_PRT2_PRT
CONTRAL_LIDAR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
CONTRAL_LIDAR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
CONTRAL_LIDAR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
CONTRAL_LIDAR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
CONTRAL_LIDAR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
CONTRAL_LIDAR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
CONTRAL_LIDAR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
CONTRAL_LIDAR__PS EQU CYREG_PRT2_PS
CONTRAL_LIDAR__SHIFT EQU 7
CONTRAL_LIDAR__SLW EQU CYREG_PRT2_SLW

; PTZ_DOWN_STEP
PTZ_DOWN_STEP__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
PTZ_DOWN_STEP__0__MASK EQU 0x02
PTZ_DOWN_STEP__0__PC EQU CYREG_PRT3_PC1
PTZ_DOWN_STEP__0__PORT EQU 3
PTZ_DOWN_STEP__0__SHIFT EQU 1
PTZ_DOWN_STEP__AG EQU CYREG_PRT3_AG
PTZ_DOWN_STEP__AMUX EQU CYREG_PRT3_AMUX
PTZ_DOWN_STEP__BIE EQU CYREG_PRT3_BIE
PTZ_DOWN_STEP__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PTZ_DOWN_STEP__BYP EQU CYREG_PRT3_BYP
PTZ_DOWN_STEP__CTL EQU CYREG_PRT3_CTL
PTZ_DOWN_STEP__DM0 EQU CYREG_PRT3_DM0
PTZ_DOWN_STEP__DM1 EQU CYREG_PRT3_DM1
PTZ_DOWN_STEP__DM2 EQU CYREG_PRT3_DM2
PTZ_DOWN_STEP__DR EQU CYREG_PRT3_DR
PTZ_DOWN_STEP__INP_DIS EQU CYREG_PRT3_INP_DIS
PTZ_DOWN_STEP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PTZ_DOWN_STEP__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PTZ_DOWN_STEP__LCD_EN EQU CYREG_PRT3_LCD_EN
PTZ_DOWN_STEP__MASK EQU 0x02
PTZ_DOWN_STEP__PORT EQU 3
PTZ_DOWN_STEP__PRT EQU CYREG_PRT3_PRT
PTZ_DOWN_STEP__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PTZ_DOWN_STEP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PTZ_DOWN_STEP__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PTZ_DOWN_STEP__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PTZ_DOWN_STEP__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PTZ_DOWN_STEP__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PTZ_DOWN_STEP__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PTZ_DOWN_STEP__PS EQU CYREG_PRT3_PS
PTZ_DOWN_STEP__SHIFT EQU 1
PTZ_DOWN_STEP__SLW EQU CYREG_PRT3_SLW

; isr_srf_front
isr_srf_front__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_srf_front__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_srf_front__INTC_MASK EQU 0x20
isr_srf_front__INTC_NUMBER EQU 5
isr_srf_front__INTC_PRIOR_NUM EQU 7
isr_srf_front__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_srf_front__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_srf_front__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x000000FF
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
