/*
 * Copyright 2018-2022 NXP
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * as published by the Free Software Foundation; either version 2
 * of the License, or (at your option) any later version.
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#ifndef __DT_BINDINGS_S32R45_PINCTRL_H__
#define __DT_BINDINGS_S32R45_PINCTRL_H__
/* Reference manuals used to build this pinctrl table */
/* RM S32R45 - Rev1 Draft K */

/*
 * Use to set PAD control
 */
#include "s32-gen1-pinctrl.h"

/* UART configuration */
#define PAD_CTL_UART_TX		(PAD_CTL_SRE_100MHZ | PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL1)
#define PAD_CTL_UART_RX_MSCR    (PAD_CTL_IBE)
#define PAD_CTL_UART_RX_IMCR    (PAD_CTL_SRC_SIG_SEL2)

/* CAN configuration */
#define PAD_CTL_CAN_TX_MSCRx		(PAD_CTL_SRE_100MHZ | PAD_CTL_OBE)
#define PAD_CTL_CAN_RX_MSCR		(PAD_CTL_IBE)
/* CAN 0 */
#define PAD_CTL_CAN0_RX_IMCR		(PAD_CTL_SRC_SIG_SEL2)
/* CAN 1,2,3,4,5,6,7 */
#define PAD_CTL_CAN1_RX_IMCR		(PAD_CTL_SRC_SIG_SEL3)
#define PAD_CTL_CAN2_RX_IMCR		(PAD_CTL_SRC_SIG_SEL3)
#define PAD_CTL_CAN3_RX_IMCR		(PAD_CTL_SRC_SIG_SEL3)
#define PAD_CTL_CAN4_RX_IMCR		(PAD_CTL_SRC_SIG_SEL3)
#define PAD_CTL_CAN5_RX_IMCR		(PAD_CTL_SRC_SIG_SEL3)
#define PAD_CTL_CAN6_RX_IMCR		(PAD_CTL_SRC_SIG_SEL3)
#define PAD_CTL_CAN7_RX_IMCR		(PAD_CTL_SRC_SIG_SEL3)

/* USDHC configuration  */
#define PAD_CTL_USDHC_BASE      (PAD_CTL_SRE_208MHZ | PAD_CTL_OBE | \
				 PAD_CTL_PUE | PAD_CTL_PUS | PAD_CTL_IBE)

#define PAD_CTL_USDHC		(PAD_CTL_USDHC_BASE | PAD_CTL_SRC_SIG_SEL1)


/* QSPI configuration  */
#define PAD_CTL_QSPI_BASE		(PAD_CTL_SRE_208MHZ | PAD_CTL_OBE | \
					 PAD_CTL_IBE)
#define PAD_CTL_QSPI_CLK_BASE		(PAD_CTL_SRE_208MHZ | PAD_CTL_OBE)
#define PAD_CTL_QSPI_CK2_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_A_SCK_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_B_SCK_MUX		PAD_CTL_SRC_SIG_SEL2
#define PAD_CTL_QSPI_A_CS0_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_B_CS0_MUX		PAD_CTL_SRC_SIG_SEL2
#define PAD_CTL_QSPI_A_CS1_MUX		PAD_CTL_SRC_SIG_SEL1
#define PAD_CTL_QSPI_B_CS1_MUX		PAD_CTL_SRC_SIG_SEL2
#define PAD_CTL_QSPI_A_DQS		(PAD_CTL_SRE_208MHZ | \
					 PAD_CTL_IBE | PAD_CTL_OBE | \
					 PAD_CTL_PUE)
#define PAD_CTL_QSPI_A_DATA0_7    (PAD_CTL_QSPI_BASE | PAD_CTL_SRC_SIG_SEL1)
#define PAD_CTL_QSPI_B_DATA0_7    (PAD_CTL_QSPI_BASE | PAD_CTL_SRC_SIG_SEL2)

/* EIRQ configuration */
#define PAD_CTL_EIRQ			PAD_CTL_SRC_SIG_SEL2

/* I2C0 - Serial Data Input */
#define PAD_CTL_I2C0_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE | PAD_CTL_SRE_25MHZ)
#define PAD_CTL_I2C0_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL2)

/* I2C0 - Serial Clock Input */
#define  PAD_CTL_I2C0_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL1 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE | PAD_CTL_SRE_25MHZ)
#define PAD_CTL_I2C0_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL2)

/* I2C1 - Serial Data Input */
#define PAD_CTL_I2C1_MSCR_SDA   (PAD_CTL_SRC_SIG_SEL3 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE | PAD_CTL_SRE_25MHZ)
#define PAD_CTL_I2C1_IMCR_SDA   (PAD_CTL_SRC_SIG_SEL2)

/* I2C1 - Serial Clock Input */
#define  PAD_CTL_I2C1_MSCR_SCLK (PAD_CTL_SRC_SIG_SEL4 | PAD_CTL_OBE | \
				 PAD_CTL_IBE | PAD_CTL_ODE | PAD_CTL_SRE_25MHZ)
#define PAD_CTL_I2C1_IMCR_SCLK  (PAD_CTL_SRC_SIG_SEL2)

/* ENET CFG1 */
#define PAD_CTL_ENET_CFG1	(PAD_CTL_PUE | PAD_CTL_PUS | \
				 PAD_CTL_OBE | PAD_CTL_SRC_SIG_SEL1)

/* ENET CFG2 */
#define PAD_CTL_ENET_CFG2	(PAD_CTL_SRE_208MHZ | \
				 PAD_CTL_OBE | PAD_CTL_SRC_SIG_SEL1)

/* ENET CFG3 */
#define PAD_CTL_ENET_CFG3	(PAD_CTL_SRE_208MHZ | \
				 PAD_CTL_OBE | PAD_CTL_IBE | \
				PAD_CTL_SRC_SIG_SEL1)

/* ENET CFG4 */
#define PAD_CTL_ENET_CFG4	(PAD_CTL_SRE_208MHZ | PAD_CTL_IBE)

/* SPI 1 */
#define PAD_CTL_SPI_MSCR_CSx	(PAD_CTL_OBE | PAD_CTL_PUE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI1_MSCR_SCK   (PAD_CTL_OBE | \
				PAD_CTL_SRC_SIG_SEL1)

#define PAD_CTL_SPI1_MSCR_SOUT	(PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL1)

#define PAD_CTL_SPI1_MSCR_SIN	(PAD_CTL_PUE | PAD_CTL_IBE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI1_IMCR_SIN	(PAD_CTL_SRC_SIG_SEL4)

/* SPI 2*/
#define PAD_CTL_SPI2_MSCR_SCK   (PAD_CTL_OBE | \
				PAD_CTL_SRC_SIG_SEL1)

#define PAD_CTL_SPI2_MSCR_SOUT	(PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL1)

#define PAD_CTL_SPI2_MSCR_SIN	(PAD_CTL_PUE | PAD_CTL_IBE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI2_IMCR_SIN	(PAD_CTL_SRC_SIG_SEL2)

/* SPI 3 */
#define PAD_CTL_SPI3_MSCR_SCK   (PAD_CTL_OBE | \
				PAD_CTL_SRC_SIG_SEL1)

#define PAD_CTL_SPI3_MSCR_SOUT	(PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL1)

#define PAD_CTL_SPI3_MSCR_SIN	(PAD_CTL_PUE | PAD_CTL_IBE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI3_IMCR_SIN	(PAD_CTL_SRC_SIG_SEL2)

/* SPI 5 */
#define PAD_CTL_SPI5_MSCR_SCK   (PAD_CTL_OBE | \
				PAD_CTL_SRC_SIG_SEL1)

#define PAD_CTL_SPI5_MSCR_SOUT	(PAD_CTL_OBE | \
				 PAD_CTL_SRC_SIG_SEL4)

#define PAD_CTL_SPI5_MSCR_SIN	(PAD_CTL_PUE | PAD_CTL_IBE | \
				 PAD_CTL_PUS)

#define PAD_CTL_SPI5_IMCR_SIN	(PAD_CTL_SRC_SIG_SEL4)

/* UART configuration */
#define S32_GEN1_PAD_PC09__UART0_TXD_OUT	41	PAD_CTL_UART_TX
#define S32_GEN1_PAD_PC10__UART0_RXD_OUT	42	PAD_CTL_UART_RX_MSCR
#define S32_GEN1_PAD_PC10__UART0_RXD_IN		512	PAD_CTL_UART_RX_IMCR

/* CAN0 configuration */
#define S32_GEN1_PAD_PC12__CAN0_TXD		44	(PAD_CTL_CAN_TX_MSCRx |\
							 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PC11__CAN0_RXD_OUT		43	PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PC11__CAN0_RXD_IN		513	PAD_CTL_CAN0_RX_IMCR

/* CAN1 configuration */
#define S32_GEN1_PAD_PD14__CAN1_TXD		62	(PAD_CTL_CAN_TX_MSCRx |\
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PA7__CAN1_RXD_OUT		7	PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PA7__CAN1_RXD_IN		658	PAD_CTL_CAN1_RX_IMCR

/* CAN2 configuration */
#define S32_GEN1_PAD_PB03__CAN2_TXD		19	(PAD_CTL_CAN_TX_MSCRx |\
							 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PJ12__CAN2_RXD_OUT		124	PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PJ12__CAN2_RXD_IN		617	PAD_CTL_CAN2_RX_IMCR

/* CAN3 configuration */
#define S32_GEN1_PAD_PB2__CAN3_TXD		18	(PAD_CTL_CAN_TX_MSCRx |\
							 PAD_CTL_SRC_SIG_SEL4)
#define S32_GEN1_PAD_PJ7__CAN3_RXD_OUT		119	PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PJ7__CAN3_RXD_IN		619	PAD_CTL_CAN3_RX_IMCR

/* CAN4 configuration */
/* Jumper J168 must be set on 1-2 */
/* Output on J15 - Platform board */
#define S32_GEN1_PAD_PJ9__CAN4_TXD		121	(PAD_CTL_CAN_TX_MSCRx |\
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PH7__CAN4_RXD_OUT		103	PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PH7__CAN4_RXD_IN		633	PAD_CTL_CAN4_RX_IMCR

/* CAN5 configuration */
/* Output on J16 - Platform board */
#define S32_GEN1_PAD_PC2__CAN5_TXD		34	(PAD_CTL_CAN_TX_MSCRx |\
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PJ0__CAN5_RXD_OUT		112	PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PJ0__CAN5_RXD_IN		635	PAD_CTL_CAN5_RX_IMCR

/* CAN6 configuration */
/* Output on J16 - Platform board */
/* Jumper J169 must be set on 2-3 */
#define S32_GEN1_PAD_PH6__CAN6_TXD		102	(PAD_CTL_CAN_TX_MSCRx |\
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PH8__CAN6_RXD_OUT		104	PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PH8__CAN6_RXD_IN		655	PAD_CTL_CAN6_RX_IMCR

/* CAN7 configuration */
/* Output on J20 - Platform board */
#define S32_GEN1_PAD_PJ8__CAN7_TXD		120	(PAD_CTL_CAN_TX_MSCRx |\
							 PAD_CTL_SRC_SIG_SEL3)
#define S32_GEN1_PAD_PJ11__CAN7_RXD_OUT		123	PAD_CTL_CAN_RX_MSCR
#define S32_GEN1_PAD_PJ11__CAN7_RXD_IN		657	PAD_CTL_CAN7_RX_IMCR

/* uSDHC configuration */
#define S32_GEN1_PAD_PC14__USDHC_CLK_OUT     46  PAD_CTL_USDHC

#define S32_GEN1_PAD_PC15__USDHC_CMD_OUT     47  PAD_CTL_USDHC
#define S32_GEN1_PAD_PC15__USDHC_CMD_IN      515 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD0__USDHC_DAT0_OUT     48  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD0__USDHC_DAT0_IN      516 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD1__USDHC_DAT1_OUT     49  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD1__USDHC_DAT1_IN      517 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD2__USDHC_DAT2_OUT     50  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD2__USDHC_DAT2_IN      520 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD3__USDHC_DAT3_OUT     51  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD3__USDHC_DAT3_IN      521 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD4__USDHC_DAT4_OUT     52  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD4__USDHC_DAT4_IN      522 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD5__USDHC_DAT5_OUT     53  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD5__USDHC_DAT5_IN      523 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD6__USDHC_DAT6_OUT     54  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD6__USDHC_DAT6_IN      519 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PD7__USDHC_DAT7_OUT     55  PAD_CTL_USDHC
#define S32_GEN1_PAD_PD7__USDHC_DAT7_IN      518 PAD_CTL_SRC_SIG_SEL2

/* QSPI configuration */
/* Note as-is DQS not enabled OR PAD_CTL_QSPI_A_DQS to enable */
#define S32_GEN1_PAD_PF13__QSPI_A_DQS_IN     548 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD4__QSPI_B_DQS         558 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PF5__QSPI_A_DATA0_IN    540 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF5__QSPI_A_DATA0_OUT   85  PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF6__QSPI_A_DATA1_IN    541 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF6__QSPI_A_DATA1_OUT   86  PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF7__QSPI_A_DATA2_IN    542 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF7__QSPI_A_DATA2_OUT   87 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF8__QSPI_A_DATA3_IN    543 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF8__QSPI_A_DATA3_OUT   88  PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF9__QSPI_A_DATA4_IN    544 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF9__QSPI_A_DATA4_OUT   89 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF10__QSPI_A_DATA5_IN   545 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF10__QSPI_A_DATA5_OUT  90 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF11__QSPI_A_DATA6_IN   546 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF11__QSPI_A_DATA6_OUT  91 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PF12__QSPI_A_DATA7_IN   547 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PF12__QSPI_A_DATA7_OUT  92 PAD_CTL_QSPI_A_DATA0_7

#define S32_GEN1_PAD_PC14__QSPI_B_DATA0_IN   552 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PC14__QSPI_B_DATA0_OUT  46 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD3__QSPI_B_DATA1_IN    554 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD3__QSPI_B_DATA1_OUT   51 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD9__QSPI_B_DATA2_IN    551 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD9__QSPI_B_DATA2_OUT   57 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PC15__QSPI_B_DATA3_IN   553 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PC15__QSPI_B_DATA3_OUT  47 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD2__QSPI_B_DATA4_IN    557 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD2__QSPI_B_DATA4_OUT   50 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD8__QSPI_B_DATA5_IN    550 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD8__QSPI_B_DATA5_OUT   56 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD10__QSPI_B_DATA6_IN   556 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD10__QSPI_B_DATA6_OUT  58 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PD5__QSPI_B_DATA7_IN    555 PAD_CTL_SRC_SIG_SEL2
#define S32_GEN1_PAD_PD5__QSPI_B_DATA7_OUT   53 PAD_CTL_QSPI_B_DATA0_7

#define S32_GEN1_PAD_PG5__QSPI_A_CS1         101  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_A_CS1_MUX)
#define S32_GEN1_PAD_PD1__QSPI_B_CS1         93  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_B_CS1_MUX)

#define S32_GEN1_PAD_PG4__QSPI_A_CS0         100 (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_A_CS0_MUX)
#define S32_GEN1_PAD_PG0__QSPI_A_SCK         96  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_A_SCK_MUX)

#define S32_GEN1_PAD_PD0__QSPI_B_CS0         48  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_B_CS0_MUX)
#define S32_GEN1_PAD_PD6__QSPI_B_SCK         54  (PAD_CTL_QSPI_CLK_BASE | \
						  PAD_CTL_QSPI_B_SCK_MUX)

#define S32_GEN1_PAD_PF13__QSPI_A_DQS_OUT    93  (PAD_CTL_SRC_SIG_SEL1 | \
						  PAD_CTL_QSPI_A_DQS)
#define S32_GEN1_PAD_PG1__QSPI_A_B_SCK       97  (PAD_CTL_SRC_SIG_SEL1 | \
						  PAD_CTL_QSPI_A_DQS)
#define S32_GEN1_PAD_PG2__QSPI_A_SCK2        98  (PAD_CTL_SRC_SIG_SEL1 | \
						  PAD_CTL_QSPI_A_DQS)
#define S32_GEN1_PAD_PG3__QSPI_A_B_SCK2      99  (PAD_CTL_SRC_SIG_SEL1 | \
						  PAD_CTL_QSPI_A_DQS)



/* I2C configuration */
#define S32_GEN1_PAD_PB0__I2C0_DATA_OUT      16  PAD_CTL_I2C0_MSCR_SDA
#define S32_GEN1_PAD_PB0__I2C0_DATA_IN       565 PAD_CTL_I2C0_IMCR_SDA

#define S32_GEN1_PAD_PB1__I2C0_SCLK_OUT      17  PAD_CTL_I2C0_MSCR_SCLK
#define S32_GEN1_PAD_PB1__I2C0_SCLK_IN       566 PAD_CTL_I2C0_IMCR_SCLK

#define S32_GEN1_PAD_PA15__I2C1_DATA_OUT     15  PAD_CTL_I2C1_MSCR_SDA
#define S32_GEN1_PAD_PA15__I2C1_DATA_IN      616 PAD_CTL_I2C1_IMCR_SDA

#define S32_GEN1_PAD_PA14__I2C1_SCLK_OUT     14  PAD_CTL_I2C1_MSCR_SCLK
#define S32_GEN1_PAD_PA14__I2C1_SCLK_IN      615 PAD_CTL_I2C1_IMCR_SCLK

/* ENET configuration */
#define S32_GEN1_PAD_PD12__MDC              60  PAD_CTL_ENET_CFG2

#define S32_GEN1_PAD_PD13__MDIO_OUT         61  PAD_CTL_ENET_CFG3
#define S32_GEN1_PAD_PD13__MDIO_IN          527 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE2__TXCLK_OUT         66  PAD_CTL_ENET_CFG1
#define S32_GEN1_PAD_PE2__TXCLK_IN          538 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE8__RXCLK_OUT         72  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE8__RXCLK_IN          529 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE10__RX_D0_OUT        74  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE10__RX_D0_IN         531 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE11__RX_D1_OUT        75  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE11__RX_D1_IN         532 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE12__RX_D2_OUT        76  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE12__RX_D2_IN         533 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE13__RX_D3_OUT        77  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE13__RX_D3_IN         534 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE9__RX_DV_OUT          73  PAD_CTL_ENET_CFG4
#define S32_GEN1_PAD_PE9__RX_DV_IN           530 PAD_CTL_SRC_SIG_SEL2

#define S32_GEN1_PAD_PE4__TX_D0_OUT	    68	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE5__TX_D1_OUT	    69	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE6__TX_D2_OUT	    70	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE7__TX_D3_OUT	    71	PAD_CTL_ENET_CFG2
#define S32_GEN1_PAD_PE3__TX_EN_OUT	    67	PAD_CTL_ENET_CFG2

/* GMAC 1 MDIO */
#define S32_GEN1_PAD_PH6__MDC               102 PAD_CTL_ENET_CFG2

#define S32_GEN1_PAD_PH7__MDIO_OUT          103 PAD_CTL_ENET_CFG3
#define S32_GEN1_PAD_PH7__MDIO_IN           659 PAD_CTL_SRC_SIG_SEL2

/* SPI 1 */
#define S32_GEN1_PAD_PB6__SPI1_SOUT_OUT		22	PAD_CTL_SPI1_MSCR_SOUT
#define S32_GEN1_PAD_PB5__SPI1_SIN_OUT		21	PAD_CTL_SPI1_MSCR_SIN
#define S32_GEN1_PAD_PB5__SPI1_SIN_IN		623	PAD_CTL_SPI1_IMCR_SIN
#define S32_GEN1_PAD_PB4__SPI1_SCK_OUT		20	PAD_CTL_SPI1_MSCR_SCK
#define S32_GEN1_PAD_PB7__SPI1_CS0_OUT		23	(PAD_CTL_SPI_MSCR_CSx |\
							 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PB8__SPI1_CS1_OUT		24	(PAD_CTL_SPI_MSCR_CSx |\
							 PAD_CTL_SRC_SIG_SEL1)

/* SPI 2 */
#define S32_GEN1_PAD_PB13__SPI2_SOUT_OUT	29	PAD_CTL_SPI2_MSCR_SOUT
#define S32_GEN1_PAD_PC01__SPI2_SIN_OUT		33	PAD_CTL_SPI2_MSCR_SIN
#define S32_GEN1_PAD_PC01__SPI2_SIN_IN		681	PAD_CTL_SPI2_IMCR_SIN
#define S32_GEN1_PAD_PB11__SPI2_SCK_OUT		27	PAD_CTL_SPI2_MSCR_SCK
#define S32_GEN1_PAD_PB14__SPI2_CS0_OUT		30	(PAD_CTL_SPI_MSCR_CSx |\
							 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PB15__SPI2_CS1_OUT		31	(PAD_CTL_SPI_MSCR_CSx |\
							 PAD_CTL_SRC_SIG_SEL1)

/* SPI 3 */
#define S32_GEN1_PAD_PC13__SPI3_SOUT_OUT	45	PAD_CTL_SPI3_MSCR_SOUT
#define S32_GEN1_PAD_PC6__SPI3_SIN_OUT		38	PAD_CTL_SPI3_MSCR_SIN
#define S32_GEN1_PAD_PC6__SPI3_SIN_IN		654	PAD_CTL_SPI3_IMCR_SIN
#define S32_GEN1_PAD_PC4__SPI3_SCK_OUT		36	PAD_CTL_SPI3_MSCR_SCK
#define S32_GEN1_PAD_PC7__SPI3_CS0_OUT		39	(PAD_CTL_SPI_MSCR_CSx |\
							 PAD_CTL_SRC_SIG_SEL1)
#define S32_GEN1_PAD_PC8__SPI3_CS1_OUT		40	(PAD_CTL_SPI_MSCR_CSx |\
							 PAD_CTL_SRC_SIG_SEL1)
/* SPI 5 */
#define S32_GEN1_PAD_PK05__SPI5_SOUT_OUT	133	PAD_CTL_SPI5_MSCR_SOUT
#define S32_GEN1_PAD_PK04__SPI5_SIN_OUT		132	PAD_CTL_SPI5_MSCR_SIN
#define S32_GEN1_PAD_PK04__SPI5_SIN_IN		750	PAD_CTL_SPI5_IMCR_SIN
#define S32_GEN1_PAD_PK00__SPI5_SCK_OUT		128	PAD_CTL_SPI5_MSCR_SCK
#define S32_GEN1_PAD_PK03__SPI5_CS0_OUT		131	(PAD_CTL_SPI_MSCR_CSx |\
							 PAD_CTL_SRC_SIG_SEL2)

/* SIUL2 EIRQ pins */
#define S32R45_PAD_PA_00_SIUL_EIRQ0		696	PAD_CTL_EIRQ
#define S32R45_PAD_PA_03_SIUL_EIRQ1		697	PAD_CTL_EIRQ
#define S32R45_PAD_PA_04_SIUL_EIRQ2		698	PAD_CTL_EIRQ
#define S32R45_PAD_PA_05_SIUL_EIRQ3		699	PAD_CTL_EIRQ
#define S32R45_PAD_PA_06_SIUL_EIRQ4		700	PAD_CTL_EIRQ
#define S32R45_PAD_PA_08_SIUL_EIRQ5		701	PAD_CTL_EIRQ
#define S32R45_PAD_PA_09_SIUL_EIRQ6		702	PAD_CTL_EIRQ
#define S32R45_PAD_PA_10_SIUL_EIRQ7		703	PAD_CTL_EIRQ
#define S32R45_PAD_PA_11_SIUL_EIRQ8		704	PAD_CTL_EIRQ
#define S32R45_PAD_PA_13_SIUL_EIRQ9		705	PAD_CTL_EIRQ
#define S32R45_PAD_PB_00_SIUL_EIRQ10		706	PAD_CTL_EIRQ
#define S32R45_PAD_PB_01_SIUL_EIRQ11		707	PAD_CTL_EIRQ
#define S32R45_PAD_PB_02_SIUL_EIRQ12		708	PAD_CTL_EIRQ
#define S32R45_PAD_PB_04_SIUL_EIRQ13		709	PAD_CTL_EIRQ
#define S32R45_PAD_PB_06_SIUL_EIRQ14		710	PAD_CTL_EIRQ
#define S32R45_PAD_PB_07_SIUL_EIRQ15		711	PAD_CTL_EIRQ
#define S32R45_PAD_PB_09_SIUL_EIRQ16		712	PAD_CTL_EIRQ
#define S32R45_PAD_PB_10_SIUL_EIRQ17		713	PAD_CTL_EIRQ
#define S32R45_PAD_PB_11_SIUL_EIRQ18		714	PAD_CTL_EIRQ
#define S32R45_PAD_PB_12_SIUL_EIRQ19		715	PAD_CTL_EIRQ
#define S32R45_PAD_PB_13_SIUL_EIRQ20		716	PAD_CTL_EIRQ
#define S32R45_PAD_PB_14_SIUL_EIRQ21		717	PAD_CTL_EIRQ
#define S32R45_PAD_PB_15_SIUL_EIRQ22		718	PAD_CTL_EIRQ
#define S32R45_PAD_PC_00_SIUL_EIRQ23		719	PAD_CTL_EIRQ
#define S32R45_PAD_PC_01_SIUL_EIRQ24		720	PAD_CTL_EIRQ
#define S32R45_PAD_PC_03_SIUL_EIRQ25		721	PAD_CTL_EIRQ
#define S32R45_PAD_PC_04_SIUL_EIRQ26		722	PAD_CTL_EIRQ
#define S32R45_PAD_PC_05_SIUL_EIRQ27		723	PAD_CTL_EIRQ
#define S32R45_PAD_PC_06_SIUL_EIRQ28		724	PAD_CTL_EIRQ
#define S32R45_PAD_PC_07_SIUL_EIRQ29		725	PAD_CTL_EIRQ
#define S32R45_PAD_PC_08_SIUL_EIRQ30		726	PAD_CTL_EIRQ
#define S32R45_PAD_PC_12_SIUL_EIRQ31		727	PAD_CTL_EIRQ

/* I2C recovery pinmuxing */
#define S32_GEN1_PAD_PA14__DISABLED_IN		615	PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PA15__DISABLED_IN		616	PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB0__DISABLED_IN		565	PAD_CTL_SRC_SIG_SEL0
#define S32_GEN1_PAD_PB1__DISABLED_IN		566	PAD_CTL_SRC_SIG_SEL0

#define PAD_I2C_GPIO				(PAD_GPIO_PULL_NONE | \
						 PAD_CTL_ODE | PAD_CTL_OBE)
#define S32_GEN1_PAD_PA14__I2C1_SCLK_GPIO	14	PAD_I2C_GPIO
#define S32_GEN1_PAD_PA15__I2C1_DATA_GPIO	15	PAD_I2C_GPIO
#define S32_GEN1_PAD_PB0__I2C0_DATA_GPIO	16	PAD_I2C_GPIO
#define S32_GEN1_PAD_PB1__I2C0_SCLK_GPIO	17	PAD_I2C_GPIO

#endif /* __DT_BINDINGS_S32R45_PINCTRL_H__ */
