Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun 12 14:55:44 2021
| Host         : fpgalab109 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 52 register/latch pins with no clock driven by root clock pin: dut2/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.216        0.000                      0                  759        0.107        0.000                      0                  759        3.750        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.216        0.000                      0                  759        0.107        0.000                      0                  759        3.750        0.000                       0                   298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 2.945ns (35.605%)  route 5.326ns (64.395%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.671     5.273    program_rom/clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.727 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.931     9.658    processor/lower_reg_banks/ADDRC1
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.782 f  processor/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           0.961    10.743    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.124    10.867 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=20, routed)          1.139    12.005    processor/port_id[3]
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.124    12.129 f  processor/internal2[7]_i_2/O
                         net (fo=2, routed)           0.566    12.695    processor/internal2[7]_i_2_n_0
    SLICE_X4Y72          LUT5 (Prop_lut5_I4_O)        0.119    12.814 r  processor/internal2[7]_i_1/O
                         net (fo=8, routed)           0.730    13.544    internal2
    SLICE_X9Y73          FDRE                                         r  internal2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.509    14.932    clk_i_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  internal2_reg[1]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X9Y73          FDRE (Setup_fdre_C_CE)      -0.413    14.760    internal2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 2.945ns (35.605%)  route 5.326ns (64.395%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.671     5.273    program_rom/clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.727 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.931     9.658    processor/lower_reg_banks/ADDRC1
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.782 f  processor/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           0.961    10.743    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.124    10.867 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=20, routed)          1.139    12.005    processor/port_id[3]
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.124    12.129 f  processor/internal2[7]_i_2/O
                         net (fo=2, routed)           0.566    12.695    processor/internal2[7]_i_2_n_0
    SLICE_X4Y72          LUT5 (Prop_lut5_I4_O)        0.119    12.814 r  processor/internal2[7]_i_1/O
                         net (fo=8, routed)           0.730    13.544    internal2
    SLICE_X9Y73          FDRE                                         r  internal2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.509    14.932    clk_i_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  internal2_reg[2]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X9Y73          FDRE (Setup_fdre_C_CE)      -0.413    14.760    internal2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 2.945ns (35.627%)  route 5.321ns (64.373%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.671     5.273    program_rom/clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.727 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.931     9.658    processor/lower_reg_banks/ADDRC1
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.782 f  processor/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           0.961    10.743    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.124    10.867 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=20, routed)          1.139    12.005    processor/port_id[3]
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.124    12.129 f  processor/internal2[7]_i_2/O
                         net (fo=2, routed)           0.566    12.695    processor/internal2[7]_i_2_n_0
    SLICE_X4Y72          LUT5 (Prop_lut5_I4_O)        0.119    12.814 r  processor/internal2[7]_i_1/O
                         net (fo=8, routed)           0.725    13.539    internal2
    SLICE_X8Y73          FDRE                                         r  internal2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.509    14.932    clk_i_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  internal2_reg[3]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.377    14.796    internal2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 2.945ns (35.627%)  route 5.321ns (64.373%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.671     5.273    program_rom/clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.727 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.931     9.658    processor/lower_reg_banks/ADDRC1
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.782 f  processor/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           0.961    10.743    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.124    10.867 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=20, routed)          1.139    12.005    processor/port_id[3]
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.124    12.129 f  processor/internal2[7]_i_2/O
                         net (fo=2, routed)           0.566    12.695    processor/internal2[7]_i_2_n_0
    SLICE_X4Y72          LUT5 (Prop_lut5_I4_O)        0.119    12.814 r  processor/internal2[7]_i_1/O
                         net (fo=8, routed)           0.725    13.539    internal2
    SLICE_X8Y73          FDRE                                         r  internal2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.509    14.932    clk_i_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  internal2_reg[4]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.377    14.796    internal2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 2.945ns (35.627%)  route 5.321ns (64.373%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.671     5.273    program_rom/clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.727 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.931     9.658    processor/lower_reg_banks/ADDRC1
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.782 f  processor/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           0.961    10.743    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.124    10.867 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=20, routed)          1.139    12.005    processor/port_id[3]
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.124    12.129 f  processor/internal2[7]_i_2/O
                         net (fo=2, routed)           0.566    12.695    processor/internal2[7]_i_2_n_0
    SLICE_X4Y72          LUT5 (Prop_lut5_I4_O)        0.119    12.814 r  processor/internal2[7]_i_1/O
                         net (fo=8, routed)           0.725    13.539    internal2
    SLICE_X8Y73          FDRE                                         r  internal2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.509    14.932    clk_i_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  internal2_reg[5]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.377    14.796    internal2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 2.945ns (35.627%)  route 5.321ns (64.373%))
  Logic Levels:           4  (LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.671     5.273    program_rom/clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.727 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.931     9.658    processor/lower_reg_banks/ADDRC1
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     9.782 f  processor/lower_reg_banks/RAMC_D1/O
                         net (fo=3, routed)           0.961    10.743    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I2
    SLICE_X4Y68          LUT6 (Prop_lut6_I2_O)        0.124    10.867 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT6/O
                         net (fo=20, routed)          1.139    12.005    processor/port_id[3]
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.124    12.129 f  processor/internal2[7]_i_2/O
                         net (fo=2, routed)           0.566    12.695    processor/internal2[7]_i_2_n_0
    SLICE_X4Y72          LUT5 (Prop_lut5_I4_O)        0.119    12.814 r  processor/internal2[7]_i_1/O
                         net (fo=8, routed)           0.725    13.539    internal2
    SLICE_X8Y73          FDRE                                         r  internal2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.509    14.932    clk_i_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  internal2_reg[6]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X8Y73          FDRE (Setup_fdre_C_CE)      -0.377    14.796    internal2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -13.539    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 3.442ns (41.756%)  route 4.801ns (58.244%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.671     5.273    program_rom/clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.727 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.931     9.658    processor/lower_reg_banks/ADDRC1
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.811 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.974    10.785    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.359    11.144 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.648    11.793    processor/port_id[2]
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.326    12.119 f  processor/internal1[23]_i_2/O
                         net (fo=3, routed)           0.615    12.734    processor/internal1[23]_i_2_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I2_O)        0.150    12.884 r  processor/internal1[7]_i_1/O
                         net (fo=8, routed)           0.632    13.516    processor_n_22
    SLICE_X5Y72          FDRE                                         r  internal1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.589    15.012    clk_i_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  internal1_reg[4]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y72          FDRE (Setup_fdre_C_CE)      -0.407    14.828    internal1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 3.442ns (41.756%)  route 4.801ns (58.244%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.671     5.273    program_rom/clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.727 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.931     9.658    processor/lower_reg_banks/ADDRC1
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.811 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.974    10.785    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.359    11.144 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.648    11.793    processor/port_id[2]
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.326    12.119 f  processor/internal1[23]_i_2/O
                         net (fo=3, routed)           0.615    12.734    processor/internal1[23]_i_2_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I2_O)        0.150    12.884 r  processor/internal1[7]_i_1/O
                         net (fo=8, routed)           0.632    13.516    processor_n_22
    SLICE_X5Y72          FDRE                                         r  internal1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.589    15.012    clk_i_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  internal1_reg[5]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y72          FDRE (Setup_fdre_C_CE)      -0.407    14.828    internal1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 3.442ns (41.756%)  route 4.801ns (58.244%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.671     5.273    program_rom/clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.727 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.931     9.658    processor/lower_reg_banks/ADDRC1
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.811 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.974    10.785    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.359    11.144 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.648    11.793    processor/port_id[2]
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.326    12.119 f  processor/internal1[23]_i_2/O
                         net (fo=3, routed)           0.615    12.734    processor/internal1[23]_i_2_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I2_O)        0.150    12.884 r  processor/internal1[7]_i_1/O
                         net (fo=8, routed)           0.632    13.516    processor_n_22
    SLICE_X5Y72          FDRE                                         r  internal1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.589    15.012    clk_i_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  internal1_reg[6]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y72          FDRE (Setup_fdre_C_CE)      -0.407    14.828    internal1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internal1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.243ns  (logic 3.442ns (41.756%)  route 4.801ns (58.244%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.671     5.273    program_rom/clk_i_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.727 r  program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.931     9.658    processor/lower_reg_banks/ADDRC1
    SLICE_X2Y70          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.811 f  processor/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.974    10.785    processor/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X4Y68          LUT5 (Prop_lut5_I0_O)        0.359    11.144 f  processor/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=21, routed)          0.648    11.793    processor/port_id[2]
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.326    12.119 f  processor/internal1[23]_i_2/O
                         net (fo=3, routed)           0.615    12.734    processor/internal1[23]_i_2_n_0
    SLICE_X4Y72          LUT4 (Prop_lut4_I2_O)        0.150    12.884 r  processor/internal1[7]_i_1/O
                         net (fo=8, routed)           0.632    13.516    processor_n_22
    SLICE_X5Y72          FDRE                                         r  internal1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         1.589    15.012    clk_i_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  internal1_reg[7]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y72          FDRE (Setup_fdre_C_CE)      -0.407    14.828    internal1_reg[7]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                  1.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.513    processor/clk_i_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291     1.945    processor/stack_ram_low/ADDRD0
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     2.029    processor/stack_ram_low/WCLK
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMA/CLK
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    processor/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.513    processor/clk_i_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291     1.945    processor/stack_ram_low/ADDRD0
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     2.029    processor/stack_ram_low/WCLK
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMA_D1/CLK
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    processor/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.513    processor/clk_i_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291     1.945    processor/stack_ram_low/ADDRD0
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     2.029    processor/stack_ram_low/WCLK
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMB/CLK
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    processor/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.513    processor/clk_i_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291     1.945    processor/stack_ram_low/ADDRD0
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     2.029    processor/stack_ram_low/WCLK
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMB_D1/CLK
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    processor/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.513    processor/clk_i_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291     1.945    processor/stack_ram_low/ADDRD0
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     2.029    processor/stack_ram_low/WCLK
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMC/CLK
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    processor/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.513    processor/clk_i_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291     1.945    processor/stack_ram_low/ADDRD0
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     2.029    processor/stack_ram_low/WCLK
    SLICE_X6Y69          RAMD32                                       r  processor/stack_ram_low/RAMC_D1/CLK
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y69          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    processor/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.513    processor/clk_i_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291     1.945    processor/stack_ram_low/ADDRD0
    SLICE_X6Y69          RAMS32                                       r  processor/stack_ram_low/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     2.029    processor/stack_ram_low/WCLK
    SLICE_X6Y69          RAMS32                                       r  processor/stack_ram_low/RAMD/CLK
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y69          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.838    processor/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 processor/stack_loop[0].lsb_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_low/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.651%)  route 0.291ns (67.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.513    processor/clk_i_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  processor/stack_loop[0].lsb_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/stack_loop[0].lsb_stack.pointer_flop/Q
                         net (fo=30, routed)          0.291     1.945    processor/stack_ram_low/ADDRD0
    SLICE_X6Y69          RAMS32                                       r  processor/stack_ram_low/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.864     2.029    processor/stack_ram_low/WCLK
    SLICE_X6Y69          RAMS32                                       r  processor/stack_ram_low/RAMD_D1/CLK
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y69          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.838    processor/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 processor/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.395%)  route 0.236ns (62.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.513    processor/clk_i_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  processor/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.236     1.890    processor/stack_ram_high/ADDRD2
    SLICE_X6Y70          RAMD32                                       r  processor/stack_ram_high/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.863     2.028    processor/stack_ram_high/WCLK
    SLICE_X6Y70          RAMD32                                       r  processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y70          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.781    processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 processor/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/stack_ram_high/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.395%)  route 0.236ns (62.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.594     1.513    processor/clk_i_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  processor/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  processor/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.236     1.890    processor/stack_ram_high/ADDRD2
    SLICE_X6Y70          RAMD32                                       r  processor/stack_ram_high/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=297, routed)         0.863     2.028    processor/stack_ram_high/WCLK
    SLICE_X6Y70          RAMD32                                       r  processor/stack_ram_high/RAMA_D1/CLK
                         clock pessimism             -0.500     1.527    
    SLICE_X6Y70          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.781    processor/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14    program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y74     bufor_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y77     bufor_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y72     bufor_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y74     bufor_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y78     dut1/counter_reg[0][9]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X3Y81     dut1/counter_reg[1][0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X3Y83     dut1/counter_reg[1][10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X3Y83     dut1/counter_reg[1][11]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     processor/upper_reg_banks/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     processor/upper_reg_banks/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     processor/upper_reg_banks/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     processor/upper_reg_banks/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     processor/upper_reg_banks/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     processor/upper_reg_banks/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     processor/upper_reg_banks/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     processor/upper_reg_banks/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y68     processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y68     processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y68     processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y68     processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y68     processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y68     processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y68     processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y68     processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y68     processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y68     processor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     processor/upper_reg_banks/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     processor/upper_reg_banks/RAMA_D1/CLK



