$date
	Wed Mar 31 13:02:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_fa_using_ha $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module UUT $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 & w3 $end
$var wire 1 ' w2 $end
$var wire 1 ( w1 $end
$var wire 1 ! sum $end
$scope module ha1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ' cout $end
$var wire 1 ( sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 ( a $end
$var wire 1 % b $end
$var wire 1 & cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1(
1$
#20
1"
0!
1&
1%
#30
