#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 11 11:11:36 2023
# Process ID: 1448
# Current directory: C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14872 C:\Users\aaron\Desktop\Coding\3C7\Assignment 1\Assignment1\Assignment1.xpr
# Log file: C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/vivado.log
# Journal file: C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
import_files -norecurse {{C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Sources/bit1_XNOR.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top ALU_tb [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'res' is not permitted [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v:4]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'res' is not permitted [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v:5]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'res' is not permitted [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v:6]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'res' is not permitted [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v:7]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'res' is not permitted [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v:8]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'res' is not permitted [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v:9]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'res' is not permitted [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v:10]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'res' is not permitted [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
couldn't read file "C:/Users/aaron/Desktop/Coding/3C7/Assignment": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 11 11:25:35 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 863.406 ; gain = 19.699
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
couldn't read file "C:/Users/aaron/Desktop/Coding/3C7/Assignment": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 11 12:25:04 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 896.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
couldn't read file "C:/Users/aaron/Desktop/Coding/3C7/Assignment": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 11 12:29:11 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 914.535 ; gain = 1.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:42]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
couldn't read file "C:/Users/aaron/Desktop/Coding/3C7/Assignment": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 11 12:45:50 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:42]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 929.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:42]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:42]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:42]
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 929.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 929.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 929.195 ; gain = 0.000
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
couldn't read file "C:/Users/aaron/Desktop/Coding/3C7/Assignment": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 11 13:46:43 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.219 ; gain = 5.828
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.219 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.219 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.219 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
couldn't read file "C:/Users/aaron/Desktop/Coding/3C7/Assignment": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 11 14:17:03 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.219 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
"xvlog --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/2bit_GTH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit2_GTH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/6bit_ripple_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module b6_ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit1_XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit1XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/bit8XNOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8XNOR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/bit8_GEQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit8_LE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/eq2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/imports/Sources/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a1a8150d94634b18ac240d55326fff57 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'fxn' [C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.srcs/sources_1/new/ALU_tb.v:8]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq1
Compiling module xil_defaultlib.eq2
Compiling module xil_defaultlib.bit2_GTH
Compiling module xil_defaultlib.bit8_LE
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.b6_ripple
Compiling module xil_defaultlib.bit1XNOR
Compiling module xil_defaultlib.bit8XNOR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/aaron/Desktop/Coding/3C7/Assignment -notrace
couldn't read file "C:/Users/aaron/Desktop/Coding/3C7/Assignment": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 11 14:18:04 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.219 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar 11 17:20:17 2023] Launched synth_1...
Run output will be captured here: C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.runs/synth_1/runme.log
[Sat Mar 11 17:20:17 2023] Launched impl_1...
Run output will be captured here: C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.runs/impl_1/runme.log
set_property top ALU_design [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Mar 11 17:22:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.runs/synth_1/runme.log
[Sat Mar 11 17:22:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A761EBA
set_property PROGRAM.FILE {C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.runs/impl_1/ALU_design.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/aaron/Desktop/Coding/3C7/Assignment 1/Assignment1/Assignment1.runs/impl_1/ALU_design.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A761EBA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar 11 17:28:36 2023...
