[2025-09-17 11:04:19] START suite=qualcomm_srv trace=srv631_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv631_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2633263 heartbeat IPC: 3.798 cumulative IPC: 3.798 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5056739 heartbeat IPC: 4.126 cumulative IPC: 3.955 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5056739 cumulative IPC: 3.955 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5056739 cumulative IPC: 3.955 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 14057530 heartbeat IPC: 1.111 cumulative IPC: 1.111 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 23076460 heartbeat IPC: 1.109 cumulative IPC: 1.11 (Simulation time: 00 hr 03 min 36 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 32040873 heartbeat IPC: 1.116 cumulative IPC: 1.112 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 41052900 heartbeat IPC: 1.11 cumulative IPC: 1.111 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 50019746 heartbeat IPC: 1.115 cumulative IPC: 1.112 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 59009931 heartbeat IPC: 1.112 cumulative IPC: 1.112 (Simulation time: 00 hr 08 min 23 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 67958249 heartbeat IPC: 1.118 cumulative IPC: 1.113 (Simulation time: 00 hr 09 min 32 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 76937176 heartbeat IPC: 1.114 cumulative IPC: 1.113 (Simulation time: 00 hr 10 min 40 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv631_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 85844990 heartbeat IPC: 1.123 cumulative IPC: 1.114 (Simulation time: 00 hr 11 min 51 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 89828674 cumulative IPC: 1.113 (Simulation time: 00 hr 13 min 01 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 89828674 cumulative IPC: 1.113 (Simulation time: 00 hr 13 min 01 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv631_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.113 instructions: 100000002 cycles: 89828674
CPU 0 Branch Prediction Accuracy: 90.86% MPKI: 16.06 Average ROB Occupancy at Mispredict: 25.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3822
BRANCH_INDIRECT: 0.4147
BRANCH_CONDITIONAL: 13.13
BRANCH_DIRECT_CALL: 0.9219
BRANCH_INDIRECT_CALL: 0.5896
BRANCH_RETURN: 0.619


====Backend Stall Breakdown====
ROB_STALL: 94453
LQ_STALL: 0
SQ_STALL: 528201


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 133.1
REPLAY_LOAD: 113.34615
NON_REPLAY_LOAD: 25.410458

== Total ==
ADDR_TRANS: 3993
REPLAY_LOAD: 5894
NON_REPLAY_LOAD: 84566

== Counts ==
ADDR_TRANS: 30
REPLAY_LOAD: 52
NON_REPLAY_LOAD: 3328

cpu0->cpu0_STLB TOTAL        ACCESS:    1863282 HIT:    1858667 MISS:       4615 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1863282 HIT:    1858667 MISS:       4615 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 197.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8295112 HIT:    7354353 MISS:     940759 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6740940 HIT:    5940291 MISS:     800649 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     554357 HIT:     435918 MISS:     118439 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     991763 HIT:     977454 MISS:      14309 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8052 HIT:        690 MISS:       7362 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 36.06 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14997126 HIT:    8036167 MISS:    6960959 MSHR_MERGE:    1646040
cpu0->cpu0_L1I LOAD         ACCESS:   14997126 HIT:    8036167 MISS:    6960959 MSHR_MERGE:    1646040
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.43 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30508758 HIT:   27054710 MISS:    3454048 MSHR_MERGE:    1465619
cpu0->cpu0_L1D LOAD         ACCESS:   17156624 HIT:   15362858 MISS:    1793766 MSHR_MERGE:     367746
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13342749 HIT:   11690599 MISS:    1652150 MSHR_MERGE:    1097793
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9385 HIT:       1253 MISS:       8132 MSHR_MERGE:         80
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.72 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12450956 HIT:   10538328 MISS:    1912628 MSHR_MERGE:     962169
cpu0->cpu0_ITLB LOAD         ACCESS:   12450956 HIT:   10538328 MISS:    1912628 MSHR_MERGE:     962169
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.07 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28914670 HIT:   27683287 MISS:    1231383 MSHR_MERGE:     318560
cpu0->cpu0_DTLB LOAD         ACCESS:   28914670 HIT:   27683287 MISS:    1231383 MSHR_MERGE:     318560
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.927 cycles
cpu0->LLC TOTAL        ACCESS:    1122011 HIT:    1070299 MISS:      51712 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     800649 HIT:     781754 MISS:      18895 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     118439 HIT:      89627 MISS:      28812 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     195561 HIT:     195332 MISS:        229 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7362 HIT:       3586 MISS:       3776 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 120.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3127
  ROW_BUFFER_MISS:      48354
  AVG DBUS CONGESTED CYCLE: 3.438
Channel 0 WQ ROW_BUFFER_HIT:        913
  ROW_BUFFER_MISS:      21290
  FULL:          0
Channel 0 REFRESHES ISSUED:       7486

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       523269       436943        74593         2481
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            8          368          465          266
  STLB miss resolved @ L2C                0          129          165          287           90
  STLB miss resolved @ LLC                0          341          542         1613          628
  STLB miss resolved @ MEM                0            2          322         2108         2059

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             164130        54757      1278628       125336          380
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          181          100           15
  STLB miss resolved @ L2C                0           93          127           57            4
  STLB miss resolved @ LLC                0          106          303          518           48
  STLB miss resolved @ MEM                0            0           57          159           52
[2025-09-17 11:17:21] END   suite=qualcomm_srv trace=srv631_ap (rc=0)
