// Seed: 3199825219
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
  assign id_3 = id_0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input tri id_2,
    input tri id_3,
    output supply0 id_4,
    input wor id_5,
    input tri id_6,
    output supply1 id_7,
    input supply0 id_8,
    output wand id_9,
    inout logic id_10,
    output wand id_11,
    input wand id_12,
    input wire id_13
);
  initial id_10 <= #1 id_10 + "";
  always disable id_15;
  assign id_7 = -1'd0;
  module_0 modCall_1 (
      id_8,
      id_6
  );
endmodule
