{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1482767770263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1482767770266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 26 23:56:09 2016 " "Processing started: Mon Dec 26 23:56:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1482767770266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1482767770266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1482767770266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1482767771685 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(296) " "Verilog HDL Module Instantiation warning at top.v(296): ignored dangling comma in List of Port Connections" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 296 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1482767772104 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(316) " "Verilog HDL Module Instantiation warning at top.v(316): ignored dangling comma in List of Port Connections" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 316 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1482767772104 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(336) " "Verilog HDL Module Instantiation warning at top.v(336): ignored dangling comma in List of Port Connections" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 336 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1482767772105 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(356) " "Verilog HDL Module Instantiation warning at top.v(356): ignored dangling comma in List of Port Connections" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 356 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1482767772105 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(376) " "Verilog HDL Module Instantiation warning at top.v(376): ignored dangling comma in List of Port Connections" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 376 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1482767772105 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(395) " "Verilog HDL Module Instantiation warning at top.v(395): ignored dangling comma in List of Port Connections" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 395 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1482767772105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ipcore/mult10x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ipcore/mult10x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult10x8 " "Found entity 1: mult10x8" {  } { { "../source/ipcore/mult10x8.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ipcore/mult10x8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/processing/white_black.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/processing/white_black.v" { { "Info" "ISGN_ENTITY_NAME" "1 white_black " "Found entity 1: white_black" {  } { { "../source/processing/white_black.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/white_black.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/processing/negative.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/processing/negative.v" { { "Info" "ISGN_ENTITY_NAME" "1 negative " "Found entity 1: negative" {  } { { "../source/processing/negative.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/negative.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/processing/grayscaler.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/processing/grayscaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 grayscaler " "Found entity 1: grayscaler" {  } { { "../source/processing/grayscaler.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/grayscaler.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/processing/four_in_one.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/processing/four_in_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_in_one " "Found entity 1: four_in_one" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/processing/emboss.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/processing/emboss.v" { { "Info" "ISGN_ENTITY_NAME" "1 emboss " "Found entity 1: emboss" {  } { { "../source/processing/emboss.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/emboss.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/pll/tfp410_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/pll/tfp410_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tfp410_pll " "Found entity 1: tfp410_pll" {  } { { "../source/pll/tfp410_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/pll/tfp410_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/fifo/fifo_4096_16d_64q.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/fifo/fifo_4096_16d_64q.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_4096_16d_64q " "Found entity 1: fifo_4096_16d_64q" {  } { { "../source/fifo/fifo_4096_16d_64q.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/fifo/fifo_4096_16d_64q.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/fifo/fifo_1024_64d_16q.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/fifo/fifo_1024_64d_16q.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_1024_64d_16q " "Found entity 1: fifo_1024_64d_16q" {  } { { "../source/fifo/fifo_1024_64d_16q.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/fifo/fifo_1024_64d_16q.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2 " "Found entity 1: ddr2" {  } { { "../source/ddr2/ddr2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_alt_mem_ddrx_controller_top " "Found entity 1: ddr2_alt_mem_ddrx_controller_top" {  } { { "../source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(30) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(30): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "../source/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "../source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772343 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(130) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(130): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 130 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(132) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(132): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 132 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(137) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(137): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 137 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772365 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(247) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(247): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(248) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(248): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(162) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(162): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 162 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(163) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(163): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(134) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(134): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(179) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(179): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 179 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(250) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(250): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(231) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(231): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(232) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(232): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(233) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(233): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(234) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(234): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 234 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(235) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(235): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 235 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(236) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(236): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 236 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(237) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(237): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 237 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(238) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(238): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(239) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(239): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772368 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(240) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(240): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(241) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(241): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(242) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(242): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(243) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(243): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(244) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(244): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 244 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(245) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(245): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772369 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(155) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(155): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 155 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(246) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(246): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(227) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(227): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(228) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(228): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 228 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(229) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(229): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(230) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(230): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772370 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(164) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(164): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(165) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(165): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(166) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(166): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(168) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(168): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 168 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(273) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(273): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(136) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(136): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 136 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(173) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(173): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(131) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(131): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 131 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772375 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(133) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(133): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 133 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "../source/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ddr2_odt_gen.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "../source/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ddr3_odt_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "../source/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_lpddr2_addr_cmd.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "../source/ddr2/alt_mem_ddrx_odt_gen.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_odt_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(101) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(101): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" 101 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "../source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_rdwr_data_tmg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "../source/ddr2/alt_mem_ddrx_arbiter.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_arbiter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "../source/ddr2/alt_mem_ddrx_burst_gen.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_burst_gen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "../source/ddr2/alt_mem_ddrx_cmd_gen.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_cmd_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(47) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(47): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(48) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(48): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(49) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(49): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(50) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(50): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(51) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(51): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(52) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(52): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(53) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(53): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(54) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(54): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(55) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(55): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(56) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(56): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(57) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(57): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772536 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(58) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(58): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(59) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(59): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(20): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(19) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(19): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(21) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(21): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(18) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(18): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(23) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(23): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(24) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(24): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(25) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(25): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767772539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "../source/ddr2/alt_mem_ddrx_csr.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_csr.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "../source/ddr2/alt_mem_ddrx_buffer.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "../source/ddr2/alt_mem_ddrx_buffer_manager.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_buffer_manager.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "../source/ddr2/alt_mem_ddrx_burst_tracking.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_burst_tracking.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "../source/ddr2/alt_mem_ddrx_dataid_manager.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_dataid_manager.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "../source/ddr2/alt_mem_ddrx_list.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_list.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "../source/ddr2/alt_mem_ddrx_rdata_path.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_rdata_path.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "../source/ddr2/alt_mem_ddrx_wdata_path.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_wdata_path.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_define.iv 0 0 " "Found 0 design units, including 0 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_define.iv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772786 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 225 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772786 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder_32_syn.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772881 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 377 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772881 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_decoder_64_syn.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772982 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_32_syn.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767772982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767772982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767773069 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_64_syn.v" 315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767773069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767773069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(7): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767773090 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(145): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767773090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767773092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767773092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "../source/ddr2/alt_mem_ddrx_input_if.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_input_if.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767773106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767773106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "../source/ddr2/alt_mem_ddrx_mm_st_converter.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_mm_st_converter.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767773119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767773119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "../source/ddr2/alt_mem_ddrx_rank_timer.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_rank_timer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767773143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767773143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "../source/ddr2/alt_mem_ddrx_sideband.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_sideband.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767773163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767773163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "../source/ddr2/alt_mem_ddrx_tbp.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_tbp.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767773197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767773197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "../source/ddr2/alt_mem_ddrx_timing_param.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_timing_param.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767773220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767773220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_seq_wrapper " "Found entity 1: ddr2_phy_alt_mem_phy_seq_wrapper" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767773237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767773237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd 25 8 " "Found 25 design units, including 8 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr2_phy_alt_mem_phy_constants_pkg " "Found design unit 1: ddr2_phy_alt_mem_phy_constants_pkg" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddr2_phy_alt_mem_phy_record_pkg " "Found design unit 2: ddr2_phy_alt_mem_phy_record_pkg" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ddr2_phy_alt_mem_phy_record_pkg-body " "Found design unit 3: ddr2_phy_alt_mem_phy_record_pkg-body" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd_pkg " "Found design unit 4: ddr2_phy_alt_mem_phy_addr_cmd_pkg" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 1677 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ddr2_phy_alt_mem_phy_addr_cmd_pkg-body " "Found design unit 5: ddr2_phy_alt_mem_phy_addr_cmd_pkg-body" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 1984 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ddr2_phy_alt_mem_phy_iram_addr_pkg " "Found design unit 6: ddr2_phy_alt_mem_phy_iram_addr_pkg" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3437 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ddr2_phy_alt_mem_phy_iram_addr_pkg-body " "Found design unit 7: ddr2_phy_alt_mem_phy_iram_addr_pkg-body" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3481 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ddr2_phy_alt_mem_phy_regs_pkg " "Found design unit 8: ddr2_phy_alt_mem_phy_regs_pkg" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3643 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ddr2_phy_alt_mem_phy_regs_pkg-body " "Found design unit 9: ddr2_phy_alt_mem_phy_regs_pkg-body" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 3936 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ddr2_phy_alt_mem_phy_mmi-struct " "Found design unit 10: ddr2_phy_alt_mem_phy_mmi-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 4871 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ddr2_phy_alt_mem_phy_admin-struct " "Found design unit 11: ddr2_phy_alt_mem_phy_admin-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5420 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ddr2_phy_alt_mem_phy_iram_ram-struct " "Found design unit 12: ddr2_phy_alt_mem_phy_iram_ram-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6801 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ddr2_phy_alt_mem_phy_iram-struct " "Found design unit 13: ddr2_phy_alt_mem_phy_iram-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6945 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ddr2_phy_alt_mem_phy_dgrb-struct " "Found design unit 14: ddr2_phy_alt_mem_phy_dgrb-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 7841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ddr2_phy_alt_mem_phy_dgwb-rtl " "Found design unit 15: ddr2_phy_alt_mem_phy_dgwb-rtl" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 10974 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ddr2_phy_alt_mem_phy_ctrl-struct " "Found design unit 16: ddr2_phy_alt_mem_phy_ctrl-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 11624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ddr2_phy_alt_mem_phy_seq-struct " "Found design unit 17: ddr2_phy_alt_mem_phy_seq-struct" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 12890 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_mmi " "Found entity 1: ddr2_phy_alt_mem_phy_mmi" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 4763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_admin " "Found entity 2: ddr2_phy_alt_mem_phy_admin" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_iram_ram " "Found entity 3: ddr2_phy_alt_mem_phy_iram_ram" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_iram " "Found entity 4: ddr2_phy_alt_mem_phy_iram" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 6888 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dgrb " "Found entity 5: ddr2_phy_alt_mem_phy_dgrb" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 7735 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_dgwb " "Found entity 6: ddr2_phy_alt_mem_phy_dgwb" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 10907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_ctrl " "Found entity 7: ddr2_phy_alt_mem_phy_ctrl" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 11559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_seq " "Found entity 8: ddr2_phy_alt_mem_phy_seq" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 12667 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767774111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_phy.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy " "Found entity 1: ddr2_phy" {  } { { "../source/ddr2/ddr2_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767774127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v 12 12 " "Found 12 design units, including 12 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy " "Found entity 1: ddr2_phy_alt_mem_phy" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddr2_phy_alt_mem_phy_clk_reset " "Found entity 2: ddr2_phy_alt_mem_phy_clk_reset" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""} { "Info" "ISGN_ENTITY_NAME" "3 ddr2_phy_alt_mem_phy_ac " "Found entity 3: ddr2_phy_alt_mem_phy_ac" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1782 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""} { "Info" "ISGN_ENTITY_NAME" "4 ddr2_phy_alt_mem_phy_addr_cmd " "Found entity 4: ddr2_phy_alt_mem_phy_addr_cmd" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""} { "Info" "ISGN_ENTITY_NAME" "5 ddr2_phy_alt_mem_phy_dp_io " "Found entity 5: ddr2_phy_alt_mem_phy_dp_io" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""} { "Info" "ISGN_ENTITY_NAME" "6 ddr2_phy_alt_mem_phy_read_dp " "Found entity 6: ddr2_phy_alt_mem_phy_read_dp" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""} { "Info" "ISGN_ENTITY_NAME" "7 ddr2_phy_alt_mem_phy_write_dp_fr " "Found entity 7: ddr2_phy_alt_mem_phy_write_dp_fr" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""} { "Info" "ISGN_ENTITY_NAME" "8 ddr2_phy_alt_mem_phy_rdata_valid " "Found entity 8: ddr2_phy_alt_mem_phy_rdata_valid" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""} { "Info" "ISGN_ENTITY_NAME" "9 ddr2_phy_alt_mem_phy_mux " "Found entity 9: ddr2_phy_alt_mem_phy_mux" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""} { "Info" "ISGN_ENTITY_NAME" "10 ddr2_phy_alt_mem_phy_mimic " "Found entity 10: ddr2_phy_alt_mem_phy_mimic" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 4271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""} { "Info" "ISGN_ENTITY_NAME" "11 ddr2_phy_alt_mem_phy_mimic_debug " "Found entity 11: ddr2_phy_alt_mem_phy_mimic_debug" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 4526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""} { "Info" "ISGN_ENTITY_NAME" "12 ddr2_phy_alt_mem_phy_reset_pipe " "Found entity 12: ddr2_phy_alt_mem_phy_reset_pipe" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 4758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767774160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_phy_alt_mem_phy_pll " "Found entity 1: ddr2_phy_alt_mem_phy_pll" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767774181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/vout_frame_buffer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/vout_frame_buffer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vout_frame_buffer_ctrl " "Found entity 1: vout_frame_buffer_ctrl" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767774194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/vin_frame_buffer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/vin_frame_buffer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vin_frame_buffer_ctrl " "Found entity 1: vin_frame_buffer_ctrl" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767774206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/spi0_crl.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/spi0_crl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI0_Crl " "Found entity 1: SPI0_Crl" {  } { { "../source/SPI0_Crl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/SPI0_Crl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767774218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/reset.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "../source/reset.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/reset.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767774230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/mem_burst_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/mem_burst_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_burst_v2 " "Found entity 1: mem_burst_v2" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767774243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_ACTIVE h_active color_bar.v(14) " "Verilog HDL Declaration information at color_bar.v(14): object \"H_ACTIVE\" differs only in case from object \"h_active\" in the same scope" {  } { { "../source/color_bar.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/color_bar.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767774254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_ACTIVE v_active color_bar.v(18) " "Verilog HDL Declaration information at color_bar.v(18): object \"V_ACTIVE\" differs only in case from object \"v_active\" in the same scope" {  } { { "../source/color_bar.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/color_bar.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1482767774254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/color_bar.v 1 1 " "Found 1 design units, including 1 entities, in source file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/color_bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_bar " "Found entity 1: color_bar" {  } { { "../source/color_bar.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/color_bar.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767774255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767774255 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(39) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(39): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1482767774335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(40) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(40): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1482767774335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(41) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(41): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1482767774335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(42) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(42): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1482767774335 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(43) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(43): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1482767774336 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(44) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(44): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1482767774336 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mem_burst_v2 mem_burst_v2.v(45) " "Verilog HDL Parameter Declaration warning at mem_burst_v2.v(45): Parameter Declaration in module \"mem_burst_v2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1482767774336 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1482767775520 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_YG top.v(43) " "Output port \"LED_YG\" at top.v(43) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775535 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_BLUE top.v(45) " "Output port \"LED_BLUE\" at top.v(45) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775535 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_YELLOW top.v(44) " "Output port \"LED_YELLOW\" at top.v(44) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775535 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_RED top.v(46) " "Output port \"LED_RED\" at top.v(46) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775535 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_TX1 top.v(53) " "Output port \"FPGA_TX1\" at top.v(53) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775535 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TXCEC top.v(65) " "Output port \"TXCEC\" at top.v(65) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775535 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RXHPD top.v(79) " "Output port \"RXHPD\" at top.v(79) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775535 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EN_CIS1V5 top.v(83) " "Output port \"EN_CIS1V5\" at top.v(83) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775536 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EN_CISA3V0 top.v(84) " "Output port \"EN_CISA3V0\" at top.v(84) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775536 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EN_CIS2V8 top.v(85) " "Output port \"EN_CIS2V8\" at top.v(85) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775536 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CIS_RST top.v(86) " "Output port \"CIS_RST\" at top.v(86) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775536 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CIS_PWDN top.v(88) " "Output port \"CIS_PWDN\" at top.v(88) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775536 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CIS_XCLK top.v(91) " "Output port \"CIS_XCLK\" at top.v(91) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775536 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MCU_INT1 top.v(114) " "Output port \"MCU_INT1\" at top.v(114) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775537 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CMD top.v(122) " "Output port \"SD_CMD\" at top.v(122) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775537 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK top.v(123) " "Output port \"SD_CLK\" at top.v(123) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775537 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iXHis_SE0 top.v(127) " "Output port \"iXHis_SE0\" at top.v(127) has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767775537 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:reset_m0 " "Elaborating entity \"reset\" for hierarchy \"reset:reset_m0\"" {  } { { "../source/top.v" "reset_m0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767775624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tfp410_pll tfp410_pll:tfp410_pll_u0 " "Elaborating entity \"tfp410_pll\" for hierarchy \"tfp410_pll:tfp410_pll_u0\"" {  } { { "../source/top.v" "tfp410_pll_u0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767775657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll tfp410_pll:tfp410_pll_u0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\"" {  } { { "../source/pll/tfp410_pll.v" "altpll_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/pll/tfp410_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767775939 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tfp410_pll:tfp410_pll_u0\|altpll:altpll_component " "Elaborated megafunction instantiation \"tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\"" {  } { { "../source/pll/tfp410_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/pll/tfp410_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767775992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tfp410_pll:tfp410_pll_u0\|altpll:altpll_component " "Instantiated megafunction \"tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 297 " "Parameter \"clk0_multiply_by\" = \"297\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tfp410_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tfp410_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776000 ""}  } { { "../source/pll/tfp410_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/pll/tfp410_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767776000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tfp410_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/tfp410_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 tfp410_pll_altpll " "Found entity 1: tfp410_pll_altpll" {  } { { "db/tfp410_pll_altpll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/tfp410_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767776184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767776184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tfp410_pll_altpll tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated " "Elaborating entity \"tfp410_pll_altpll\" for hierarchy \"tfp410_pll:tfp410_pll_u0\|altpll:altpll_component\|tfp410_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767776189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_bar color_bar:vga_color_bar " "Elaborating entity \"color_bar\" for hierarchy \"color_bar:vga_color_bar\"" {  } { { "../source/top.v" "vga_color_bar" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767776241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negative negative:negative_u0 " "Elaborating entity \"negative\" for hierarchy \"negative:negative_u0\"" {  } { { "../source/top.v" "negative_u0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767776266 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 negative.v(129) " "Verilog HDL assignment warning at negative.v(129): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/negative.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/negative.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776276 "|top|negative:negative_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 negative.v(130) " "Verilog HDL assignment warning at negative.v(130): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/negative.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/negative.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776276 "|top|negative:negative_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 negative.v(131) " "Verilog HDL assignment warning at negative.v(131): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/negative.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/negative.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776276 "|top|negative:negative_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emboss emboss:emboss_u0 " "Elaborating entity \"emboss\" for hierarchy \"emboss:emboss_u0\"" {  } { { "../source/top.v" "emboss_u0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767776283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 emboss.v(227) " "Verilog HDL assignment warning at emboss.v(227): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/emboss.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/emboss.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776292 "|top|emboss:emboss_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 emboss.v(228) " "Verilog HDL assignment warning at emboss.v(228): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/emboss.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/emboss.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776292 "|top|emboss:emboss_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 emboss.v(229) " "Verilog HDL assignment warning at emboss.v(229): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/emboss.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/emboss.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776292 "|top|emboss:emboss_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 emboss.v(243) " "Verilog HDL assignment warning at emboss.v(243): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/emboss.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/emboss.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776292 "|top|emboss:emboss_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 emboss.v(244) " "Verilog HDL assignment warning at emboss.v(244): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/emboss.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/emboss.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776292 "|top|emboss:emboss_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 emboss.v(245) " "Verilog HDL assignment warning at emboss.v(245): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/emboss.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/emboss.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776292 "|top|emboss:emboss_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 emboss.v(259) " "Verilog HDL assignment warning at emboss.v(259): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/emboss.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/emboss.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776292 "|top|emboss:emboss_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 emboss.v(260) " "Verilog HDL assignment warning at emboss.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/emboss.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/emboss.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776293 "|top|emboss:emboss_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 emboss.v(261) " "Verilog HDL assignment warning at emboss.v(261): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/emboss.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/emboss.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776293 "|top|emboss:emboss_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grayscaler grayscaler:grayscaler_u0 " "Elaborating entity \"grayscaler\" for hierarchy \"grayscaler:grayscaler_u0\"" {  } { { "../source/top.v" "grayscaler_u0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767776299 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 grayscaler.v(185) " "Verilog HDL assignment warning at grayscaler.v(185): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/grayscaler.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/grayscaler.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776330 "|top|grayscaler:grayscaler_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 grayscaler.v(186) " "Verilog HDL assignment warning at grayscaler.v(186): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/grayscaler.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/grayscaler.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776330 "|top|grayscaler:grayscaler_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 grayscaler.v(187) " "Verilog HDL assignment warning at grayscaler.v(187): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/grayscaler.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/grayscaler.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776330 "|top|grayscaler:grayscaler_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult10x8 grayscaler:grayscaler_u0\|mult10x8:mult10x8_u0 " "Elaborating entity \"mult10x8\" for hierarchy \"grayscaler:grayscaler_u0\|mult10x8:mult10x8_u0\"" {  } { { "../source/processing/grayscaler.v" "mult10x8_u0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/grayscaler.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767776336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult grayscaler:grayscaler_u0\|mult10x8:mult10x8_u0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"grayscaler:grayscaler_u0\|mult10x8:mult10x8_u0\|lpm_mult:lpm_mult_component\"" {  } { { "../source/ipcore/mult10x8.v" "lpm_mult_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ipcore/mult10x8.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767776513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "grayscaler:grayscaler_u0\|mult10x8:mult10x8_u0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"grayscaler:grayscaler_u0\|mult10x8:mult10x8_u0\|lpm_mult:lpm_mult_component\"" {  } { { "../source/ipcore/mult10x8.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ipcore/mult10x8.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767776535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "grayscaler:grayscaler_u0\|mult10x8:mult10x8_u0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"grayscaler:grayscaler_u0\|mult10x8:mult10x8_u0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 18 " "Parameter \"lpm_widthp\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767776535 ""}  } { { "../source/ipcore/mult10x8.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ipcore/mult10x8.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767776535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgt " "Found entity 1: mult_qgt" {  } { { "db/mult_qgt.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/mult_qgt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767776731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767776731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_qgt grayscaler:grayscaler_u0\|mult10x8:mult10x8_u0\|lpm_mult:lpm_mult_component\|mult_qgt:auto_generated " "Elaborating entity \"mult_qgt\" for hierarchy \"grayscaler:grayscaler_u0\|mult10x8:mult10x8_u0\|lpm_mult:lpm_mult_component\|mult_qgt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767776736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "white_black white_black:white_black_u0 " "Elaborating entity \"white_black\" for hierarchy \"white_black:white_black_u0\"" {  } { { "../source/top.v" "white_black_u0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767776858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 white_black.v(81) " "Verilog HDL assignment warning at white_black.v(81): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/white_black.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/white_black.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776891 "|top|white_black:white_black_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 white_black.v(82) " "Verilog HDL assignment warning at white_black.v(82): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/white_black.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/white_black.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776891 "|top|white_black:white_black_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 white_black.v(83) " "Verilog HDL assignment warning at white_black.v(83): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/white_black.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/white_black.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776891 "|top|white_black:white_black_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 white_black.v(181) " "Verilog HDL assignment warning at white_black.v(181): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/white_black.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/white_black.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776891 "|top|white_black:white_black_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 white_black.v(182) " "Verilog HDL assignment warning at white_black.v(182): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/white_black.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/white_black.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776891 "|top|white_black:white_black_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 white_black.v(183) " "Verilog HDL assignment warning at white_black.v(183): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/white_black.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/white_black.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776891 "|top|white_black:white_black_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_in_one four_in_one:four_in_one_u0 " "Elaborating entity \"four_in_one\" for hierarchy \"four_in_one:four_in_one_u0\"" {  } { { "../source/top.v" "four_in_one_u0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767776923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(219) " "Verilog HDL assignment warning at four_in_one.v(219): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776972 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(220) " "Verilog HDL assignment warning at four_in_one.v(220): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776973 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(221) " "Verilog HDL assignment warning at four_in_one.v(221): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776973 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 four_in_one.v(225) " "Verilog HDL assignment warning at four_in_one.v(225): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776973 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 four_in_one.v(226) " "Verilog HDL assignment warning at four_in_one.v(226): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776973 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 four_in_one.v(227) " "Verilog HDL assignment warning at four_in_one.v(227): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776973 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 four_in_one.v(228) " "Verilog HDL assignment warning at four_in_one.v(228): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776973 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 four_in_one.v(229) " "Verilog HDL assignment warning at four_in_one.v(229): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776973 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 four_in_one.v(230) " "Verilog HDL assignment warning at four_in_one.v(230): truncated value with size 32 to match size of target (9)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776973 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(231) " "Verilog HDL assignment warning at four_in_one.v(231): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776973 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(232) " "Verilog HDL assignment warning at four_in_one.v(232): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776973 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(233) " "Verilog HDL assignment warning at four_in_one.v(233): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776974 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(238) " "Verilog HDL assignment warning at four_in_one.v(238): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776974 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(239) " "Verilog HDL assignment warning at four_in_one.v(239): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776974 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(240) " "Verilog HDL assignment warning at four_in_one.v(240): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776974 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(245) " "Verilog HDL assignment warning at four_in_one.v(245): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776974 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(246) " "Verilog HDL assignment warning at four_in_one.v(246): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776974 "|top|four_in_one:four_in_one_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 four_in_one.v(247) " "Verilog HDL assignment warning at four_in_one.v(247): truncated value with size 32 to match size of target (8)" {  } { { "../source/processing/four_in_one.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/processing/four_in_one.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767776974 "|top|four_in_one:four_in_one_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vin_frame_buffer_ctrl vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0 " "Elaborating entity \"vin_frame_buffer_ctrl\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\"" {  } { { "../source/top.v" "vin_frame_buffer_ctrl_m0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767777088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 10 vin_frame_buffer_ctrl.v(145) " "Verilog HDL assignment warning at vin_frame_buffer_ctrl.v(145): truncated value with size 12 to match size of target (10)" {  } { { "../source/vin_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767777127 "|top|vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_4096_16d_64q vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0 " "Elaborating entity \"fifo_4096_16d_64q\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\"" {  } { { "../source/vin_frame_buffer_ctrl.v" "fifo_4096_16d_64q_m0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vin_frame_buffer_ctrl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767777138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../source/fifo/fifo_4096_16d_64q.v" "dcfifo_mixed_widths_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/fifo/fifo_4096_16d_64q.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767777386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../source/fifo/fifo_4096_16d_64q.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/fifo/fifo_4096_16d_64q.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767777414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 10 " "Parameter \"lpm_widthu_r\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 64 " "Parameter \"lpm_width_r\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767777415 ""}  } { { "../source/fifo/fifo_4096_16d_64q.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/fifo/fifo_4096_16d_64q.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767777415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nul1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nul1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nul1 " "Found entity 1: dcfifo_nul1" {  } { { "db/dcfifo_nul1.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_nul1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767777592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767777592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nul1 vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated " "Elaborating entity \"dcfifo_nul1\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767777597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767777725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767777725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_nul1.tdf" "rdptr_g_gray2bin" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_nul1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767777730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767777911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767777911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_nul1.tdf" "rdptr_g1p" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_nul1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767777916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767778105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767778105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_nul1.tdf" "wrptr_g1p" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_nul1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767778110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jm31 " "Found entity 1: altsyncram_jm31" {  } { { "db/altsyncram_jm31.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altsyncram_jm31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767778302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767778302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jm31 vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|altsyncram_jm31:fifo_ram " "Elaborating entity \"altsyncram_jm31\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|altsyncram_jm31:fifo_ram\"" {  } { { "db/dcfifo_nul1.tdf" "fifo_ram" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_nul1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767778307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767778426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767778426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_nul1.tdf" "rs_brp" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_nul1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767778431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rld " "Found entity 1: alt_synch_pipe_rld" {  } { { "db/alt_synch_pipe_rld.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/alt_synch_pipe_rld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767778525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767778525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rld vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|alt_synch_pipe_rld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rld\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\"" {  } { { "db/dcfifo_nul1.tdf" "rs_dgwp" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_nul1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767778530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767778636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767778636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|alt_synch_pipe_rld:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_rld.tdf" "dffpipe13" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/alt_synch_pipe_rld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767778642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767778757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767778757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|dffpipe_re9:ws_bwp " "Elaborating entity \"dffpipe_re9\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|dffpipe_re9:ws_bwp\"" {  } { { "db/dcfifo_nul1.tdf" "ws_bwp" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_nul1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767778765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sld " "Found entity 1: alt_synch_pipe_sld" {  } { { "db/alt_synch_pipe_sld.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/alt_synch_pipe_sld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767778858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767778858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sld vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|alt_synch_pipe_sld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_sld\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\"" {  } { { "db/dcfifo_nul1.tdf" "ws_dgrp" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_nul1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767778863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767778969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767778969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_se9:dffpipe17 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|alt_synch_pipe_sld:ws_dgrp\|dffpipe_se9:dffpipe17\"" {  } { { "db/alt_synch_pipe_sld.tdf" "dffpipe17" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/alt_synch_pipe_sld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767778974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767779151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767779151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_nul1.tdf" "rdempty_eq_comp" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_nul1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767779156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_64e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_64e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_64e " "Found entity 1: cntr_64e" {  } { { "db/cntr_64e.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cntr_64e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767779337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767779337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_64e vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|cntr_64e:cntr_b " "Elaborating entity \"cntr_64e\" for hierarchy \"vin_frame_buffer_ctrl:vin_frame_buffer_ctrl_m0\|fifo_4096_16d_64q:fifo_4096_16d_64q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_nul1:auto_generated\|cntr_64e:cntr_b\"" {  } { { "db/dcfifo_nul1.tdf" "cntr_b" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_nul1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767779342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vout_frame_buffer_ctrl vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0 " "Elaborating entity \"vout_frame_buffer_ctrl\" for hierarchy \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\"" {  } { { "../source/top.v" "vout_frame_buffer_ctrl_m0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767779378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 vout_frame_buffer_ctrl.v(146) " "Verilog HDL assignment warning at vout_frame_buffer_ctrl.v(146): truncated value with size 11 to match size of target (10)" {  } { { "../source/vout_frame_buffer_ctrl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767779395 "|top|vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_1024_64d_16q vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0 " "Elaborating entity \"fifo_1024_64d_16q\" for hierarchy \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\"" {  } { { "../source/vout_frame_buffer_ctrl.v" "fifo_1024_64d_16q_m0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/vout_frame_buffer_ctrl.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767779401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../source/fifo/fifo_1024_64d_16q.v" "dcfifo_mixed_widths_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/fifo/fifo_1024_64d_16q.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767779503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "../source/fifo/fifo_1024_64d_16q.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/fifo/fifo_1024_64d_16q.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767779671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 12 " "Parameter \"lpm_widthu_r\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 16 " "Parameter \"lpm_width_r\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767779672 ""}  } { { "../source/fifo/fifo_1024_64d_16q.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/fifo/fifo_1024_64d_16q.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767779672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bul1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bul1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bul1 " "Found entity 1: dcfifo_bul1" {  } { { "db/dcfifo_bul1.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_bul1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767779839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767779839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bul1 vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated " "Elaborating entity \"dcfifo_bul1\" for hierarchy \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 74 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767779844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767780037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767780037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_bul1.tdf" "rdptr_g1p" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_bul1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767780042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767780236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767780236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_bul1.tdf" "wrptr_g1p" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_bul1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767780241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_km31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_km31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_km31 " "Found entity 1: altsyncram_km31" {  } { { "db/altsyncram_km31.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altsyncram_km31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767780435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767780435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_km31 vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|altsyncram_km31:fifo_ram " "Elaborating entity \"altsyncram_km31\" for hierarchy \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|altsyncram_km31:fifo_ram\"" {  } { { "db/dcfifo_bul1.tdf" "fifo_ram" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_bul1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767780440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_tld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_tld " "Found entity 1: alt_synch_pipe_tld" {  } { { "db/alt_synch_pipe_tld.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/alt_synch_pipe_tld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767780561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767780561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_tld vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_tld:rs_dgwp " "Elaborating entity \"alt_synch_pipe_tld\" for hierarchy \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\"" {  } { { "db/dcfifo_bul1.tdf" "rs_dgwp" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_bul1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767780567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767780682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767780682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_te9:dffpipe12 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_tld:rs_dgwp\|dffpipe_te9:dffpipe12\"" {  } { { "db/alt_synch_pipe_tld.tdf" "dffpipe12" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/alt_synch_pipe_tld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767780687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_uld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_uld " "Found entity 1: alt_synch_pipe_uld" {  } { { "db/alt_synch_pipe_uld.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/alt_synch_pipe_uld.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767780800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767780800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_uld vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_uld:ws_dgrp " "Elaborating entity \"alt_synch_pipe_uld\" for hierarchy \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\"" {  } { { "db/dcfifo_bul1.tdf" "ws_dgrp" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dcfifo_bul1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767780804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/dffpipe_ue9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767780901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767780901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_ue9:dffpipe15 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"vout_frame_buffer_ctrl:vout_frame_buffer_ctrl_m0\|fifo_1024_64d_16q:fifo_1024_64d_16q_m0\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_bul1:auto_generated\|alt_synch_pipe_uld:ws_dgrp\|dffpipe_ue9:dffpipe15\"" {  } { { "db/alt_synch_pipe_uld.tdf" "dffpipe15" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/alt_synch_pipe_uld.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767780906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2 ddr2:ddr_m0 " "Elaborating entity \"ddr2\" for hierarchy \"ddr2:ddr_m0\"" {  } { { "../source/top.v" "ddr_m0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767780934 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_controller_phy.v 1 1 " "Using design file /owned_project/project/rggber/demo/rggber-fpga-prj/hdmi_graphics_card/source/ddr2/ddr2_controller_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ddr2_controller_phy " "Found entity 1: ddr2_controller_phy" {  } { { "ddr2_controller_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_controller_phy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767781053 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1482767781053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_controller_phy ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst " "Elaborating entity \"ddr2_controller_phy\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\"" {  } { { "../source/ddr2/ddr2.v" "ddr2_controller_phy_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_alt_mem_ddrx_controller_top ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst " "Elaborating entity \"ddr2_alt_mem_ddrx_controller_top\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\"" {  } { { "ddr2_controller_phy.v" "ddr2_alt_mem_ddrx_controller_top_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_controller_phy.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst\"" {  } { { "../source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_burstbegin_reg alt_mem_ddrx_mm_st_converter.v(141) " "Verilog HDL or VHDL warning at alt_mem_ddrx_mm_st_converter.v(141): object \"avl_burstbegin_reg\" assigned a value but never read" {  } { { "../source/ddr2/alt_mem_ddrx_mm_st_converter.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_mm_st_converter.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767781101 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\"" {  } { { "../source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781152 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "afi_rrank alt_mem_ddrx_controller.v(499) " "Verilog HDL warning at alt_mem_ddrx_controller.v(499): the port and data declarations for array port \"afi_rrank\" do not specify the same range for each dimension" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 499 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "" 0 -1 1482767781206 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "afi_rrank alt_mem_ddrx_controller.v(993) " "HDL warning at alt_mem_ddrx_controller.v(993): see declaration for object \"afi_rrank\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 993 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1482767781206 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "afi_wrank alt_mem_ddrx_controller.v(500) " "Verilog HDL warning at alt_mem_ddrx_controller.v(500): the port and data declarations for array port \"afi_wrank\" do not specify the same range for each dimension" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 500 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "" 0 -1 1482767781206 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "afi_wrank alt_mem_ddrx_controller.v(994) " "HDL warning at alt_mem_ddrx_controller.v(994): see declaration for object \"afi_wrank\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 994 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1482767781207 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_controller.v(993) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(993): truncated value with size 32 to match size of target (4)" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767781207 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_controller.v(994) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(994): truncated value with size 32 to match size of target (4)" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767781207 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "input_if_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 1116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "tbp_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 1379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd_wrap.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_odt_gen.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_odt_gen.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 1948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_wdata_path.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_wdata_path.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_wdata_path.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_wdata_path.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\|alt_mem_ddrx_list:burstcount_list\"" {  } { { "../source/ddr2/alt_mem_ddrx_dataid_manager.v" "burstcount_list" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_dataid_manager.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_wdata_path.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767781801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_buffer.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767781807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767781808 ""}  } { { "../source/ddr2/alt_mem_ddrx_buffer.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767781808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rll1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rll1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rll1 " "Found entity 1: altsyncram_rll1" {  } { { "db/altsyncram_rll1.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altsyncram_rll1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767782002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767782002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rll1 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_rll1:auto_generated " "Elaborating entity \"altsyncram_rll1\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_rll1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767782007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_wdata_path.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767782025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767782104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_buffer.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767782110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 4 " "Parameter \"width_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782111 ""}  } { { "../source/ddr2/alt_mem_ddrx_buffer.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767782111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pil1 " "Found entity 1: altsyncram_pil1" {  } { { "db/altsyncram_pil1.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altsyncram_pil1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767782282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767782282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pil1 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_pil1:auto_generated " "Elaborating entity \"altsyncram_pil1\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_pil1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767782288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_wdata_path.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767782391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767782573 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767782622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767782622 ""}  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767782622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a841 " "Found entity 1: scfifo_a841" {  } { { "db/scfifo_a841.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/scfifo_a841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767782787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767782787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a841 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated " "Elaborating entity \"scfifo_a841\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767782792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_jj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_jj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_jj31 " "Found entity 1: a_dpfifo_jj31" {  } { { "db/a_dpfifo_jj31.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_jj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767782910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767782910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_jj31 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo " "Elaborating entity \"a_dpfifo_jj31\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\"" {  } { { "db/scfifo_a841.tdf" "dpfifo" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/scfifo_a841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767782916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trd1 " "Found entity 1: altsyncram_trd1" {  } { { "db/altsyncram_trd1.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altsyncram_trd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767783177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767783177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_trd1 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|altsyncram_trd1:FIFOram " "Elaborating entity \"altsyncram_trd1\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|altsyncram_trd1:FIFOram\"" {  } { { "db/a_dpfifo_jj31.tdf" "FIFOram" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_jj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767783182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767783385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767783385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_jj31.tdf" "almost_full_comparer" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_jj31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767783391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|cmpr_gs8:three_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|cmpr_gs8:three_comparison\"" {  } { { "db/a_dpfifo_jj31.tdf" "three_comparison" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_jj31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767783403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767783594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767783594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_jj31.tdf" "rd_ptr_msb" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_jj31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767783599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767783795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767783795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_jj31.tdf" "usedw_counter" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_jj31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767783800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767783994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767783994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_a841:auto_generated\|a_dpfifo_jj31:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_jj31.tdf" "wr_ptr" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_jj31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767783999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767784032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "../source/ddr2/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_rdata_path.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767784064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767784136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767784143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767784144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767784144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767784144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767784144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767784144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767784144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767784144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767784144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767784144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767784144 ""}  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767784144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p941 " "Found entity 1: scfifo_p941" {  } { { "db/scfifo_p941.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/scfifo_p941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767784307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767784307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p941 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated " "Elaborating entity \"scfifo_p941\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767784312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_2l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_2l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_2l31 " "Found entity 1: a_dpfifo_2l31" {  } { { "db/a_dpfifo_2l31.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_2l31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767784403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767784403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_2l31 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo " "Elaborating entity \"a_dpfifo_2l31\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\"" {  } { { "db/scfifo_p941.tdf" "dpfifo" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/scfifo_p941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767784408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rud1 " "Found entity 1: altsyncram_rud1" {  } { { "db/altsyncram_rud1.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altsyncram_rud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767784611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767784611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rud1 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_rud1:FIFOram " "Elaborating entity \"altsyncram_rud1\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|altsyncram_rud1:FIFOram\"" {  } { { "db/a_dpfifo_2l31.tdf" "FIFOram" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_2l31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767784616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hs8 " "Found entity 1: cmpr_hs8" {  } { { "db/cmpr_hs8.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cmpr_hs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767784790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767784790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:almost_full_comparer " "Elaborating entity \"cmpr_hs8\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_2l31.tdf" "almost_full_comparer" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_2l31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767784796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hs8 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:three_comparison " "Elaborating entity \"cmpr_hs8\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cmpr_hs8:three_comparison\"" {  } { { "db/a_dpfifo_2l31.tdf" "three_comparison" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_2l31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767784818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cntr_bo7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767784994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767784994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_bo7:usedw_counter " "Elaborating entity \"cntr_bo7\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_bo7:usedw_counter\"" {  } { { "db/a_dpfifo_2l31.tdf" "usedw_counter" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_2l31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767784999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cntr_vnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767785168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767785168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_vnb:wr_ptr " "Elaborating entity \"cntr_vnb\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_p941:auto_generated\|a_dpfifo_2l31:dpfifo\|cntr_vnb:wr_ptr\"" {  } { { "db/a_dpfifo_2l31.tdf" "wr_ptr" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_2l31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767785173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_rdata_path.v" 811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767785191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767785270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767785275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 39 " "Parameter \"lpm_width\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785275 ""}  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767785275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_c841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_c841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_c841 " "Found entity 1: scfifo_c841" {  } { { "db/scfifo_c841.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/scfifo_c841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767785440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767785440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_c841 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated " "Elaborating entity \"scfifo_c841\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767785445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lj31 " "Found entity 1: a_dpfifo_lj31" {  } { { "db/a_dpfifo_lj31.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_lj31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767785535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767785535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lj31 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo " "Elaborating entity \"a_dpfifo_lj31\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\"" {  } { { "db/scfifo_c841.tdf" "dpfifo" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/scfifo_c841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767785540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sd1 " "Found entity 1: altsyncram_1sd1" {  } { { "db/altsyncram_1sd1.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altsyncram_1sd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767785770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767785770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sd1 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_1sd1:FIFOram " "Elaborating entity \"altsyncram_1sd1\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_c841:auto_generated\|a_dpfifo_lj31:dpfifo\|altsyncram_1sd1:FIFOram\"" {  } { { "db/a_dpfifo_lj31.tdf" "FIFOram" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_lj31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767785776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_rdata_path.v" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767785836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_rdata_path.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767785852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_rdata_path.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767785881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767785953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767785957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767785958 ""}  } { { "../source/ddr2/alt_mem_ddrx_fifo.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_fifo.v" 125 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767785958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_j941.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_j941.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_j941 " "Found entity 1: scfifo_j941" {  } { { "db/scfifo_j941.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/scfifo_j941.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767786120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767786120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_j941 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated " "Elaborating entity \"scfifo_j941\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767786125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sk31 " "Found entity 1: a_dpfifo_sk31" {  } { { "db/a_dpfifo_sk31.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_sk31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767786217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767786217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sk31 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo " "Elaborating entity \"a_dpfifo_sk31\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\"" {  } { { "db/scfifo_j941.tdf" "dpfifo" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/scfifo_j941.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767786222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fud1 " "Found entity 1: altsyncram_fud1" {  } { { "db/altsyncram_fud1.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altsyncram_fud1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767786412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767786412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fud1 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_fud1:FIFOram " "Elaborating entity \"altsyncram_fud1\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_j941:auto_generated\|a_dpfifo_sk31:dpfifo\|altsyncram_fud1:FIFOram\"" {  } { { "db/a_dpfifo_sk31.tdf" "FIFOram" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_dpfifo_sk31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767786418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_rdata_path.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767786496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767786547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "../source/ddr2/alt_mem_ddrx_buffer.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767786568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 65 " "Parameter \"width_a\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 65 " "Parameter \"width_b\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767786569 ""}  } { { "../source/ddr2/alt_mem_ddrx_buffer.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_buffer.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767786569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hpl1 " "Found entity 1: altsyncram_hpl1" {  } { { "db/altsyncram_hpl1.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altsyncram_hpl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767786827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767786827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hpl1 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_hpl1:auto_generated " "Elaborating entity \"altsyncram_hpl1\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_hpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767786832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 2131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767786879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767786929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767786973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "sideband_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 2222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767786995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 2294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767787056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller_st_top:controller_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "../source/ddr2/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller.v" 2474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767787103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst " "Elaborating entity \"ddr2_phy\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\"" {  } { { "ddr2_controller_phy.v" "ddr2_phy_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_controller_phy.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767787141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst " "Elaborating entity \"ddr2_phy_alt_mem_phy\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\"" {  } { { "../source/ddr2/ddr2_phy.v" "ddr2_phy_alt_mem_phy_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767787155 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctl_mem_dqs ddr2_phy_alt_mem_phy.v(462) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(462): object \"ctl_mem_dqs\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 462 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767787167 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dp_io ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio " "Elaborating entity \"ddr2_phy_alt_mem_phy_dp_io\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "dpio" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767787176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborating entity \"altddio_in\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "dqs_group\[0\].dq\[0\].dqi" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767787336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767787340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767787340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767787340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767787340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767787340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767787340 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2803 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767787340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_9gd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_9gd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_9gd " "Found entity 1: ddio_in_9gd" {  } { { "db/ddio_in_9gd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_in_9gd.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767787513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767787513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_9gd ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated " "Elaborating entity \"ddio_in_9gd\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_dp_io:dpio\|altddio_in:dqs_group\[0\].dq\[0\].dqi\|ddio_in_9gd:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altddio_in.tdf" 84 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767787519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_read_dp ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp " "Elaborating entity \"ddr2_phy_alt_mem_phy_read_dp\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "rdp" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767788206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "full_rate_ram_gen.altsyncram_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767788241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767788265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788266 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3256 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767788266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5fh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5fh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5fh1 " "Found entity 1: altsyncram_5fh1" {  } { { "db/altsyncram_5fh1.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altsyncram_5fh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767788497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767788497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5fh1 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_5fh1:auto_generated " "Elaborating entity \"altsyncram_5fh1\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_read_dp:rdp\|altsyncram:full_rate_ram_gen.altsyncram_component\|altsyncram_5fh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767788502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_write_dp_fr ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp " "Elaborating entity \"ddr2_phy_alt_mem_phy_write_dp_fr\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "full_rate_wdp_gen.wdp" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767788520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ddr2_phy_alt_mem_phy.v(3585) " "Verilog HDL assignment warning at ddr2_phy_alt_mem_phy.v(3585): truncated value with size 4 to match size of target (1)" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767788546 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_write_dp_fr:full_rate_wdp_gen.wdp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_addr_cmd ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc " "Elaborating entity \"ddr2_phy_alt_mem_phy_addr_cmd\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "full_rate_adc_gen.adc" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767788554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ac ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct " "Elaborating entity \"ddr2_phy_alt_mem_phy_ac\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "addr\[0\].addr_struct" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767788567 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767788570 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767788571 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767788571 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767788571 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767788571 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767788571 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:addr[0].addr_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767788712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767788719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high ON " "Parameter \"power_up_high\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767788720 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767788720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_nhd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_nhd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_nhd " "Found entity 1: ddio_out_nhd" {  } { { "db/ddio_out_nhd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_out_nhd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767788901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767788901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_nhd ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated " "Elaborating entity \"ddio_out_nhd\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:addr\[0\].addr_struct\|altddio_out:full_rate.addr_pin\|ddio_out_nhd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767788906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ac ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct " "Elaborating entity \"ddr2_phy_alt_mem_phy_ac\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "ba\[0\].ba_struct" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767789353 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_r ddr2_phy_alt_mem_phy.v(1818) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1818): object \"ac_h_r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1818 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767789455 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_r ddr2_phy_alt_mem_phy.v(1819) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1819): object \"ac_l_r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767789455 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_h_2r ddr2_phy_alt_mem_phy.v(1820) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1820): object \"ac_h_2r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1820 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767789456 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_l_2r ddr2_phy_alt_mem_phy.v(1821) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1821): object \"ac_l_2r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1821 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767789456 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime ddr2_phy_alt_mem_phy.v(1828) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1828): object \"ac_2x_retime\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1828 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767789456 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ac_2x_retime_r ddr2_phy_alt_mem_phy.v(1829) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1829): object \"ac_2x_retime_r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767789456 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc|ddr2_phy_alt_mem_phy_ac:ba[0].ba_struct"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborating entity \"altddio_out\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "full_rate.addr_pin" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767789480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767789506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767789507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767789507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767789507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767789507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767789507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767789507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767789507 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 2142 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767789507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_akd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_akd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_akd " "Found entity 1: ddio_out_akd" {  } { { "db/ddio_out_akd.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_out_akd.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767789673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767789673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_akd ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated " "Elaborating entity \"ddio_out_akd\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_addr_cmd:full_rate_adc_gen.adc\|ddr2_phy_alt_mem_phy_ac:ba\[0\].ba_struct\|altddio_out:full_rate.addr_pin\|ddio_out_akd:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767789678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_seq_wrapper ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper " "Elaborating entity \"ddr2_phy_alt_mem_phy_seq_wrapper\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "seq_wrapper" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767789936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_seq ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst " "Elaborating entity \"ddr2_phy_alt_mem_phy_seq\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" "seq_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq_wrapper.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767790225 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "static_rst_offset ddr2_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"static_rst_offset\", which holds its previous value in one or more paths through the process" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1482767790321 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "phs_shft_busy_1r ddr2_phy_alt_mem_phy_seq.vhd(14100) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(14100): inferring latch(es) for signal or variable \"phs_shft_busy_1r\", which holds its previous value in one or more paths through the process" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 14100 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1482767790321 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_admin ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_admin:admin " "Elaborating entity \"ddr2_phy_alt_mem_phy_admin\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_admin:admin\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "admin" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 13079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767790328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dgrb ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb " "Elaborating entity \"ddr2_phy_alt_mem_phy_dgrb\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgrb:dgrb\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "dgrb" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 13375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767790376 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_iram_wds_req ddr2_phy_alt_mem_phy_seq.vhd(9404) " "VHDL Process Statement warning at ddr2_phy_alt_mem_phy_seq.vhd(9404): inferring latch(es) for signal or variable \"sig_iram_wds_req\", which holds its previous value in one or more paths through the process" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 9404 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1482767790449 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper|ddr2_phy_alt_mem_phy_seq:seq_inst|ddr2_phy_alt_mem_phy_dgrb:dgrb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_dgwb ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgwb:dgwb " "Elaborating entity \"ddr2_phy_alt_mem_phy_dgwb\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_dgwb:dgwb\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "dgwb" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 13437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767790457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_ctrl ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_ctrl:ctrl " "Elaborating entity \"ddr2_phy_alt_mem_phy_ctrl\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_seq_wrapper:seq_wrapper\|ddr2_phy_alt_mem_phy_seq:seq_inst\|ddr2_phy_alt_mem_phy_ctrl:ctrl\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "ctrl" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 13475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767790492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_rdata_valid ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_rdata_valid\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "rdv_pipe" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767790553 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdv_pipe_ip_beat2_r ddr2_phy_alt_mem_phy.v(3772) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(3772): object \"rdv_pipe_ip_beat2_r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767790561 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "altsyncram_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767790585 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767790602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790603 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3963 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767790603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_boi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_boi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_boi1 " "Found entity 1: altsyncram_boi1" {  } { { "db/altsyncram_boi1.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altsyncram_boi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767790776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767790776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_boi1 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated " "Elaborating entity \"altsyncram_boi1\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_rdata_valid:rdv_pipe\|altsyncram:altsyncram_component\|altsyncram_boi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767790781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_clk_reset ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk " "Elaborating entity \"ddr2_phy_alt_mem_phy_clk_reset\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "clk" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767790797 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n ddr2_phy_alt_mem_phy.v(1222) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1222): object \"global_reset_ams_n\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767790825 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "global_reset_ams_n_r ddr2_phy_alt_mem_phy.v(1223) " "Verilog HDL or VHDL warning at ddr2_phy_alt_mem_phy.v(1223): object \"global_reset_ams_n_r\" assigned a value but never read" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767790825 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_pll ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll " "Elaborating entity \"ddr2_phy_alt_mem_phy_pll\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "pll" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767790831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_pll.v" "altpll_component" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767790871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767790895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1667 " "Parameter \"clk2_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 3 " "Parameter \"clk3_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 3 " "Parameter \"clk4_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_USED " "Parameter \"port_phasecounterselect\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_USED " "Parameter \"port_phasedone\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_USED " "Parameter \"port_phasestep\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_USED " "Parameter \"port_phaseupdown\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_USED " "Parameter \"port_scanclk\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_frequency_control MANUAL_PHASE " "Parameter \"vco_frequency_control\" = \"MANUAL_PHASE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vco_phase_shift_step 104 " "Parameter \"vco_phase_shift_step\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 3 " "Parameter \"width_phasecounterselect\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767790897 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767790897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_98k3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_98k3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_98k3 " "Found entity 1: altpll_98k3" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767791082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767791082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_98k3 ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated " "Elaborating entity \"altpll_98k3\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767791087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_4ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_4ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_4ho " "Found entity 1: altpll_dyn_phase_le_4ho" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_dyn_phase_le_4ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767791195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767791195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_4ho ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2 " "Elaborating entity \"altpll_dyn_phase_le_4ho\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\"" {  } { { "db/altpll_98k3.tdf" "altpll_dyn_phase_le2" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767791201 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_dyn_phase_le_4ho.tdf" 33 2 0 } } { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 52 2 0 } } { "altpll.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "../source/ddr2/ddr2_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_controller_phy.v" 381 0 0 } } { "../source/ddr2/ddr2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2.v" 209 0 0 } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 448 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "" 0 -1 1482767791204 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_5ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_5ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_5ho " "Found entity 1: altpll_dyn_phase_le_5ho" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_dyn_phase_le_5ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767791295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767791295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_5ho ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4 " "Elaborating entity \"altpll_dyn_phase_le_5ho\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\"" {  } { { "db/altpll_98k3.tdf" "altpll_dyn_phase_le4" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767791300 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_dyn_phase_le_5ho.tdf" 33 2 0 } } { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 53 2 0 } } { "altpll.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "../source/ddr2/ddr2_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_controller_phy.v" 381 0 0 } } { "../source/ddr2/ddr2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2.v" 209 0 0 } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 448 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "" 0 -1 1482767791312 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_dyn_phase_le_6ho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_6ho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_dyn_phase_le_6ho " "Found entity 1: altpll_dyn_phase_le_6ho" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_dyn_phase_le_6ho.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767791404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767791404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_dyn_phase_le_6ho ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5 " "Elaborating entity \"altpll_dyn_phase_le_6ho\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\"" {  } { { "db/altpll_98k3.tdf" "altpll_dyn_phase_le5" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767791409 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "datad " "Variable or input pin \"datad\" is defined but never used." {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_dyn_phase_le_6ho.tdf" 33 2 0 } } { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 54 2 0 } } { "altpll.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "../source/ddr2/ddr2_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_controller_phy.v" 381 0 0 } } { "../source/ddr2/ddr2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2.v" 209 0 0 } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 448 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "" 0 -1 1482767791413 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_phy:ddr2_phy_inst|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst|ddr2_phy_alt_mem_phy_clk_reset:clk|ddr2_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_98k3:auto_generated|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22e " "Found entity 1: cntr_22e" {  } { { "db/cntr_22e.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cntr_22e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767791581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767791581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_22e ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|cntr_22e:phasestep_counter " "Elaborating entity \"cntr_22e\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|cntr_22e:phasestep_counter\"" {  } { { "db/altpll_98k3.tdf" "phasestep_counter" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767791586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767791778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767791778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ogc ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12 " "Elaborating entity \"cmpr_ogc\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|cntr_22e:phasestep_counter\|cmpr_ogc:cmpr12\"" {  } { { "db/cntr_22e.tdf" "cmpr12" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cntr_22e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767791784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ge " "Found entity 1: cntr_8ge" {  } { { "db/cntr_8ge.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cntr_8ge.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767791952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767791952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8ge ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|cntr_8ge:pll_internal_phasestep " "Elaborating entity \"cntr_8ge\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|cntr_8ge:pll_internal_phasestep\"" {  } { { "db/altpll_98k3.tdf" "pll_internal_phasestep" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767791958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767792130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767792130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgc ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14 " "Elaborating entity \"cmpr_pgc\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|cntr_8ge:pll_internal_phasestep\|cmpr_pgc:cmpr14\"" {  } { { "db/cntr_8ge.tdf" "cmpr14" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/cntr_8ge.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767792135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborating entity \"altddio_bidir\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_p" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767792276 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "../source/ddr2/ddr2_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_controller_phy.v" 381 0 0 } } { "../source/ddr2/ddr2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2.v" 209 0 0 } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 448 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1482767792280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767792281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792282 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1611 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767792282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_n5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_n5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_n5h " "Found entity 1: ddio_bidir_n5h" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_bidir_n5h.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767792448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767792448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_n5h ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated " "Elaborating entity \"ddio_bidir_n5h\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767792453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_bidir ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborating entity \"altddio_bidir\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "DDR_CLK_OUT\[0\].ddr_clk_out_n" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767792491 ""}
{ "Warning" "WTDFX_ASSERTION" "oe input port is not connected " "Assertion warning: oe input port is not connected" {  } { { "altddio_bidir.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 227 2 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "../source/ddr2/ddr2_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_controller_phy.v" 381 0 0 } } { "../source/ddr2/ddr2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2.v" 209 0 0 } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 448 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1482767792494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Elaborated megafunction instantiation \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1482767792495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n " "Instantiated megafunction \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_input_in_lcell UNUSED " "Parameter \"implement_input_in_lcell\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_bidir " "Parameter \"lpm_type\" = \"altddio_bidir\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1482767792495 ""}  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1482767792495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_bidir_ref.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_bidir_ref.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_bidir_ref " "Found entity 1: ddio_bidir_ref" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_bidir_ref.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1482767792660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1482767792660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_bidir_ref ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated " "Elaborating entity \"ddio_bidir_ref\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\"" {  } { { "altddio_bidir.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altddio_bidir.tdf" 115 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767792664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_reset_pipe ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_reset_pipe\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:reset_rdp_phy_clk_pipe\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "reset_rdp_phy_clk_pipe" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767792697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_reset_pipe ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe " "Elaborating entity \"ddr2_phy_alt_mem_phy_reset_pipe\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_reset_pipe:mem_clk_pipe\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "mem_clk_pipe" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767792727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddr2_phy_alt_mem_phy_mimic ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_mimic:mmc " "Elaborating entity \"ddr2_phy_alt_mem_phy_mimic\" for hierarchy \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_mimic:mmc\"" {  } { { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "mmc" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767792758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_burst_v2 mem_burst_v2:mem_burst_m0 " "Elaborating entity \"mem_burst_v2\" for hierarchy \"mem_burst_v2:mem_burst_m0\"" {  } { { "../source/top.v" "mem_burst_m0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767792770 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "mem_burst_v2.v(81) " "Verilog HDL warning at mem_burst_v2.v(81): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 81 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1 1482767792822 "|top|mem_burst_v2:mem_burst_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_burst_v2.v(171) " "Verilog HDL Case Statement information at mem_burst_v2.v(171): all case item expressions in this case statement are onehot" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 171 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1482767792822 "|top|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_v2.v(194) " "Verilog HDL assignment warning at mem_burst_v2.v(194): truncated value with size 10 to match size of target (3)" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767792822 "|top|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_v2.v(196) " "Verilog HDL assignment warning at mem_burst_v2.v(196): truncated value with size 32 to match size of target (3)" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767792822 "|top|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_v2.v(203) " "Verilog HDL assignment warning at mem_burst_v2.v(203): truncated value with size 10 to match size of target (3)" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767792822 "|top|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_v2.v(205) " "Verilog HDL assignment warning at mem_burst_v2.v(205): truncated value with size 10 to match size of target (3)" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767792822 "|top|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_v2.v(208) " "Verilog HDL assignment warning at mem_burst_v2.v(208): truncated value with size 10 to match size of target (3)" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767792823 "|top|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_v2.v(210) " "Verilog HDL assignment warning at mem_burst_v2.v(210): truncated value with size 32 to match size of target (3)" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767792823 "|top|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 mem_burst_v2.v(213) " "Verilog HDL assignment warning at mem_burst_v2.v(213): truncated value with size 10 to match size of target (3)" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767792823 "|top|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_v2.v(215) " "Verilog HDL assignment warning at mem_burst_v2.v(215): truncated value with size 32 to match size of target (3)" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767792823 "|top|mem_burst_v2:mem_burst_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mem_burst_v2.v(217) " "Verilog HDL assignment warning at mem_burst_v2.v(217): truncated value with size 32 to match size of target (3)" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767792823 "|top|mem_burst_v2:mem_burst_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mem_burst_v2.v(223) " "Verilog HDL Case Statement information at mem_burst_v2.v(223): all case item expressions in this case statement are onehot" {  } { { "../source/mem_burst_v2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/mem_burst_v2.v" 223 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1482767792823 "|top|mem_burst_v2:mem_burst_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI0_Crl SPI0_Crl:SPI0_Crl_m0 " "Elaborating entity \"SPI0_Crl\" for hierarchy \"SPI0_Crl:SPI0_Crl_m0\"" {  } { { "../source/top.v" "SPI0_Crl_m0" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1482767792830 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sck_pedge SPI0_Crl.v(59) " "Verilog HDL or VHDL warning at SPI0_Crl.v(59): object \"sck_pedge\" assigned a value but never read" {  } { { "../source/SPI0_Crl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/SPI0_Crl.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1482767792842 "|top|SPI0_Crl:SPI0_Crl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI0_Crl.v(156) " "Verilog HDL assignment warning at SPI0_Crl.v(156): truncated value with size 32 to match size of target (4)" {  } { { "../source/SPI0_Crl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/SPI0_Crl.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767792842 "|top|SPI0_Crl:SPI0_Crl_m0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI0_Crl.v(181) " "Verilog HDL assignment warning at SPI0_Crl.v(181): truncated value with size 32 to match size of target (4)" {  } { { "../source/SPI0_Crl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/SPI0_Crl.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1482767792842 "|top|SPI0_Crl:SPI0_Crl_m0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MCU_MISO_o SPI0_Crl.v(25) " "Output port \"MCU_MISO_o\" at SPI0_Crl.v(25) has no driver" {  } { { "../source/SPI0_Crl.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/SPI0_Crl.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1482767792843 "|top|SPI0_Crl:SPI0_Crl_m0"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "afi_rrank controller_inst 2 4 " "Port \"afi_rrank\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 1164 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1482767795089 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "afi_wrank controller_inst 2 4 " "Port \"afi_wrank\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "../source/ddr2/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_controller_st_top.v" 1164 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1482767795091 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "itf_cmd_id controller_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be driven by GND." {  } { { "../source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "" 0 -1 1482767795143 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_rd_data_error controller_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"controller_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be left dangling without any fan-out logic." {  } { { "../source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "controller_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 720 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1482767795143 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller_st_top:controller_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "itf_cmd_id mm_st_converter_inst 1 8 " "Port \"itf_cmd_id\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 1. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "../source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1482767795153 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "itf_rd_data_error mm_st_converter_inst 2 1 " "Port \"itf_rd_data_error\" on the entity instantiation of \"mm_st_converter_inst\" is connected to a signal of width 2. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "mm_st_converter_inst" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 543 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 -1 1482767795155 "|top|ddr2:ddr_m0|ddr2_controller_phy:ddr2_controller_phy_inst|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_mm_st_converter:mm_st_converter_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\] " "Net \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_alt_mem_ddrx_controller_top:ddr2_alt_mem_ddrx_controller_top_inst\|itf_rd_data_error\[1\]\" is missing source, defaulting to GND" {  } { { "../source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" "itf_rd_data_error\[1\]" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_alt_mem_ddrx_controller_top.v" 487 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1482767795177 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1482767795177 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1482767821510 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MCU_SDA0_3V3 " "Bidir \"MCU_SDA0_3V3\" has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 111 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1482767822053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1482767822053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1482767822053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1482767822053 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 121 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1482767822053 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1482767822053 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/color_bar.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/color_bar.v" 82 -1 0 } } { "../source/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd.v" 284 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 13702 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5383 -1 0 } } { "../source/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd.v" 181 -1 0 } } { "../source/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd.v" 182 -1 0 } } { "../source/ddr2/alt_mem_ddrx_addr_cmd.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_addr_cmd.v" 183 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_graycounter_2lc.tdf" 32 2 0 } } { "../source/color_bar.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/color_bar.v" 49 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 8508 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 11165 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5917 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 10552 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 12783 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_graycounter_2lc.tdf" 46 2 0 } } { "../source/ddr2/alt_mem_ddrx_list.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_list.v" 124 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3048 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_graycounter_577.tdf" 37 2 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 5506 -1 0 } } { "../source/ddr2/alt_mem_ddrx_sideband.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_sideband.v" 1072 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 3898 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 8344 -1 0 } } { "../source/ddr2/alt_mem_ddrx_sideband.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_sideband.v" 1473 -1 0 } } { "../source/ddr2/alt_mem_ddrx_rank_timer.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/alt_mem_ddrx_rank_timer.v" 2606 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 8394 -1 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 8379 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_graycounter_677.tdf" 46 2 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_seq.vhd" 8339 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/a_graycounter_1lc.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1482767822526 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1482767822531 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\] " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_p\|ddio_bidir_n5h:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_n5h.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_bidir_n5h.tdf" 51 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1482767832467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\] " "Node \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|altddio_bidir:DDR_CLK_OUT\[0\].ddr_clk_out_n\|ddio_bidir_ref:auto_generated\|tri_buf1a\[0\]\"" {  } { { "db/ddio_bidir_ref.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/ddio_bidir_ref.tdf" 45 11 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1482767832467 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1482767832467 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_YG GND " "Pin \"LED_YG\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|LED_YG"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_BLUE GND " "Pin \"LED_BLUE\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|LED_BLUE"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_YELLOW GND " "Pin \"LED_YELLOW\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|LED_YELLOW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RED GND " "Pin \"LED_RED\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|LED_RED"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_TX1 GND " "Pin \"FPGA_TX1\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|FPGA_TX1"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_2102RST VCC " "Pin \"FPGA_2102RST\" is stuck at VCC" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|FPGA_2102RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_D\[0\] GND " "Pin \"TX_D\[0\]\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_D\[1\] GND " "Pin \"TX_D\[1\]\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_D\[2\] GND " "Pin \"TX_D\[2\]\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_D\[8\] GND " "Pin \"TX_D\[8\]\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|TX_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_D\[9\] GND " "Pin \"TX_D\[9\]\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|TX_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_D\[16\] GND " "Pin \"TX_D\[16\]\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|TX_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_D\[17\] GND " "Pin \"TX_D\[17\]\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|TX_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_D\[18\] GND " "Pin \"TX_D\[18\]\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|TX_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TX_RST VCC " "Pin \"TX_RST\" is stuck at VCC" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|TX_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "TXCEC GND " "Pin \"TXCEC\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|TXCEC"} { "Warning" "WMLS_MLS_STUCK_PIN" "RX_OCK_INV VCC " "Pin \"RX_OCK_INV\" is stuck at VCC" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|RX_OCK_INV"} { "Warning" "WMLS_MLS_STUCK_PIN" "RXHPD GND " "Pin \"RXHPD\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|RXHPD"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN_CIS1V5 GND " "Pin \"EN_CIS1V5\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|EN_CIS1V5"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN_CISA3V0 GND " "Pin \"EN_CISA3V0\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|EN_CISA3V0"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN_CIS2V8 GND " "Pin \"EN_CIS2V8\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|EN_CIS2V8"} { "Warning" "WMLS_MLS_STUCK_PIN" "CIS_RST GND " "Pin \"CIS_RST\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|CIS_RST"} { "Warning" "WMLS_MLS_STUCK_PIN" "CIS_PWDN GND " "Pin \"CIS_PWDN\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|CIS_PWDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CIS_XCLK GND " "Pin \"CIS_XCLK\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|CIS_XCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "MCU_INT0 GND " "Pin \"MCU_INT0\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|MCU_INT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "MCU_INT1 GND " "Pin \"MCU_INT1\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|MCU_INT1"} { "Warning" "WMLS_MLS_STUCK_PIN" "MCU_MISO GND " "Pin \"MCU_MISO\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|MCU_MISO"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CMD GND " "Pin \"SD_CMD\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|SD_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "iXHis_SE0 GND " "Pin \"iXHis_SE0\" is stuck at GND" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1482767832473 "|top|iXHis_SE0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1482767832473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1482767834947 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "778 " "778 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1482767847904 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout " "Logic cell \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_4ho:altpll_dyn_phase_le2\|combout\"" {  } { { "db/altpll_dyn_phase_le_4ho.tdf" "le_comb8" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_dyn_phase_le_4ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1482767847998 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout " "Logic cell \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_5ho:altpll_dyn_phase_le4\|combout\"" {  } { { "db/altpll_dyn_phase_le_5ho.tdf" "le_comb9" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_dyn_phase_le_5ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1482767847998 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout " "Logic cell \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|altpll_dyn_phase_le_6ho:altpll_dyn_phase_le5\|combout\"" {  } { { "db/altpll_dyn_phase_le_6ho.tdf" "le_comb10" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_dyn_phase_le_6ho.tdf" 36 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1482767847998 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|remap_decoy_le3a\[0\] " "Logic cell \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|remap_decoy_le3a\[0\]\"" {  } { { "db/altpll_98k3.tdf" "remap_decoy_le3a\[0\]" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1482767847998 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|remap_decoy_le3a\[1\] " "Logic cell \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|remap_decoy_le3a\[1\]\"" {  } { { "db/altpll_98k3.tdf" "remap_decoy_le3a\[1\]" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1482767847998 ""} { "Info" "ISCL_SCL_CELL_NAME" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|remap_decoy_le3a\[2\] " "Logic cell \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|remap_decoy_le3a\[2\]\"" {  } { { "db/altpll_98k3.tdf" "remap_decoy_le3a\[2\]" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 59 18 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1482767847998 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1482767847998 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "io_basic_top " "Ignored assignments for entity \"io_basic_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity io_basic_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity io_basic_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity io_basic_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1482767848458 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1482767848458 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/output_files/top.map.smsg " "Generated suppressed messages file F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1482767848969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 6 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 6 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1482767851214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1482767851214 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"ddr2:ddr_m0\|ddr2_controller_phy:ddr2_controller_phy_inst\|ddr2_phy:ddr2_phy_inst\|ddr2_phy_alt_mem_phy:ddr2_phy_alt_mem_phy_inst\|ddr2_phy_alt_mem_phy_clk_reset:clk\|ddr2_phy_alt_mem_phy_pll:pll\|altpll:altpll_component\|altpll_98k3:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_98k3.tdf" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/project/db/altpll_98k3.tdf" 42 2 0 } } { "altpll.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy_pll.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy_pll.v" 134 0 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 1536 0 0 } } { "../source/ddr2/ddr2_phy_alt_mem_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy_alt_mem_phy.v" 987 0 0 } } { "../source/ddr2/ddr2_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_phy.v" 206 0 0 } } { "ddr2_controller_phy.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2_controller_phy.v" 381 0 0 } } { "../source/ddr2/ddr2.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/ddr2/ddr2.v" 209 0 0 } } { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 454 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1482767852177 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "41 " "Design contains 41 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_K0 " "No output dependent on input pin \"FPGA_K0\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|FPGA_K0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_K1 " "No output dependent on input pin \"FPGA_K1\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|FPGA_K1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RX1 " "No output dependent on input pin \"FPGA_RX1\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|FPGA_RX1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_PO1 " "No output dependent on input pin \"TX_PO1\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|TX_PO1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TXHPD " "No output dependent on input pin \"TXHPD\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|TXHPD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_SCDT " "No output dependent on input pin \"RX_SCDT\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|RX_SCDT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_CTL\[0\] " "No output dependent on input pin \"RX_CTL\[0\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|RX_CTL[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_CTL\[1\] " "No output dependent on input pin \"RX_CTL\[1\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|RX_CTL[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_CTL\[2\] " "No output dependent on input pin \"RX_CTL\[2\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|RX_CTL[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_HSYNC " "No output dependent on input pin \"RX_HSYNC\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|RX_HSYNC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RXCEC " "No output dependent on input pin \"RXCEC\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|RXCEC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_VSYNC " "No output dependent on input pin \"CIS_VSYNC\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_VSYNC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_HREF " "No output dependent on input pin \"CIS_HREF\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 89 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_HREF"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_STROBE " "No output dependent on input pin \"CIS_STROBE\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 90 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_STROBE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_PCLK " "No output dependent on input pin \"CIS_PCLK\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_PCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_Y\[0\] " "No output dependent on input pin \"CIS_Y\[0\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_Y[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_Y\[1\] " "No output dependent on input pin \"CIS_Y\[1\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_Y[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_Y\[2\] " "No output dependent on input pin \"CIS_Y\[2\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_Y[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_Y\[3\] " "No output dependent on input pin \"CIS_Y\[3\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_Y[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_Y\[4\] " "No output dependent on input pin \"CIS_Y\[4\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_Y[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_Y\[5\] " "No output dependent on input pin \"CIS_Y\[5\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_Y[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_Y\[6\] " "No output dependent on input pin \"CIS_Y\[6\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_Y[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CIS_Y\[7\] " "No output dependent on input pin \"CIS_Y\[7\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 93 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|CIS_Y[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MCU_SCL0_3V3 " "No output dependent on input pin \"MCU_SCL0_3V3\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|MCU_SCL0_3V3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DET " "No output dependent on input pin \"SD_DET\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|SD_DET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[0\] " "No output dependent on input pin \"iXHis_LVDS\[0\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[1\] " "No output dependent on input pin \"iXHis_LVDS\[1\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[2\] " "No output dependent on input pin \"iXHis_LVDS\[2\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[3\] " "No output dependent on input pin \"iXHis_LVDS\[3\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[4\] " "No output dependent on input pin \"iXHis_LVDS\[4\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[5\] " "No output dependent on input pin \"iXHis_LVDS\[5\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[6\] " "No output dependent on input pin \"iXHis_LVDS\[6\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[7\] " "No output dependent on input pin \"iXHis_LVDS\[7\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[8\] " "No output dependent on input pin \"iXHis_LVDS\[8\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[9\] " "No output dependent on input pin \"iXHis_LVDS\[9\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[10\] " "No output dependent on input pin \"iXHis_LVDS\[10\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[11\] " "No output dependent on input pin \"iXHis_LVDS\[11\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[12\] " "No output dependent on input pin \"iXHis_LVDS\[12\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[13\] " "No output dependent on input pin \"iXHis_LVDS\[13\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_LVDS\[14\] " "No output dependent on input pin \"iXHis_LVDS\[14\]\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_LVDS[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iXHis_RX_CLK " "No output dependent on input pin \"iXHis_RX_CLK\"" {  } { { "../source/top.v" "" { Text "F:/Owned_Project/Project/RggBer/Demo/rggber-fpga-prj/HDMI_graphics_card/source/top.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1482767853254 "|top|iXHis_RX_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1482767853254 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8359 " "Implemented 8359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "73 " "Implemented 73 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1482767853282 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1482767853282 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Implemented 44 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1482767853282 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7838 " "Implemented 7838 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1482767853282 ""} { "Info" "ICUT_CUT_TM_RAMS" "241 " "Implemented 241 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1482767853282 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1482767853282 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1482767853282 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1482767853282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 234 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 234 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1482767853671 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 26 23:57:33 2016 " "Processing ended: Mon Dec 26 23:57:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1482767853671 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1482767853671 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1482767853671 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1482767853671 ""}
